

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_2'
================================================================
* Date:           Tue Dec  6 19:10:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    538|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     200|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     200|    783|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln114_5_fu_403_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln114_6_fu_413_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln114_fu_378_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln121_54_fu_322_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln121_55_fu_389_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln121_56_fu_358_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln121_57_fu_423_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln121_58_fu_368_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln121_59_fu_756_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_60_fu_788_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_61_fu_766_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_62_fu_826_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_63_fu_864_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_64_fu_896_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_65_fu_874_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_66_fu_934_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln121_fu_347_p2        |         +|   0|  0|  14|           9|           1|
    |select_ln131_45_fu_618_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_46_fu_660_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_47_fu_694_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_48_fu_736_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_49_fu_452_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_50_fu_494_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_51_fu_580_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_538_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_302_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_100_fu_906_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_101_fu_911_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_102_fu_916_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_103_fu_921_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_104_fu_944_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_105_fu_950_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_106_fu_955_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_107_fu_960_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_51_fu_514_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_52_fu_819_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_53_fu_857_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_54_fu_927_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_55_fu_965_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_92_fu_798_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_93_fu_803_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_94_fu_808_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_95_fu_813_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_96_fu_836_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_97_fu_841_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_98_fu_846_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_99_fu_852_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_341_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_45_fu_612_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_46_fu_654_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_47_fu_688_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_48_fu_730_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_49_fu_446_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_50_fu_488_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_51_fu_574_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_532_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 538|         354|         321|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    5|         25|
    |dst_address1             |  25|          5|    5|         25|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |reg_297                  |   9|          2|    8|         16|
    |rk_address0              |  25|          5|    9|         45|
    |src_address0             |  25|          5|    5|         25|
    |src_address1             |  25|          5|    5|         25|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 245|         50|   72|        282|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |  1|   0|    1|          0|
    |ap_port_reg_dst_offset                  |  5|   0|    5|          0|
    |dst_offset_read_reg_1002                |  5|   0|    5|          0|
    |dst_offset_read_reg_1002_pp0_iter1_reg  |  5|   0|    5|          0|
    |reg_297                                 |  8|   0|    8|          0|
    |reg_308                                 |  8|   0|    8|          0|
    |rk_offset_cast_reg_1012                 |  8|   0|    9|          1|
    |rk_offset_read_reg_972                  |  8|   0|    8|          0|
    |src_load_31_reg_1043                    |  8|   0|    8|          0|
    |src_offset_read_reg_977                 |  5|   0|    5|          0|
    |src_offset_read_reg_977_pp0_iter1_reg   |  5|   0|    5|          0|
    |tmp_104_reg_1136                        |  1|   0|    1|          0|
    |tmp_108_reg_1157                        |  1|   0|    1|          0|
    |tmp_112_reg_1079                        |  1|   0|    1|          0|
    |tmp_112_reg_1079_pp0_iter1_reg          |  1|   0|    1|          0|
    |tmp_114_reg_1110                        |  1|   0|    1|          0|
    |trunc_ln134_46_reg_1131                 |  7|   0|    7|          0|
    |trunc_ln134_48_reg_1152                 |  7|   0|    7|          0|
    |trunc_ln134_50_reg_1074                 |  7|   0|    7|          0|
    |trunc_ln134_50_reg_1074_pp0_iter1_reg   |  7|   0|    7|          0|
    |trunc_ln134_51_reg_1105                 |  7|   0|    7|          0|
    |x_assign_20_reg_1125                    |  8|   0|    8|          0|
    |x_assign_21_reg_1146                    |  8|   0|    8|          0|
    |x_assign_22_reg_1068                    |  8|   0|    8|          0|
    |x_assign_22_reg_1068_pp0_iter1_reg      |  8|   0|    8|          0|
    |x_assign_s_reg_1099                     |  8|   0|    8|          0|
    |xor_ln124_51_reg_1084                   |  8|   0|    8|          0|
    |xor_ln124_reg_1018                      |  8|   0|    8|          0|
    |z_13_reg_1089                           |  8|   0|    8|          0|
    |z_14_reg_1115                           |  8|   0|    8|          0|
    |z_15_reg_1141                           |  8|   0|    8|          0|
    |z_reg_1058                              |  8|   0|    8|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |200|   0|  201|          1|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_ce         |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|dst_address0  |  out|    5|   ap_memory|            dst|         array|
|dst_ce0       |  out|    1|   ap_memory|            dst|         array|
|dst_we0       |  out|    1|   ap_memory|            dst|         array|
|dst_d0        |  out|    8|   ap_memory|            dst|         array|
|dst_address1  |  out|    5|   ap_memory|            dst|         array|
|dst_ce1       |  out|    1|   ap_memory|            dst|         array|
|dst_we1       |  out|    1|   ap_memory|            dst|         array|
|dst_d1        |  out|    8|   ap_memory|            dst|         array|
|dst_offset    |   in|    5|     ap_none|     dst_offset|        scalar|
|src_address0  |  out|    5|   ap_memory|            src|         array|
|src_ce0       |  out|    1|   ap_memory|            src|         array|
|src_q0        |   in|    8|   ap_memory|            src|         array|
|src_address1  |  out|    5|   ap_memory|            src|         array|
|src_ce1       |  out|    1|   ap_memory|            src|         array|
|src_q1        |   in|    8|   ap_memory|            src|         array|
|src_offset    |   in|    5|     ap_none|     src_offset|        scalar|
|rk_address0   |  out|    9|   ap_memory|             rk|         array|
|rk_ce0        |  out|    1|   ap_memory|             rk|         array|
|rk_q0         |   in|    8|   ap_memory|             rk|         array|
|rk_offset     |   in|    8|     ap_none|      rk_offset|        scalar|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 11 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i8 %rk_offset_read"   --->   Operation 12 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_cast = zext i5 %src_offset_read"   --->   Operation 13 'zext' 'src_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 14 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast" [clefia.c:121]   --->   Operation 15 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 16 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 17 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln121_54 = add i5 %src_offset_read, i5 1" [clefia.c:121]   --->   Operation 18 'add' 'add_ln121_54' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln121_89 = zext i5 %add_ln121_54" [clefia.c:121]   --->   Operation 19 'zext' 'zext_ln121_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_addr_29 = getelementptr i8 %src, i64 0, i64 %zext_ln121_89" [clefia.c:121]   --->   Operation 20 'getelementptr' 'src_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%src_load_29 = load i5 %src_addr_29" [clefia.c:124]   --->   Operation 21 'load' 'src_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 22 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dst_offset_cast = zext i5 %dst_offset_read"   --->   Operation 23 'zext' 'dst_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 24 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 25 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 26 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 27 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln121 = add i9 %rk_offset_cast, i9 1" [clefia.c:121]   --->   Operation 28 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %add_ln121" [clefia.c:121]   --->   Operation 29 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_28 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 30 'getelementptr' 'rk_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%src_load_29 = load i5 %src_addr_29" [clefia.c:124]   --->   Operation 31 'load' 'src_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%rk_load_13 = load i9 %rk_addr_28" [clefia.c:124]   --->   Operation 32 'load' 'rk_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln121_56 = add i5 %src_offset_read, i5 2" [clefia.c:121]   --->   Operation 33 'add' 'add_ln121_56' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln121_91 = zext i5 %add_ln121_56" [clefia.c:121]   --->   Operation 34 'zext' 'zext_ln121_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr_30 = getelementptr i8 %src, i64 0, i64 %zext_ln121_91" [clefia.c:121]   --->   Operation 35 'getelementptr' 'src_addr_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%src_load_30 = load i5 %src_addr_30" [clefia.c:124]   --->   Operation 36 'load' 'src_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln121_58 = add i5 %src_offset_read, i5 3" [clefia.c:121]   --->   Operation 37 'add' 'add_ln121_58' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln121_93 = zext i5 %add_ln121_58" [clefia.c:121]   --->   Operation 38 'zext' 'zext_ln121_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_31 = getelementptr i8 %src, i64 0, i64 %zext_ln121_93" [clefia.c:121]   --->   Operation 39 'getelementptr' 'src_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%src_load_31 = load i5 %src_addr_31" [clefia.c:124]   --->   Operation 40 'load' 'src_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast" [clefia.c:114]   --->   Operation 41 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 42 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln114 = add i5 %dst_offset_read, i5 1" [clefia.c:114]   --->   Operation 43 'add' 'add_ln114' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %add_ln114" [clefia.c:114]   --->   Operation 44 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr_29 = getelementptr i8 %dst, i64 0, i64 %zext_ln114" [clefia.c:114]   --->   Operation 45 'getelementptr' 'dst_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_29, i5 %dst_addr_29" [clefia.c:117]   --->   Operation 46 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%rk_load_13 = load i9 %rk_addr_28" [clefia.c:124]   --->   Operation 47 'load' 'rk_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_13, i8 %src_load_29" [clefia.c:124]   --->   Operation 48 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln121_55 = add i9 %rk_offset_cast, i9 2" [clefia.c:121]   --->   Operation 49 'add' 'add_ln121_55' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln121_90 = zext i9 %add_ln121_55" [clefia.c:121]   --->   Operation 50 'zext' 'zext_ln121_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rk_addr_29 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_90" [clefia.c:121]   --->   Operation 51 'getelementptr' 'rk_addr_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%src_load_30 = load i5 %src_addr_30" [clefia.c:124]   --->   Operation 52 'load' 'src_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%rk_load_14 = load i9 %rk_addr_29" [clefia.c:124]   --->   Operation 53 'load' 'rk_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%src_load_31 = load i5 %src_addr_31" [clefia.c:124]   --->   Operation 54 'load' 'src_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 55 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 56 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 57 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln114_5 = add i5 %dst_offset_read, i5 2" [clefia.c:114]   --->   Operation 58 'add' 'add_ln114_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln114_7 = zext i5 %add_ln114_5" [clefia.c:114]   --->   Operation 59 'zext' 'zext_ln114_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_30 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_7" [clefia.c:114]   --->   Operation 60 'getelementptr' 'dst_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_30, i5 %dst_addr_30" [clefia.c:117]   --->   Operation 61 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln114_6 = add i5 %dst_offset_read, i5 3" [clefia.c:114]   --->   Operation 62 'add' 'add_ln114_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln114_8 = zext i5 %add_ln114_6" [clefia.c:114]   --->   Operation 63 'zext' 'zext_ln114_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%dst_addr_31 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_8" [clefia.c:114]   --->   Operation 64 'getelementptr' 'dst_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_31, i5 %dst_addr_31" [clefia.c:117]   --->   Operation 65 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%rk_load_14 = load i9 %rk_addr_29" [clefia.c:124]   --->   Operation 66 'load' 'rk_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 67 [1/1] (0.99ns)   --->   "%xor_ln124_2 = xor i8 %rk_load_14, i8 %src_load_30" [clefia.c:124]   --->   Operation 67 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln121_57 = add i9 %rk_offset_cast, i9 3" [clefia.c:121]   --->   Operation 68 'add' 'add_ln121_57' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln121_92 = zext i9 %add_ln121_57" [clefia.c:121]   --->   Operation 69 'zext' 'zext_ln121_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rk_addr_30 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_92" [clefia.c:121]   --->   Operation 70 'getelementptr' 'rk_addr_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%rk_load_15 = load i9 %rk_addr_30" [clefia.c:124]   --->   Operation 71 'load' 'rk_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 72 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_1" [clefia.c:151]   --->   Operation 73 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 74 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 75 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_49)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_49)   --->   "%xor_ln132_49 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_49 = select i1 %tmp_109, i8 %xor_ln132_49, i8 %z" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131_49' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_49 = trunc i8 %select_ln131_49" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_49, i1 %tmp_110" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_50)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_50)   --->   "%xor_ln132_50 = xor i8 %x_assign_22, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_50 = select i1 %tmp_111, i8 %xor_ln132_50, i8 %x_assign_22" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_50' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_50 = trunc i8 %select_ln131_50" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_50, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%rk_load_15 = load i9 %rk_addr_30" [clefia.c:124]   --->   Operation 87 'load' 'rk_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln124_51 = xor i8 %rk_load_15, i8 %src_load_31" [clefia.c:124]   --->   Operation 88 'xor' 'xor_ln124_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 89 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_2" [clefia.c:152]   --->   Operation 90 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 91 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 92 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_13, i32 7" [clefia.c:131]   --->   Operation 93 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_13, i8 14" [clefia.c:132]   --->   Operation 94 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_13" [clefia.c:131]   --->   Operation 95 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 96 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 97 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_100" [clefia.c:134]   --->   Operation 98 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_51)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 99 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_51)   --->   "%xor_ln132_51 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 100 'xor' 'xor_ln132_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_51 = select i1 %tmp_113, i8 %xor_ln132_51, i8 %x_assign_s" [clefia.c:131]   --->   Operation 101 'select' 'select_ln131_51' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln134_51 = trunc i8 %select_ln131_51" [clefia.c:134]   --->   Operation 102 'trunc' 'trunc_ln134_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 7" [clefia.c:134]   --->   Operation 103 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 104 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_51" [clefia.c:153]   --->   Operation 105 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 106 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 107 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_45)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_14, i32 7" [clefia.c:131]   --->   Operation 108 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_45)   --->   "%xor_ln132_45 = xor i8 %z_14, i8 14" [clefia.c:132]   --->   Operation 109 'xor' 'xor_ln132_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_45 = select i1 %tmp_101, i8 %xor_ln132_45, i8 %z_14" [clefia.c:131]   --->   Operation 110 'select' 'select_ln131_45' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln134_45 = trunc i8 %select_ln131_45" [clefia.c:134]   --->   Operation 111 'trunc' 'trunc_ln134_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 7" [clefia.c:134]   --->   Operation 112 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%x_assign_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_45, i1 %tmp_102" [clefia.c:134]   --->   Operation 113 'bitconcatenate' 'x_assign_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_46)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 6" [clefia.c:131]   --->   Operation 114 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_46)   --->   "%xor_ln132_46 = xor i8 %x_assign_20, i8 14" [clefia.c:132]   --->   Operation 115 'xor' 'xor_ln132_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_46 = select i1 %tmp_103, i8 %xor_ln132_46, i8 %x_assign_20" [clefia.c:131]   --->   Operation 116 'select' 'select_ln131_46' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln134_46 = trunc i8 %select_ln131_46" [clefia.c:134]   --->   Operation 117 'trunc' 'trunc_ln134_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_46, i32 7" [clefia.c:134]   --->   Operation 118 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.75>
ST_7 : Operation 119 [1/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 119 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_47)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_15, i32 7" [clefia.c:131]   --->   Operation 120 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_47)   --->   "%xor_ln132_47 = xor i8 %z_15, i8 14" [clefia.c:132]   --->   Operation 121 'xor' 'xor_ln132_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_47 = select i1 %tmp_105, i8 %xor_ln132_47, i8 %z_15" [clefia.c:131]   --->   Operation 122 'select' 'select_ln131_47' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln134_47 = trunc i8 %select_ln131_47" [clefia.c:134]   --->   Operation 123 'trunc' 'trunc_ln134_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 7" [clefia.c:134]   --->   Operation 124 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%x_assign_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_47, i1 %tmp_106" [clefia.c:134]   --->   Operation 125 'bitconcatenate' 'x_assign_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_48)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 6" [clefia.c:131]   --->   Operation 126 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_48)   --->   "%xor_ln132_48 = xor i8 %x_assign_21, i8 14" [clefia.c:132]   --->   Operation 127 'xor' 'xor_ln132_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_48 = select i1 %tmp_107, i8 %xor_ln132_48, i8 %x_assign_21" [clefia.c:131]   --->   Operation 128 'select' 'select_ln131_48' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln134_48 = trunc i8 %select_ln131_48" [clefia.c:134]   --->   Operation 129 'trunc' 'trunc_ln134_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 7" [clefia.c:134]   --->   Operation 130 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.78ns)   --->   "%add_ln121_59 = add i5 %src_offset_read, i5 4" [clefia.c:121]   --->   Operation 131 'add' 'add_ln121_59' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln121_94 = zext i5 %add_ln121_59" [clefia.c:121]   --->   Operation 132 'zext' 'zext_ln121_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%src_addr_32 = getelementptr i8 %src, i64 0, i64 %zext_ln121_94" [clefia.c:121]   --->   Operation 133 'getelementptr' 'src_addr_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [2/2] (2.32ns)   --->   "%src_load_32 = load i5 %src_addr_32" [clefia.c:124]   --->   Operation 134 'load' 'src_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 135 [1/1] (1.78ns)   --->   "%add_ln121_61 = add i5 %src_offset_read, i5 5" [clefia.c:121]   --->   Operation 135 'add' 'add_ln121_61' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln121_96 = zext i5 %add_ln121_61" [clefia.c:121]   --->   Operation 136 'zext' 'zext_ln121_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%src_addr_33 = getelementptr i8 %src, i64 0, i64 %zext_ln121_96" [clefia.c:121]   --->   Operation 137 'getelementptr' 'src_addr_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [2/2] (2.32ns)   --->   "%src_load_33 = load i5 %src_addr_33" [clefia.c:124]   --->   Operation 138 'load' 'src_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_46, i1 %tmp_104" [clefia.c:134]   --->   Operation 139 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln134_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_48, i1 %tmp_108" [clefia.c:134]   --->   Operation 140 'bitconcatenate' 'or_ln134_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.78ns)   --->   "%add_ln121_60 = add i5 %dst_offset_read, i5 4" [clefia.c:121]   --->   Operation 141 'add' 'add_ln121_60' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln121_95 = zext i5 %add_ln121_60" [clefia.c:121]   --->   Operation 142 'zext' 'zext_ln121_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%dst_addr_32 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_95" [clefia.c:121]   --->   Operation 143 'getelementptr' 'dst_addr_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/2] (2.32ns)   --->   "%src_load_32 = load i5 %src_addr_32" [clefia.c:124]   --->   Operation 144 'load' 'src_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_92 = xor i8 %src_load_32, i8 %x_assign_s" [clefia.c:124]   --->   Operation 145 'xor' 'xor_ln124_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_93 = xor i8 %xor_ln124_92, i8 %z" [clefia.c:124]   --->   Operation 146 'xor' 'xor_ln124_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_94 = xor i8 %x_assign_21, i8 %or_ln134_1" [clefia.c:124]   --->   Operation 147 'xor' 'xor_ln124_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_95 = xor i8 %xor_ln124_94, i8 %or_ln134_s" [clefia.c:124]   --->   Operation 148 'xor' 'xor_ln124_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_52 = xor i8 %xor_ln124_95, i8 %xor_ln124_93" [clefia.c:124]   --->   Operation 149 'xor' 'xor_ln124_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_52, i5 %dst_addr_32" [clefia.c:124]   --->   Operation 150 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 151 [1/1] (1.78ns)   --->   "%add_ln121_62 = add i5 %dst_offset_read, i5 5" [clefia.c:121]   --->   Operation 151 'add' 'add_ln121_62' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln121_97 = zext i5 %add_ln121_62" [clefia.c:121]   --->   Operation 152 'zext' 'zext_ln121_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%dst_addr_33 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_97" [clefia.c:121]   --->   Operation 153 'getelementptr' 'dst_addr_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/2] (2.32ns)   --->   "%src_load_33 = load i5 %src_addr_33" [clefia.c:124]   --->   Operation 154 'load' 'src_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_96 = xor i8 %src_load_33, i8 %x_assign_22" [clefia.c:124]   --->   Operation 155 'xor' 'xor_ln124_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_97 = xor i8 %xor_ln124_96, i8 %z_13" [clefia.c:124]   --->   Operation 156 'xor' 'xor_ln124_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_98 = xor i8 %or_ln134_s, i8 %or_ln134_1" [clefia.c:124]   --->   Operation 157 'xor' 'xor_ln124_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_99 = xor i8 %xor_ln124_98, i8 %x_assign_20" [clefia.c:124]   --->   Operation 158 'xor' 'xor_ln124_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_53 = xor i8 %xor_ln124_99, i8 %xor_ln124_97" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_53, i5 %dst_addr_33" [clefia.c:124]   --->   Operation 160 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 161 [1/1] (1.78ns)   --->   "%add_ln121_63 = add i5 %src_offset_read, i5 6" [clefia.c:121]   --->   Operation 161 'add' 'add_ln121_63' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln121_98 = zext i5 %add_ln121_63" [clefia.c:121]   --->   Operation 162 'zext' 'zext_ln121_98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%src_addr_34 = getelementptr i8 %src, i64 0, i64 %zext_ln121_98" [clefia.c:121]   --->   Operation 163 'getelementptr' 'src_addr_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (2.32ns)   --->   "%src_load_34 = load i5 %src_addr_34" [clefia.c:124]   --->   Operation 164 'load' 'src_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 165 [1/1] (1.78ns)   --->   "%add_ln121_65 = add i5 %src_offset_read, i5 7" [clefia.c:121]   --->   Operation 165 'add' 'add_ln121_65' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln121_100 = zext i5 %add_ln121_65" [clefia.c:121]   --->   Operation 166 'zext' 'zext_ln121_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%src_addr_35 = getelementptr i8 %src, i64 0, i64 %zext_ln121_100" [clefia.c:121]   --->   Operation 167 'getelementptr' 'src_addr_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [2/2] (2.32ns)   --->   "%src_load_35 = load i5 %src_addr_35" [clefia.c:124]   --->   Operation 168 'load' 'src_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln134_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_50, i1 %tmp_112" [clefia.c:134]   --->   Operation 169 'bitconcatenate' 'or_ln134_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_51, i1 %tmp_114" [clefia.c:134]   --->   Operation 170 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (1.78ns)   --->   "%add_ln121_64 = add i5 %dst_offset_read, i5 6" [clefia.c:121]   --->   Operation 171 'add' 'add_ln121_64' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln121_99 = zext i5 %add_ln121_64" [clefia.c:121]   --->   Operation 172 'zext' 'zext_ln121_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%dst_addr_34 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_99" [clefia.c:121]   --->   Operation 173 'getelementptr' 'dst_addr_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/2] (2.32ns)   --->   "%src_load_34 = load i5 %src_addr_34" [clefia.c:124]   --->   Operation 174 'load' 'src_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_100 = xor i8 %src_load_34, i8 %x_assign_s" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_101 = xor i8 %xor_ln124_100, i8 %z_14" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_102 = xor i8 %or_ln, i8 %x_assign_21" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_103 = xor i8 %xor_ln124_102, i8 %or_ln134_2" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_54 = xor i8 %xor_ln124_103, i8 %xor_ln124_101" [clefia.c:124]   --->   Operation 179 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_54, i5 %dst_addr_34" [clefia.c:124]   --->   Operation 180 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 181 [1/1] (1.78ns)   --->   "%add_ln121_66 = add i5 %dst_offset_read, i5 7" [clefia.c:121]   --->   Operation 181 'add' 'add_ln121_66' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln121_101 = zext i5 %add_ln121_66" [clefia.c:121]   --->   Operation 182 'zext' 'zext_ln121_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%dst_addr_35 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_101" [clefia.c:121]   --->   Operation 183 'getelementptr' 'dst_addr_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/2] (2.32ns)   --->   "%src_load_35 = load i5 %src_addr_35" [clefia.c:124]   --->   Operation 184 'load' 'src_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_104 = xor i8 %src_load_35, i8 %or_ln134_2" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_105 = xor i8 %xor_ln124_104, i8 %z_15" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_106 = xor i8 %or_ln, i8 %x_assign_20" [clefia.c:124]   --->   Operation 187 'xor' 'xor_ln124_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_107 = xor i8 %xor_ln124_106, i8 %x_assign_22" [clefia.c:124]   --->   Operation 188 'xor' 'xor_ln124_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_55 = xor i8 %xor_ln124_107, i8 %xor_ln124_105" [clefia.c:124]   --->   Operation 189 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_55, i5 %dst_addr_35" [clefia.c:124]   --->   Operation 190 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [clefia.c:163]   --->   Operation 191 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0010000000]
src_offset_read  (read          ) [ 0111111110]
rk_offset_cast1  (zext          ) [ 0000000000]
src_offset_cast  (zext          ) [ 0000000000]
rk_addr          (getelementptr ) [ 0010000000]
src_addr         (getelementptr ) [ 0010000000]
add_ln121_54     (add           ) [ 0000000000]
zext_ln121_89    (zext          ) [ 0000000000]
src_addr_29      (getelementptr ) [ 0010000000]
dst_offset_read  (read          ) [ 0111111111]
dst_offset_cast  (zext          ) [ 0000000000]
rk_offset_cast   (zext          ) [ 0001100000]
src_load         (load          ) [ 0000000000]
rk_load          (load          ) [ 0000000000]
xor_ln124        (xor           ) [ 0001000000]
add_ln121        (add           ) [ 0000000000]
zext_ln121       (zext          ) [ 0000000000]
rk_addr_28       (getelementptr ) [ 0001000000]
src_load_29      (load          ) [ 0001000000]
add_ln121_56     (add           ) [ 0000000000]
zext_ln121_91    (zext          ) [ 0000000000]
src_addr_30      (getelementptr ) [ 0001000000]
add_ln121_58     (add           ) [ 0000000000]
zext_ln121_93    (zext          ) [ 0000000000]
src_addr_31      (getelementptr ) [ 0001000000]
dst_addr         (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
add_ln114        (add           ) [ 0000000000]
zext_ln114       (zext          ) [ 0000000000]
dst_addr_29      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
rk_load_13       (load          ) [ 0000000000]
xor_ln124_1      (xor           ) [ 0000100000]
add_ln121_55     (add           ) [ 0000000000]
zext_ln121_90    (zext          ) [ 0000000000]
rk_addr_29       (getelementptr ) [ 0000100000]
src_load_30      (load          ) [ 0000100000]
src_load_31      (load          ) [ 0100110000]
zext_ln150       (zext          ) [ 0000000000]
clefia_s0_addr   (getelementptr ) [ 0000100000]
add_ln114_5      (add           ) [ 0000000000]
zext_ln114_7     (zext          ) [ 0000000000]
dst_addr_30      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
add_ln114_6      (add           ) [ 0000000000]
zext_ln114_8     (zext          ) [ 0000000000]
dst_addr_31      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
rk_load_14       (load          ) [ 0000000000]
xor_ln124_2      (xor           ) [ 0100010000]
add_ln121_57     (add           ) [ 0000000000]
zext_ln121_92    (zext          ) [ 0000000000]
rk_addr_30       (getelementptr ) [ 0100010000]
z                (load          ) [ 0111111110]
zext_ln151       (zext          ) [ 0000000000]
clefia_s1_addr   (getelementptr ) [ 0100010000]
tmp_109          (bitselect     ) [ 0000000000]
xor_ln132_49     (xor           ) [ 0000000000]
select_ln131_49  (select        ) [ 0000000000]
trunc_ln134_49   (trunc         ) [ 0000000000]
tmp_110          (bitselect     ) [ 0000000000]
x_assign_22      (bitconcatenate) [ 0111111111]
tmp_111          (bitselect     ) [ 0000000000]
xor_ln132_50     (xor           ) [ 0000000000]
select_ln131_50  (select        ) [ 0000000000]
trunc_ln134_50   (trunc         ) [ 0111111111]
tmp_112          (bitselect     ) [ 0111111111]
rk_load_15       (load          ) [ 0000000000]
xor_ln124_51     (xor           ) [ 0010001000]
z_13             (load          ) [ 0011101110]
zext_ln152       (zext          ) [ 0000000000]
clefia_s0_addr_2 (getelementptr ) [ 0010001000]
tmp              (bitselect     ) [ 0000000000]
xor_ln132        (xor           ) [ 0000000000]
select_ln131     (select        ) [ 0000000000]
trunc_ln134      (trunc         ) [ 0000000000]
tmp_100          (bitselect     ) [ 0000000000]
x_assign_s       (bitconcatenate) [ 0111101111]
tmp_113          (bitselect     ) [ 0000000000]
xor_ln132_51     (xor           ) [ 0000000000]
select_ln131_51  (select        ) [ 0000000000]
trunc_ln134_51   (trunc         ) [ 0111101111]
tmp_114          (bitselect     ) [ 0111101111]
z_14             (load          ) [ 0101100111]
zext_ln153       (zext          ) [ 0000000000]
clefia_s1_addr_2 (getelementptr ) [ 0001000100]
tmp_101          (bitselect     ) [ 0000000000]
xor_ln132_45     (xor           ) [ 0000000000]
select_ln131_45  (select        ) [ 0000000000]
trunc_ln134_45   (trunc         ) [ 0000000000]
tmp_102          (bitselect     ) [ 0000000000]
x_assign_20      (bitconcatenate) [ 0101100111]
tmp_103          (bitselect     ) [ 0000000000]
xor_ln132_46     (xor           ) [ 0000000000]
select_ln131_46  (select        ) [ 0000000000]
trunc_ln134_46   (trunc         ) [ 0001100110]
tmp_104          (bitselect     ) [ 0001100110]
z_15             (load          ) [ 0100100011]
tmp_105          (bitselect     ) [ 0000000000]
xor_ln132_47     (xor           ) [ 0000000000]
select_ln131_47  (select        ) [ 0000000000]
trunc_ln134_47   (trunc         ) [ 0000000000]
tmp_106          (bitselect     ) [ 0000000000]
x_assign_21      (bitconcatenate) [ 0100100011]
tmp_107          (bitselect     ) [ 0000000000]
xor_ln132_48     (xor           ) [ 0000000000]
select_ln131_48  (select        ) [ 0000000000]
trunc_ln134_48   (trunc         ) [ 0000100010]
tmp_108          (bitselect     ) [ 0000100010]
add_ln121_59     (add           ) [ 0000000000]
zext_ln121_94    (zext          ) [ 0000000000]
src_addr_32      (getelementptr ) [ 0000100010]
add_ln121_61     (add           ) [ 0000000000]
zext_ln121_96    (zext          ) [ 0000000000]
src_addr_33      (getelementptr ) [ 0000100010]
or_ln134_s       (bitconcatenate) [ 0000000000]
or_ln134_1       (bitconcatenate) [ 0000000000]
add_ln121_60     (add           ) [ 0000000000]
zext_ln121_95    (zext          ) [ 0000000000]
dst_addr_32      (getelementptr ) [ 0000000000]
src_load_32      (load          ) [ 0000000000]
xor_ln124_92     (xor           ) [ 0000000000]
xor_ln124_93     (xor           ) [ 0000000000]
xor_ln124_94     (xor           ) [ 0000000000]
xor_ln124_95     (xor           ) [ 0000000000]
xor_ln124_52     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln121_62     (add           ) [ 0000000000]
zext_ln121_97    (zext          ) [ 0000000000]
dst_addr_33      (getelementptr ) [ 0000000000]
src_load_33      (load          ) [ 0000000000]
xor_ln124_96     (xor           ) [ 0000000000]
xor_ln124_97     (xor           ) [ 0000000000]
xor_ln124_98     (xor           ) [ 0000000000]
xor_ln124_99     (xor           ) [ 0000000000]
xor_ln124_53     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln121_63     (add           ) [ 0000000000]
zext_ln121_98    (zext          ) [ 0000000000]
src_addr_34      (getelementptr ) [ 0100000001]
add_ln121_65     (add           ) [ 0000000000]
zext_ln121_100   (zext          ) [ 0000000000]
src_addr_35      (getelementptr ) [ 0100000001]
or_ln134_2       (bitconcatenate) [ 0000000000]
or_ln            (bitconcatenate) [ 0000000000]
add_ln121_64     (add           ) [ 0000000000]
zext_ln121_99    (zext          ) [ 0000000000]
dst_addr_34      (getelementptr ) [ 0000000000]
src_load_34      (load          ) [ 0000000000]
xor_ln124_100    (xor           ) [ 0000000000]
xor_ln124_101    (xor           ) [ 0000000000]
xor_ln124_102    (xor           ) [ 0000000000]
xor_ln124_103    (xor           ) [ 0000000000]
xor_ln124_54     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln121_66     (add           ) [ 0000000000]
zext_ln121_101   (zext          ) [ 0000000000]
dst_addr_35      (getelementptr ) [ 0000000000]
src_load_35      (load          ) [ 0000000000]
xor_ln124_104    (xor           ) [ 0000000000]
xor_ln124_105    (xor           ) [ 0000000000]
xor_ln124_106    (xor           ) [ 0000000000]
xor_ln124_107    (xor           ) [ 0000000000]
xor_ln124_55     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
ret_ln163        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rk_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="clefia_s0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="clefia_s1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="rk_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="src_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dst_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rk_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="src_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
<pin id="92" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_29/1 src_load_30/2 src_load_31/2 src_load_32/7 src_load_33/7 src_load_34/8 src_load_35/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_13/2 rk_load_14/3 rk_load_15/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_addr_29_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_29/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="rk_addr_28_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_28/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_addr_30_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_30/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_addr_31_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_31/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dst_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="5" slack="0"/>
<pin id="145" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="147" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/2 store_ln117/3 store_ln117/3 store_ln124/8 store_ln124/8 store_ln124/9 store_ln124/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="dst_addr_29_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_29/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="rk_addr_29_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_29/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="clefia_s0_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_14/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dst_addr_30_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_30/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="dst_addr_31_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_31/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="rk_addr_30_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_30/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="clefia_s1_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_13/4 z_15/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="clefia_s0_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_2/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="clefia_s1_addr_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_2/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="src_addr_32_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_32/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="src_addr_33_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_33/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="dst_addr_32_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_32/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="dst_addr_33_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_33/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="src_addr_34_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_34/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="src_addr_35_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_35/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="dst_addr_34_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_34/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="dst_addr_35_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_35/9 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_load_29 src_load_30 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="1"/>
<pin id="305" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_1/3 xor_ln124_2/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_1 xor_ln124_2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="rk_offset_cast1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="src_offset_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="src_offset_cast/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln121_54_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_54/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln121_89_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_89/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dst_offset_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_offset_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="rk_offset_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="xor_ln124_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln121_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln121_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln121_56_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_56/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln121_91_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_91/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln121_58_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="1"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_58/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln121_93_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_93/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln114_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln114_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln121_55_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_55/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln121_90_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_90/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln150_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln114_5_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="1"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_5/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln114_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_7/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln114_6_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="1"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_6/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln114_8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_8/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln121_57_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="2"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_57/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln121_92_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_92/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln151_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_109_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_109/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln132_49_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_49/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln131_49_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_49/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln134_49_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_49/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_110_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_110/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="x_assign_22_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_22/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_111_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_111/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln132_50_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_50/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln131_50_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="8" slack="0"/>
<pin id="498" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_50/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln134_50_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_50/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_112_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_112/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln124_51_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="2"/>
<pin id="517" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_51/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln152_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="4" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln132_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln131_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln134_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_100_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="4" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="x_assign_s_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_113_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_113/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln132_51_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_51/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln131_51_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_51/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln134_51_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_51/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_114_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_114/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln153_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_101_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln132_45_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_45/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln131_45_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="8" slack="0"/>
<pin id="622" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_45/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln134_45_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_45/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_102_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="4" slack="0"/>
<pin id="634" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="x_assign_20_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="7" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_20/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_103_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="0" index="2" bw="4" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln132_46_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_46/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln131_46_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="0" index="2" bw="8" slack="0"/>
<pin id="664" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_46/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln134_46_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_46/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_104_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="0" index="2" bw="4" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_105_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="0" index="2" bw="4" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_105/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="xor_ln132_47_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_47/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="select_ln131_47_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="0" index="2" bw="8" slack="0"/>
<pin id="698" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_47/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln134_47_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_47/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_106_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="0" index="2" bw="4" slack="0"/>
<pin id="710" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="x_assign_21_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="7" slack="0"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_21/7 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_107_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="0"/>
<pin id="725" dir="0" index="2" bw="4" slack="0"/>
<pin id="726" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_107/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="xor_ln132_48_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_48/7 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln131_48_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="0" index="2" bw="8" slack="0"/>
<pin id="740" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_48/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln134_48_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_48/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_108_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="4" slack="0"/>
<pin id="752" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_108/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln121_59_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="6"/>
<pin id="758" dir="0" index="1" bw="4" slack="0"/>
<pin id="759" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_59/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln121_94_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_94/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln121_61_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="6"/>
<pin id="768" dir="0" index="1" bw="4" slack="0"/>
<pin id="769" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_61/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln121_96_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="0"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_96/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="or_ln134_s_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="7" slack="2"/>
<pin id="779" dir="0" index="2" bw="1" slack="2"/>
<pin id="780" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_s/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="or_ln134_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="7" slack="1"/>
<pin id="785" dir="0" index="2" bw="1" slack="1"/>
<pin id="786" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_1/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln121_60_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="6"/>
<pin id="790" dir="0" index="1" bw="4" slack="0"/>
<pin id="791" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_60/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln121_95_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_95/8 "/>
</bind>
</comp>

<comp id="798" class="1004" name="xor_ln124_92_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="3"/>
<pin id="801" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_92/8 "/>
</bind>
</comp>

<comp id="803" class="1004" name="xor_ln124_93_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="4"/>
<pin id="806" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_93/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="xor_ln124_94_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_94/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="xor_ln124_95_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="0"/>
<pin id="816" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_95/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="xor_ln124_52_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_52/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln121_62_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="5" slack="6"/>
<pin id="828" dir="0" index="1" bw="4" slack="0"/>
<pin id="829" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_62/8 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln121_97_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_97/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="xor_ln124_96_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="4"/>
<pin id="839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_96/8 "/>
</bind>
</comp>

<comp id="841" class="1004" name="xor_ln124_97_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="3"/>
<pin id="844" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_97/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="xor_ln124_98_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_98/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="xor_ln124_99_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="2"/>
<pin id="855" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_99/8 "/>
</bind>
</comp>

<comp id="857" class="1004" name="xor_ln124_53_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_53/8 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln121_63_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="7"/>
<pin id="866" dir="0" index="1" bw="4" slack="0"/>
<pin id="867" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_63/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln121_98_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_98/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln121_65_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="7"/>
<pin id="876" dir="0" index="1" bw="4" slack="0"/>
<pin id="877" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_65/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln121_100_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="0"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_100/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="or_ln134_2_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="7" slack="5"/>
<pin id="887" dir="0" index="2" bw="1" slack="5"/>
<pin id="888" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_2/9 "/>
</bind>
</comp>

<comp id="890" class="1004" name="or_ln_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="7" slack="4"/>
<pin id="893" dir="0" index="2" bw="1" slack="4"/>
<pin id="894" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln121_64_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="5" slack="7"/>
<pin id="898" dir="0" index="1" bw="4" slack="0"/>
<pin id="899" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_64/9 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln121_99_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="0"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_99/9 "/>
</bind>
</comp>

<comp id="906" class="1004" name="xor_ln124_100_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="4"/>
<pin id="909" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_100/9 "/>
</bind>
</comp>

<comp id="911" class="1004" name="xor_ln124_101_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="3"/>
<pin id="914" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_101/9 "/>
</bind>
</comp>

<comp id="916" class="1004" name="xor_ln124_102_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="0" index="1" bw="8" slack="2"/>
<pin id="919" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_102/9 "/>
</bind>
</comp>

<comp id="921" class="1004" name="xor_ln124_103_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="0"/>
<pin id="924" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_103/9 "/>
</bind>
</comp>

<comp id="927" class="1004" name="xor_ln124_54_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_54/9 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln121_66_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="7"/>
<pin id="936" dir="0" index="1" bw="4" slack="0"/>
<pin id="937" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_66/9 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln121_101_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_101/9 "/>
</bind>
</comp>

<comp id="944" class="1004" name="xor_ln124_104_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="8" slack="0"/>
<pin id="947" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_104/9 "/>
</bind>
</comp>

<comp id="950" class="1004" name="xor_ln124_105_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="8" slack="2"/>
<pin id="953" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_105/9 "/>
</bind>
</comp>

<comp id="955" class="1004" name="xor_ln124_106_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="3"/>
<pin id="958" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_106/9 "/>
</bind>
</comp>

<comp id="960" class="1004" name="xor_ln124_107_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="8" slack="5"/>
<pin id="963" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_107/9 "/>
</bind>
</comp>

<comp id="965" class="1004" name="xor_ln124_55_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_55/9 "/>
</bind>
</comp>

<comp id="972" class="1005" name="rk_offset_read_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="1"/>
<pin id="974" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="977" class="1005" name="src_offset_read_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="1"/>
<pin id="979" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="987" class="1005" name="rk_addr_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="9" slack="1"/>
<pin id="989" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="992" class="1005" name="src_addr_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="5" slack="1"/>
<pin id="994" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="997" class="1005" name="src_addr_29_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="1"/>
<pin id="999" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_29 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="dst_offset_read_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="5" slack="1"/>
<pin id="1004" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="1012" class="1005" name="rk_offset_cast_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="1"/>
<pin id="1014" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_cast "/>
</bind>
</comp>

<comp id="1018" class="1005" name="xor_ln124_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="1"/>
<pin id="1020" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="rk_addr_28_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="9" slack="1"/>
<pin id="1025" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_28 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="src_addr_30_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="5" slack="1"/>
<pin id="1030" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_30 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="src_addr_31_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="5" slack="1"/>
<pin id="1035" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_31 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="rk_addr_29_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="9" slack="1"/>
<pin id="1040" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_29 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="src_load_31_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="2"/>
<pin id="1045" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_load_31 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="clefia_s0_addr_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="1053" class="1005" name="rk_addr_30_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="9" slack="1"/>
<pin id="1055" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_30 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="z_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="4"/>
<pin id="1060" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="1063" class="1005" name="clefia_s1_addr_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="1"/>
<pin id="1065" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="1068" class="1005" name="x_assign_22_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="4"/>
<pin id="1070" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_22 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="trunc_ln134_50_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="7" slack="5"/>
<pin id="1076" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln134_50 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_112_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="5"/>
<pin id="1081" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="xor_ln124_51_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="1"/>
<pin id="1086" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_51 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="z_13_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="3"/>
<pin id="1091" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_13 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="clefia_s0_addr_2_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="1"/>
<pin id="1096" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_2 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="x_assign_s_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="3"/>
<pin id="1101" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_s "/>
</bind>
</comp>

<comp id="1105" class="1005" name="trunc_ln134_51_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="7" slack="4"/>
<pin id="1107" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln134_51 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_114_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="4"/>
<pin id="1112" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="z_14_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="3"/>
<pin id="1117" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_14 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="clefia_s1_addr_2_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="1"/>
<pin id="1122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_2 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="x_assign_20_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="2"/>
<pin id="1127" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_20 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="trunc_ln134_46_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="7" slack="2"/>
<pin id="1133" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln134_46 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_104_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="2"/>
<pin id="1138" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="z_15_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="2"/>
<pin id="1143" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_15 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="x_assign_21_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="1"/>
<pin id="1148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_21 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="trunc_ln134_48_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="7" slack="1"/>
<pin id="1154" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_48 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tmp_108_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="1"/>
<pin id="1159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="src_addr_32_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="1"/>
<pin id="1164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_32 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="src_addr_33_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="5" slack="1"/>
<pin id="1169" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_33 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="src_addr_34_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="5" slack="1"/>
<pin id="1174" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_34 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="src_addr_35_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="5" slack="1"/>
<pin id="1179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="70" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="84" pin="7"/><net_sink comp="139" pin=4"/></net>

<net id="149"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="84" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="300"><net_src comp="84" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="84" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="94" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="52" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="320"><net_src comp="58" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="326"><net_src comp="58" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="336"><net_src comp="64" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="345"><net_src comp="94" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="84" pin="7"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="382"><net_src comp="64" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="436"><net_src comp="308" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="174" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="174" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="438" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="174" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="452" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="460" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="464" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="452" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="472" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="480" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="472" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="494" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="36" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="94" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="308" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="529"><net_src comp="34" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="211" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="36" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="211" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="38" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="524" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="211" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="34" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="538" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="40" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="546" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="550" pin="3"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="34" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="538" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="42" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="558" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="38" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="566" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="558" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="34" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="580" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="609"><net_src comp="34" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="174" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="36" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="174" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="38" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="604" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="174" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="34" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="618" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="36" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="40" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="626" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="630" pin="3"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="34" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="618" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="42" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="638" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="38" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="646" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="638" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="34" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="660" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="36" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="685"><net_src comp="34" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="211" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="36" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="211" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="38" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="680" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="688" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="211" pin="3"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="34" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="694" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="36" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="719"><net_src comp="40" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="702" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="706" pin="3"/><net_sink comp="714" pin=2"/></net>

<net id="727"><net_src comp="34" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="694" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="42" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="714" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="38" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="722" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="714" pin="3"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="34" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="736" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="36" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="44" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="756" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="770"><net_src comp="46" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="781"><net_src comp="40" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="787"><net_src comp="40" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="792"><net_src comp="44" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="788" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="802"><net_src comp="84" pin="7"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="782" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="776" pin="3"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="803" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="825"><net_src comp="819" pin="2"/><net_sink comp="139" pin=4"/></net>

<net id="830"><net_src comp="46" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="826" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="840"><net_src comp="84" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="845"><net_src comp="836" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="776" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="782" pin="3"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="841" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="863"><net_src comp="857" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="868"><net_src comp="48" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="864" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="878"><net_src comp="50" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="889"><net_src comp="40" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="895"><net_src comp="40" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="900"><net_src comp="48" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="896" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="910"><net_src comp="84" pin="7"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="920"><net_src comp="890" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="916" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="884" pin="3"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="911" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="933"><net_src comp="927" pin="2"/><net_sink comp="139" pin=4"/></net>

<net id="938"><net_src comp="50" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="934" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="948"><net_src comp="84" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="884" pin="3"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="890" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="955" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="969"><net_src comp="960" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="950" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="971"><net_src comp="965" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="975"><net_src comp="52" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="980"><net_src comp="58" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="983"><net_src comp="977" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="984"><net_src comp="977" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="986"><net_src comp="977" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="990"><net_src comp="70" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="995"><net_src comp="77" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="1000"><net_src comp="100" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="1005"><net_src comp="64" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1009"><net_src comp="1002" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1010"><net_src comp="1002" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1015"><net_src comp="338" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1021"><net_src comp="341" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1026"><net_src comp="108" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1031"><net_src comp="116" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="1036"><net_src comp="124" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="1041"><net_src comp="159" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1046"><net_src comp="84" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1051"><net_src comp="167" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1056"><net_src comp="196" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1061"><net_src comp="174" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1066"><net_src comp="204" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1071"><net_src comp="472" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1077"><net_src comp="502" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1082"><net_src comp="506" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="1087"><net_src comp="514" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1092"><net_src comp="211" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1097"><net_src comp="217" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1102"><net_src comp="558" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1108"><net_src comp="588" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1113"><net_src comp="592" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="1118"><net_src comp="174" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1123"><net_src comp="225" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1128"><net_src comp="638" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1134"><net_src comp="668" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1139"><net_src comp="672" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="1144"><net_src comp="211" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1149"><net_src comp="714" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1155"><net_src comp="744" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1160"><net_src comp="748" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="1165"><net_src comp="233" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="1170"><net_src comp="241" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="1175"><net_src comp="265" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="1180"><net_src comp="273" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 8 9 }
	Port: src | {}
	Port: rk | {}
	Port: rk_offset | {}
	Port: clefia_s0 | {}
	Port: clefia_s1 | {}
 - Input state : 
	Port: ClefiaF0Xor.2 : dst | {}
	Port: ClefiaF0Xor.2 : dst_offset | {2 }
	Port: ClefiaF0Xor.2 : src | {1 2 3 7 8 9 }
	Port: ClefiaF0Xor.2 : src_offset | {1 }
	Port: ClefiaF0Xor.2 : rk | {1 2 3 4 5 }
	Port: ClefiaF0Xor.2 : rk_offset | {1 }
	Port: ClefiaF0Xor.2 : clefia_s0 | {3 4 5 6 }
	Port: ClefiaF0Xor.2 : clefia_s1 | {4 5 6 7 }
  - Chain level:
	State 1
		rk_addr : 1
		src_addr : 1
		src_load : 2
		rk_load : 2
		zext_ln121_89 : 1
		src_addr_29 : 2
		src_load_29 : 3
	State 2
		xor_ln124 : 1
		add_ln121 : 1
		zext_ln121 : 2
		rk_addr_28 : 3
		rk_load_13 : 4
		zext_ln121_91 : 1
		src_addr_30 : 2
		src_load_30 : 3
		zext_ln121_93 : 1
		src_addr_31 : 2
		src_load_31 : 3
		dst_addr : 1
		store_ln117 : 2
		zext_ln114 : 1
		dst_addr_29 : 2
		store_ln117 : 3
	State 3
		xor_ln124_1 : 1
		zext_ln121_90 : 1
		rk_addr_29 : 2
		rk_load_14 : 3
		clefia_s0_addr : 1
		z : 2
		zext_ln114_7 : 1
		dst_addr_30 : 2
		store_ln117 : 3
		zext_ln114_8 : 1
		dst_addr_31 : 2
		store_ln117 : 3
	State 4
		xor_ln124_2 : 1
		zext_ln121_92 : 1
		rk_addr_30 : 2
		rk_load_15 : 3
		clefia_s1_addr : 1
		z_13 : 2
		tmp_109 : 1
		xor_ln132_49 : 1
		select_ln131_49 : 1
		trunc_ln134_49 : 2
		tmp_110 : 2
		x_assign_22 : 3
		tmp_111 : 2
		xor_ln132_50 : 4
		select_ln131_50 : 4
		trunc_ln134_50 : 5
		tmp_112 : 5
	State 5
		xor_ln124_51 : 1
		clefia_s0_addr_2 : 1
		z_14 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_100 : 2
		x_assign_s : 3
		tmp_113 : 2
		xor_ln132_51 : 4
		select_ln131_51 : 4
		trunc_ln134_51 : 5
		tmp_114 : 5
	State 6
		clefia_s1_addr_2 : 1
		z_15 : 2
		tmp_101 : 1
		xor_ln132_45 : 1
		select_ln131_45 : 1
		trunc_ln134_45 : 2
		tmp_102 : 2
		x_assign_20 : 3
		tmp_103 : 2
		xor_ln132_46 : 4
		select_ln131_46 : 4
		trunc_ln134_46 : 5
		tmp_104 : 5
	State 7
		tmp_105 : 1
		xor_ln132_47 : 1
		select_ln131_47 : 1
		trunc_ln134_47 : 2
		tmp_106 : 2
		x_assign_21 : 3
		tmp_107 : 2
		xor_ln132_48 : 4
		select_ln131_48 : 4
		trunc_ln134_48 : 5
		tmp_108 : 5
		zext_ln121_94 : 1
		src_addr_32 : 2
		src_load_32 : 3
		zext_ln121_96 : 1
		src_addr_33 : 2
		src_load_33 : 3
	State 8
		zext_ln121_95 : 1
		dst_addr_32 : 2
		xor_ln124_92 : 1
		xor_ln124_93 : 1
		xor_ln124_94 : 1
		xor_ln124_95 : 1
		xor_ln124_52 : 1
		store_ln124 : 1
		zext_ln121_97 : 1
		dst_addr_33 : 2
		xor_ln124_96 : 1
		xor_ln124_97 : 1
		xor_ln124_98 : 1
		xor_ln124_99 : 1
		xor_ln124_53 : 1
		store_ln124 : 1
		zext_ln121_98 : 1
		src_addr_34 : 2
		src_load_34 : 3
		zext_ln121_100 : 1
		src_addr_35 : 2
		src_load_35 : 3
	State 9
		zext_ln121_99 : 1
		dst_addr_34 : 2
		xor_ln124_100 : 1
		xor_ln124_101 : 1
		xor_ln124_102 : 1
		xor_ln124_103 : 1
		xor_ln124_54 : 1
		store_ln124 : 1
		zext_ln121_101 : 1
		dst_addr_35 : 2
		xor_ln124_104 : 1
		xor_ln124_105 : 1
		xor_ln124_106 : 1
		xor_ln124_107 : 1
		xor_ln124_55 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_302         |    0    |    8    |
|          |      xor_ln124_fu_341      |    0    |    8    |
|          |     xor_ln132_49_fu_446    |    0    |    8    |
|          |     xor_ln132_50_fu_488    |    0    |    8    |
|          |     xor_ln124_51_fu_514    |    0    |    8    |
|          |      xor_ln132_fu_532      |    0    |    8    |
|          |     xor_ln132_51_fu_574    |    0    |    8    |
|          |     xor_ln132_45_fu_612    |    0    |    8    |
|          |     xor_ln132_46_fu_654    |    0    |    8    |
|          |     xor_ln132_47_fu_688    |    0    |    8    |
|          |     xor_ln132_48_fu_730    |    0    |    8    |
|          |     xor_ln124_92_fu_798    |    0    |    8    |
|          |     xor_ln124_93_fu_803    |    0    |    8    |
|          |     xor_ln124_94_fu_808    |    0    |    8    |
|          |     xor_ln124_95_fu_813    |    0    |    8    |
|    xor   |     xor_ln124_52_fu_819    |    0    |    8    |
|          |     xor_ln124_96_fu_836    |    0    |    8    |
|          |     xor_ln124_97_fu_841    |    0    |    8    |
|          |     xor_ln124_98_fu_846    |    0    |    8    |
|          |     xor_ln124_99_fu_852    |    0    |    8    |
|          |     xor_ln124_53_fu_857    |    0    |    8    |
|          |    xor_ln124_100_fu_906    |    0    |    8    |
|          |    xor_ln124_101_fu_911    |    0    |    8    |
|          |    xor_ln124_102_fu_916    |    0    |    8    |
|          |    xor_ln124_103_fu_921    |    0    |    8    |
|          |     xor_ln124_54_fu_927    |    0    |    8    |
|          |    xor_ln124_104_fu_944    |    0    |    8    |
|          |    xor_ln124_105_fu_950    |    0    |    8    |
|          |    xor_ln124_106_fu_955    |    0    |    8    |
|          |    xor_ln124_107_fu_960    |    0    |    8    |
|          |     xor_ln124_55_fu_965    |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |     add_ln121_54_fu_322    |    0    |    13   |
|          |      add_ln121_fu_347      |    0    |    15   |
|          |     add_ln121_56_fu_358    |    0    |    13   |
|          |     add_ln121_58_fu_368    |    0    |    13   |
|          |      add_ln114_fu_378      |    0    |    13   |
|          |     add_ln121_55_fu_389    |    0    |    15   |
|          |     add_ln114_5_fu_403     |    0    |    13   |
|          |     add_ln114_6_fu_413     |    0    |    13   |
|    add   |     add_ln121_57_fu_423    |    0    |    15   |
|          |     add_ln121_59_fu_756    |    0    |    13   |
|          |     add_ln121_61_fu_766    |    0    |    13   |
|          |     add_ln121_60_fu_788    |    0    |    13   |
|          |     add_ln121_62_fu_826    |    0    |    13   |
|          |     add_ln121_63_fu_864    |    0    |    13   |
|          |     add_ln121_65_fu_874    |    0    |    13   |
|          |     add_ln121_64_fu_896    |    0    |    13   |
|          |     add_ln121_66_fu_934    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |   select_ln131_49_fu_452   |    0    |    8    |
|          |   select_ln131_50_fu_494   |    0    |    8    |
|          |     select_ln131_fu_538    |    0    |    8    |
|  select  |   select_ln131_51_fu_580   |    0    |    8    |
|          |   select_ln131_45_fu_618   |    0    |    8    |
|          |   select_ln131_46_fu_660   |    0    |    8    |
|          |   select_ln131_47_fu_694   |    0    |    8    |
|          |   select_ln131_48_fu_736   |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |  rk_offset_read_read_fu_52 |    0    |    0    |
|   read   | src_offset_read_read_fu_58 |    0    |    0    |
|          | dst_offset_read_read_fu_64 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   rk_offset_cast1_fu_312   |    0    |    0    |
|          |   src_offset_cast_fu_317   |    0    |    0    |
|          |    zext_ln121_89_fu_328    |    0    |    0    |
|          |   dst_offset_cast_fu_333   |    0    |    0    |
|          |    rk_offset_cast_fu_338   |    0    |    0    |
|          |      zext_ln121_fu_353     |    0    |    0    |
|          |    zext_ln121_91_fu_363    |    0    |    0    |
|          |    zext_ln121_93_fu_373    |    0    |    0    |
|          |      zext_ln114_fu_384     |    0    |    0    |
|          |    zext_ln121_90_fu_394    |    0    |    0    |
|          |      zext_ln150_fu_399     |    0    |    0    |
|          |     zext_ln114_7_fu_408    |    0    |    0    |
|   zext   |     zext_ln114_8_fu_418    |    0    |    0    |
|          |    zext_ln121_92_fu_428    |    0    |    0    |
|          |      zext_ln151_fu_433     |    0    |    0    |
|          |      zext_ln152_fu_519     |    0    |    0    |
|          |      zext_ln153_fu_600     |    0    |    0    |
|          |    zext_ln121_94_fu_761    |    0    |    0    |
|          |    zext_ln121_96_fu_771    |    0    |    0    |
|          |    zext_ln121_95_fu_793    |    0    |    0    |
|          |    zext_ln121_97_fu_831    |    0    |    0    |
|          |    zext_ln121_98_fu_869    |    0    |    0    |
|          |    zext_ln121_100_fu_879   |    0    |    0    |
|          |    zext_ln121_99_fu_901    |    0    |    0    |
|          |    zext_ln121_101_fu_939   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_109_fu_438       |    0    |    0    |
|          |       tmp_110_fu_464       |    0    |    0    |
|          |       tmp_111_fu_480       |    0    |    0    |
|          |       tmp_112_fu_506       |    0    |    0    |
|          |         tmp_fu_524         |    0    |    0    |
|          |       tmp_100_fu_550       |    0    |    0    |
|          |       tmp_113_fu_566       |    0    |    0    |
| bitselect|       tmp_114_fu_592       |    0    |    0    |
|          |       tmp_101_fu_604       |    0    |    0    |
|          |       tmp_102_fu_630       |    0    |    0    |
|          |       tmp_103_fu_646       |    0    |    0    |
|          |       tmp_104_fu_672       |    0    |    0    |
|          |       tmp_105_fu_680       |    0    |    0    |
|          |       tmp_106_fu_706       |    0    |    0    |
|          |       tmp_107_fu_722       |    0    |    0    |
|          |       tmp_108_fu_748       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    trunc_ln134_49_fu_460   |    0    |    0    |
|          |    trunc_ln134_50_fu_502   |    0    |    0    |
|          |     trunc_ln134_fu_546     |    0    |    0    |
|   trunc  |    trunc_ln134_51_fu_588   |    0    |    0    |
|          |    trunc_ln134_45_fu_626   |    0    |    0    |
|          |    trunc_ln134_46_fu_668   |    0    |    0    |
|          |    trunc_ln134_47_fu_702   |    0    |    0    |
|          |    trunc_ln134_48_fu_744   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     x_assign_22_fu_472     |    0    |    0    |
|          |      x_assign_s_fu_558     |    0    |    0    |
|          |     x_assign_20_fu_638     |    0    |    0    |
|bitconcatenate|     x_assign_21_fu_714     |    0    |    0    |
|          |      or_ln134_s_fu_776     |    0    |    0    |
|          |      or_ln134_1_fu_782     |    0    |    0    |
|          |      or_ln134_2_fu_884     |    0    |    0    |
|          |        or_ln_fu_890        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   539   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|clefia_s0_addr_2_reg_1094|    8   |
| clefia_s0_addr_reg_1048 |    8   |
|clefia_s1_addr_2_reg_1120|    8   |
| clefia_s1_addr_reg_1063 |    8   |
| dst_offset_read_reg_1002|    5   |
|         reg_297         |    8   |
|         reg_308         |    8   |
|   rk_addr_28_reg_1023   |    9   |
|   rk_addr_29_reg_1038   |    9   |
|   rk_addr_30_reg_1053   |    9   |
|     rk_addr_reg_987     |    9   |
| rk_offset_cast_reg_1012 |    9   |
|  rk_offset_read_reg_972 |    8   |
|   src_addr_29_reg_997   |    5   |
|   src_addr_30_reg_1028  |    5   |
|   src_addr_31_reg_1033  |    5   |
|   src_addr_32_reg_1162  |    5   |
|   src_addr_33_reg_1167  |    5   |
|   src_addr_34_reg_1172  |    5   |
|   src_addr_35_reg_1177  |    5   |
|     src_addr_reg_992    |    5   |
|   src_load_31_reg_1043  |    8   |
| src_offset_read_reg_977 |    5   |
|     tmp_104_reg_1136    |    1   |
|     tmp_108_reg_1157    |    1   |
|     tmp_112_reg_1079    |    1   |
|     tmp_114_reg_1110    |    1   |
| trunc_ln134_46_reg_1131 |    7   |
| trunc_ln134_48_reg_1152 |    7   |
| trunc_ln134_50_reg_1074 |    7   |
| trunc_ln134_51_reg_1105 |    7   |
|   x_assign_20_reg_1125  |    8   |
|   x_assign_21_reg_1146  |    8   |
|   x_assign_22_reg_1068  |    8   |
|   x_assign_s_reg_1099   |    8   |
|  xor_ln124_51_reg_1084  |    8   |
|    xor_ln124_reg_1018   |    8   |
|      z_13_reg_1089      |    8   |
|      z_14_reg_1115      |    8   |
|      z_15_reg_1141      |    8   |
|        z_reg_1058       |    8   |
+-------------------------+--------+
|          Total          |   271  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   8  |   5  |   40   ||    42   |
|  grp_access_fu_84 |  p2  |   8  |   0  |    0   ||    42   |
|  grp_access_fu_94 |  p0  |   8  |   9  |   72   ||    42   |
| grp_access_fu_139 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_139 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_139 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_139 |  p4  |   3  |   5  |   15   ||    14   |
| grp_access_fu_174 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_211 |  p0  |   4  |   8  |   32   ||    20   |
|      reg_297      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   251  || 19.2204 ||   243   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   539  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   243  |
|  Register |    -   |   271  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   271  |   782  |
+-----------+--------+--------+--------+
