# mini-cpu-verilog
End-to-end RTL project: an 8-bit FSM-based Mini CPU in Verilog, including datapath and control design, branching and HALT implementation, professional self-checking verification, and Vivado IP core packaging and block design integration.
