{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605478121245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605478121256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 01:08:41 2020 " "Processing started: Mon Nov 16 01:08:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605478121256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478121256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478121257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605478122191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605478122191 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "z5.v(29) " "Verilog HDL Module Instantiation warning at z5.v(29): ignored dangling comma in List of Port Connections" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605478143769 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "z5.v(38) " "Verilog HDL Module Instantiation warning at z5.v(38): ignored dangling comma in List of Port Connections" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605478143770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z5.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z5.v" { { "Info" "ISGN_ENTITY_NAME" "1 z5 " "Found entity 1: z5" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z3.v 2 2 " "Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z3.v" { { "Info" "ISGN_ENTITY_NAME" "1 z3 " "Found entity 1: z3" {  } { { "../SPDS_Lab_5_dop_materials/z3.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143777 ""} { "Info" "ISGN_ENTITY_NAME" "2 noise_generator " "Found entity 2: noise_generator" {  } { { "../SPDS_Lab_5_dop_materials/z3.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z2.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z2.v" { { "Info" "ISGN_ENTITY_NAME" "1 z2 " "Found entity 1: z2" {  } { { "../SPDS_Lab_5_dop_materials/z2.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../SPDS_Lab_5_dop_materials_2/clock_generator.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z1.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 z1 " "Found entity 1: z1" {  } { { "../SPDS_Lab_5_dop_materials/z1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Found entity 1: sm_register" {  } { { "../SPDS_Lab_5_dop_materials/sm_register.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143799 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Found entity 2: sm_register_we" {  } { { "../SPDS_Lab_5_dop_materials/sm_register.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Found entity 1: sm_hex_display" {  } { { "../SPDS_Lab_5_dop_materials/sm_hex_display.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_clk_divider " "Found entity 1: sm_clk_divider" {  } { { "../SPDS_Lab_5_dop_materials/sm_clk_divider.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_clk_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/part1.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Slow_Clock_Generator.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Clock_Edge.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/ram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_mem " "Found entity 1: my_mem" {  } { { "my_mem.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/my_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478143868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478143868 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "last_erite z5.v(69) " "Verilog HDL error at z5.v(69): object \"last_erite\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 69 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1605478143869 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605478144084 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 01:09:04 2020 " "Processing ended: Mon Nov 16 01:09:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605478144084 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605478144084 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605478144084 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478144084 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478144733 ""}
