

module cache #(
    parameter  LINE_ADDR_LEN = 3, // lineå†…åœ°å?é•¿åº¦ï¼Œå†³å®šäº†æ¯ä¸ªlineå…·æœ‰2^3ä¸ªword
    parameter  SET_ADDR_LEN  = 3, // ç»„åœ°å?é•¿åº¦ï¼Œå†³å®šäº†ä¸?å…±æœ‰2^3=8ç»?
    parameter  TAG_ADDR_LEN  = 5, // tagé•¿åº¦
    parameter  WAY_CNT       = 8  // ç»„ç›¸è¿åº¦ï¼Œå†³å®šäº†æ¯ç»„ä¸­æœ‰å¤šå°‘è·¯lineï¼Œè¿™é‡Œæ˜¯ç›´æ¥æ˜ å°„å‹cacheï¼Œå› æ­¤è¯¥å‚æ•°æ²¡ç”¨åˆ?
)(
    input  clk, rst,
    output miss,               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
    input  [31:0] addr,        // è¯»å†™è¯·æ±‚åœ°å€
    input  rd_req,             // è¯»è¯·æ±‚ä¿¡å?
    output reg [31:0] rd_data, // è¯»å‡ºçš„æ•°æ®ï¼Œä¸?æ¬¡è¯»ä¸?ä¸ªword
    input  wr_req,             // å†™è¯·æ±‚ä¿¡å?
    input  [31:0] wr_data      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ä¸?ä¸ªword
);

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // è®¡ç®—ä¸»å­˜åœ°å€é•¿åº¦ MEM_ADDR_LENï¼Œä¸»å­˜å¤§å°?=2^MEM_ADDR_LENä¸ªline
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // è®¡ç®—æœªä½¿ç”¨çš„åœ°å€çš„é•¿åº?

localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // è®¡ç®— line ä¸? word çš„æ•°é‡ï¼Œå? 2^LINE_ADDR_LEN ä¸ªword æ¯? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // è®¡ç®—ä¸?å…±æœ‰å¤šå°‘ç»„ï¼Œå? 2^SET_ADDR_LEN ä¸ªç»„

//å…¨éƒ¨æ·»åŠ ä¸?ä¸ªç»´åº¦ï¼Œè¯¥ç»´åº¦çš„å¤§å°ä¸ºWAY_CNTï¼Œè¡¨ç¤ºä¸€ä¸ªç»„æœ‰WAY_CNTè·?
reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEä¸ªlineï¼Œæ¯ä¸ªlineæœ‰LINE_SIZEä¸ªword
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªTAG
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªvalid(æœ‰æ•ˆä½?)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªdirty(è„ä½)

wire [              2-1:0]   word_addr;                   // å°†è¾“å…¥åœ°å?addræ‹†åˆ†æˆè¿™5ä¸ªéƒ¨åˆ?
wire [  LINE_ADDR_LEN-1:0]   line_addr;
wire [   SET_ADDR_LEN-1:0]    set_addr;
wire [   TAG_ADDR_LEN-1:0]    tag_addr;
wire [UNUSED_ADDR_LEN-1:0] unused_addr;

//ä¿å­˜å‘½ä¸­åçš„è·¯åœ°å?
reg [4:0] way_addr = 0;
//æ¯ä¸€ç»„ç»´æŠ¤ä¸€ä¸ªHeader,è¡¨ç¤ºä¸‹ä¸€ä¸ªåº”è¯¥æ›¿æ¢ç¬¬å‡ è·¯
reg [4:0] header[SET_SIZE];

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat;    // cache çŠ¶æ?æœºçš„çŠ¶æ€å®šä¹?
                                                           // IDLEä»£è¡¨å°±ç»ªï¼ŒSWAP_OUTä»£è¡¨æ­£åœ¨æ¢å‡ºï¼ŒSWAP_INä»£è¡¨æ­£åœ¨æ¢å…¥ï¼ŒSWAP_IN_OKä»£è¡¨æ¢å…¥åè¿›è¡Œä¸€å‘¨æœŸçš„å†™å…¥cacheæ“ä½œã€?

reg  [   SET_ADDR_LEN-1:0] mem_rd_set_addr = 0;             //ä¼ ç»™Memçš„ç»„åœ°å€
reg  [   TAG_ADDR_LEN-1:0] mem_rd_tag_addr = 0;             //ä¼ ç»™Memçš„tagåœ°å€
wire [   MEM_ADDR_LEN-1:0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};    //ä¼ ç»™ä¸»å­˜çš„åœ°å?ä¸ºtagå’Œsetåœ°å€ï¼Œä¸»å­˜ç»™ä¸?ä¸ªå—çš„æ•°æ?
reg  [   MEM_ADDR_LEN-1:0] mem_wr_addr = 0;                 //ä¼ ç»™ä¸»å­˜çš„å†™åœ°å€

reg  [31:0] mem_wr_line [LINE_SIZE];                        //å‘ä¸»å­˜ä¸­å†™å…¥çš„å—
wire [31:0] mem_rd_line [LINE_SIZE];                        //ä»ä¸»å­˜ä¸­è¯»å‡ºçš„å—

wire mem_gnt;      // ä¸»å­˜å“åº”è¯»å†™çš„æ¡æ‰‹ä¿¡å?

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // æ‹†åˆ† 32bit ADDR

reg cache_hit = 1'b0;
always @ (*) begin              // åˆ¤æ–­ è¾“å…¥çš„address æ˜¯å¦åœ? cache ä¸­å‘½ä¸?
/*    if(valid[set_addr] && cache_tags[set_addr] == tag_addr)   // å¦‚æœ cache lineæœ‰æ•ˆï¼Œå¹¶ä¸”tagä¸è¾“å…¥åœ°å?ä¸­çš„tagç›¸ç­‰ï¼Œåˆ™å‘½ä¸­
        cache_hit = 1'b1;
    else
        cache_hit = 1'b0;
    */ 
    //å®ç°ç»„ç›¸è¿çš„åœ°å€å‘½ä¸­åˆ¤æ–­ï¼Œé¦–å…ˆå¹¶è¡Œåˆ¤æ–­ç»„å†…æ¯è·¯çš„validæ˜¯å¦æœ‰æ•ˆ,è‹¥æœ‰æ•ˆå†åˆ¤æ–­è¯¥è·¯çš„tag,è‹¥tagç›¸ç­‰ï¼Œåˆ™å‘½ä¸­ï¼Œä¿å­˜è¯¥è·¯åœ°å?
    //åœ¨Verilogä¸­forå¾ªç¯è¡¨ç¤ºçš„æ˜¯ç”µè·¯çš„ç¡¬ä»¶è¡Œä¸ºï¼Œå¾ªç¯å‡ æ¬¡ï¼Œå°±æ˜¯å°†ç›¸åŒçš„ç”µè·¯å¤åˆ¶å‡ æ¬¡ï¼Œæ•…ç›´æ¥ç”¨forå¾ªç¯å®ç°å¹¶è¡Œåˆ¤æ–­
    cache_hit = 1'b0;
    for(integer i = 0; i < WAY_CNT; i++) begin
        if(valid[set_addr][i] && cache_tags[set_addr][i] == tag_addr) begin
            cache_hit <= 1'b1;
            way_addr <= i;
        end
    end

end

always @ (posedge clk or posedge rst) begin     // ?? cache ???
    if(rst) begin
        cache_stat <= IDLE;
        for(integer i = 0; i < SET_SIZE; i++) begin
            header[i] <= 0;
            //åˆå§‹åŒ–å¢åŠ ä¸€å±‚å¾ªç?
            for(integer j = 0; j < WAY_CNT; j++) begin
                dirty[i][j] <= 1'b0;
                valid[i][j] <= 1'b0;
            end
        end
        for(integer k = 0; k < LINE_SIZE; k++)
            mem_wr_line[k] <= 0;
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr} <= 0;
        rd_data <= 0;
    end else begin //å°†è·¯åœ°å€å’Œæ›¿æ¢ç­–ç•¥æ·»åŠ è¿›å?
        case(cache_stat)
        IDLE:       begin
                        if(cache_hit) begin
                            if(rd_req) begin    // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯è¯»è¯·æ±‚ï¼Œ  å› ä¸ºå‘½ä¸­äº†ï¼Œæ‰?ä»¥çŸ¥é“å“ªä¸?è·¯å‘½ä¸?
                                rd_data <= cache_mem[set_addr][way_addr][line_addr];   //åˆ™ç›´æ¥ä»cacheä¸­å–å‡ºè¦è¯»çš„æ•°æ®
                            end else if(wr_req) begin // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯å†™è¯·æ±‚ï¼Œ
                                cache_mem[set_addr][way_addr][line_addr] <= wr_data;   // åˆ™ç›´æ¥å‘cacheä¸­å†™å…¥æ•°æ?
                                dirty[set_addr][way_addr] <= 1'b1;                     // å†™æ•°æ®çš„åŒæ—¶ç½®è„ä½?
                            end 
                        end else begin
                            if(wr_req | rd_req) begin   // å¦‚æœ cache æœªå‘½ä¸­ï¼Œå¹¶ä¸”æœ‰è¯»å†™è¯·æ±‚ï¼Œåˆ™éœ€è¦è¿›è¡Œæ¢å…¥ï¼Œè¢«æ¢å‡ºçš„æ˜¯headeræŒ‡å‘çš„å—
                                if(valid[set_addr][header[set_addr]] & dirty[set_addr][header[set_addr]]) begin    // å¦‚æœ è¦æ¢å…¥çš„cache line æœ¬æ¥æœ‰æ•ˆï¼Œä¸”è„ï¼Œåˆ™éœ€è¦å…ˆå°†å®ƒæ¢å‡º
                                    cache_stat  <= SWAP_OUT;
                                    mem_wr_addr <= {cache_tags[set_addr][header[set_addr]], set_addr};
                                    mem_wr_line <= cache_mem[set_addr][header[set_addr]];
                                end else begin                                   // åä¹‹ï¼Œä¸éœ?è¦æ¢å‡ºï¼Œç›´æ¥æ¢å…¥
                                    cache_stat  <= SWAP_IN;
                                end
                                {mem_rd_tag_addr, mem_rd_set_addr} <= {tag_addr, set_addr};
                            end
                        end
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å‡ºæˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶æ??
                            cache_stat <= SWAP_IN;
                        end
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å…¥æˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶æ??
                            cache_stat <= SWAP_IN_OK;
                        end
                    end
        SWAP_IN_OK: begin           // ä¸Šä¸€ä¸ªå‘¨æœŸæ¢å…¥æˆåŠŸï¼Œè¿™å‘¨æœŸå°†ä¸»å­˜è¯»å‡ºçš„lineå†™å…¥cacheï¼Œå¹¶æ›´æ–°tagï¼Œç½®é«˜validï¼Œç½®ä½dirty
                        for(integer i=0; i<LINE_SIZE; i++)  cache_mem[mem_rd_set_addr][header[mem_rd_set_addr]][i] <= mem_rd_line[i];
                        cache_tags[mem_rd_set_addr][header[mem_rd_set_addr]] <= mem_rd_tag_addr;
                        valid     [mem_rd_set_addr][header[mem_rd_set_addr]] <= 1'b1;
                        dirty     [mem_rd_set_addr][header[mem_rd_set_addr]] <= 1'b0;
                        cache_stat <= IDLE;        // å›åˆ°å°±ç»ªçŠ¶æ??
                        //ä¿®æ”¹å¤´æŒ‡é’?
                        if(header[mem_rd_set_addr] < WAY_CNT) begin
                            header[mem_rd_set_addr] <= header[mem_rd_set_addr] + 1;
                        end 
                        else begin 
                            header[mem_rd_set_addr] <= 0;
                        end
                    end
        endcase
    end
end

wire mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req = (cache_stat == SWAP_OUT);
wire [   MEM_ADDR_LEN-1 :0] mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // å½? æœ‰è¯»å†™è¯·æ±‚æ—¶ï¼Œå¦‚æœcacheä¸å¤„äºå°±ç»?(IDLE)çŠ¶æ?ï¼Œæˆ–è?…æœªå‘½ä¸­ï¼Œåˆ™miss=1

main_mem #(     // ä¸»å­˜ï¼Œæ¯æ¬¡è¯»å†™ä»¥line ä¸ºå•ä½?
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);

endmodule





