%Warning-LITENDIAN: ../../src/fpnew_pkg.sv:57: Little bit endian vector: MSB < LSB of bit range: 0:4
                                             : ... In instance fpnew_top
  typedef logic [0:NUM_FP_FORMATS-1]       fmt_logic_t;     
                ^
                    ... Use "/* verilator lint_off LITENDIAN */" and lint_on around source to disable this message.
%Warning-LITENDIAN: ../../src/fpnew_pkg.sv:103: Little bit endian vector: MSB < LSB of bit range: 0:3
                                              : ... In instance fpnew_top
  typedef logic [0:NUM_INT_FORMATS-1] ifmt_logic_t;  
                ^
%Warning-LITENDIAN: ../../src/fpnew_pkg.sv:58: Little bit endian vector: MSB < LSB of bit range: 0:4
                                             : ... In instance fpnew_top
  typedef logic [0:NUM_FP_FORMATS-1][31:0] fmt_unsigned_t;  
                ^
%Warning-LITENDIAN: ../../src/fpnew_pkg.sv:196: Little bit endian vector: MSB < LSB of bit range: 0:3
                                              : ... In instance fpnew_top
  typedef fmt_unsigned_t [0:NUM_OPGROUPS-1] opgrp_fmt_unsigned_t;
                         ^
%Warning-LITENDIAN: ../../src/fpnew_pkg.sv:191: Little bit endian vector: MSB < LSB of bit range: 0:4
                                              : ... In instance fpnew_top
  typedef unit_type_t [0:NUM_FP_FORMATS-1] fmt_unit_types_t;
                      ^
%Warning-LITENDIAN: ../../src/fpnew_pkg.sv:194: Little bit endian vector: MSB < LSB of bit range: 0:3
                                              : ... In instance fpnew_top
  typedef fmt_unit_types_t [0:NUM_OPGROUPS-1] opgrp_fmt_unit_types_t;
                           ^
%Warning-LITENDIAN: ../../src/fpnew_pkg.sv:48: Little bit endian vector: MSB < LSB of bit range: 0:4
  localparam fp_encoding_t [0:NUM_FP_FORMATS-1] FP_ENCODINGS  = '{
                           ^
%Warning-WIDTH: ../../src/fpnew_pkg.sv:302: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 1 bits.
                                          : ... In instance fpnew_top
    return FP_ENCODINGS[fmt][0] + FP_ENCODINGS[fmt][1] + 1;
                                ^
%Warning-WIDTH: ../../src/fpnew_pkg.sv:302: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                          : ... In instance fpnew_top
    return FP_ENCODINGS[fmt][0] + FP_ENCODINGS[fmt][1] + 1;
                                ^
%Warning-WIDTH: ../../src/fpnew_pkg.sv:98: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'INT8' generates 2 bits.
                                         : ... In instance fpnew_top
        return INT8;
        ^~~~~~
%Warning-WIDTH: ../../src/fpnew_pkg.sv:325: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                          : ... In instance fpnew_top
    return FP_ENCODINGS[fmt][0];
    ^~~~~~
%Warning-WIDTH: ../../src/fpnew_pkg.sv:330: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                          : ... In instance fpnew_top
    return FP_ENCODINGS[fmt][1];
    ^~~~~~
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:601: Operator VAR 'QNAN_MANTISSA' expects 1 bits on the Initial value, but Initial value's POWSU generates 32 or 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
    localparam logic [MAN_BITS-1:0] QNAN_MANTISSA = 2**(MAN_BITS-1);
                                    ^~~~~~~~~~~~~
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-LITENDIAN: ../../src/fpnew_cast_multi.sv:600: Little bit endian vector: MSB < LSB of bit range: -1:0
    localparam logic [EXP_BITS-1:0] QNAN_EXPONENT = '1;
                     ^
                    ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-LITENDIAN: ../../src/fpnew_cast_multi.sv:601: Little bit endian vector: MSB < LSB of bit range: -1:0
    localparam logic [MAN_BITS-1:0] QNAN_MANTISSA = 2**(MAN_BITS-1);
                     ^
                    ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//iteration_div_sqrt_mvp.sv:59: Operator ADD expects 59 bits on the RHS, but RHS's VARREF 'Cin_D' generates 1 bits.
                                                                            : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.genblk4[2].iteration_div_sqrt
   assign {Carry_out_DO,Sum_DO}=A_DI+B_DI+Cin_D;
                                         ^
                ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2355: ... note: In file included from control_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:174: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                  : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
    assign State_Two_iteration_unit_S = Precision_ctl_S[C_PC-1:1];   
                                      ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:175: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                  : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
    assign State_Four_iteration_unit_S = Precision_ctl_S[C_PC-1:2];   
                                       ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1731: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64+2){1'b0}},Qcnt_three_1[4:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1734: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64+1){1'b0}},Qcnt_three_1[4:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1737: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64){1'b0}},Qcnt_three_1[4:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1744: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-1){1'b0}},Qcnt_three_2[7:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1747: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-2){1'b0}},Qcnt_three_2[7:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1750: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-3){1'b0}},Qcnt_three_2[7:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1757: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-4){1'b0}},Qcnt_three_3[10:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1760: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-5){1'b0}},Qcnt_three_3[10:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1763: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-6){1'b0}},Qcnt_three_3[10:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1770: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-7){1'b0}},Qcnt_three_4[13:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1773: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-8){1'b0}},Qcnt_three_4[13:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1776: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-9){1'b0}},Qcnt_three_4[13:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1783: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-10){1'b0}},Qcnt_three_5[16:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1786: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-11){1'b0}},Qcnt_three_5[16:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1789: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-12){1'b0}},Qcnt_three_5[16:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1796: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-13){1'b0}},Qcnt_three_6[19:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1799: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-14){1'b0}},Qcnt_three_6[19:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1802: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-15){1'b0}},Qcnt_three_6[19:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1809: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-16){1'b0}},Qcnt_three_7[22:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1812: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-17){1'b0}},Qcnt_three_7[22:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1815: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-18){1'b0}},Qcnt_three_7[22:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1822: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-19){1'b0}},Qcnt_three_8[25:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1825: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-20){1'b0}},Qcnt_three_8[25:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1828: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-21){1'b0}},Qcnt_three_8[25:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1835: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-22){1'b0}},Qcnt_three_9[28:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1838: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-23){1'b0}},Qcnt_three_9[28:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1841: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-24){1'b0}},Qcnt_three_9[28:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1848: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-25){1'b0}},Qcnt_three_10[31:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1851: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-26){1'b0}},Qcnt_three_10[31:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1854: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-27){1'b0}},Qcnt_three_10[31:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1861: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-28){1'b0}},Qcnt_three_11[34:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1864: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-29){1'b0}},Qcnt_three_11[34:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1867: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-30){1'b0}},Qcnt_three_11[34:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1874: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-31){1'b0}},Qcnt_three_12[37:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1877: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-32){1'b0}},Qcnt_three_12[37:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1880: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-33){1'b0}},Qcnt_three_12[37:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1887: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-34){1'b0}},Qcnt_three_13[40:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1890: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-35){1'b0}},Qcnt_three_13[40:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1893: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-36){1'b0}},Qcnt_three_13[40:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1900: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-37){1'b0}},Qcnt_three_14[43:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1903: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-38){1'b0}},Qcnt_three_14[43:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1906: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-39){1'b0}},Qcnt_three_14[43:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1913: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-40){1'b0}},Qcnt_three_15[46:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1916: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-41){1'b0}},Qcnt_three_15[46:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1919: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-42){1'b0}},Qcnt_three_15[46:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1926: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-43){1'b0}},Qcnt_three_16[49:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1929: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-44){1'b0}},Qcnt_three_16[49:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1932: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-45){1'b0}},Qcnt_three_16[49:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1939: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-46){1'b0}},Qcnt_three_17[52:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1942: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-47){1'b0}},Qcnt_three_17[52:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1945: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-48){1'b0}},Qcnt_three_17[52:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1952: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-49){1'b0}},Qcnt_three_18[55:2]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1955: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-50){1'b0}},Qcnt_three_18[55:1]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1958: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-51){1'b0}},Qcnt_three_18[55:0]};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2009: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64+1){1'b0}},Qcnt_four_1[6:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2012: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64){1'b0}},Qcnt_four_1[6:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2015: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-1){1'b0}},Qcnt_four_1[6:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2018: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-2){1'b0}},Qcnt_four_1[6:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2025: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-3){1'b0}},Qcnt_four_2[10:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2028: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-4){1'b0}},Qcnt_four_2[10:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2031: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-5){1'b0}},Qcnt_four_2[10:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2034: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-6){1'b0}},Qcnt_four_2[10:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2041: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-7){1'b0}},Qcnt_four_3[14:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2044: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-8){1'b0}},Qcnt_four_3[14:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2047: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-9){1'b0}},Qcnt_four_3[14:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2050: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-10){1'b0}},Qcnt_four_3[14:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2057: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-11){1'b0}},Qcnt_four_4[18:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2060: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-12){1'b0}},Qcnt_four_4[18:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2063: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-13){1'b0}},Qcnt_four_4[18:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2066: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-14){1'b0}},Qcnt_four_4[18:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2073: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-15){1'b0}},Qcnt_four_5[22:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2076: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-16){1'b0}},Qcnt_four_5[22:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2079: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-17){1'b0}},Qcnt_four_5[22:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2082: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-18){1'b0}},Qcnt_four_5[22:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2089: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-19){1'b0}},Qcnt_four_6[26:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2092: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-20){1'b0}},Qcnt_four_6[26:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2095: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-21){1'b0}},Qcnt_four_6[26:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2098: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-22){1'b0}},Qcnt_four_6[26:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2105: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-23){1'b0}},Qcnt_four_7[30:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2108: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-24){1'b0}},Qcnt_four_7[30:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2111: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-25){1'b0}},Qcnt_four_7[30:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2114: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-26){1'b0}},Qcnt_four_7[30:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2121: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-27){1'b0}},Qcnt_four_8[34:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2124: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-28){1'b0}},Qcnt_four_8[34:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2127: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-29){1'b0}},Qcnt_four_8[34:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2130: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-30){1'b0}},Qcnt_four_8[34:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2137: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-31){1'b0}},Qcnt_four_9[38:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2140: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-32){1'b0}},Qcnt_four_9[38:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2143: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-33){1'b0}},Qcnt_four_9[38:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2146: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-34){1'b0}},Qcnt_four_9[38:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2153: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-35){1'b0}},Qcnt_four_10[42:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2156: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-36){1'b0}},Qcnt_four_10[42:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2159: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-37){1'b0}},Qcnt_four_10[42:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2162: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-38){1'b0}},Qcnt_four_10[42:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2169: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-39){1'b0}},Qcnt_four_11[46:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2172: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-40){1'b0}},Qcnt_four_11[46:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2175: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-41){1'b0}},Qcnt_four_11[46:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2178: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-42){1'b0}},Qcnt_four_11[46:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2185: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-43){1'b0}},Qcnt_four_12[50:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2188: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-44){1'b0}},Qcnt_four_12[50:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2191: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-45){1'b0}},Qcnt_four_12[50:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2194: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-46){1'b0}},Qcnt_four_12[50:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2201: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-47){1'b0}},Qcnt_four_13[54:3]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2204: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-48){1'b0}},Qcnt_four_13[54:2]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2207: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-49){1'b0}},Qcnt_four_13[54:1]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2210: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-50){1'b0}},Qcnt_four_13[54:0]};
                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:3368: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP32' generates 8 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
            C_BIAS_AONE =C_BIAS_AONE_FP32;
                        ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:3373: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP64' generates 11 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
            C_BIAS_AONE =C_BIAS_AONE_FP64;
                        ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:3378: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP16' generates 5 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
            C_BIAS_AONE =C_BIAS_AONE_FP16;
                        ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:3383: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP16ALT' generates 8 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
            C_BIAS_AONE =C_BIAS_AONE_FP16ALT;
                        ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:3393: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  assign Exp_add_a_D = {Sqrt_start_dly_S?{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64:1]}:{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI}};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:3394: Operator COND expects 14 bits on the Conditional True, but Conditional True's REPLICATE generates 13 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  assign Exp_add_b_D = {Sqrt_start_dly_S?{1'b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
                                        ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:3394: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  assign Exp_add_b_D = {Sqrt_start_dly_S?{1'b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:3395: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                   : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  assign Exp_add_c_D = {Div_start_dly_S?{{C_BIAS_AONE}}:{{C_HALF_BIAS}}};
                     ^
                ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//norm_div_sqrt_mvp.sv:306: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Exp_subOne_D' generates 13 bits.
                                                                        : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
              Exp_res_norm_D=Exp_subOne_D;
                            ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:158: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//norm_div_sqrt_mvp.sv:353: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Exp_subOne_D' generates 13 bits.
                                                                        : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
           Exp_res_norm_D=Exp_subOne_D;
                         ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:158: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//norm_div_sqrt_mvp.sv:262: Operator EQ expects 13 bits on the LHS, but LHS's SEL generates 12 bits.
                                                                        : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
      else if((Exp_in_DI[C_EXP_FP64:0]==C_EXP_ONE_FP64)&&(~Mant_in_DI[C_MANT_FP64+4]))   
                                      ^~
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:158: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//norm_div_sqrt_mvp.sv:437: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'Mant_renorm_S' generates 1 bits.
                                                                        : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  assign Exp_res_round_D  = Exp_res_norm_D+Mant_renorm_S;
                                          ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:158: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//norm_div_sqrt_mvp.sv:444: Operator COND expects 53 bits on the Conditional True, but Conditional True's VARREF 'Mant_res_round_D' generates 52 bits.
                                                                        : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
                                                      ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:158: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//norm_div_sqrt_mvp.sv:444: Operator ASSIGNW expects 52 bits on the Assign RHS, but Assign RHS's COND generates 53 bits.
                                                                        : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
                                  ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:158: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//preprocess_mvp.sv:352: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'Mant_leadingOne_a' generates 6 bits.
                                                                     : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
   assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
                                                         ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:99: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//preprocess_mvp.sv:352: Operator ADD expects 12 bits on the RHS, but RHS's REDOR generates 1 bits.
                                                                     : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
   assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
                                                                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:99: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//preprocess_mvp.sv:393: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'Mant_leadingOne_b' generates 6 bits.
                                                                     : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
   assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
                                                         ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:99: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpu_div_sqrt_mvp/hdl//preprocess_mvp.sv:393: Operator ADD expects 12 bits on the RHS, but RHS's REDOR generates 1 bits.
                                                                     : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
   assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
                                                                           ^
                ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:99: ... note: In file included from div_sqrt_top_mvp.sv
                ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_rounding.sv:61: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi.i_fpnew_rounding
  assign abs_rounded_o = abs_value_i + round_up;
                                     ^
                ../../src/fpnew_fma.sv:590: ... note: In file included from fpnew_fma.sv
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      assign fmt_shift_compensation[fmt] = signed'(INT_MAN_WIDTH - 1 - MAN_BITS);
                                         ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign src_bias      = signed'(fpnew_pkg::bias(src_fmt_q));
                       ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:288: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'renorm_shamt_sgn' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign int_input_exp = signed'(INT_MAN_WIDTH - 1 - renorm_shamt_sgn);
                                                   ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:288: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign int_input_exp = signed'(INT_MAN_WIDTH - 1 - renorm_shamt_sgn);
                       ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:295: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'input_exp' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign destination_exp = input_exp + signed'(fpnew_pkg::bias(dst_fmt_q));
                                     ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign destination_exp = input_exp + signed'(fpnew_pkg::bias(dst_fmt_q));
                         ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-LITENDIAN: ../../src/fpnew_cast_multi.sv:408: Little bit endian vector: MSB < LSB of bit range: -1:0
  logic [MAX_INT_WIDTH-1:0]  final_int;         
        ^
                    ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:421: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
    denorm_shamt    = SUPER_MAN_BITS - fpnew_pkg::man_bits(dst_fmt_q2);  
                    ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:426: Operator SHIFTL expects 5 bits on the LHS, but LHS's VARREF 'input_mant_q' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
    preshift_mant = input_mant_q << (INT_MAN_WIDTH + 1);
                                 ^~
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:431: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'input_exp_q' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      denorm_shamt = unsigned'(MAX_INT_WIDTH - 1 - input_exp_q);
                                                 ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:431: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      denorm_shamt = unsigned'(MAX_INT_WIDTH - 1 - input_exp_q);
                   ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:438: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = MAX_INT_WIDTH + 1;  
                        ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:433: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'op_mod_q2' generates 1 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      if (input_exp_q >= signed'(fpnew_pkg::int_width(int_fmt_q2) - 1 + op_mod_q2)) begin
                                                                      ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:433: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'input_exp_q' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      if (input_exp_q >= signed'(fpnew_pkg::int_width(int_fmt_q2) - 1 + op_mod_q2)) begin
                      ^~
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:446: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        final_exp       = unsigned'(2**fpnew_pkg::exp_bits(dst_fmt_q2)-2);  
                        ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:453: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = unsigned'(denorm_shamt + 1 - destination_exp_q);  
                        ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:458: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'denorm_shamt' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = unsigned'(denorm_shamt + 2 + fpnew_pkg::man_bits(dst_fmt_q2));  
                                                 ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:458: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = unsigned'(denorm_shamt + 2 + fpnew_pkg::man_bits(dst_fmt_q2));  
                        ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:456: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      end else if (destination_exp_q < -signed'(fpnew_pkg::man_bits(dst_fmt_q2))) begin
                                     ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:451: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
                   destination_exp_q >= -signed'(fpnew_pkg::man_bits(dst_fmt_q2))) begin
                                     ^~
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:444: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      if ((destination_exp_q >= signed'(2**fpnew_pkg::exp_bits(dst_fmt_q2))-1) ||
                             ^~
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:472: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign {final_int, int_round_sticky_bits[1]} = destination_mant[2*INT_MAN_WIDTH-:MAX_INT_WIDTH+1];
                                               ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:509: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's REPLICATE generates 2 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        fmt_pre_round_abs[fmt] = {final_exp[EXP_BITS-1:0], final_mant[MAN_BITS-1:0]};  
                               ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_cast_multi.sv:607: Operator SHIFTL expects 3 bits on the LHS, but LHS's VARREF 'input_sign_q' generates 1 bits.
                                                 : ... In instance fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
                      ? input_sign_q << FP_WIDTH-1  
                                     ^~
                ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_divsqrt_multi.sv:148: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 3 bits.
                                                    : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi
    divsqrt_operands[0] = input_is_fp8 ? operands_q[0] << 8 : operands_q[0];
                                                       ^~
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_divsqrt_multi.sv:148: Operator COND expects 64 bits on the Conditional False, but Conditional False's SEL generates 3 bits.
                                                    : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi
    divsqrt_operands[0] = input_is_fp8 ? operands_q[0] << 8 : operands_q[0];
                                       ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_divsqrt_multi.sv:149: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 3 bits.
                                                    : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi
    divsqrt_operands[1] = input_is_fp8 ? operands_q[1] << 8 : operands_q[1];
                                                       ^~
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_divsqrt_multi.sv:149: Operator COND expects 64 bits on the Conditional False, but Conditional False's SEL generates 3 bits.
                                                    : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi
    divsqrt_operands[1] = input_is_fp8 ? operands_q[1] << 8 : operands_q[1];
                                       ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_divsqrt_multi.sv:277: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's COND generates 64 bits.
                                                    : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi
  assign adjusted_result = result_is_fp8_q ? unit_result >> 8 : unit_result;
                         ^
                ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:183: Operator PATMEMBER expects 1 bits on the Pattern value, but Pattern value's POWSU generates 32 or 2 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
    if (!info_a.is_boxed) sgnj_result = '{sign: 1'b0, exponent: '1, mantissa: 2**(MAN_BITS-1)};
                                                                    ^~~~~~~~
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:222: Operator PATMEMBER expects 1 bits on the Pattern value, but Pattern value's POWSU generates 32 or 2 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
      minmax_result = '{sign: 1'b0, exponent: '1, mantissa: 2**(MAN_BITS-1)};  
                                                  ^~~~~~~~
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:260: Operator OR expects 3 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:260: Operator OR expects 3 bits on the RHS, but RHS's VARREF 'operands_equal' generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:260: Operator XOR expects 3 bits on the RHS, but RHS's SEL generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                                 ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:264: Operator AND expects 3 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:264: Operator NOT expects 3 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                 ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:264: Operator XOR expects 3 bits on the RHS, but RHS's SEL generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                                  ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:267: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
                                          ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:268: Operator XOR expects 3 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                           ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_noncomp.sv:268: Operator XOR expects 3 bits on the RHS, but RHS's SEL generates 1 bits.
                                              : ... In instance fpnew_top.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                           ^
                ../../src/fpnew_opgroup_fmt_slice.sv:170: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:190: Operator PATMEMBER expects 1 bits on the Pattern value, but Pattern value's VARREF 'BIAS' generates 32 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        operand_a = '{sign: 1'b0, exponent: BIAS, mantissa: '0};
                                  ^~~~~~~~
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:235: Operator PATMEMBER expects 1 bits on the Pattern value, but Pattern value's POWSU generates 32 or 2 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    special_result    = '{sign: 1'b0, exponent: '1, mantissa: 2**(MAN_BITS-1)};  
                                                    ^~~~~~~~
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:276: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_a = signed'({1'b0, operand_a.exponent});
                    ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:277: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_b = signed'({1'b0, operand_b.exponent});
                    ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:278: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_c = signed'({1'b0, operand_c.exponent});
                    ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:286: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'exponent_a' generates 3 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                            : signed'(exponent_a + info_a.is_subnormal
                                                 ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:286: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                            : signed'(exponent_a + info_a.is_subnormal
                                                 ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:287: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_b' generates 3 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                                      + exponent_b + info_b.is_subnormal
                                      ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:287: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                                      + exponent_b + info_b.is_subnormal
                                                   ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:284: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_product = (info_a.is_zero || info_b.is_zero)
                          ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:300: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = 3 * PRECISION_BITS + 4;
                   ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:303: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'exponent_difference' generates 3 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
                                                           ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:303: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
                   ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:302: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 3 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    else if (exponent_difference <= signed'(PRECISION_BITS + 2))
                                 ^~
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:299: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 3 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    if (exponent_difference <= signed'(-2 * PRECISION_BITS - 1))
                            ^~
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:327: Operator SHIFTL expects 10 bits on the LHS, but LHS's VARREF 'product' generates 4 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign product_shifted = product << 2;  
                                   ^~
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:347: Operator SHIFTL expects 12 bits on the LHS, but LHS's VARREF 'mantissa_c' generates 2 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      (mantissa_c << (3 * PRECISION_BITS + 4)) >> addend_shamt;
                  ^~
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:365: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'inject_carry_in' generates 1 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
                                                    ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:369: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 11 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
                    ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:511: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'leading_zero_count' generates 3 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
                                                 ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:511: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
                            ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:512: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 or 4 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
                            ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:516: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_product_q' generates 3 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
                                                                    ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:516: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
                            ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:527: Operator SHIFTL expects 11 bits on the LHS, but LHS's VARREF 'sum_q' generates 10 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum_shifted       = sum_q << norm_shamt;
                                   ^~
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:533: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'sum_shifted' generates 11 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    {final_mantissa, sum_sticky_bits} = sum_shifted;
                                      ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:538: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SHIFTR generates 11 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
                                        ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:545: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SHIFTL generates 11 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
                                        ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:578: Operator COND expects 32 or 2 bits on the Conditional False, but Conditional False's UNSIGNED generates 1 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign pre_round_exponent = (of_before_round) ? 2**EXP_BITS-2 : unsigned'(final_exponent[EXP_BITS-1:0]);
                                                ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_fma.sv:578: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 or 2 bits.
                                          : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign pre_round_exponent = (of_before_round) ? 2**EXP_BITS-2 : unsigned'(final_exponent[EXP_BITS-1:0]);
                            ^
                ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_opgroup_multifmt_slice.sv:107: Operator AND expects 2 bits on the LHS, but LHS's EQ generates 1 bits.
                                                             : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  assign dst_vec_op     = (OpGroup == fpnew_pkg::CONV) & {(op_i == fpnew_pkg::CPKCD), op_mod_i};
                                                       ^
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_opgroup_multifmt_slice.sv:113: Operator COND expects 3 bits on the Conditional True, but Conditional True's VARREF 'int_fmt_i' generates 2 bits.
                                                             : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  assign dst_fmt    = dst_fmt_is_int ? int_fmt_i : dst_fmt_i;
                                     ^
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_opgroup_multifmt_slice.sv:174: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                                             : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
          local_operands[i] = operands_i[i] >> LANE*fpnew_pkg::fp_width(src_fmt_i);
                            ^
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_opgroup_multifmt_slice.sv:181: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                                             : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
            local_operands[0] = operands_i[0] >> LANE*fpnew_pkg::int_width(int_fmt_i);
                              ^
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_opgroup_multifmt_slice.sv:185: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                                             : ... In instance fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
              local_operands[0] = operands_i[0] >> LANE*fpnew_pkg::fp_width(src_fmt_i) +
                                ^
                ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_opgroup_fmt_slice.sv:245: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
                                                        : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  assign slice_regular_result = $signed({extension_bit_o, slice_result});
                              ^
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-WIDTH: ../../src/fpnew_opgroup_fmt_slice.sv:256: Operator COND expects 32 bits on the Conditional False, but Conditional False's SEL generates 10 bits.
                                                        : ... In instance fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  assign slice_class_result = result_is_vector ? slice_vec_class_result : lane_class_mask[0];
                                               ^
                ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
%Warning-UNSIGNED: ../../src/common_cells/src/rr_arb_tree.sv:208: Comparison is constant due to unsigned arithmetic
                                                                : ... In instance fpnew_top.i_arbiter
          assign upper_mask[i] = (i >  rr_q) ? req_d[i] : 1'b0;
                                    ^
                   ../../src/fpnew_top.sv:153: ... note: In file included from fpnew_top.sv
%Warning-UNSIGNED: ../../src/common_cells/src/rr_arb_tree.sv:209: Comparison is constant due to unsigned arithmetic
                                                                : ... In instance fpnew_top.i_arbiter
          assign lower_mask[i] = (i <= rr_q) ? req_d[i] : 1'b0;
                                    ^~
                   ../../src/fpnew_top.sv:153: ... note: In file included from fpnew_top.sv
%Warning-UNOPTFLAT: ../../src/fpnew_fma.sv:607: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.regular_status'
  fpnew_pkg::status_t   regular_status;
                        ^~~~~~~~~~~~~~
                    ../../src/fpnew_opgroup_fmt_slice.sv:109: ... note: In file included from fpnew_opgroup_fmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:103: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
                    ../../src/fpnew_fma.sv:607:      Example path: fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.regular_status
                    ../../src/fpnew_fma.sv:611:      Example path: ASSIGNW
                    ../../src/fpnew_fma.sv:607:      Example path: fpnew_top.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.regular_status
%Warning-UNOPTFLAT: ../../src/fpnew_cast_multi.sv:679: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi.fp_regular_status'
  fpnew_pkg::status_t int_regular_status, fp_regular_status;
                                          ^~~~~~~~~~~~~~~~~
                    ../../src/fpnew_opgroup_multifmt_slice.sv:271: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
                    ../../src/fpnew_cast_multi.sv:679:      Example path: fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi.fp_regular_status
                    ../../src/fpnew_cast_multi.sv:684:      Example path: ASSIGNW
                    ../../src/fpnew_cast_multi.sv:679:      Example path: fpnew_top.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi.fp_regular_status
%Warning-UNOPTFLAT: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:826: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt1'
   logic [C_MANT_FP64+1+4:0]                                      Sqrt_R1,Sqrt_Q1,Q_sqrt1,Q_sqrt_com_1;
                                                                                  ^~~~~~~
                    ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                    ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                    ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:826:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt1
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:848:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:826:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt_com_1
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1020:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:826:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt1
%Warning-UNOPTFLAT: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:827: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt2'
   logic [C_MANT_FP64+1+4:0]                                      Sqrt_R2,Sqrt_Q2,Q_sqrt2,Q_sqrt_com_2;
                                                                                  ^~~~~~~
                    ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                    ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                    ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:827:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt2
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:848:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:827:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt_com_2
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1020:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:827:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt2
%Warning-UNOPTFLAT: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:825: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt0'
   logic [C_MANT_FP64+1+4:0]                                      Sqrt_R0,Sqrt_Q0,Q_sqrt0,Q_sqrt_com_0;
                                                                                  ^~~~~~~
                    ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                    ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                    ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:825:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt0
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:848:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:825:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt_com_0
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1020:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:825:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Q_sqrt0
%Warning-UNOPTFLAT: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:840: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_carry_D'
  logic                                                           Iteration_cell_carry_D [3:0];
                                                                  ^~~~~~~~~~~~~~~~~~~~~~
                    ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                    ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                    ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:840:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_carry_D
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:848:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:845:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Sqrt_quotinent_S
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:979:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:774:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Qcnt_three_0
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1020:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:827:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Sqrt_Q2
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2301:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:839:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_b_BMASK_D
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2346:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:837:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_b_D
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2363:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:840:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_carry_D
%Warning-UNOPTFLAT: ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:841: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_sum_D'
  logic  [C_MANT_FP64+1+4:0]                                      Iteration_cell_sum_D [3:0];
                                                                  ^~~~~~~~~~~~~~~~~~~~
                    ../../src/fpu_div_sqrt_mvp/hdl//nrbd_nrsc_mvp.sv:74: ... note: In file included from nrbd_nrsc_mvp.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//div_sqrt_top_mvp.sv:128: ... note: In file included from div_sqrt_top_mvp.sv
                    ../../src/fpnew_divsqrt_multi.sv:261: ... note: In file included from fpnew_divsqrt_multi.sv
                    ../../src/fpnew_opgroup_multifmt_slice.sv:239: ... note: In file included from fpnew_opgroup_multifmt_slice.sv
                    ../../src/fpnew_opgroup_block.sv:173: ... note: In file included from fpnew_opgroup_block.sv
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:841:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_sum_D
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2347:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:842:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_sum_AMASK_D
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:848:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:845:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Sqrt_quotinent_S
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:979:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:774:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Qcnt_three_0
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:1020:      Example path: ALWAYS
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:827:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Sqrt_Q2
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2301:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:839:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_b_BMASK_D
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2346:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:837:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_b_D
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:2362:      Example path: ASSIGNW
                    ../../src/fpu_div_sqrt_mvp/hdl//control_mvp.sv:841:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Iteration_cell_sum_D
%Warning-UNOPTFLAT: ../../src/fpnew_opgroup_block.sv:69: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[1].i_opgroup_block.fmt_out_valid'
  logic [NUM_FORMATS-1:0] fmt_in_ready, fmt_out_valid, fmt_out_ready, fmt_busy;
                                        ^~~~~~~~~~~~~
                    ../../src/fpnew_top.sv:117: ... note: In file included from fpnew_top.sv
                    ../../src/fpnew_opgroup_block.sv:69:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.fmt_out_valid
                    ../../src/common_cells/src/rr_arb_tree.sv:266:      Example path: ASSIGNW
                    ../../src/common_cells/src/rr_arb_tree.sv:135:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.i_arbiter.gen_arbiter.req_nodes
                    ../../src/fpnew_top.sv:135:      Example path: ASSIGNW
                    ../../src/fpnew_top.sv:63:      Example path: fpnew_top.opgrp_out_valid
                    ../../src/common_cells/src/rr_arb_tree.sv:269:      Example path: ASSIGNW
                    ../../src/common_cells/src/rr_arb_tree.sv:257:      Example path: fpnew_top.i_arbiter.gen_arbiter.gen_levels[1].gen_level[0].sel
                    ../../src/common_cells/src/rr_arb_tree.sv:273:      Example path: ASSIGNW
                    ../../src/fpnew_top.sv:63:      Example path: fpnew_top.opgrp_out_ready
                    ../../src/common_cells/src/rr_arb_tree.sv:251:      Example path: ASSIGNW
                    ../../src/common_cells/src/rr_arb_tree.sv:134:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.i_arbiter.gen_arbiter.gnt_nodes
                    ../../src/common_cells/src/rr_arb_tree.sv:281:      Example path: ASSIGNW
                    ../../src/fpnew_opgroup_block.sv:69:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.fmt_out_ready
                    ../../src/fpnew_divsqrt_multi.sv:176:      Example path: ALWAYS
                    ../../src/fpnew_divsqrt_multi.sv:159:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.out_valid
                    ../../src/fpnew_opgroup_multifmt_slice.sv:298:      Example path: ASSIGNW
                    ../../src/fpnew_opgroup_multifmt_slice.sv:68:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.lane_out_valid
                    ../../src/fpnew_opgroup_block.sv:191:      Example path: ASSIGNW
                    ../../src/fpnew_opgroup_block.sv:69:      Example path: fpnew_top.gen_operation_groups[1].i_opgroup_block.fmt_out_valid
%Warning-UNOPTFLAT: ../../src/common_cells/src/lzc.sv:59: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[0].i_opgroup_block.i_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower.gen_lzc.sel_nodes'
    logic [2**NumLevels-1:0] sel_nodes;
                             ^~~~~~~~~
                    ../../src/common_cells/src/rr_arb_tree.sv:217: ... note: In file included from rr_arb_tree.sv
                    ../../src/fpnew_top.sv:153: ... note: In file included from fpnew_top.sv
                    ../../src/common_cells/src/lzc.sv:59:      Example path: fpnew_top.gen_operation_groups[0].i_opgroup_block.i_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower.gen_lzc.sel_nodes
                    ../../src/common_cells/src/lzc.sv:98:      Example path: ASSIGNW
                    ../../src/common_cells/src/lzc.sv:59:      Example path: fpnew_top.gen_operation_groups[0].i_opgroup_block.i_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower.gen_lzc.sel_nodes
%Warning-UNOPTFLAT: ../../src/common_cells/src/lzc.sv:60: Signal unoptimizable: Feedback to clock or circular logic: 'fpnew_top.gen_operation_groups[0].i_opgroup_block.i_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper.gen_lzc.index_nodes'
    logic [2**NumLevels-1:0][NumLevels-1:0] index_nodes;
                                            ^~~~~~~~~~~
                    ../../src/common_cells/src/rr_arb_tree.sv:217: ... note: In file included from rr_arb_tree.sv
                    ../../src/fpnew_top.sv:153: ... note: In file included from fpnew_top.sv
                    ../../src/common_cells/src/lzc.sv:60:      Example path: fpnew_top.gen_operation_groups[0].i_opgroup_block.i_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper.gen_lzc.index_nodes
                    ../../src/common_cells/src/lzc.sv:100:      Example path: ASSIGNW
                    ../../src/common_cells/src/lzc.sv:60:      Example path: fpnew_top.gen_operation_groups[0].i_opgroup_block.i_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper.gen_lzc.index_nodes
%Error: Exiting due to 232 warning(s)
