{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@127:137@HdlIdDef", "\n  wire         [16:0]   trigger_out_control;\n  wire         [31:0]   trigger_delay;\n\n  wire         [31:0]   trigger_holdoff;\n  wire         [31:0]   trigger_out_hold_pins;\n\n  wire signed  [DW:0]   data_a_cmp;\n  wire signed  [DW:0]   data_b_cmp;\n  wire signed  [DW:0]   limit_a_cmp;\n  wire signed  [DW:0]   limit_b_cmp;\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@130:140", "\n  wire         [31:0]   trigger_holdoff;\n  wire         [31:0]   trigger_out_hold_pins;\n\n  wire signed  [DW:0]   data_a_cmp;\n  wire signed  [DW:0]   data_b_cmp;\n  wire signed  [DW:0]   limit_a_cmp;\n  wire signed  [DW:0]   limit_b_cmp;\n\n  wire                  comp_low_a_s; // signal is over the limit\n  wire                  comp_low_b_s; // signal is over the limit\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@123:133", "  wire         [15:0]   limit_b;\n  wire         [ 1:0]   function_b;\n  wire         [31:0]   hysteresis_b;\n  wire         [ 3:0]   trigger_l_mix_b;\n\n  wire         [16:0]   trigger_out_control;\n  wire         [31:0]   trigger_delay;\n\n  wire         [31:0]   trigger_holdoff;\n  wire         [31:0]   trigger_out_hold_pins;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@121:131", "  wire         [ 3:0]   trigger_l_mix_a;\n\n  wire         [15:0]   limit_b;\n  wire         [ 1:0]   function_b;\n  wire         [31:0]   hysteresis_b;\n  wire         [ 3:0]   trigger_l_mix_b;\n\n  wire         [16:0]   trigger_out_control;\n  wire         [31:0]   trigger_delay;\n\n  wire         [31:0]   trigger_holdoff;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@124:134", "  wire         [ 1:0]   function_b;\n  wire         [31:0]   hysteresis_b;\n  wire         [ 3:0]   trigger_l_mix_b;\n\n  wire         [16:0]   trigger_out_control;\n  wire         [31:0]   trigger_delay;\n\n  wire         [31:0]   trigger_holdoff;\n  wire         [31:0]   trigger_out_hold_pins;\n\n  wire signed  [DW:0]   data_a_cmp;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@132:142", "  wire         [31:0]   trigger_out_hold_pins;\n\n  wire signed  [DW:0]   data_a_cmp;\n  wire signed  [DW:0]   data_b_cmp;\n  wire signed  [DW:0]   limit_a_cmp;\n  wire signed  [DW:0]   limit_b_cmp;\n\n  wire                  comp_low_a_s; // signal is over the limit\n  wire                  comp_low_b_s; // signal is over the limit\n  wire                  trigger_a_fall_edge;\n  wire                  trigger_a_rise_edge;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@129:139", "  wire         [31:0]   trigger_delay;\n\n  wire         [31:0]   trigger_holdoff;\n  wire         [31:0]   trigger_out_hold_pins;\n\n  wire signed  [DW:0]   data_a_cmp;\n  wire signed  [DW:0]   data_b_cmp;\n  wire signed  [DW:0]   limit_a_cmp;\n  wire signed  [DW:0]   limit_b_cmp;\n\n  wire                  comp_low_a_s; // signal is over the limit\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@126:136", "  wire         [ 3:0]   trigger_l_mix_b;\n\n  wire         [16:0]   trigger_out_control;\n  wire         [31:0]   trigger_delay;\n\n  wire         [31:0]   trigger_holdoff;\n  wire         [31:0]   trigger_out_hold_pins;\n\n  wire signed  [DW:0]   data_a_cmp;\n  wire signed  [DW:0]   data_b_cmp;\n  wire signed  [DW:0]   limit_a_cmp;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@131:141", "  wire         [31:0]   trigger_holdoff;\n  wire         [31:0]   trigger_out_hold_pins;\n\n  wire signed  [DW:0]   data_a_cmp;\n  wire signed  [DW:0]   data_b_cmp;\n  wire signed  [DW:0]   limit_a_cmp;\n  wire signed  [DW:0]   limit_b_cmp;\n\n  wire                  comp_low_a_s; // signal is over the limit\n  wire                  comp_low_b_s; // signal is over the limit\n  wire                  trigger_a_fall_edge;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@134:144", "  wire signed  [DW:0]   data_a_cmp;\n  wire signed  [DW:0]   data_b_cmp;\n  wire signed  [DW:0]   limit_a_cmp;\n  wire signed  [DW:0]   limit_b_cmp;\n\n  wire                  comp_low_a_s; // signal is over the limit\n  wire                  comp_low_b_s; // signal is over the limit\n  wire                  trigger_a_fall_edge;\n  wire                  trigger_a_rise_edge;\n  wire                  trigger_b_fall_edge;\n  wire                  trigger_b_rise_edge;\n"]], "Diff Content": {"Delete": [[132, "  wire         [31:0]   trigger_out_hold_pins;\n"]], "Add": [[132, "  wire         [19:0]   trigger_out_hold_pins;\n"]]}}