<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18C" pn="GW2A-LV18PG256C8/I7">gw2a18c-011</Device>
    <FileList>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/config.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_biu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_clk_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_clk_unit.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_clkgate.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_core.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_cpu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_cpu_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_defines.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_dtcm_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_dtcm_ram.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_extend_csr.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_alu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_alu_bjp.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_alu_csrctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_alu_dpath.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_alu_lsuagu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_alu_muldiv.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_alu_rglr.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_branchslv.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_commit.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_csr.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_decode.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_disp.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_excp.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_longpwbck.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_oitf.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_regfile.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_exu_wbck.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_ifu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_ifu_ifetch.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_ifu_ift2icb.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_ifu_litebpu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_ifu_minidec.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_irq_sync.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_itcm_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_itcm_ram.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_lsu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_lsu_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_reset_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_soc_demo.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_soc_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_srams.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_clint.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_gfcm.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_hclkgen.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_hclkgen_rstsync.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_main.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_mems.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_perips.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_plic.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_pll.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_pllclkdiv.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/e203_subsys_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/i2c_master_bit_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/i2c_master_byte_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/i2c_master_defines.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/i2c_master_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_1cyc_sram_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_AsyncResetReg.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec_1.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec_129.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec_36.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec_67.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_DeglitchShiftRegister.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_LevelGateway.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_ResetCatchAndSync.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_ResetCatchAndSync_2.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_aon.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_aon_lclkgen_regs.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_aon_porrst.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_aon_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_aon_wrapper.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_clint.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_clint_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_debug_csr.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_debug_module.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_debug_ram.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_debug_rom.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_expl_apb_slv.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_expl_axi_slv.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_flash_qspi.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_flash_qspi_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_gnrl_bufs.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_gnrl_dffs.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_gnrl_icbs.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_gnrl_ram.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_gnrl_xchecker.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_gpio.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_gpio_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_hclkgen_regs.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_icb1to16_bus.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_icb1to2_bus.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_icb1to8_bus.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_jtag_dtm.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_jtaggpioport.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_mrom.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_mrom_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_otp_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_plic_man.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_plic_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pmu.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pmu_core.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pwm16.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pwm16_core.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pwm16_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pwm8.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pwm8_core.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pwm8_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_pwmgpioport.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_1cs.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_1cs_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_4cs.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_4cs_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_arbiter.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_fifo.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_media.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_media_1.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_media_2.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_physical.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_physical_1.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_qspi_physical_2.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_queue.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_queue_1.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_repeater_6.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_rtc.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_sim_ram.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_spi_flashmap.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_spigpioport.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_spigpioport_1.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_spigpioport_2.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_sram_icb_ctrl.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_tl_repeater_5.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_tlfragmenter_qspi_1.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_tlwidthwidget_qspi.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_uart.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_uart_top.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_uartgpioport.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_uartrx.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_uarttx.v" type="file.verilog" enable="1"/>
        <File path="D:/code_example/riscv/chip/e203_uart_demo/rtl/core/sirv_wdog.v" type="file.verilog" enable="1"/>
        <File path="e203_basic_chip.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
