// Seed: 871345588
module module_0 (
    output wand id_0,
    input  wire id_1,
    output wand id_2
);
  always @(id_1) begin
    disable id_4;
  end
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wire id_2
    , id_28,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output wor id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    input wire id_13,
    input supply0 id_14,
    input tri1 id_15
    , id_29,
    input wand id_16,
    output uwire id_17,
    input tri0 id_18,
    input wand id_19,
    output tri0 id_20,
    input wand id_21,
    input wire id_22,
    output wor id_23,
    input tri0 id_24,
    output supply1 id_25,
    output tri1 id_26
);
  wire id_30;
  initial assume (1'b0);
  module_0(
      id_6, id_15, id_2
  );
endmodule
