<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="df1_lidar_top" device="LFE5U-45F-7BG256I" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="dist_calculate" top="df1_lidar_top"/>
        <Source name="../src/rtl/df1_lidar_top.v" type="Verilog" type_short="Verilog">
            <Options top_module="df1_lidar_top"/>
        </Source>
        <Source name="../src/ip/df1_ddr3_ip/df1_ddr3_ip.sbx" type="sbx" type_short="SBX">
            <Options/>
        </Source>
        <Source name="../src/ip/df1_lidar_ip/df1_lidar_ip.sbx" type="sbx" type_short="SBX">
            <Options/>
        </Source>
        <Source name="../src/rtl/phy_mdio/phy_mdio_ctrl.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/phy_mdio/phy_mdio_drive.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/eth_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/eth_ctrl.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/rmii_top/rmii_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/rmii_top/rmii_rx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/rmii_top/rmii_tx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/mac_top/mac_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/mac_top/mac_rx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/mac_top/mac_tx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/arp/arp_ctrl.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/arp/arp_rx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/arp/arp_tx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/arp/crc32_d8.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/ip_top/ip_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/ip_top/icmp/icmp_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/ip_top/icmp/icmp_rx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/ip_top/icmp/icmp_tx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/ip_top/udp/udp_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/ip_top/udp/udp_rx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/ip_top/udp/udp_tx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/motor/motor_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/motor/motor_drive.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/motor/signal_dejitter.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/rotate_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/opto_switch_filter.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/opto_signal_dejitter.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/motor_monit.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/encoder/encoder_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/encoder/sync_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/encoder/opto_switch.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/encoder/encoder_calculate.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/encoder/opto_emiperiod_cal.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/encoder/code_cnt.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/rotate/encoder/code_angle.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/laser/laser_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/HV_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/adc_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/adc_to_dac.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/adc_to_temp.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/adc_to_dist_2.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/pluse_average.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/temp_adc_filter.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/division.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/DA_SPI_pwm.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/dac_table.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/insp/AD_SPI.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/gpx2/gpx2_control_wrapper.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/gpx2/gpx2_cfg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/gpx2/gpx2_spi_master.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/gpx2/data_fill.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/gpx2/gpx2_lvds_ctrl.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/gpx2/gpx2_lvds.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/data_communication/udpcom_datagram_parser.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/data_communication/datagram_cmd_defines.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/data_communication/parameter_ident_define.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/data_communication/udpcom_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/data_communication/udpcom_parameter_init.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/data_communication/udp_broadcast.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/eth/data_communication/angle2index.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/dist_measure.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/loop_packet.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/calib_packet.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/ddr/ddr3_init_ctrl.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/ddr/ddr3_rw_ctrl.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/ddr/ddr3_interface.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/ddr/ddr_round_robin.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/flash/flash_control.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/flash/USRMCLK.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/flash/spi flash/spi_flash_cmd.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/flash/spi flash/spi_flash_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/flash/spi flash/spi_master.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/dist_calculate.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/data_pre.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/index_cal.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/dist_cal.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/rssi_cal.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/data_packet/div_rill.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/mpt2042/crc8_d8.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/mpt2042/decode_8b10b.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/mpt2042/iddr_init.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/mpt2042/lvds_ddrdata_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/mpt2042/mpt2042_cfg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/mpt2042/mpt2042_spi_master.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/mpt2042/mpt2042_dataprc.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/rtl/mpt2042/mpt2042_top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/ip/divider_32_16bit.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="debug/cali/debug.rvl" type="Reveal" type_short="Reveal">
            <Options/>
        </Source>
        <Source name="debug/cali/untitled.rva" type="Reveal Analyzer Project File" type_short="RVA">
            <Options/>
        </Source>
        <Source name="df1_lidar_top.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="df1_lidar_top.sdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="df1_lidar_top1.sty"/>
</BaliProject>
