============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Apr 02 2024  06:47:16 pm
  Module:                 floating_point_16bit_relu
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Pin           Type       Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
relu_in[15]   in port            1  1.5    0    +0       0 F 
g170/A                                          +0       0   
g170/Y        INVX1             15 34.5  140  +102     102 R 
g169/A                                          +0     102   
g169/Y        AND2X1             1  0.0   24   +22     124 R 
relu_out[0]   interconnect                24    +0     124 R 
              out port                          +0     124 R 
-------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : relu_in[15]
End-point    : relu_out[0]
