# Sequential Instruction Execution

_Arithmetical instructions, load and store, conditional and unconditional jumps_

**Sequential execution** follows the program counter (PC) moving through instructions one by one, unless modified by branches or jumps. This linear flow is the backbone of imperative programming and CPU pipelines.

## Arithmetical Instructions

- **Purpose**: Perform integer and floating-point computations  
- **Common Operations**  
  - **Addition** (`ADD R1, R2, R3`): `R1 ← R2 + R3`  
  - **Subtraction** (`SUB R1, R2, #10`): `R1 ← R2 − 10`  
  - **Multiplication** (`MUL R4, R5, R6`): `R4 ← R5 × R6`  
  - **Division** (`DIV F0, F1, F2`): `F0 ← F1 ÷ F2` (floating-point)  
- **Flags & Side-Effects**  
  - Zero flag if result is zero  
  - Negative flag if result is negative  
  - Carry/overflow flags for unsigned/signed overflow  

| Instruction | Syntax             | Effect          | Flags Affected       |
|-------------|--------------------|-----------------|----------------------|
| ADD         | `ADD Rd, Rn, Rm`   | `Rd = Rn + Rm`  | Zero, Carry, Ovfl    |
| SUB         | `SUB Rd, Rn, #imm` | `Rd = Rn – imm` | Zero, Negative, Ovfl |
| MUL         | `MUL Rd, Rn, Rm`   | `Rd = Rn × Rm`  | Carry (some ISAs)    |

## Load and Store Instructions

- **Purpose**: Move data between CPU registers and main memory  
- **Load**  
  - Syntax: `LOAD Rt, [Rn + offset]`  
  - Operation: `Rt ← MEM[Rn + offset]`  
  - Used to fetch operands or data structures (arrays, structs)  
- **Store**  
  - Syntax: `STORE Rt, [Rn + offset]`  
  - Operation: `MEM[Rn + offset] ← Rt`  
  - Persists computed results or updates data files in memory  

| Operation | Syntax               | Description                          |
|-----------|----------------------|--------------------------------------|
| LOAD      | `LOAD R2, [R3 + 8]`  | Fetch word at address `R3+8` into R2 |
| STORE     | `STORE R2, [R3 + 8]` | Write R2 into memory at `R3+8`       |

## Interaction in Sequence

1. **Fetch**: CPU reads next instruction at PC  
2. **Decode**: Identify opcode (e.g. ADD, LOAD) and operands  
3. **Execute**:  
   - **Arithmetical**: perform ALU operations  
   - **Load/Store**: calculate effective address, access memory  
4. **Write-back**: store results in register or memory  
5. **Increment PC**: move to next sequential instruction  

**Performance Notes**  
- Memory accesses (load/store) introduce higher latency than register arithmetic  
- Caches mitigate latency but can cause pipeline stalls on misses  
- Reordering independent arithmetic with memory ops can improve throughput

## Jumps

CPU normally executes instructions in order (PC → PC+1). Jumps alter this flow.

## Unconditional Jumps

- **Definition**: Always redirect execution to a new address.  
- **Syntax Examples**  
  - `JMP label` (x86)  
  - `B target` (ARM)  
- **Use Cases**  
  - Loop epilogues  
  - Subroutine calls/returns (via `CALL`/`RET`)  
- **Behavior**  
  - PC ← target address unconditionally  

## Conditional Jumps

- **Definition**: Redirect only if a condition flag or test holds.  
- **Common Conditions**  
  - Zero / non-zero  
  - Positive / negative  
  - Carry / overflow  
- **Syntax Examples**  
  - `JE label` / `JNE label` (x86)  
  - `BEQ target` / `BNE target` (ARM)  
- **Use Cases**  
  - `if` / `else` branches  
  - Loop headers (`while`, `for`)  
- **Behavior**  
  1. Evaluate flag(s) or compare instruction result  
  2. If true, PC ← target; else PC ← PC + 1  

| Jump Type        | Always Taken? | Example       | Typical Use          |
|------------------|---------------|---------------|----------------------|
| Unconditional    | Yes           | `JMP end`     | Program structure    |
| Conditional      | Depends       | `JNZ loop`    | Branching, loops     |

**Key Point**: Jumps break sequential flow to implement control structures, affecting pipeline and branch prediction.  

