(PCB Ampli15wSinEq
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -0.20160 -50.10160 60.10160 10.10160))
  (boundary (path signal 0.20320 0.00000 9.95000 60.00000 10.00000))
  (boundary (path signal 0.20320 59.90000 -50.00000 -0.10000 -49.95000))
  (boundary (path signal 0.20320 -0.10000 -49.95000 0.00000 9.95000))
  (boundary (path signal 0.20320 59.90000 -50.00000 60.00000 10.00000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
    $VIA#0_DEFAULT
   )
  )
  (rule
   (width 0.76200)
   (clearance 0.88900)
   (clearance 0.76200 (type wire_via))
   (clearance 0.76200 (type wire_smd))
   (clearance 0.76200 (type wire_pin))
   (clearance 0.88900 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component CAPPRD750W80D1850H4200_C8 (place C8 23.85000 -20.70000 front 0))
  (component "TO170P480X1022X2245-5P_U1" (place U1 10.57000 -9.57000 front -270))
  (component "TBLOCK-I2_J2" (place J2 23.55000 3.05000 front 0))
  (component BRIDGE1_BRIDGE (place BRIDGE 18.47000 -6.70000 front 0))
  (component "TBLOCK-I2_J1" (place J1 45.72000 -40.64000 front 270))
  (component "TBLOCK-I2_J3" (place J3 29.21000 -41.91000 front 0))
  (component "ELEC-RAD10_C2" (place C2 48.26000 -33.02000 front 270))
  (component "ELEC-RAD10_C3" (place C3 43.18000 -33.02000 front 180))
  (component "ELEC-RAD10_C6" (place C6 24.13000 -43.18000 front 180))
  (component RES40_R5 (place R5 7.62000 -46.99000 front 0))
  (component CAP10_C1 (place C1 55.88000 -41.91000 front 90))
  (component "ELEC-RAD10_C4" (place C4 26.67000 -31.75000 front 270))
  (component RES40_R1 (place R1 54.61000 -24.13000 front 270))
  (component RES40_R2 (place R2 17.78000 -41.91000 front 90))
  (component RES40_R3 (place R3 12.70000 -31.75000 front 270))
  (component "ELEC-RAD10_C5" (place C5 6.35000 -41.91000 front 180))
  (component RES40_R4 (place R4 5.08000 -24.13000 front 270))
  (component RES40_R6 (place R6 43.18000 -17.78000 front 0))
  (component CAP10_C7 (place C7 55.88000 -21.59000 front 90))
  (component CAPPRD750W80D1850H4200_C10 (place C10 52.60000 -2.30000 front -180))
 )
 (library
  (image CAPPRD750W80D1850H4200_C8 (side front)
   (outline (rect TOP -6.02500 -9.77500 13.52500 9.77500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 7.50000 0.00000)
  )
  (image "TO170P480X1022X2245-5P_U1" (side front)
   (outline (rect TOP -2.07500 -1.31500 8.87500 8.77500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 1.70000 4.00000)
   (pin PS3 (rotate 0) 2 3.40000 0.00000)
   (pin PS3 (rotate 0) 3 5.10000 4.00000)
   (pin PS3 (rotate 0) 4 6.80000 0.00000)
  )
  (image "TBLOCK-I2_J2" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image BRIDGE1_BRIDGE (side front)
   (outline (rect TOP -2.64160 -2.64160 17.88160 2.64160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 15.24000 0.00000)
   (pin PS5 (rotate 0) 2 5.08000 0.00000)
   (pin PS5 (rotate 0) 3 10.16000 0.00000)
  )
  (image "TBLOCK-I2_J1" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image "TBLOCK-I2_J3" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image "ELEC-RAD10_C2" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ELEC-RAD10_C3" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ELEC-RAD10_C6" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ELEC-RAD10_C4" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image "ELEC-RAD10_C5" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C7 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAPPRD750W80D1850H4200_C10 (side front)
   (outline (rect TOP -6.02500 -9.77500 13.52500 9.77500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 7.50000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.04000 -1.04000 1.04000 1.04000))
   (shape (circle I1 2.08000 0 0))
   (shape (circle I2 2.08000 0 0))
   (shape (circle I3 2.08000 0 0))
   (shape (circle I4 2.08000 0 0))
   (shape (circle I5 2.08000 0 0))
   (shape (circle I6 2.08000 0 0))
   (shape (circle I7 2.08000 0 0))
   (shape (circle I8 2.08000 0 0))
   (shape (circle I9 2.08000 0 0))
   (shape (circle I10 2.08000 0 0))
   (shape (circle I11 2.08000 0 0))
   (shape (circle I12 2.08000 0 0))
   (shape (circle I13 2.08000 0 0))
   (shape (circle I14 2.08000 0 0))
   (shape (rect BOT -1.04000 -1.04000 1.04000 1.04000))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.08000 0 0))
   (shape (circle I1 2.08000 0 0))
   (shape (circle I2 2.08000 0 0))
   (shape (circle I3 2.08000 0 0))
   (shape (circle I4 2.08000 0 0))
   (shape (circle I5 2.08000 0 0))
   (shape (circle I6 2.08000 0 0))
   (shape (circle I7 2.08000 0 0))
   (shape (circle I8 2.08000 0 0))
   (shape (circle I9 2.08000 0 0))
   (shape (circle I10 2.08000 0 0))
   (shape (circle I11 2.08000 0 0))
   (shape (circle I12 2.08000 0 0))
   (shape (circle I13 2.08000 0 0))
   (shape (circle I14 2.08000 0 0))
   (shape (circle BOT 2.08000 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_DEFAULT (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-0 C3-1 R3-0)
  )
  (net "#00001"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 R5-0 C5-0)
  )
  (net "#00003"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3 C6-0 R5-1 R6-0)
  )
  (net "#00006"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1 C3-0)
  )
  (net "#00007"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J3-0 C6-1)
  )
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins C4-0 R1-0 R2-0 R3-1)
  )
  (net "#00014"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins C5-1 R4-1)
  )
  (net "#00016"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R6-1 C7-0)
  )
  (net "#00020"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-0 BRIDGE-2)
  )
  (net "#00021"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-1 BRIDGE-3)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U1-2 J1-0 J3-1 C2-1 C1-0 C4-1 R2-1 R4-0 C7-1)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins C8-0 U1-4 BRIDGE-0 C2-0 C1-1 R1-1 C10-0)
  )
  (net "VEE"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins C8-1 BRIDGE-1 C10-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   "VEE"
   (rule
    (width 0.76199)
    (clearance 0.88900)
    (clearance 0.76200 (type wire_via))
    (clearance 0.76200 (type wire_smd))
    (clearance 0.76200 (type wire_pin))
    (clearance 0.88900 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00003"
   "#00006"
   "#00007"
   "#00009"
   "#00014"
   "#00016"
   "#00020"
   "#00021"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.76200)
    (clearance 0.88900)
    (clearance 0.76200 (type wire_via))
    (clearance 0.76200 (type wire_smd))
    (clearance 0.76200 (type wire_pin))
    (clearance 0.88900 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
