// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_forward_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_ssm_out_dout,
        s_ssm_out_empty_n,
        s_ssm_out_read,
        s_ssm_out_num_data_valid,
        s_ssm_out_fifo_cap,
        s_gate_dout,
        s_gate_empty_n,
        s_gate_read,
        s_gate_num_data_valid,
        s_gate_fifo_cap,
        s_res_dout,
        s_res_empty_n,
        s_res_read,
        s_res_num_data_valid,
        s_res_fifo_cap,
        mamba_out_3_din,
        mamba_out_3_full_n,
        mamba_out_3_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [575:0] s_ssm_out_dout;
input   s_ssm_out_empty_n;
output   s_ssm_out_read;
input  [4:0] s_ssm_out_num_data_valid;
input  [4:0] s_ssm_out_fifo_cap;
input  [575:0] s_gate_dout;
input   s_gate_empty_n;
output   s_gate_read;
input  [10:0] s_gate_num_data_valid;
input  [10:0] s_gate_fifo_cap;
input  [575:0] s_res_dout;
input   s_res_empty_n;
output   s_res_read;
input  [10:0] s_res_num_data_valid;
input  [10:0] s_res_fifo_cap;
output  [575:0] mamba_out_3_din;
input   mamba_out_3_full_n;
output   mamba_out_3_write;

reg ap_idle;
reg s_ssm_out_read;
reg s_gate_read;
reg s_res_read;
reg mamba_out_3_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] first_iter_0_reg_1967;
reg    ap_block_state2_pp0_stage0_iter1_grp1;
reg   [0:0] icmp_ln138_2_reg_1983;
reg   [0:0] icmp_ln138_2_reg_1983_pp0_iter5_reg;
reg    ap_block_state7_pp0_stage0_iter6_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln132_fu_346_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_ssm_out_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    s_gate_blk_n;
reg    s_res_blk_n;
reg    mamba_out_3_blk_n;
reg    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] first_iter_0_fu_375_p2;
wire   [2:0] trunc_ln138_fu_381_p1;
reg   [2:0] trunc_ln138_reg_1971;
reg   [2:0] trunc_ln138_reg_1971_pp0_iter1_reg;
reg   [2:0] trunc_ln138_reg_1971_pp0_iter2_reg;
reg   [2:0] trunc_ln138_reg_1971_pp0_iter3_reg;
reg   [2:0] trunc_ln138_reg_1971_pp0_iter4_reg;
wire   [0:0] icmp_ln140_fu_395_p2;
reg   [0:0] icmp_ln140_reg_1979;
reg   [0:0] icmp_ln140_reg_1979_pp0_iter1_reg;
reg   [0:0] icmp_ln140_reg_1979_pp0_iter2_reg;
reg   [0:0] icmp_ln140_reg_1979_pp0_iter3_reg;
reg   [0:0] icmp_ln140_reg_1979_pp0_iter4_reg;
wire   [0:0] icmp_ln138_2_fu_407_p2;
reg   [0:0] icmp_ln138_2_reg_1983_pp0_iter1_reg;
reg   [0:0] icmp_ln138_2_reg_1983_pp0_iter2_reg;
reg   [0:0] icmp_ln138_2_reg_1983_pp0_iter3_reg;
reg   [0:0] icmp_ln138_2_reg_1983_pp0_iter4_reg;
wire  signed [17:0] x_fu_837_p19;
reg  signed [17:0] x_reg_1987;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [17:0] sig_fu_1046_p11;
reg  signed [17:0] sig_reg_1992;
wire   [17:0] tmp_299_fu_1070_p19;
reg   [17:0] tmp_299_reg_1997;
reg  signed [17:0] tmp_299_reg_1997_pp0_iter3_reg;
wire  signed [17:0] tmp_302_fu_1109_p19;
reg  signed [17:0] tmp_302_reg_2002;
reg  signed [17:0] tmp_302_reg_2002_pp0_iter3_reg;
reg  signed [17:0] tmp_302_reg_2002_pp0_iter4_reg;
wire   [17:0] gate_act_3_fu_1215_p2;
reg   [17:0] gate_act_3_reg_2008;
wire   [0:0] and_ln53_13_fu_1335_p2;
reg   [0:0] and_ln53_13_reg_2013;
wire   [0:0] or_ln53_4_fu_1365_p2;
reg   [0:0] or_ln53_4_reg_2018;
wire   [0:0] tmp_391_fu_1397_p3;
reg   [0:0] tmp_391_reg_2023;
wire   [17:0] fused_3_fu_1435_p2;
reg   [17:0] fused_3_reg_2028;
wire   [0:0] and_ln142_fu_1455_p2;
reg   [0:0] and_ln142_reg_2033;
wire   [0:0] icmp_ln142_3_fu_1491_p2;
reg   [0:0] icmp_ln142_3_reg_2038;
wire   [0:0] and_ln142_8_fu_1549_p2;
reg   [0:0] and_ln142_8_reg_2043;
wire   [0:0] and_ln142_9_fu_1555_p2;
reg   [0:0] and_ln142_9_reg_2049;
reg   [5:0] d_fu_172;
wire   [5:0] add_ln138_fu_401_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_d_load;
wire    ap_block_pp0_stage0;
reg   [9:0] indvar_flatten_fu_176;
wire   [9:0] add_ln132_fu_352_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [17:0] y_050_fu_180;
wire   [17:0] y_fu_1660_p3;
reg   [17:0] y_1_051_fu_184;
reg   [17:0] y_2_052_fu_188;
reg   [17:0] y_3_053_fu_192;
reg   [17:0] y_4_054_fu_196;
reg   [17:0] y_5_055_fu_200;
reg   [17:0] y_6_056_fu_204;
reg   [17:0] y_7_057_fu_208;
reg   [17:0] r_1351_fu_212;
reg   [17:0] r_1343_fu_216;
reg   [17:0] r_1335_fu_220;
reg   [17:0] r_1327_fu_224;
reg   [17:0] r_1319_fu_228;
reg   [17:0] r_13011_fu_232;
reg   [17:0] r_12913_fu_236;
reg   [17:0] r_12815_fu_240;
wire   [17:0] r_fu_571_p1;
reg   [17:0] g_13517_fu_244;
reg   [17:0] g_13419_fu_248;
reg   [17:0] g_13321_fu_252;
reg   [17:0] g_13223_fu_256;
reg   [17:0] g_13125_fu_260;
reg   [17:0] g_13027_fu_264;
reg   [17:0] g_12929_fu_268;
reg   [17:0] g_12831_fu_272;
wire   [17:0] g_fu_497_p1;
reg   [17:0] s_13533_fu_276;
reg   [17:0] s_13435_fu_280;
reg   [17:0] s_13337_fu_284;
reg   [17:0] s_13239_fu_288;
reg   [17:0] s_13141_fu_292;
reg   [17:0] s_13043_fu_296;
reg   [17:0] s_12945_fu_300;
reg   [17:0] s_12847_fu_304;
wire   [17:0] s_fu_423_p1;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [0:0] icmp_ln138_fu_361_p2;
wire   [5:0] select_ln132_fu_367_p3;
wire   [2:0] tmp_fu_385_p4;
wire   [17:0] x_fu_837_p17;
wire   [13:0] trunc_ln51_fu_888_p1;
wire   [30:0] shl_ln51_4_fu_892_p3;
wire  signed [31:0] sext_ln51_fu_900_p1;
wire   [31:0] add_ln51_fu_904_p2;
wire   [11:0] trunc_ln_fu_918_p4;
wire   [0:0] tmp_384_fu_932_p3;
wire  signed [12:0] sext_ln51_5_fu_928_p1;
wire   [12:0] zext_ln51_fu_940_p1;
wire  signed [12:0] add_ln51_3_fu_944_p2;
wire   [0:0] tmp_383_fu_910_p3;
wire   [0:0] tmp_385_fu_954_p3;
wire   [0:0] xor_ln51_fu_962_p2;
wire   [0:0] or_ln51_3_fu_968_p2;
wire   [0:0] xor_ln51_5_fu_974_p2;
wire   [0:0] xor_ln51_6_fu_980_p2;
wire   [0:0] or_ln51_fu_986_p2;
wire   [0:0] and_ln51_fu_992_p2;
wire   [0:0] icmp_ln49_fu_876_p2;
wire   [0:0] icmp_ln50_fu_882_p2;
wire   [0:0] xor_ln49_fu_1006_p2;
wire   [0:0] or_ln50_fu_1018_p2;
wire   [0:0] xor_ln50_fu_1024_p2;
wire   [0:0] and_ln50_fu_1012_p2;
wire   [0:0] and_ln51_3_fu_1030_p2;
wire   [17:0] sig_fu_1046_p6;
wire  signed [17:0] sig_fu_1046_p8;
wire   [17:0] sig_fu_1046_p9;
wire   [2:0] sig_fu_1046_p10;
wire   [17:0] tmp_299_fu_1070_p17;
wire   [17:0] tmp_302_fu_1109_p17;
wire   [35:0] mul_ln53_fu_1171_p2;
wire   [0:0] tmp_387_fu_1195_p3;
wire   [17:0] gate_act_fu_1185_p4;
wire   [17:0] zext_ln53_fu_1211_p1;
wire   [0:0] tmp_389_fu_1221_p3;
wire   [0:0] tmp_388_fu_1203_p3;
wire   [0:0] xor_ln53_fu_1229_p2;
wire   [6:0] tmp_s_fu_1249_p3;
wire   [7:0] tmp_298_fu_1263_p3;
wire   [0:0] and_ln53_fu_1235_p2;
wire   [0:0] icmp_ln53_5_fu_1271_p2;
wire   [0:0] icmp_ln53_6_fu_1277_p2;
wire   [0:0] tmp_390_fu_1241_p3;
wire   [0:0] icmp_ln53_fu_1257_p2;
wire   [0:0] xor_ln53_9_fu_1291_p2;
wire   [0:0] and_ln53_11_fu_1297_p2;
wire   [0:0] select_ln53_fu_1283_p3;
wire   [0:0] xor_ln53_10_fu_1317_p2;
wire   [0:0] tmp_386_fu_1177_p3;
wire   [0:0] or_ln53_fu_1323_p2;
wire   [0:0] xor_ln53_11_fu_1329_p2;
wire   [0:0] select_ln53_7_fu_1303_p3;
wire   [0:0] and_ln53_12_fu_1311_p2;
wire   [0:0] and_ln53_14_fu_1341_p2;
wire   [0:0] or_ln53_5_fu_1347_p2;
wire   [0:0] xor_ln53_12_fu_1353_p2;
wire   [0:0] and_ln53_15_fu_1359_p2;
wire   [17:0] select_ln53_8_fu_1371_p3;
wire  signed [17:0] gate_act_4_fu_1378_p3;
wire   [35:0] mul_ln142_fu_1391_p2;
wire   [0:0] tmp_392_fu_1415_p3;
wire   [17:0] fused_fu_1405_p4;
wire   [17:0] zext_ln142_fu_1431_p1;
wire   [0:0] tmp_394_fu_1441_p3;
wire   [0:0] tmp_393_fu_1423_p3;
wire   [0:0] xor_ln142_fu_1449_p2;
wire   [6:0] tmp_300_fu_1469_p3;
wire   [7:0] tmp_301_fu_1483_p3;
wire   [0:0] icmp_ln142_4_fu_1497_p2;
wire   [0:0] tmp_395_fu_1461_p3;
wire   [0:0] icmp_ln142_fu_1477_p2;
wire   [0:0] xor_ln142_5_fu_1511_p2;
wire   [0:0] and_ln142_6_fu_1517_p2;
wire   [0:0] select_ln142_fu_1503_p3;
wire   [0:0] xor_ln142_6_fu_1531_p2;
wire   [0:0] or_ln142_fu_1537_p2;
wire   [0:0] xor_ln142_7_fu_1543_p2;
wire   [0:0] select_ln142_4_fu_1523_p3;
wire   [0:0] and_ln142_7_fu_1561_p2;
wire   [0:0] or_ln142_3_fu_1565_p2;
wire   [0:0] xor_ln142_8_fu_1570_p2;
wire   [0:0] and_ln142_10_fu_1576_p2;
wire   [0:0] or_ln142_4_fu_1588_p2;
wire   [17:0] select_ln142_5_fu_1581_p3;
wire  signed [17:0] fused_4_fu_1593_p3;
wire  signed [18:0] sext_ln143_fu_1600_p1;
wire  signed [18:0] sext_ln143_2_fu_1604_p1;
wire   [18:0] add_ln143_2_fu_1612_p2;
wire   [17:0] add_ln143_fu_1607_p2;
wire   [0:0] tmp_396_fu_1618_p3;
wire   [0:0] tmp_397_fu_1626_p3;
wire   [0:0] xor_ln143_fu_1634_p2;
wire   [0:0] and_ln143_fu_1640_p2;
wire   [0:0] xor_ln143_2_fu_1646_p2;
wire   [17:0] select_ln143_fu_1652_p3;
wire   [143:0] or_ln146_s_fu_1732_p9;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_340;
wire   [2:0] x_fu_837_p1;
wire   [2:0] x_fu_837_p3;
wire   [2:0] x_fu_837_p5;
wire   [2:0] x_fu_837_p7;
wire  signed [2:0] x_fu_837_p9;
wire  signed [2:0] x_fu_837_p11;
wire  signed [2:0] x_fu_837_p13;
wire  signed [2:0] x_fu_837_p15;
wire  signed [2:0] sig_fu_1046_p1;
wire   [2:0] sig_fu_1046_p3;
wire   [2:0] sig_fu_1046_p5;
wire   [2:0] sig_fu_1046_p7;
wire   [2:0] tmp_299_fu_1070_p1;
wire   [2:0] tmp_299_fu_1070_p3;
wire   [2:0] tmp_299_fu_1070_p5;
wire   [2:0] tmp_299_fu_1070_p7;
wire  signed [2:0] tmp_299_fu_1070_p9;
wire  signed [2:0] tmp_299_fu_1070_p11;
wire  signed [2:0] tmp_299_fu_1070_p13;
wire  signed [2:0] tmp_299_fu_1070_p15;
wire   [2:0] tmp_302_fu_1109_p1;
wire   [2:0] tmp_302_fu_1109_p3;
wire   [2:0] tmp_302_fu_1109_p5;
wire   [2:0] tmp_302_fu_1109_p7;
wire  signed [2:0] tmp_302_fu_1109_p9;
wire  signed [2:0] tmp_302_fu_1109_p11;
wire  signed [2:0] tmp_302_fu_1109_p13;
wire  signed [2:0] tmp_302_fu_1109_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 d_fu_172 = 6'd0;
#0 indvar_flatten_fu_176 = 10'd0;
#0 y_050_fu_180 = 18'd0;
#0 y_1_051_fu_184 = 18'd0;
#0 y_2_052_fu_188 = 18'd0;
#0 y_3_053_fu_192 = 18'd0;
#0 y_4_054_fu_196 = 18'd0;
#0 y_5_055_fu_200 = 18'd0;
#0 y_6_056_fu_204 = 18'd0;
#0 y_7_057_fu_208 = 18'd0;
#0 r_1351_fu_212 = 18'd0;
#0 r_1343_fu_216 = 18'd0;
#0 r_1335_fu_220 = 18'd0;
#0 r_1327_fu_224 = 18'd0;
#0 r_1319_fu_228 = 18'd0;
#0 r_13011_fu_232 = 18'd0;
#0 r_12913_fu_236 = 18'd0;
#0 r_12815_fu_240 = 18'd0;
#0 g_13517_fu_244 = 18'd0;
#0 g_13419_fu_248 = 18'd0;
#0 g_13321_fu_252 = 18'd0;
#0 g_13223_fu_256 = 18'd0;
#0 g_13125_fu_260 = 18'd0;
#0 g_13027_fu_264 = 18'd0;
#0 g_12929_fu_268 = 18'd0;
#0 g_12831_fu_272 = 18'd0;
#0 s_13533_fu_276 = 18'd0;
#0 s_13435_fu_280 = 18'd0;
#0 s_13337_fu_284 = 18'd0;
#0 s_13239_fu_288 = 18'd0;
#0 s_13141_fu_292 = 18'd0;
#0 s_13043_fu_296 = 18'd0;
#0 s_12945_fu_300 = 18'd0;
#0 s_12847_fu_304 = 18'd0;
end

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U725(
    .din0(g_12831_fu_272),
    .din1(g_12929_fu_268),
    .din2(g_13027_fu_264),
    .din3(g_13125_fu_260),
    .din4(g_13223_fu_256),
    .din5(g_13321_fu_252),
    .din6(g_13419_fu_248),
    .din7(g_13517_fu_244),
    .def(x_fu_837_p17),
    .sel(trunc_ln138_reg_1971_pp0_iter1_reg),
    .dout(x_fu_837_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U726(
    .din0(18'd1024),
    .din1(18'd0),
    .din2(sig_fu_1046_p6),
    .din3(sig_fu_1046_p8),
    .def(sig_fu_1046_p9),
    .sel(sig_fu_1046_p10),
    .dout(sig_fu_1046_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U727(
    .din0(s_12847_fu_304),
    .din1(s_12945_fu_300),
    .din2(s_13043_fu_296),
    .din3(s_13141_fu_292),
    .din4(s_13239_fu_288),
    .din5(s_13337_fu_284),
    .din6(s_13435_fu_280),
    .din7(s_13533_fu_276),
    .def(tmp_299_fu_1070_p17),
    .sel(trunc_ln138_reg_1971_pp0_iter1_reg),
    .dout(tmp_299_fu_1070_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U728(
    .din0(r_12815_fu_240),
    .din1(r_12913_fu_236),
    .din2(r_13011_fu_232),
    .din3(r_1319_fu_228),
    .din4(r_1327_fu_224),
    .din5(r_1335_fu_220),
    .din6(r_1343_fu_216),
    .din7(r_1351_fu_212),
    .def(tmp_302_fu_1109_p17),
    .sel(trunc_ln138_reg_1971_pp0_iter1_reg),
    .dout(tmp_302_fu_1109_p19)
);

unet_pvm_top_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18s_18s_36_1_1_U729(
    .din0(sig_reg_1992),
    .din1(x_reg_1987),
    .dout(mul_ln53_fu_1171_p2)
);

unet_pvm_top_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18s_18s_36_1_1_U730(
    .din0(gate_act_4_fu_1378_p3),
    .din1(tmp_299_reg_1997_pp0_iter3_reg),
    .dout(mul_ln142_fu_1391_p2)
);

unet_pvm_top_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((icmp_ln132_fu_346_p2 == 1'd0)) begin
            d_fu_172 <= add_ln138_fu_401_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            d_fu_172 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((icmp_ln132_fu_346_p2 == 1'd0)) begin
            indvar_flatten_fu_176 <= add_ln132_fu_352_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_176 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        and_ln142_8_reg_2043 <= and_ln142_8_fu_1549_p2;
        and_ln142_9_reg_2049 <= and_ln142_9_fu_1555_p2;
        and_ln142_reg_2033 <= and_ln142_fu_1455_p2;
        and_ln53_13_reg_2013 <= and_ln53_13_fu_1335_p2;
        fused_3_reg_2028 <= fused_3_fu_1435_p2;
        gate_act_3_reg_2008 <= gate_act_3_fu_1215_p2;
        icmp_ln142_3_reg_2038 <= icmp_ln142_3_fu_1491_p2;
        or_ln53_4_reg_2018 <= or_ln53_4_fu_1365_p2;
        sig_reg_1992 <= sig_fu_1046_p11;
        tmp_299_reg_1997 <= tmp_299_fu_1070_p19;
        tmp_299_reg_1997_pp0_iter3_reg <= tmp_299_reg_1997;
        tmp_302_reg_2002 <= tmp_302_fu_1109_p19;
        tmp_302_reg_2002_pp0_iter3_reg <= tmp_302_reg_2002;
        tmp_302_reg_2002_pp0_iter4_reg <= tmp_302_reg_2002_pp0_iter3_reg;
        tmp_391_reg_2023 <= mul_ln142_fu_1391_p2[32'd35];
        x_reg_1987 <= x_fu_837_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        first_iter_0_reg_1967 <= first_iter_0_fu_375_p2;
        icmp_ln138_2_reg_1983 <= icmp_ln138_2_fu_407_p2;
        icmp_ln138_2_reg_1983_pp0_iter1_reg <= icmp_ln138_2_reg_1983;
        icmp_ln140_reg_1979 <= icmp_ln140_fu_395_p2;
        icmp_ln140_reg_1979_pp0_iter1_reg <= icmp_ln140_reg_1979;
        trunc_ln138_reg_1971 <= trunc_ln138_fu_381_p1;
        trunc_ln138_reg_1971_pp0_iter1_reg <= trunc_ln138_reg_1971;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln138_2_reg_1983_pp0_iter2_reg <= icmp_ln138_2_reg_1983_pp0_iter1_reg;
        icmp_ln138_2_reg_1983_pp0_iter3_reg <= icmp_ln138_2_reg_1983_pp0_iter2_reg;
        icmp_ln138_2_reg_1983_pp0_iter4_reg <= icmp_ln138_2_reg_1983_pp0_iter3_reg;
        icmp_ln138_2_reg_1983_pp0_iter5_reg <= icmp_ln138_2_reg_1983_pp0_iter4_reg;
        icmp_ln140_reg_1979_pp0_iter2_reg <= icmp_ln140_reg_1979_pp0_iter1_reg;
        icmp_ln140_reg_1979_pp0_iter3_reg <= icmp_ln140_reg_1979_pp0_iter2_reg;
        icmp_ln140_reg_1979_pp0_iter4_reg <= icmp_ln140_reg_1979_pp0_iter3_reg;
        trunc_ln138_reg_1971_pp0_iter2_reg <= trunc_ln138_reg_1971_pp0_iter1_reg;
        trunc_ln138_reg_1971_pp0_iter3_reg <= trunc_ln138_reg_1971_pp0_iter2_reg;
        trunc_ln138_reg_1971_pp0_iter4_reg <= trunc_ln138_reg_1971_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((first_iter_0_reg_1967 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        g_12831_fu_272 <= g_fu_497_p1;
        g_12929_fu_268 <= {{s_gate_dout[35:18]}};
        g_13027_fu_264 <= {{s_gate_dout[53:36]}};
        g_13125_fu_260 <= {{s_gate_dout[71:54]}};
        g_13223_fu_256 <= {{s_gate_dout[89:72]}};
        g_13321_fu_252 <= {{s_gate_dout[107:90]}};
        g_13419_fu_248 <= {{s_gate_dout[125:108]}};
        g_13517_fu_244 <= {{s_gate_dout[143:126]}};
        r_12815_fu_240 <= r_fu_571_p1;
        r_12913_fu_236 <= {{s_res_dout[35:18]}};
        r_13011_fu_232 <= {{s_res_dout[53:36]}};
        r_1319_fu_228 <= {{s_res_dout[71:54]}};
        r_1327_fu_224 <= {{s_res_dout[89:72]}};
        r_1335_fu_220 <= {{s_res_dout[107:90]}};
        r_1343_fu_216 <= {{s_res_dout[125:108]}};
        r_1351_fu_212 <= {{s_res_dout[143:126]}};
        s_12847_fu_304 <= s_fu_423_p1;
        s_12945_fu_300 <= {{s_ssm_out_dout[35:18]}};
        s_13043_fu_296 <= {{s_ssm_out_dout[53:36]}};
        s_13141_fu_292 <= {{s_ssm_out_dout[71:54]}};
        s_13239_fu_288 <= {{s_ssm_out_dout[89:72]}};
        s_13337_fu_284 <= {{s_ssm_out_dout[107:90]}};
        s_13435_fu_280 <= {{s_ssm_out_dout[125:108]}};
        s_13533_fu_276 <= {{s_ssm_out_dout[143:126]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln140_reg_1979_pp0_iter4_reg == 1'd1) & (trunc_ln138_reg_1971_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        y_050_fu_180 <= y_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln140_reg_1979_pp0_iter4_reg == 1'd1) & (trunc_ln138_reg_1971_pp0_iter4_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        y_1_051_fu_184 <= y_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln140_reg_1979_pp0_iter4_reg == 1'd1) & (trunc_ln138_reg_1971_pp0_iter4_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        y_2_052_fu_188 <= y_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln140_reg_1979_pp0_iter4_reg == 1'd1) & (trunc_ln138_reg_1971_pp0_iter4_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        y_3_053_fu_192 <= y_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln140_reg_1979_pp0_iter4_reg == 1'd1) & (trunc_ln138_reg_1971_pp0_iter4_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        y_4_054_fu_196 <= y_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln140_reg_1979_pp0_iter4_reg == 1'd1) & (trunc_ln138_reg_1971_pp0_iter4_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        y_5_055_fu_200 <= y_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln140_reg_1979_pp0_iter4_reg == 1'd1) & (trunc_ln138_reg_1971_pp0_iter4_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        y_6_056_fu_204 <= y_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln140_reg_1979_pp0_iter4_reg == 1'd1) & (trunc_ln138_reg_1971_pp0_iter4_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        y_7_057_fu_208 <= y_fu_1660_p3;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln132_fu_346_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_d_load = 6'd0;
    end else begin
        ap_sig_allocacmp_d_load = d_fu_172;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_176;
    end
end

always @ (*) begin
    if (((icmp_ln138_2_reg_1983_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        mamba_out_3_blk_n = mamba_out_3_full_n;
    end else begin
        mamba_out_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln138_2_reg_1983_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        mamba_out_3_write = 1'b1;
    end else begin
        mamba_out_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_1967 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        s_gate_blk_n = s_gate_empty_n;
    end else begin
        s_gate_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_1967 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        s_gate_read = 1'b1;
    end else begin
        s_gate_read = 1'b0;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_1967 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        s_res_blk_n = s_res_empty_n;
    end else begin
        s_res_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_1967 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        s_res_read = 1'b1;
    end else begin
        s_res_read = 1'b0;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_1967 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        s_ssm_out_blk_n = s_ssm_out_empty_n;
    end else begin
        s_ssm_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_1967 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        s_ssm_out_read = 1'b1;
    end else begin
        s_ssm_out_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln132_fu_352_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln138_fu_401_p2 = (select_ln132_fu_367_p3 + 6'd1);

assign add_ln143_2_fu_1612_p2 = ($signed(sext_ln143_fu_1600_p1) + $signed(sext_ln143_2_fu_1604_p1));

assign add_ln143_fu_1607_p2 = ($signed(fused_4_fu_1593_p3) + $signed(tmp_302_reg_2002_pp0_iter4_reg));

assign add_ln51_3_fu_944_p2 = ($signed(sext_ln51_5_fu_928_p1) + $signed(zext_ln51_fu_940_p1));

assign add_ln51_fu_904_p2 = ($signed(sext_ln51_fu_900_p1) + $signed(32'd536870912));

assign and_ln142_10_fu_1576_p2 = (xor_ln142_8_fu_1570_p2 & tmp_391_reg_2023);

assign and_ln142_6_fu_1517_p2 = (xor_ln142_5_fu_1511_p2 & icmp_ln142_fu_1477_p2);

assign and_ln142_7_fu_1561_p2 = (icmp_ln142_3_reg_2038 & and_ln142_reg_2033);

assign and_ln142_8_fu_1549_p2 = (xor_ln142_7_fu_1543_p2 & or_ln142_fu_1537_p2);

assign and_ln142_9_fu_1555_p2 = (tmp_394_fu_1441_p3 & select_ln142_4_fu_1523_p3);

assign and_ln142_fu_1455_p2 = (xor_ln142_fu_1449_p2 & tmp_393_fu_1423_p3);

assign and_ln143_fu_1640_p2 = (xor_ln143_fu_1634_p2 & tmp_397_fu_1626_p3);

assign and_ln50_fu_1012_p2 = (xor_ln49_fu_1006_p2 & icmp_ln50_fu_882_p2);

assign and_ln51_3_fu_1030_p2 = (xor_ln50_fu_1024_p2 & and_ln51_fu_992_p2);

assign and_ln51_fu_992_p2 = (xor_ln51_fu_962_p2 & or_ln51_fu_986_p2);

assign and_ln53_11_fu_1297_p2 = (xor_ln53_9_fu_1291_p2 & icmp_ln53_fu_1257_p2);

assign and_ln53_12_fu_1311_p2 = (icmp_ln53_5_fu_1271_p2 & and_ln53_fu_1235_p2);

assign and_ln53_13_fu_1335_p2 = (xor_ln53_11_fu_1329_p2 & or_ln53_fu_1323_p2);

assign and_ln53_14_fu_1341_p2 = (tmp_389_fu_1221_p3 & select_ln53_7_fu_1303_p3);

assign and_ln53_15_fu_1359_p2 = (xor_ln53_12_fu_1353_p2 & tmp_386_fu_1177_p3);

assign and_ln53_fu_1235_p2 = (xor_ln53_fu_1229_p2 & tmp_388_fu_1203_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp0 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6_grp1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp0 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_grp1 = (((first_iter_0_reg_1967 == 1'd1) & (s_res_empty_n == 1'b0)) | ((first_iter_0_reg_1967 == 1'd1) & (s_gate_empty_n == 1'b0)) | ((first_iter_0_reg_1967 == 1'd1) & (s_ssm_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6_grp1 = ((icmp_ln138_2_reg_1983_pp0_iter5_reg == 1'd1) & (mamba_out_3_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_340 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign first_iter_0_fu_375_p2 = ((select_ln132_fu_367_p3 == 6'd0) ? 1'b1 : 1'b0);

assign fused_3_fu_1435_p2 = (fused_fu_1405_p4 + zext_ln142_fu_1431_p1);

assign fused_4_fu_1593_p3 = ((or_ln142_4_fu_1588_p2[0:0] == 1'b1) ? select_ln142_5_fu_1581_p3 : fused_3_reg_2028);

assign fused_fu_1405_p4 = {{mul_ln142_fu_1391_p2[27:10]}};

assign g_fu_497_p1 = s_gate_dout[17:0];

assign gate_act_3_fu_1215_p2 = (gate_act_fu_1185_p4 + zext_ln53_fu_1211_p1);

assign gate_act_4_fu_1378_p3 = ((or_ln53_4_reg_2018[0:0] == 1'b1) ? select_ln53_8_fu_1371_p3 : gate_act_3_reg_2008);

assign gate_act_fu_1185_p4 = {{mul_ln53_fu_1171_p2[27:10]}};

assign icmp_ln132_fu_346_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln138_2_fu_407_p2 = ((add_ln138_fu_401_p2 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_361_p2 = ((ap_sig_allocacmp_d_load == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_395_p2 = ((tmp_fu_385_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_3_fu_1491_p2 = ((tmp_301_fu_1483_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln142_4_fu_1497_p2 = ((tmp_301_fu_1483_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_1477_p2 = ((tmp_300_fu_1469_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_876_p2 = (($signed(x_fu_837_p19) > $signed(18'd4096)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_882_p2 = (($signed(x_fu_837_p19) < $signed(18'd258048)) ? 1'b1 : 1'b0);

assign icmp_ln53_5_fu_1271_p2 = ((tmp_298_fu_1263_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln53_6_fu_1277_p2 = ((tmp_298_fu_1263_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_1257_p2 = ((tmp_s_fu_1249_p3 == 7'd127) ? 1'b1 : 1'b0);

assign mamba_out_3_din = or_ln146_s_fu_1732_p9;

assign or_ln142_3_fu_1565_p2 = (and_ln142_9_reg_2049 | and_ln142_7_fu_1561_p2);

assign or_ln142_4_fu_1588_p2 = (and_ln142_8_reg_2043 | and_ln142_10_fu_1576_p2);

assign or_ln142_fu_1537_p2 = (xor_ln142_6_fu_1531_p2 | tmp_394_fu_1441_p3);

assign or_ln146_s_fu_1732_p9 = {{{{{{{{y_7_057_fu_208}, {y_6_056_fu_204}}, {y_5_055_fu_200}}, {y_4_054_fu_196}}, {y_3_053_fu_192}}, {y_2_052_fu_188}}, {y_1_051_fu_184}}, {y_050_fu_180}};

assign or_ln50_fu_1018_p2 = (icmp_ln50_fu_882_p2 | icmp_ln49_fu_876_p2);

assign or_ln51_3_fu_968_p2 = (xor_ln51_fu_962_p2 | tmp_385_fu_954_p3);

assign or_ln51_fu_986_p2 = (xor_ln51_6_fu_980_p2 | tmp_385_fu_954_p3);

assign or_ln53_4_fu_1365_p2 = (and_ln53_15_fu_1359_p2 | and_ln53_13_fu_1335_p2);

assign or_ln53_5_fu_1347_p2 = (and_ln53_14_fu_1341_p2 | and_ln53_12_fu_1311_p2);

assign or_ln53_fu_1323_p2 = (xor_ln53_10_fu_1317_p2 | tmp_389_fu_1221_p3);

assign r_fu_571_p1 = s_res_dout[17:0];

assign s_fu_423_p1 = s_ssm_out_dout[17:0];

assign select_ln132_fu_367_p3 = ((icmp_ln138_fu_361_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_d_load);

assign select_ln142_4_fu_1523_p3 = ((and_ln142_fu_1455_p2[0:0] == 1'b1) ? and_ln142_6_fu_1517_p2 : icmp_ln142_3_fu_1491_p2);

assign select_ln142_5_fu_1581_p3 = ((and_ln142_8_reg_2043[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln142_fu_1503_p3 = ((and_ln142_fu_1455_p2[0:0] == 1'b1) ? icmp_ln142_3_fu_1491_p2 : icmp_ln142_4_fu_1497_p2);

assign select_ln143_fu_1652_p3 = ((and_ln143_fu_1640_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln53_7_fu_1303_p3 = ((and_ln53_fu_1235_p2[0:0] == 1'b1) ? and_ln53_11_fu_1297_p2 : icmp_ln53_5_fu_1271_p2);

assign select_ln53_8_fu_1371_p3 = ((and_ln53_13_reg_2013[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln53_fu_1283_p3 = ((and_ln53_fu_1235_p2[0:0] == 1'b1) ? icmp_ln53_5_fu_1271_p2 : icmp_ln53_6_fu_1277_p2);

assign sext_ln143_2_fu_1604_p1 = tmp_302_reg_2002_pp0_iter4_reg;

assign sext_ln143_fu_1600_p1 = fused_4_fu_1593_p3;

assign sext_ln51_5_fu_928_p1 = $signed(trunc_ln_fu_918_p4);

assign sext_ln51_fu_900_p1 = $signed(shl_ln51_4_fu_892_p3);

assign shl_ln51_4_fu_892_p3 = {{trunc_ln51_fu_888_p1}, {17'd0}};

assign sig_fu_1046_p10 = {{{icmp_ln49_fu_876_p2}, {and_ln50_fu_1012_p2}}, {and_ln51_3_fu_1030_p2}};

assign sig_fu_1046_p6 = ((and_ln51_fu_992_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign sig_fu_1046_p8 = add_ln51_3_fu_944_p2;

assign sig_fu_1046_p9 = 'bx;

assign tmp_298_fu_1263_p3 = {{mul_ln53_fu_1171_p2[35:28]}};

assign tmp_299_fu_1070_p17 = 'bx;

assign tmp_300_fu_1469_p3 = {{mul_ln142_fu_1391_p2[35:29]}};

assign tmp_301_fu_1483_p3 = {{mul_ln142_fu_1391_p2[35:28]}};

assign tmp_302_fu_1109_p17 = 'bx;

assign tmp_383_fu_910_p3 = add_ln51_fu_904_p2[32'd31];

assign tmp_384_fu_932_p3 = add_ln51_fu_904_p2[32'd19];

assign tmp_385_fu_954_p3 = add_ln51_3_fu_944_p2[32'd12];

assign tmp_386_fu_1177_p3 = mul_ln53_fu_1171_p2[32'd35];

assign tmp_387_fu_1195_p3 = mul_ln53_fu_1171_p2[32'd9];

assign tmp_388_fu_1203_p3 = mul_ln53_fu_1171_p2[32'd27];

assign tmp_389_fu_1221_p3 = gate_act_3_fu_1215_p2[32'd17];

assign tmp_390_fu_1241_p3 = mul_ln53_fu_1171_p2[32'd28];

assign tmp_391_fu_1397_p3 = mul_ln142_fu_1391_p2[32'd35];

assign tmp_392_fu_1415_p3 = mul_ln142_fu_1391_p2[32'd9];

assign tmp_393_fu_1423_p3 = mul_ln142_fu_1391_p2[32'd27];

assign tmp_394_fu_1441_p3 = fused_3_fu_1435_p2[32'd17];

assign tmp_395_fu_1461_p3 = mul_ln142_fu_1391_p2[32'd28];

assign tmp_396_fu_1618_p3 = add_ln143_2_fu_1612_p2[32'd18];

assign tmp_397_fu_1626_p3 = add_ln143_fu_1607_p2[32'd17];

assign tmp_fu_385_p4 = {{select_ln132_fu_367_p3[5:3]}};

assign tmp_s_fu_1249_p3 = {{mul_ln53_fu_1171_p2[35:29]}};

assign trunc_ln138_fu_381_p1 = select_ln132_fu_367_p3[2:0];

assign trunc_ln51_fu_888_p1 = x_fu_837_p19[13:0];

assign trunc_ln_fu_918_p4 = {{add_ln51_fu_904_p2[31:20]}};

assign x_fu_837_p17 = 'bx;

assign xor_ln142_5_fu_1511_p2 = (tmp_395_fu_1461_p3 ^ 1'd1);

assign xor_ln142_6_fu_1531_p2 = (select_ln142_fu_1503_p3 ^ 1'd1);

assign xor_ln142_7_fu_1543_p2 = (tmp_391_fu_1397_p3 ^ 1'd1);

assign xor_ln142_8_fu_1570_p2 = (or_ln142_3_fu_1565_p2 ^ 1'd1);

assign xor_ln142_fu_1449_p2 = (tmp_394_fu_1441_p3 ^ 1'd1);

assign xor_ln143_2_fu_1646_p2 = (tmp_397_fu_1626_p3 ^ tmp_396_fu_1618_p3);

assign xor_ln143_fu_1634_p2 = (tmp_396_fu_1618_p3 ^ 1'd1);

assign xor_ln49_fu_1006_p2 = (icmp_ln49_fu_876_p2 ^ 1'd1);

assign xor_ln50_fu_1024_p2 = (or_ln50_fu_1018_p2 ^ 1'd1);

assign xor_ln51_5_fu_974_p2 = (tmp_383_fu_910_p3 ^ or_ln51_3_fu_968_p2);

assign xor_ln51_6_fu_980_p2 = (xor_ln51_5_fu_974_p2 ^ 1'd1);

assign xor_ln51_fu_962_p2 = (tmp_383_fu_910_p3 ^ 1'd1);

assign xor_ln53_10_fu_1317_p2 = (select_ln53_fu_1283_p3 ^ 1'd1);

assign xor_ln53_11_fu_1329_p2 = (tmp_386_fu_1177_p3 ^ 1'd1);

assign xor_ln53_12_fu_1353_p2 = (or_ln53_5_fu_1347_p2 ^ 1'd1);

assign xor_ln53_9_fu_1291_p2 = (tmp_390_fu_1241_p3 ^ 1'd1);

assign xor_ln53_fu_1229_p2 = (tmp_389_fu_1221_p3 ^ 1'd1);

assign y_fu_1660_p3 = ((xor_ln143_2_fu_1646_p2[0:0] == 1'b1) ? select_ln143_fu_1652_p3 : add_ln143_fu_1607_p2);

assign zext_ln142_fu_1431_p1 = tmp_392_fu_1415_p3;

assign zext_ln51_fu_940_p1 = tmp_384_fu_932_p3;

assign zext_ln53_fu_1211_p1 = tmp_387_fu_1195_p3;

endmodule //unet_pvm_top_forward_3
