<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1100" height="800" x="784" y="172" />
 <generation path="" synthesis="VHDL" simulation="VHDL" />
 <hdlexample language="VHDL" />
 <library expandedCategories="Existing IP Variants,Project,Library" />
</preferences>
