$date
	Tue Jan 07 01:25:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module control_unit_tb $end
$var wire 1 ! memWrite $end
$var wire 1 " resultSrc $end
$var wire 1 # regWrite $end
$var wire 1 $ pcSrc $end
$var wire 2 % immSrc [1:0] $end
$var wire 1 & aluSrc $end
$var wire 5 ' aluControl [4:0] $end
$var reg 3 ( funct3 [2:0] $end
$var reg 1 ) funct7 $end
$var reg 7 * op [6:0] $end
$var reg 1 + zero $end
$scope module dut $end
$var wire 3 , funct3 [2:0] $end
$var wire 1 ) funct7 $end
$var wire 7 - op [6:0] $end
$var wire 1 + zero $end
$var reg 5 . aluControl [4:0] $end
$var reg 1 & aluSrc $end
$var reg 2 / immSrc [1:0] $end
$var reg 1 0 memWrite $end
$var reg 1 $ pcSrc $end
$var reg 1 # regWrite $end
$var reg 1 " resultSrc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
b0 /
b0 .
b110011 -
b0 ,
0+
b110011 *
0)
b0 (
b0 '
0&
b0 %
0$
1#
0"
z!
$end
#10
1"
1&
1#
b11 *
b11 -
#20
1#
1&
0"
b10011 *
b10011 -
#30
b1 %
b1 /
10
0#
1&
b10 (
b10 ,
b100011 *
b100011 -
#40
b1 '
b1 .
1$
b1 %
b1 /
0&
00
1+
b0 (
b0 ,
b1100011 *
b1100011 -
#50
1"
1#
b11 %
b11 /
b0 '
b0 .
1$
0+
b1101111 *
b1101111 -
#60
1#
b10 %
b10 /
0"
0$
b110111 *
b110111 -
#70
0#
b0 %
b0 /
b1111 *
b1111 -
#80
b1110011 *
b1110011 -
#90
