$comment
	File created using the following command:
		vcd file CALC.msim.vcd -direction
$end
$date
	Fri Jul 18 16:56:08 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module CALC_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 2 # MODE [1:0] $end
$var wire 1 $ CAL [7] $end
$var wire 1 % CAL [6] $end
$var wire 1 & CAL [5] $end
$var wire 1 ' CAL [4] $end
$var wire 1 ( CAL [3] $end
$var wire 1 ) CAL [2] $end
$var wire 1 * CAL [1] $end
$var wire 1 + CAL [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 CAL[7]~output_o $end
$var wire 1 3 CAL[6]~output_o $end
$var wire 1 4 CAL[5]~output_o $end
$var wire 1 5 CAL[4]~output_o $end
$var wire 1 6 CAL[3]~output_o $end
$var wire 1 7 CAL[2]~output_o $end
$var wire 1 8 CAL[1]~output_o $end
$var wire 1 9 CAL[0]~output_o $end
$var wire 1 : MODE[1]~input_o $end
$var wire 1 ; A[2]~input_o $end
$var wire 1 < B[1]~input_o $end
$var wire 1 = inst2|inst9~combout $end
$var wire 1 > A[3]~input_o $end
$var wire 1 ? B[0]~input_o $end
$var wire 1 @ A[1]~input_o $end
$var wire 1 A inst2|inst8~combout $end
$var wire 1 B A[0]~input_o $end
$var wire 1 C inst2|inst|inst1~combout $end
$var wire 1 D inst2|inst21|inst2~0_combout $end
$var wire 1 E inst2|inst22|inst2~0_combout $end
$var wire 1 F B[2]~input_o $end
$var wire 1 G inst2|inst14~combout $end
$var wire 1 H inst2|inst10~combout $end
$var wire 1 I inst2|inst22|inst|inst~combout $end
$var wire 1 J inst2|inst12~combout $end
$var wire 1 K inst2|inst21|inst1|inst~combout $end
$var wire 1 L inst2|inst24|inst1~combout $end
$var wire 1 M inst2|inst25|inst2~0_combout $end
$var wire 1 N inst2|inst13~combout $end
$var wire 1 O inst2|inst26|inst2~0_combout $end
$var wire 1 P inst2|inst27|inst2~0_combout $end
$var wire 1 Q B[3]~input_o $end
$var wire 1 R inst2|inst17~combout $end
$var wire 1 S inst2|inst26|inst|inst~combout $end
$var wire 1 T inst2|inst16~combout $end
$var wire 1 U inst2|inst25|inst1|inst~combout $end
$var wire 1 V inst2|inst28|inst1~combout $end
$var wire 1 W inst2|inst29|inst2~0_combout $end
$var wire 1 X inst2|inst27|inst|inst~combout $end
$var wire 1 Y inst2|inst30|inst2~0_combout $end
$var wire 1 Z inst2|inst31|inst2~0_combout $end
$var wire 1 [ MODE[0]~input_o $end
$var wire 1 \ inst|inst|inst|inst2~0_combout $end
$var wire 1 ] inst|inst|inst7|inst2~0_combout $end
$var wire 1 ^ inst|inst|inst8|inst2~0_combout $end
$var wire 1 _ inst7|17~2_combout $end
$var wire 1 ` inst12|25~0_combout $end
$var wire 1 a inst2|inst31|inst1|inst~0_combout $end
$var wire 1 b inst12|19~combout $end
$var wire 1 c inst2|inst30|inst1|inst~combout $end
$var wire 1 d inst12|17~combout $end
$var wire 1 e inst|inst|inst9|inst2~0_combout $end
$var wire 1 f inst2|inst29|inst1|inst~combout $end
$var wire 1 g inst12|22~0_combout $end
$var wire 1 h inst11|25~0_combout $end
$var wire 1 i inst|inst5|inst9|inst1|inst~2_combout $end
$var wire 1 j inst|inst11~combout $end
$var wire 1 k inst|inst|inst7|inst1|inst~combout $end
$var wire 1 l inst|inst5|inst7|inst1|inst1~combout $end
$var wire 1 m inst|inst9~0_combout $end
$var wire 1 n inst|inst9~combout $end
$var wire 1 o inst|inst5|inst9|inst1|inst~combout $end
$var wire 1 p inst11|25~1_combout $end
$var wire 1 q inst11|25~2_combout $end
$var wire 1 r inst11|25~3_combout $end
$var wire 1 s inst1|inst11|inst9|inst2~0_combout $end
$var wire 1 t inst1|inst11|inst9|inst2~1_combout $end
$var wire 1 u inst2|inst11~combout $end
$var wire 1 v inst11|24~0_combout $end
$var wire 1 w inst11|24~1_combout $end
$var wire 1 x inst11|23~2_combout $end
$var wire 1 y inst1|inst17|23~0_combout $end
$var wire 1 z inst1|inst16|inst7|inst|inst1~combout $end
$var wire 1 { inst1|inst16|inst7|inst|inst~combout $end
$var wire 1 | inst1|inst16|inst7|inst2~combout $end
$var wire 1 } inst1|inst16|inst9|inst1|inst1~0_combout $end
$var wire 1 ~ inst11|23~0_combout $end
$var wire 1 !! inst11|23~1_combout $end
$var wire 1 "! inst11|23~3_combout $end
$var wire 1 #! inst1|inst24|22~0_combout $end
$var wire 1 $! inst1|inst24|22~1_combout $end
$var wire 1 %! inst11|22~1_combout $end
$var wire 1 &! inst1|inst24|24~0_combout $end
$var wire 1 '! inst11|22~0_combout $end
$var wire 1 (! inst11|22~2_combout $end
$var wire 1 )! inst1|inst16|inst|inst2~0_combout $end
$var wire 1 *! inst1|inst24|23~0_combout $end
$var wire 1 +! inst11|22~3_combout $end
$var wire 1 ,! inst11|22~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b111 "
b0 #
0+
0*
1)
1(
0'
0&
0%
0$
0,
1-
x.
1/
10
11
02
03
04
05
16
17
08
09
0:
1;
1<
1=
0>
1?
0@
0A
1B
0C
0D
0E
1F
0G
0H
1I
0J
1K
1L
1M
1N
1O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
1]
1^
0_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0m
1n
1o
0p
0q
1r
0s
0t
1u
0v
1w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
$end
#125000
b1 #
1[
1k
1j
1i
1e
0]
1x
0o
0j
0^
1o
0i
0e
1_
1"!
0r
06
18
0o
0n
1j
0x
1*
0(
1r
1`
12
16
1x
1(
1$
0r
0w
0"!
08
07
06
0(
0)
0*
1"!
18
1*
#250000
b11 #
b10 #
0[
1:
1%!
1!!
0k
0j
0_
1^
1]
0x
1d
0`
02
14
1(!
1o
1n
1&
0$
1+!
1,!
19
1+
#375000
b11 #
1[
1'!
0%!
0!!
1k
1j
1i
1e
0]
0d
04
0o
0j
0^
0&
0,!
0"!
08
09
1o
0i
0e
1_
0+
0*
0o
0n
1j
#500000
b1101 !
b1100 !
b1 #
b0 #
0[
0:
0B
1>
0'!
1%!
0k
1i
0_
1^
1]
0\
1x
0~
0u
0L
1$!
1y
1s
1X
0S
0I
1H
1G
1E
1`
12
0x
1e
1n
1k
0]
1v
0M
0c
1f
1P
0X
1S
1$
1,!
0`
1"!
18
02
19
0n
1x
0O
1a
1c
1+
0$
1*
0"!
1g
1w
17
15
08
0c
0*
1'
1)
0w
1"!
18
07
0)
1*
#625000
b1 #
1[
0v
1n
0k
0i
0^
0g
05
0x
0'
1w
17
1)
0"!
08
0*
#750000
b11 #
b10 #
0[
1:
0%!
1v
0n
1k
1i
0e
1^
1g
1b
0w
07
13
15
0(!
1e
1'
1%
0)
1w
17
0+!
1)
0,!
09
0+
#875000
b11 #
1[
1'!
1%!
0v
1n
0k
0i
0^
0g
0b
03
05
1(!
0'
0%
1,!
0w
07
19
1+!
1+
0)
#1000000
