

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3'
================================================================
* Date:           Wed Jan 28 17:47:04 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.793 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16386|    16386|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_36_2_VITIS_LOOP_38_3  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:38]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:36]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln36 = store i9 0, i9 %i" [top.cpp:36]   --->   Operation 20 'store' 'store_ln36' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln38 = store i7 0, i7 %j" [top.cpp:38]   --->   Operation 21 'store' 'store_ln38' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [top.cpp:36]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%icmp_ln36 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [top.cpp:36]   --->   Operation 25 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%add_ln36_1 = add i15 %indvar_flatten_load, i15 1" [top.cpp:36]   --->   Operation 26 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.end20, void %VITIS_LOOP_58_5.preheader.exitStub" [top.cpp:36]   --->   Operation 27 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:38]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:36]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.92ns)   --->   "%add_ln36 = add i9 %i_load, i9 1" [top.cpp:36]   --->   Operation 30 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.89ns)   --->   "%icmp_ln38 = icmp_eq  i7 %j_load, i7 64" [top.cpp:38]   --->   Operation 31 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%select_ln36 = select i1 %icmp_ln38, i7 0, i7 %j_load" [top.cpp:36]   --->   Operation 32 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%select_ln36_2 = select i1 %icmp_ln38, i9 %add_ln36, i9 %i_load" [top.cpp:36]   --->   Operation 33 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i9 %select_ln36_2" [top.cpp:36]   --->   Operation 34 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i9 %select_ln36_2" [top.cpp:36]   --->   Operation 35 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln36, i6 0" [top.cpp:40]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %select_ln36" [top.cpp:40]   --->   Operation 37 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.98ns)   --->   "%add_ln40 = add i14 %tmp_s, i14 %zext_ln40" [top.cpp:40]   --->   Operation 38 'add' 'add_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i14 %add_ln40" [top.cpp:40]   --->   Operation 39 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i24 %A, i64 0, i64 %zext_ln40_1" [top.cpp:40]   --->   Operation 40 'getelementptr' 'A_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i7 %select_ln36" [top.cpp:38]   --->   Operation 41 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln36, i32 3, i32 5" [top.cpp:38]   --->   Operation 42 'partselect' 'lshr_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.35ns)   --->   "%a = load i14 %A_addr" [top.cpp:40]   --->   Operation 43 'load' 'a' <Predicate = (!icmp_ln36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 44 [1/1] (0.74ns)   --->   "%switch_ln41 = switch i3 %trunc_ln38, void %arrayidx176.case.7, i3 0, void %arrayidx176.case.0, i3 1, void %arrayidx176.case.1, i3 2, void %arrayidx176.case.2, i3 3, void %arrayidx176.case.3, i3 4, void %arrayidx176.case.4, i3 5, void %arrayidx176.case.5, i3 6, void %arrayidx176.case.6" [top.cpp:41]   --->   Operation 44 'switch' 'switch_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.74>
ST_1 : Operation 45 [1/1] (0.89ns)   --->   "%add_ln38 = add i7 %select_ln36, i7 1" [top.cpp:38]   --->   Operation 45 'add' 'add_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.89ns)   --->   "%icmp_ln38_1 = icmp_eq  i7 %add_ln38, i7 64" [top.cpp:38]   --->   Operation 46 'icmp' 'icmp_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln36" [top.cpp:44]   --->   Operation 47 'getelementptr' 'denom_row_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %new.latch.arrayidx176.exit, void %last.iter.arrayidx176.exit" [top.cpp:38]   --->   Operation 48 'br' 'br_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln36 = store i15 %add_ln36_1, i15 %indvar_flatten" [top.cpp:36]   --->   Operation 49 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln36 = store i9 %select_ln36_2, i9 %i" [top.cpp:36]   --->   Operation 50 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln38 = store i7 %add_ln38, i7 %j" [top.cpp:38]   --->   Operation 51 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.48>
ST_1 : Operation 109 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:36]   --->   Operation 52 'load' 'p_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_2_VITIS_LOOP_38_3_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.43ns)   --->   "%select_ln36_1 = select i1 %icmp_ln38, i24 0, i24 %p_load" [top.cpp:36]   --->   Operation 55 'select' 'select_ln36_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [top.cpp:39]   --->   Operation 56 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln36, i3 %lshr_ln" [top.cpp:41]   --->   Operation 57 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %tmp_113" [top.cpp:41]   --->   Operation 58 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 60 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 61 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 62 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 64 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 65 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc, i64 0, i64 %zext_ln41" [top.cpp:41]   --->   Operation 66 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a = load i14 %A_addr" [top.cpp:40]   --->   Operation 67 'load' 'a' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 68 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_addr" [top.cpp:41]   --->   Operation 68 'store' 'store_ln41' <Predicate = (trunc_ln38 == 6)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 69 'br' 'br_ln41' <Predicate = (trunc_ln38 == 6)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_addr" [top.cpp:41]   --->   Operation 70 'store' 'store_ln41' <Predicate = (trunc_ln38 == 5)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 71 'br' 'br_ln41' <Predicate = (trunc_ln38 == 5)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_addr" [top.cpp:41]   --->   Operation 72 'store' 'store_ln41' <Predicate = (trunc_ln38 == 4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 73 'br' 'br_ln41' <Predicate = (trunc_ln38 == 4)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_addr" [top.cpp:41]   --->   Operation 74 'store' 'store_ln41' <Predicate = (trunc_ln38 == 3)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 75 'br' 'br_ln41' <Predicate = (trunc_ln38 == 3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_addr" [top.cpp:41]   --->   Operation 76 'store' 'store_ln41' <Predicate = (trunc_ln38 == 2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 77 'br' 'br_ln41' <Predicate = (trunc_ln38 == 2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_addr" [top.cpp:41]   --->   Operation 78 'store' 'store_ln41' <Predicate = (trunc_ln38 == 1)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 79 'br' 'br_ln41' <Predicate = (trunc_ln38 == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_addr" [top.cpp:41]   --->   Operation 80 'store' 'store_ln41' <Predicate = (trunc_ln38 == 0)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 81 'br' 'br_ln41' <Predicate = (trunc_ln38 == 0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln41 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_addr" [top.cpp:41]   --->   Operation 82 'store' 'store_ln41' <Predicate = (trunc_ln38 == 7)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx176.exit" [top.cpp:41]   --->   Operation 83 'br' 'br_ln41' <Predicate = (trunc_ln38 == 7)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i24 %select_ln36_1" [top.cpp:42]   --->   Operation 84 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i24 %a" [top.cpp:42]   --->   Operation 85 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.10ns)   --->   "%add_ln42 = add i24 %a, i24 %select_ln36_1" [top.cpp:42]   --->   Operation 86 'add' 'add_ln42' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.10ns)   --->   "%add_ln42_1 = add i25 %sext_ln42_1, i25 %sext_ln42" [top.cpp:42]   --->   Operation 87 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln42_1, i32 24" [top.cpp:42]   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln42, i32 23" [top.cpp:42]   --->   Operation 89 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%xor_ln42 = xor i1 %tmp, i1 1" [top.cpp:42]   --->   Operation 90 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%and_ln42 = and i1 %tmp_115, i1 %xor_ln42" [top.cpp:42]   --->   Operation 91 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%xor_ln42_1 = xor i1 %tmp, i1 %tmp_115" [top.cpp:42]   --->   Operation 92 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_1)   --->   "%select_ln42 = select i1 %and_ln42, i24 8388607, i24 8388608" [top.cpp:42]   --->   Operation 93 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln42_1 = select i1 %xor_ln42_1, i24 %select_ln42, i24 %add_ln42" [top.cpp:42]   --->   Operation 94 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i24 %select_ln42_1" [top.cpp:44]   --->   Operation 95 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.10ns)   --->   "%add_ln44 = add i25 %sext_ln44, i25 65536" [top.cpp:44]   --->   Operation 96 'add' 'add_ln44' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln44, i32 24" [top.cpp:44]   --->   Operation 97 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%trunc_ln44 = trunc i25 %add_ln44" [top.cpp:44]   --->   Operation 98 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln44, i32 23" [top.cpp:44]   --->   Operation 99 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%xor_ln44 = xor i1 %tmp_116, i1 1" [top.cpp:44]   --->   Operation 100 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%and_ln44 = and i1 %tmp_117, i1 %xor_ln44" [top.cpp:44]   --->   Operation 101 'and' 'and_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%xor_ln44_1 = xor i1 %tmp_116, i1 %tmp_117" [top.cpp:44]   --->   Operation 102 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%select_ln44 = select i1 %and_ln44, i24 8388607, i24 8388608" [top.cpp:44]   --->   Operation 103 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %xor_ln44_1, i24 %select_ln44, i24 %trunc_ln44" [top.cpp:44]   --->   Operation 104 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln44 = store i24 %select_ln44_1, i8 %denom_row_addr" [top.cpp:44]   --->   Operation 105 'store' 'store_ln44' <Predicate = (icmp_ln38_1)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln38 = br void %new.latch.arrayidx176.exit" [top.cpp:38]   --->   Operation 106 'br' 'br_ln38' <Predicate = (icmp_ln38_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln42 = store i24 %select_ln42_1, i24 %empty" [top.cpp:42]   --->   Operation 107 'store' 'store_ln42' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.body9" [top.cpp:38]   --->   Operation 108 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.208ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', top.cpp:36) of constant 0 on local variable 'i', top.cpp:36 [26]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:36) on local variable 'i', top.cpp:36 [38]  (0.000 ns)
	'add' operation 9 bit ('add_ln36', top.cpp:36) [39]  (0.921 ns)
	'select' operation 9 bit ('select_ln36_2', top.cpp:36) [45]  (0.458 ns)
	'add' operation 14 bit ('add_ln40', top.cpp:40) [50]  (0.989 ns)
	'getelementptr' operation 14 bit ('A_addr', top.cpp:40) [52]  (0.000 ns)
	'load' operation 24 bit ('a', top.cpp:40) on array 'A' [66]  (1.352 ns)

 <State 2>: 5.793ns
The critical path consists of the following:
	'load' operation 24 bit ('a', top.cpp:40) on array 'A' [66]  (1.352 ns)
	'add' operation 24 bit ('add_ln42', top.cpp:42) [95]  (1.110 ns)
	'select' operation 24 bit ('select_ln42_1', top.cpp:42) [103]  (0.435 ns)
	'add' operation 25 bit ('add_ln44', top.cpp:44) [107]  (1.110 ns)
	'select' operation 24 bit ('select_ln44_1', top.cpp:44) [115]  (0.435 ns)
	'store' operation 0 bit ('store_ln44', top.cpp:44) of variable 'select_ln44_1', top.cpp:44 on array 'denom_row' [119]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
