Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch_isim_beh.exe -prj C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch_beh.prj work.stopwatch work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/kevin-shuowang/stopwatch/second_counter2.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/kevin-shuowang/stopwatch/second_counter1.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/kevin-shuowang/stopwatch/minute_counter2.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/kevin-shuowang/stopwatch/minute_counter1.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/kevin-shuowang/stopwatch/display.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/kevin-shuowang/stopwatch/clock.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch.v" Line 64: Port minute2_enable is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch.v" Line 88: Size mismatch in connection of port <digit0>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch.v" Line 89: Size mismatch in connection of port <digit1>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch.v" Line 90: Size mismatch in connection of port <digit2>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch.v" Line 91: Size mismatch in connection of port <digit3>. Formal port size is 4-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module second_counter1
Compiling module second_counter2
Compiling module minute_counter1
Compiling module minute_counter2
Compiling module clock
Compiling module display
Compiling module stopwatch
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/152/Desktop/kevin-shuowang/stopwatch/stopwatch_isim_beh.exe
Fuse Memory Usage: 27040 KB
Fuse CPU Usage: 608 ms
