Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:02 2022
****************************************


  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8429 &   7.6587 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4124   1.0500            2.1097 &   9.7683 r
  mprj/o_q[45] (net)                                     2   0.0105 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4124   1.0500   0.0000   0.0004 &   9.7687 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3002   1.0500            4.5644 &  14.3331 r
  mprj/o_q_dly[45] (net)                                 1   0.0049 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3002   1.0500   0.0000   0.0002 &  14.3333 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           16.3898   1.0500            9.5522 &  23.8855 r
  mprj/la_data_out[13] (net)                             1   0.5673 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  23.8855 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              21.0963  16.4135   1.0500  11.5554  12.5292 &  36.4147 r
  data arrival time                                                                                                 36.4147

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -36.4147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -28.5147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.7340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.7340 

  slack (with derating applied) (VIOLATED)                                                              -28.5147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -26.7806 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8449 &   7.6606 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2806   1.0500            2.0212 &   9.6819 r
  mprj/o_q[49] (net)                                     1   0.0053 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2806   1.0500   0.0000   0.0002 &   9.6821 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3271   1.0500            4.5650 &  14.2471 r
  mprj/o_q_dly[49] (net)                                 1   0.0059 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3271   1.0500   0.0000   0.0001 &  14.2473 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           15.9576   1.0500            9.3273 &  23.5746 r
  mprj/la_data_out[17] (net)                             1   0.5527 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  23.5746 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              20.5367  15.9781   1.0500  11.2896  12.2204 &  35.7949 r
  data arrival time                                                                                                 35.7949

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -35.7949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -27.8949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.7045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.7045 

  slack (with derating applied) (VIOLATED)                                                              -27.8949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -26.1904 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8439 &   7.6596 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4766   1.0500            2.1512 &   9.8108 r
  mprj/o_q[47] (net)                                     2   0.0130 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0301   0.4766   1.0500   0.0119   0.0130 &   9.8237 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5913   1.0500            4.7768 &  14.6005 r
  mprj/o_q_dly[47] (net)                                 2   0.0161 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5913   1.0500   0.0000   0.0007 &  14.6012 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           15.6645   1.0500            9.1820 &  23.7832 r
  mprj/la_data_out[15] (net)                             1   0.5415 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  23.7832 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              20.1599  15.6849   1.0500  11.0507  11.9653 &  35.7485 r
  data arrival time                                                                                                 35.7485

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -35.7485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -27.8485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.7023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.7023 

  slack (with derating applied) (VIOLATED)                                                              -27.8485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -26.1462 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8441 &   7.6598 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3513   1.0500            2.0697 &   9.7294 r
  mprj/o_q[48] (net)                                     1   0.0081 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3513   1.0500   0.0000   0.0003 &   9.7298 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6853   1.0500            4.8216 &  14.5514 r
  mprj/o_q_dly[48] (net)                                 2   0.0197 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0371   0.6853   1.0500   0.0151   0.0165 &  14.5679 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           15.5451   1.0500            9.1321 &  23.7000 r
  mprj/la_data_out[16] (net)                             1   0.5378 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  23.7000 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              20.0057  15.5650   1.0500  10.9977  11.9030 &  35.6030 r
  data arrival time                                                                                                 35.6030

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -35.6030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -27.7030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.6954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.6954 

  slack (with derating applied) (VIOLATED)                                                              -27.7030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -26.0076 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4607   1.0500   0.0000   1.6837 &   7.4994 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4240   1.0500            2.1154 &   9.6148 r
  mprj/o_q[138] (net)                                    2   0.0109 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4240   1.0500   0.0000   0.0004 &   9.6152 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2807   1.0500            4.5516 &  14.1667 r
  mprj/o_q_dly[138] (net)                                1   0.0041 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2807   1.0500   0.0000   0.0002 &  14.1669 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          19.2185   1.0500           10.9545 &  25.1215 r
  mprj/io_oeb[1] (net)                                   1   0.6666 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.1215 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    20.4740  19.2795   1.0500   8.7090   9.9014 &  35.0228 r
  data arrival time                                                                                                 35.0228

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -35.0228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -27.1228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.6678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.6678 

  slack (with derating applied) (VIOLATED)                                                              -27.1228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -25.4551 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4608   1.0500   0.0000   1.6828 &   7.4985 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4794   1.0500            2.1512 &   9.6497 r
  mprj/o_q[99] (net)                                     2   0.0131 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4794   1.0500   0.0000   0.0005 &   9.6502 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3131   1.0500            4.5841 &  14.2342 r
  mprj/o_q_dly[99] (net)                                 1   0.0054 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3131   1.0500   0.0000   0.0002 &  14.2345 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           16.8717   1.0500            9.5589 &  23.7934 r
  mprj/io_out[0] (net)                                   1   0.5825 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7934 r
  io_out[0] (net) 
  io_out[0] (out)                                                    11.9806  16.9471   1.0500   4.8962   5.8952 &  29.6886 r
  data arrival time                                                                                                 29.6886

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.6886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -21.7886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4137 

  slack (with derating applied) (VIOLATED)                                                              -21.7886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.3749 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4859   1.0500   0.0000   1.9376 &   7.7533 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2689   1.0500            2.0119 &   9.7652 r
  mprj/o_q[124] (net)                                    1   0.0048 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2689   1.0500   0.0000   0.0002 &   9.7654 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9901   1.0500            4.9938 &  14.7593 r
  mprj/o_q_dly[124] (net)                                2   0.0309 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1550   0.9920   1.0500   0.0631   0.0710 &  14.8303 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.2921   1.0500            7.8675 &  22.6977 r
  mprj/io_out[25] (net)                                  1   0.4588 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.6977 r
  io_out[25] (net) 
  io_out[25] (out)                                                   12.8826  13.3154   1.0500   5.4877   6.1236 &  28.8213 r
  data arrival time                                                                                                 28.8213

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -28.8213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -20.9213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3724 

  slack (with derating applied) (VIOLATED)                                                              -20.9213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -19.5489 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4860   1.0500   0.0000   1.9667 &   7.7824 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2916   1.0500            2.0275 &   9.8099 r
  mprj/o_q[125] (net)                                    1   0.0057 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2916   1.0500   0.0000   0.0002 &   9.8101 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7159   1.0500            4.8321 &  14.6422 r
  mprj/o_q_dly[125] (net)                                2   0.0209 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7159   1.0500   0.0000   0.0008 &  14.6431 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.0941   1.0500            7.7243 &  22.3673 r
  mprj/io_out[26] (net)                                  1   0.4515 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.3673 r
  io_out[26] (net) 
  io_out[26] (out)                                                   12.9741  13.1161   1.0500   5.5715   6.1943 &  28.5616 r
  data arrival time                                                                                                 28.5616

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -28.5616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -20.6616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3601 

  slack (with derating applied) (VIOLATED)                                                              -20.6616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -19.3015 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4812   1.0500   0.0000   2.0598 &   7.8755 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4914   1.0500            2.1593 &  10.0348 r
  mprj/o_q[174] (net)                                    2   0.0135 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4914   1.0500   0.0000   0.0006 &  10.0353 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2633   1.0500            4.5487 &  14.5840 r
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2633   1.0500   0.0000   0.0001 &  14.5841 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          17.0460   1.0500            9.5413 &  24.1254 r
  mprj/io_oeb[37] (net)                                  1   0.5870 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1254 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    8.0056  17.1565   1.0500   3.2634   4.3273 &  28.4527 r
  data arrival time                                                                                                 28.4527

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -28.4527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -20.5527

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3549 

  slack (with derating applied) (VIOLATED)                                                              -20.5527 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -19.1978 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8434 &   7.6591 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4529   1.0500            2.1359 &   9.7950 r
  mprj/o_q[46] (net)                                     2   0.0120 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0462   0.4529   1.0500   0.0184   0.0198 &   9.8148 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3392   1.0500            4.5996 &  14.4143 r
  mprj/o_q_dly[46] (net)                                 1   0.0063 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3392   1.0500   0.0000   0.0002 &  14.4145 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.8201   1.0500            6.9791 &  21.3936 r
  mprj/la_data_out[14] (net)                             1   0.4081 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.3936 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              13.5339  11.8373   1.0500   6.1135   6.7050 &  28.0986 r
  data arrival time                                                                                                 28.0986

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -28.0986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -20.1986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3380 

  slack (with derating applied) (VIOLATED)                                                              -20.1986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.8605 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6114   1.0500   0.0000   2.2300 &   8.0457 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3764   1.0500            2.0872 &  10.1329 r
  mprj/o_q[56] (net)                                     1   0.0091 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1174   0.3764   1.0500   0.0465   0.0492 &  10.1820 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5710   1.0500            4.7486 &  14.9306 r
  mprj/o_q_dly[56] (net)                                 2   0.0153 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5710   1.0500   0.0000   0.0006 &  14.9312 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.6407   1.0500            6.9151 &  21.8464 r
  mprj/la_data_out[24] (net)                             1   0.4018 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.8464 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              12.3413  11.6562   1.0500   5.4034   5.9444 &  27.7908 r
  data arrival time                                                                                                 27.7908

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.7908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.8908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3234 

  slack (with derating applied) (VIOLATED)                                                              -19.8908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.5674 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8448 &   7.6605 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5918   1.0500            2.2255 &   9.8860 r
  mprj/o_q[51] (net)                                     2   0.0174 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5918   1.0500   0.0000   0.0004 &   9.8865 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2926   1.0500            4.5826 &  14.4690 r
  mprj/o_q_dly[51] (net)                                 1   0.0046 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2926   1.0500   0.0000   0.0002 &  14.4692 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.1418   1.0500            7.1487 &  21.6179 r
  mprj/la_data_out[19] (net)                             1   0.4192 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.6179 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              12.2687  12.1606   1.0500   5.2780   5.8464 &  27.4643 r
  data arrival time                                                                                                 27.4643

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.4643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.5643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3078 

  slack (with derating applied) (VIOLATED)                                                              -19.5643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.2564 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5009 &   8.3166 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4053   1.0500            2.1067 &  10.4233 r
  mprj/o_q[68] (net)                                     2   0.0102 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4053   1.0500   0.0000   0.0004 &  10.4237 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0592   1.0500            5.0550 &  15.4787 r
  mprj/o_q_dly[68] (net)                                 2   0.0333 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   1.0581   1.0500   0.0000   0.0031 &  15.4818 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.5024   1.0500            6.8892 &  22.3711 r
  mprj/la_data_out[36] (net)                             1   0.3975 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  22.3711 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              10.8097  11.5186   1.0500   4.5559   5.0682 &  27.4393 r
  data arrival time                                                                                                 27.4393

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.4393
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.5393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3066 

  slack (with derating applied) (VIOLATED)                                                              -19.5393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.2327 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5096 &   8.3253 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4934   1.0500            2.1637 &  10.4890 r
  mprj/o_q[52] (net)                                     2   0.0136 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1130   0.4934   1.0500   0.0461   0.0488 &  10.5378 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4455   1.0500            4.6814 &  15.2192 r
  mprj/o_q_dly[52] (net)                                 1   0.0104 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1335   0.4455   1.0500   0.0541   0.0571 &  15.2763 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.5452   1.0500            6.8451 &  22.1214 r
  mprj/la_data_out[20] (net)                             1   0.3986 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  22.1214 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              11.1817  11.5607   1.0500   4.7627   5.2671 &  27.3885 r
  data arrival time                                                                                                 27.3885

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.3885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.4885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3042 

  slack (with derating applied) (VIOLATED)                                                              -19.4885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.1843 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6130   1.0500   0.0000   2.2247 &   8.0404 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7135   1.0500            2.3016 &  10.3420 r
  mprj/o_q[57] (net)                                     2   0.0220 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1968   0.7135   1.0500   0.0801   0.0851 &  10.4272 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8638   1.0500            4.9707 &  15.3979 r
  mprj/o_q_dly[57] (net)                                 2   0.0264 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4399   0.8638   1.0500   0.1771   0.1871 &  15.5850 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.1249   1.0500            6.6617 &  22.2467 r
  mprj/la_data_out[25] (net)                             1   0.3844 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  22.2467 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              10.6507  11.1394   1.0500   4.5170   4.9983 &  27.2450 r
  data arrival time                                                                                                 27.2450

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.2450
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.3450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2974 

  slack (with derating applied) (VIOLATED)                                                              -19.3450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.0476 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6119   1.0500   0.0000   2.2284 &   8.0441 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6063   1.0500            2.2358 &  10.2799 r
  mprj/o_q[55] (net)                                     2   0.0180 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1783   0.6063   1.0500   0.0724   0.0768 &  10.3567 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5906   1.0500            4.7910 &  15.1477 r
  mprj/o_q_dly[55] (net)                                 2   0.0161 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5906   1.0500   0.0000   0.0007 &  15.1483 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.0091   1.0500            6.5649 &  21.7132 r
  mprj/la_data_out[23] (net)                             1   0.3800 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.7132 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              10.7893  11.0234   1.0500   4.6156   5.0965 &  26.8097 r
  data arrival time                                                                                                 26.8097

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.8097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.9097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2766 

  slack (with derating applied) (VIOLATED)                                                              -18.9097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.6330 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6113   1.0500   0.0000   2.2303 &   8.0460 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2564   1.0500            2.0054 &  10.0514 r
  mprj/o_q[59] (net)                                     1   0.0043 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2564   1.0500   0.0000   0.0002 &  10.0516 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4838   1.0500            4.6728 &  14.7244 r
  mprj/o_q_dly[59] (net)                                 2   0.0119 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4838   1.0500   0.0000   0.0004 &  14.7248 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.1781   1.0500            6.6513 &  21.3761 r
  mprj/la_data_out[27] (net)                             1   0.3861 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.3761 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              10.6632  11.1918   1.0500   4.5163   4.9980 &  26.3741 r
  data arrival time                                                                                                 26.3741

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.3741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.4741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2559 

  slack (with derating applied) (VIOLATED)                                                              -18.4741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.2182 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8450 &   7.6607 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4714   1.0500            2.1478 &   9.8085 r
  mprj/o_q[50] (net)                                     2   0.0128 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4714   1.0500   0.0000   0.0005 &   9.8090 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2915   1.0500            4.5668 &  14.3758 r
  mprj/o_q_dly[50] (net)                                 1   0.0045 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2915   1.0500   0.0000   0.0002 &  14.3760 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.4763   1.0500            6.7856 &  21.1616 r
  mprj/la_data_out[18] (net)                             1   0.3965 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.1616 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              10.9852  11.4923   1.0500   4.6322   5.1320 &  26.2936 r
  data arrival time                                                                                                 26.2936

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.2936
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.3936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2521 

  slack (with derating applied) (VIOLATED)                                                              -18.3936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.1415 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4672   1.0500   0.0000   1.6619 &   7.4776 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2789   1.0500            2.0185 &   9.4960 r
  mprj/o_q[152] (net)                                    1   0.0052 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2789   1.0500   0.0000   0.0002 &   9.4962 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7691   1.0500            4.8630 &  14.3593 r
  mprj/o_q_dly[152] (net)                                2   0.0229 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7691   1.0500   0.0000   0.0010 &  14.3603 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.5815   1.0500            6.8648 &  21.2251 r
  mprj/io_oeb[15] (net)                                  1   0.3985 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.2251 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   10.5791  11.6040   1.0500   4.3681   4.8944 &  26.1195 r
  data arrival time                                                                                                 26.1195

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.1195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.2195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2438 

  slack (with derating applied) (VIOLATED)                                                              -18.2195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.9757 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4829   1.0500   0.0000   2.0416 &   7.8573 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3668   1.0500            2.0789 &   9.9362 r
  mprj/o_q[132] (net)                                    1   0.0087 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0268   0.3668   1.0500   0.0107   0.0116 &   9.9478 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5763   1.0500            4.7508 &  14.6986 r
  mprj/o_q_dly[132] (net)                                2   0.0155 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5763   1.0500   0.0000   0.0005 &  14.6991 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.9802   1.0500            8.0666 &  22.7658 r
  mprj/io_out[33] (net)                                  1   0.4827 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.7658 r
  io_out[33] (net) 
  io_out[33] (out)                                                    5.2628  14.0285   1.0500   2.1186   2.7663 &  25.5321 r
  data arrival time                                                                                                 25.5321

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.5321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.6321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2158 

  slack (with derating applied) (VIOLATED)                                                              -17.6321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.4163 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1850   1.0500   0.0000   0.8273 &   6.6430 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5273   1.0500            2.1775 &   8.8205 r
  mprj/o_q[30] (net)                                     2   0.0149 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0391   0.5273   1.0500   0.0159   0.0172 &   8.8377 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5441   1.0500            4.7525 &  13.5902 r
  mprj/o_q_dly[30] (net)                                 2   0.0143 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5441   1.0500   0.0000   0.0005 &  13.5907 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.1450   1.0500            7.1746 &  20.7653 r
  mprj/wbs_dat_o[30] (net)                               1   0.4185 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  20.7653 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 9.8699  12.1641   1.0500   4.0528   4.5776 &  25.3428 r
  data arrival time                                                                                                 25.3428

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.3428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.4428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2068 

  slack (with derating applied) (VIOLATED)                                                              -17.4428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.2360 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6766 &   8.4923 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4290   1.0500            2.1221 &  10.6144 r
  mprj/o_q[95] (net)                                     2   0.0111 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0273   0.4290   1.0500   0.0110   0.0119 &  10.6263 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.2290   1.0500            5.1610 &  15.7874 r
  mprj/o_q_dly[95] (net)                                 2   0.0396 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   1.2229   1.2279   1.0500   0.5024   0.5312 &  16.3185 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.4645   1.0500            6.7871 &  23.1057 r
  mprj/la_data_out[63] (net)                             1   0.3971 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  23.1057 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               4.3487  11.4949   1.0500   1.7127   2.1764 &  25.2820 r
  data arrival time                                                                                                 25.2820

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.2820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.3820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2039 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2039 

  slack (with derating applied) (VIOLATED)                                                              -17.3820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.1781 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7956   1.0500   0.0000   0.3261 &   6.1418 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5501   1.0500            2.1855 &   8.3273 r
  mprj/o_q[8] (net)                                      2   0.0158 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.5501   1.0500   0.0000   0.0007 &   8.3279 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.7506   1.0500            4.8911 &  13.2190 r
  mprj/o_q_dly[8] (net)                                  2   0.0222 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2145   0.7506   1.0500   0.0872   0.0924 &  13.3115 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            12.3385   1.0500            7.3322 &  20.6436 r
  mprj/wbs_dat_o[8] (net)                                1   0.4264 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  20.6436 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  9.6140  12.3557   1.0500   3.9461   4.4668 &  25.1104 r
  data arrival time                                                                                                 25.1104

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.1104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.2104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1957 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1957 

  slack (with derating applied) (VIOLATED)                                                              -17.2104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.0147 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4812   1.0500   0.0000   2.0601 &   7.8758 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4404   1.0500            2.1263 &  10.0021 r
  mprj/o_q[136] (net)                                    2   0.0116 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4404   1.0500   0.0000   0.0004 &  10.0025 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3673   1.0500            4.6188 &  14.6213 r
  mprj/o_q_dly[136] (net)                                1   0.0074 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3673   1.0500   0.0000   0.0003 &  14.6216 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.8276   1.0500            8.4569 &  23.0786 r
  mprj/io_out[37] (net)                                  1   0.5117 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.0786 r
  io_out[37] (net) 
  io_out[37] (out)                                                    3.1851  14.8985   1.0500   1.2719   2.0300 &  25.1086 r
  data arrival time                                                                                                 25.1086

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.1086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.2086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1956 

  slack (with derating applied) (VIOLATED)                                                              -17.2086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.0129 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7959   1.0500   0.0000   0.3255 &   6.1412 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2954   1.0500            2.0185 &   8.1597 r
  mprj/o_q[6] (net)                                      1   0.0059 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2954   1.0500   0.0000   0.0003 &   8.1600 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.9054   1.0500            4.9492 &  13.1092 r
  mprj/o_q_dly[6] (net)                                  2   0.0280 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2514   0.9054   1.0500   0.1024   0.1086 &  13.2178 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            12.4813   1.0500            7.4315 &  20.6493 r
  mprj/wbs_dat_o[6] (net)                                1   0.4316 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  20.6493 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  9.2976  12.4988   1.0500   3.8129   4.3356 &  24.9849 r
  data arrival time                                                                                                 24.9849

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.9849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.0849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1898 

  slack (with derating applied) (VIOLATED)                                                              -17.0849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.8952 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4812   1.0500   0.0000   2.0599 &   7.8756 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6037   1.0500            2.2319 &  10.1074 r
  mprj/o_q[135] (net)                                    2   0.0179 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.4132   0.6037   1.0500   0.1685   0.1777 &  10.2851 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4480   1.0500            4.6951 &  14.9802 r
  mprj/o_q_dly[135] (net)                                1   0.0105 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1239   0.4480   1.0500   0.0504   0.0532 &  15.0334 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.8240   1.0500            8.4951 &  23.5284 r
  mprj/io_out[36] (net)                                  1   0.5120 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.5284 r
  io_out[36] (net) 
  io_out[36] (out)                                                    1.7926  14.8867   1.0500   0.7108   1.4083 &  24.9368 r
  data arrival time                                                                                                 24.9368

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.9368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.0368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1875 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1875 

  slack (with derating applied) (VIOLATED)                                                              -17.0368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.8493 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5291 &   8.3448 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3676   1.0500            2.0824 &  10.4272 r
  mprj/o_q[83] (net)                                     2   0.0087 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3676   1.0500   0.0000   0.0003 &  10.4275 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9061   1.0500            4.9602 &  15.3877 r
  mprj/o_q_dly[83] (net)                                 2   0.0280 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.9061   1.0500   0.0000   0.0013 &  15.3890 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1945   1.0500            6.1274 &  21.5165 r
  mprj/la_data_out[51] (net)                             1   0.3516 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.5165 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               7.3594  10.2108   1.0500   2.9950   3.4153 &  24.9318 r
  data arrival time                                                                                                 24.9318

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.9318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.0318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1872 

  slack (with derating applied) (VIOLATED)                                                              -17.0318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.8446 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6794 &   8.4951 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4517   1.0500            2.1369 &  10.6320 r
  mprj/o_q[89] (net)                                     2   0.0120 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4517   1.0500   0.0000   0.0005 &  10.6325 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1875   1.0500            5.1406 &  15.7731 r
  mprj/o_q_dly[89] (net)                                 2   0.0381 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.5760   1.1877   1.0500   0.2263   0.2413 &  16.0144 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0633   1.0500            6.0735 &  22.0879 r
  mprj/la_data_out[57] (net)                             1   0.3472 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  22.0879 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               4.7669  10.0795   1.0500   1.9245   2.2898 &  24.3777 r
  data arrival time                                                                                                 24.3777

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.3777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.4777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1608 

  slack (with derating applied) (VIOLATED)                                                              -16.4777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.3169 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6649 &   7.4806 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3386   1.0500            2.0592 &   9.5398 r
  mprj/o_q[141] (net)                                    1   0.0076 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3386   1.0500   0.0000   0.0002 &   9.5400 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6649   1.0500            4.8060 &  14.3460 r
  mprj/o_q_dly[141] (net)                                2   0.0189 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6649   1.0500   0.0000   0.0006 &  14.3466 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.7149   1.0500            7.9433 &  22.2899 r
  mprj/io_oeb[4] (net)                                   1   0.4739 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.2899 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     3.5264  13.7591   1.0500   1.4386   2.0182 &  24.3080 r
  data arrival time                                                                                                 24.3080

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.3080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.4080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1575 

  slack (with derating applied) (VIOLATED)                                                              -16.4080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.2505 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6736 &   8.4893 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6922   1.0500            2.2902 &  10.7796 r
  mprj/o_q[94] (net)                                     2   0.0212 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0545   0.6922   1.0500   0.0215   0.0236 &  10.8031 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.3112   1.0500            5.2368 &  16.0399 r
  mprj/o_q_dly[94] (net)                                 2   0.0427 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.7743   1.3151   1.0500   0.2925   0.3125 &  16.3524 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0931   1.0500            6.0804 &  22.4328 r
  mprj/la_data_out[62] (net)                             1   0.3477 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  22.4328 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               3.7288  10.1120   1.0500   1.5011   1.8655 &  24.2983 r
  data arrival time                                                                                                 24.2983

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.2983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.3983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1571 

  slack (with derating applied) (VIOLATED)                                                              -16.3983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.2413 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4826   1.0500   0.0000   1.8427 &   7.6584 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3329   1.0500            2.0557 &   9.7141 r
  mprj/o_q[122] (net)                                    1   0.0074 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3329   1.0500   0.0000   0.0003 &   9.7144 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9134   1.0500            4.9597 &  14.6740 r
  mprj/o_q_dly[122] (net)                                2   0.0283 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1799   0.9134   1.0500   0.0730   0.0780 &  14.7520 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8862   1.0500            6.4452 &  21.1972 r
  mprj/io_out[23] (net)                                  1   0.3767 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.1972 r
  io_out[23] (net) 
  io_out[23] (out)                                                    6.5592  10.9132   1.0500   2.6084   3.0732 &  24.2704 r
  data arrival time                                                                                                 24.2704

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.2704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.3704

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1557 

  slack (with derating applied) (VIOLATED)                                                              -16.3704 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.2146 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6752 &   8.4909 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5546   1.0500            2.2034 &  10.6943 r
  mprj/o_q[93] (net)                                     2   0.0160 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5546   1.0500   0.0000   0.0007 &  10.6950 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1584   1.0500            5.1388 &  15.8338 r
  mprj/o_q_dly[93] (net)                                 2   0.0372 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.8537   1.1619   1.0500   0.3334   0.3550 &  16.1887 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0832   1.0500            6.0729 &  22.2616 r
  mprj/la_data_out[61] (net)                             1   0.3474 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  22.2616 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               3.8054  10.1017   1.0500   1.5323   1.8944 &  24.1560 r
  data arrival time                                                                                                 24.1560

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.1560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.2560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1503 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1503 

  slack (with derating applied) (VIOLATED)                                                              -16.2560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.1057 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4812   1.0500   0.0000   2.0599 &   7.8756 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7643   1.0500            2.3289 &  10.2045 r
  mprj/o_q[173] (net)                                    2   0.0238 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.4626   0.7643   1.0500   0.1901   0.2005 &  10.4050 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5834   1.0500            4.7949 &  15.1999 r
  mprj/o_q_dly[173] (net)                                2   0.0158 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5834   1.0500   0.0000   0.0006 &  15.2005 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.8195   1.0500            7.9139 &  23.1144 r
  mprj/io_oeb[36] (net)                                  1   0.4759 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.1144 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.8559  13.8902   1.0500   0.3234   0.9974 &  24.1118 r
  data arrival time                                                                                                 24.1118

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.1118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.2118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1482 

  slack (with derating applied) (VIOLATED)                                                              -16.2118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.0636 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4853   1.0500   0.0000   1.9987 &   7.8144 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2559   1.0500            2.0030 &   9.8174 r
  mprj/o_q[165] (net)                                    1   0.0043 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2559   1.0500   0.0000   0.0002 &   9.8175 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5343   1.0500            4.7065 &  14.5241 r
  mprj/o_q_dly[165] (net)                                2   0.0139 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5343   1.0500   0.0000   0.0005 &  14.5246 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.0403   1.0500            6.5585 &  21.0831 r
  mprj/io_oeb[28] (net)                                  1   0.3804 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.0831 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    6.2518  11.0581   1.0500   2.5525   2.9774 &  24.0605 r
  data arrival time                                                                                                 24.0605

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.0605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.1605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1457 

  slack (with derating applied) (VIOLATED)                                                              -16.1605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.0148 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4814   1.0500   0.0000   2.0582 &   7.8739 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3369   1.0500            2.0584 &   9.9324 r
  mprj/o_q[172] (net)                                    1   0.0075 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3369   1.0500   0.0000   0.0003 &   9.9327 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4478   1.0500            4.6603 &  14.5930 r
  mprj/o_q_dly[172] (net)                                2   0.0105 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4478   1.0500   0.0000   0.0004 &  14.5934 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.2001   1.0500            8.7107 &  23.3041 r
  mprj/io_oeb[35] (net)                                  1   0.5252 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.3041 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000  15.2570   1.0500   0.0000   0.6363 &  23.9404 r
  data arrival time                                                                                                 23.9404

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.9404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.0404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1400 

  slack (with derating applied) (VIOLATED)                                                              -16.0404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.9004 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5286 &   8.3443 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4230   1.0500            2.1182 &  10.4625 r
  mprj/o_q[82] (net)                                     2   0.0109 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4230   1.0500   0.0000   0.0004 &  10.4630 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8619   1.0500            4.9411 &  15.4041 r
  mprj/o_q_dly[82] (net)                                 2   0.0264 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8619   1.0500   0.0000   0.0013 &  15.4054 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0988   1.0500            6.0849 &  21.4903 r
  mprj/la_data_out[50] (net)                             1   0.3488 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.4903 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               5.0561  10.1126   1.0500   2.0681   2.4228 &  23.9131 r
  data arrival time                                                                                                 23.9131

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.9131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.0131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1387 

  slack (with derating applied) (VIOLATED)                                                              -16.0131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.8744 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4860   1.0500   0.0000   1.9488 &   7.7645 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2828   1.0500            2.0214 &   9.7859 r
  mprj/o_q[126] (net)                                    1   0.0054 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2828   1.0500   0.0000   0.0002 &   9.7862 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5888   1.0500            4.7470 &  14.5332 r
  mprj/o_q_dly[126] (net)                                2   0.0160 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5888   1.0500   0.0000   0.0007 &  14.5338 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.4938   1.0500            6.2709 &  20.8047 r
  mprj/io_out[27] (net)                                  1   0.3619 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.8047 r
  io_out[27] (net) 
  io_out[27] (out)                                                    6.5498  10.5083   1.0500   2.6707   3.0619 &  23.8666 r
  data arrival time                                                                                                 23.8666

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.8666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.9666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1365 

  slack (with derating applied) (VIOLATED)                                                              -15.9666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.8301 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4812   1.0500   0.0000   2.0602 &   7.8759 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6781   1.0500            2.2787 &  10.1546 r
  mprj/o_q[134] (net)                                    2   0.0207 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0227   0.6781   1.0500   0.0091   0.0105 &  10.1651 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4451   1.0500            4.6973 &  14.8624 r
  mprj/o_q_dly[134] (net)                                2   0.0104 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4451   1.0500   0.0000   0.0004 &  14.8628 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.0133   1.0500            7.4937 &  22.3565 r
  mprj/io_out[35] (net)                                  1   0.4490 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.3565 r
  io_out[35] (net) 
  io_out[35] (out)                                                    2.1333  13.0685   1.0500   0.8587   1.4655 &  23.8219 r
  data arrival time                                                                                                 23.8219

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.8219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.9220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1344 

  slack (with derating applied) (VIOLATED)                                                              -15.9219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.7876 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6766 &   8.4923 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3730   1.0500            2.0860 &  10.5783 r
  mprj/o_q[96] (net)                                     1   0.0090 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3730   1.0500   0.0000   0.0004 &  10.5786 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0317   1.0500            5.0354 &  15.6140 r
  mprj/o_q_dly[96] (net)                                 2   0.0324 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.5361   1.0340   1.0500   0.2073   0.2209 &  15.8349 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3367   1.0500            6.2064 &  22.0413 r
  mprj/irq[0] (net)                                      1   0.3561 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  22.0413 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   2.9739  10.3566   1.0500   1.2076   1.5713 &  23.6126 r
  data arrival time                                                                                                 23.6126

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.6126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.7126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1244 

  slack (with derating applied) (VIOLATED)                                                              -15.7126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.5882 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4853   1.0500   0.0000   1.9984 &   7.8141 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2549   1.0500            2.0023 &   9.8164 r
  mprj/o_q[127] (net)                                    1   0.0043 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2549   1.0500   0.0000   0.0001 &   9.8165 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5350   1.0500            4.7068 &  14.5233 r
  mprj/o_q_dly[127] (net)                                2   0.0139 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5350   1.0500   0.0000   0.0003 &  14.5236 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9787   1.0500            6.5167 &  21.0403 r
  mprj/io_out[28] (net)                                  1   0.3780 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.0403 r
  io_out[28] (net) 
  io_out[28] (out)                                                    5.1930  10.9974   1.0500   2.0949   2.4996 &  23.5399 r
  data arrival time                                                                                                 23.5399

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1209 

  slack (with derating applied) (VIOLATED)                                                              -15.6399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.5189 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5278 &   8.3435 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2754   1.0500            2.0194 &  10.3629 r
  mprj/o_q[81] (net)                                     1   0.0051 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2754   1.0500   0.0000   0.0002 &  10.3631 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9466   1.0500            4.9716 &  15.3348 r
  mprj/o_q_dly[81] (net)                                 2   0.0295 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2558   0.9466   1.0500   0.1027   0.1090 &  15.4438 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1549   1.0500            6.1151 &  21.5589 r
  mprj/la_data_out[49] (net)                             1   0.3504 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.5589 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               4.0153  10.1705   1.0500   1.6216   1.9647 &  23.5236 r
  data arrival time                                                                                                 23.5236

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1202 

  slack (with derating applied) (VIOLATED)                                                              -15.6236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.5034 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6712   1.0500   0.0000   2.6726 &   8.4883 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6826   1.0500            2.2846 &  10.7729 r
  mprj/o_q[92] (net)                                     2   0.0209 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.6826   1.0500   0.0000   0.0009 &  10.7738 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.2548   1.0500            5.2037 &  15.9775 r
  mprj/o_q_dly[92] (net)                                 2   0.0407 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6470   1.2580   1.0500   0.2513   0.2683 &  16.2458 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4920   1.0500            5.7430 &  21.9888 r
  mprj/la_data_out[60] (net)                             1   0.3269 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.9888 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               2.7959   9.5094   1.0500   1.1342   1.4574 &  23.4463 r
  data arrival time                                                                                                 23.4463

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.4463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.5463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1165 

  slack (with derating applied) (VIOLATED)                                                              -15.5463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.4298 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4837   1.0500   0.0000   2.0308 &   7.8465 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3094   1.0500            2.0396 &   9.8861 r
  mprj/o_q[168] (net)                                    1   0.0064 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0988   0.3094   1.0500   0.0400   0.0422 &   9.9283 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5739   1.0500            4.7408 &  14.6691 r
  mprj/o_q_dly[168] (net)                                2   0.0154 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5739   1.0500   0.0000   0.0005 &  14.6696 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.1339   1.0500            7.0889 &  21.7585 r
  mprj/io_oeb[31] (net)                                  1   0.4195 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.7585 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    2.9193  12.1696   1.0500   1.1909   1.6812 &  23.4397 r
  data arrival time                                                                                                 23.4397

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.4397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.5397

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1162 

  slack (with derating applied) (VIOLATED)                                                              -15.5397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.4235 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4607   1.0500   0.0000   1.6834 &   7.4991 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5865   1.0500            2.2203 &   9.7194 r
  mprj/o_q[137] (net)                                    2   0.0172 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0672   0.5865   1.0500   0.0266   0.0286 &   9.7480 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3368   1.0500            4.6151 &  14.3631 r
  mprj/o_q_dly[137] (net)                                1   0.0063 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3368   1.0500   0.0000   0.0003 &  14.3634 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.0103   1.0500            7.4621 &  21.8255 r
  mprj/io_oeb[0] (net)                                   1   0.4488 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  21.8255 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     2.0000  13.0698   1.0500   0.8028   1.4226 &  23.2480 r
  data arrival time                                                                                                 23.2480

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.2480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.3480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1070 

  slack (with derating applied) (VIOLATED)                                                              -15.3480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.2410 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4444   1.0500   0.0000   1.4689 &   7.2846 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2788   1.0500            2.0180 &   9.3026 r
  mprj/o_q[36] (net)                                     1   0.0052 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2788   1.0500   0.0000   0.0002 &   9.3028 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4597   1.0500            4.6599 &  13.9627 r
  mprj/o_q_dly[36] (net)                                 2   0.0110 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4597   1.0500   0.0000   0.0004 &  13.9630 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1572   1.0500            6.0272 &  19.9903 r
  mprj/la_data_out[4] (net)                              1   0.3490 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.9903 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                6.9651  10.1785   1.0500   2.8033   3.2304 &  23.2206 r
  data arrival time                                                                                                 23.2206

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.2206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.3206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1057 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1057 

  slack (with derating applied) (VIOLATED)                                                              -15.3206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.2149 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4850   1.0500   0.0000   2.0074 &   7.8231 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2473   1.0500            1.9971 &   9.8201 r
  mprj/o_q[128] (net)                                    1   0.0040 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2473   1.0500   0.0000   0.0001 &   9.8202 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6293   1.0500            4.7689 &  14.5891 r
  mprj/o_q_dly[128] (net)                                2   0.0176 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1664   0.6293   1.0500   0.0679   0.0717 &  14.6608 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.5677   1.0500            6.2764 &  20.9372 r
  mprj/io_out[29] (net)                                  1   0.3631 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.9372 r
  io_out[29] (net) 
  io_out[29] (out)                                                    4.5422  10.5899   1.0500   1.8433   2.2543 &  23.1915 r
  data arrival time                                                                                                 23.1915

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.1915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.2915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1044 

  slack (with derating applied) (VIOLATED)                                                              -15.2915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.1871 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4609   1.0500   0.0000   1.6797 &   7.4954 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2874   1.0500            2.0241 &   9.5196 r
  mprj/o_q[140] (net)                                    1   0.0056 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2874   1.0500   0.0000   0.0002 &   9.5198 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5822   1.0500            4.7432 &  14.2630 r
  mprj/o_q_dly[140] (net)                                2   0.0157 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5822   1.0500   0.0000   0.0005 &  14.2635 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.2880   1.0500            7.1573 &  21.4208 r
  mprj/io_oeb[3] (net)                                   1   0.4245 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  21.4208 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     2.7998  12.3270   1.0500   1.1403   1.6577 &  23.0784 r
  data arrival time                                                                                                 23.0784

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.0784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.1784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0990 

  slack (with derating applied) (VIOLATED)                                                              -15.1784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.0795 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4816   1.0500   0.0000   2.0563 &   7.8720 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4034   1.0500            2.1025 &   9.9745 r
  mprj/o_q[133] (net)                                    2   0.0101 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4034   1.0500   0.0000   0.0004 &   9.9749 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6638   1.0500            4.8147 &  14.7896 r
  mprj/o_q_dly[133] (net)                                2   0.0189 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1526   0.6638   1.0500   0.0617   0.0656 &  14.8552 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.2353   1.0500            7.6348 &  22.4899 r
  mprj/io_out[34] (net)                                  1   0.4564 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.4899 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000  13.2931   1.0500   0.0000   0.5654 &  23.0553 r
  data arrival time                                                                                                 23.0553

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.0553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.1553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0979 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0979 

  slack (with derating applied) (VIOLATED)                                                              -15.1553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.0574 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4608   1.0500   0.0000   1.6800 &   7.4957 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3646   1.0500            2.0771 &   9.5728 r
  mprj/o_q[102] (net)                                    1   0.0086 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0793   0.3646   1.0500   0.0324   0.0342 &   9.6071 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5008   1.0500            4.6999 &  14.3069 r
  mprj/o_q_dly[102] (net)                                2   0.0126 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5008   1.0500   0.0000   0.0005 &  14.3074 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.1349   1.0500            7.0527 &  21.3601 r
  mprj/io_out[3] (net)                                   1   0.4190 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  21.3601 r
  io_out[3] (net) 
  io_out[3] (out)                                                     2.7607  12.1759   1.0500   1.1243   1.6463 &  23.0064 r
  data arrival time                                                                                                 23.0064

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.0064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.1064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0955 

  slack (with derating applied) (VIOLATED)                                                              -15.1064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.0109 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5075 &   8.3232 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4693   1.0500            2.1481 &  10.4713 r
  mprj/o_q[72] (net)                                     2   0.0127 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4693   1.0500   0.0000   0.0005 &  10.4718 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.4024   1.0500            5.2689 &  15.7407 r
  mprj/o_q_dly[72] (net)                                 2   0.0459 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1736   1.4025   1.0500   0.0688   0.0794 &  15.8201 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9700   1.0500            5.4409 &  21.2610 r
  mprj/la_data_out[40] (net)                             1   0.3083 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.2610 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               3.5824   8.9880   1.0500   1.4201   1.7411 &  23.0022 r
  data arrival time                                                                                                 23.0022

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.0022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.1022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0953 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0953 

  slack (with derating applied) (VIOLATED)                                                              -15.1022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.0068 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6768 &   8.4925 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4425   1.0500            2.1309 &  10.6234 r
  mprj/o_q[86] (net)                                     1   0.0116 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4425   1.0500   0.0000   0.0005 &  10.6239 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7351   1.0500            4.8660 &  15.4898 r
  mprj/o_q_dly[86] (net)                                 2   0.0216 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7352   1.0500   0.0000   0.0009 &  15.4907 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5119   1.0500            5.7195 &  21.2102 r
  mprj/la_data_out[54] (net)                             1   0.3275 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.2102 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               3.5987   9.5281   1.0500   1.4493   1.7783 &  22.9885 r
  data arrival time                                                                                                 22.9885

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.9885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.0885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0947 

  slack (with derating applied) (VIOLATED)                                                              -15.0885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.9938 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5100 &   8.3257 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3771   1.0500            2.0886 &  10.4143 r
  mprj/o_q[77] (net)                                     1   0.0091 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3771   1.0500   0.0000   0.0004 &  10.4146 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9791   1.0500            5.0065 &  15.4211 r
  mprj/o_q_dly[77] (net)                                 2   0.0307 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3098   0.9791   1.0500   0.1218   0.1291 &  15.5503 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5171   1.0500            5.7586 &  21.3089 r
  mprj/la_data_out[45] (net)                             1   0.3283 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.3089 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               3.3916   9.5316   1.0500   1.3485   1.6582 &  22.9671 r
  data arrival time                                                                                                 22.9671

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.9671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.0671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0937 

  slack (with derating applied) (VIOLATED)                                                              -15.0671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.9734 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6753 &   8.4910 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5434   1.0500            2.1961 &  10.6871 r
  mprj/o_q[84] (net)                                     2   0.0155 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5434   1.0500   0.0000   0.0006 &  10.6876 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7919   1.0500            4.9156 &  15.6032 r
  mprj/o_q_dly[84] (net)                                 2   0.0237 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2736   0.7919   1.0500   0.1059   0.1123 &  15.7156 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5142   1.0500            5.7329 &  21.4484 r
  mprj/la_data_out[52] (net)                             1   0.3278 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.4484 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               2.8694   9.5294   1.0500   1.1630   1.4717 &  22.9201 r
  data arrival time                                                                                                 22.9201

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.9201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.0201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0914 

  slack (with derating applied) (VIOLATED)                                                              -15.0201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.9287 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4613   1.0500   0.0000   1.6613 &   7.4770 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4042   1.0500            2.1026 &   9.5796 r
  mprj/o_q[142] (net)                                    1   0.0102 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0221   0.4042   1.0500   0.0090   0.0099 &   9.5895 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8465   1.0500            4.9289 &  14.5184 r
  mprj/o_q_dly[142] (net)                                2   0.0258 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3410   0.8465   1.0500   0.1380   0.1459 &  14.6643 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.1734   1.0500            6.5230 &  21.1873 r
  mprj/io_oeb[5] (net)                                   1   0.3851 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  21.1873 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     2.6465  11.2205   1.0500   1.0602   1.5533 &  22.7406 r
  data arrival time                                                                                                 22.7406

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0829 

  slack (with derating applied) (VIOLATED)                                                              -14.8406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.7577 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4823   1.0500   0.0000   2.0492 &   7.8649 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4093   1.0500            2.1063 &   9.9712 r
  mprj/o_q[171] (net)                                    2   0.0104 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4093   1.0500   0.0000   0.0004 &   9.9716 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5958   1.0500            4.7700 &  14.7416 r
  mprj/o_q_dly[171] (net)                                2   0.0163 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5958   1.0500   0.0000   0.0006 &  14.7421 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.5246   1.0500            7.2434 &  21.9855 r
  mprj/io_oeb[34] (net)                                  1   0.4318 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.9855 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.5378  12.5773   1.0500   0.2032   0.7496 &  22.7351 r
  data arrival time                                                                                                 22.7351

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0826 

  slack (with derating applied) (VIOLATED)                                                              -14.8351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.7525 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4409   1.0500   0.0000   1.4454 &   7.2611 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4111   1.0500            2.1068 &   9.3680 r
  mprj/o_q[38] (net)                                     2   0.0104 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4111   1.0500   0.0000   0.0004 &   9.3684 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6054   1.0500            4.7767 &  14.1451 r
  mprj/o_q_dly[38] (net)                                 2   0.0166 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6054   1.0500   0.0000   0.0007 &  14.1458 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5357   1.0500            5.7031 &  19.8488 r
  mprj/la_data_out[6] (net)                              1   0.3276 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.8488 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                6.0689   9.5546   1.0500   2.4400   2.8206 &  22.6694 r
  data arrival time                                                                                                 22.6694

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.6694
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.7694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0795 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0795 

  slack (with derating applied) (VIOLATED)                                                              -14.7694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.6899 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6757 &   8.4914 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4157   1.0500            2.1136 &  10.6050 r
  mprj/o_q[85] (net)                                     2   0.0106 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4157   1.0500   0.0000   0.0004 &  10.6054 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9765   1.0500            5.0105 &  15.6160 r
  mprj/o_q_dly[85] (net)                                 2   0.0306 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.5288   0.9765   1.0500   0.2126   0.2244 &  15.8404 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1354   1.0500            5.5215 &  21.3618 r
  mprj/la_data_out[53] (net)                             1   0.3142 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.3618 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               2.3757   9.1532   1.0500   0.9686   1.2763 &  22.6382 r
  data arrival time                                                                                                 22.6382

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.6382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.7382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0780 

  slack (with derating applied) (VIOLATED)                                                              -14.7382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.6602 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4614   1.0500   0.0000   1.6498 &   7.4655 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2690   1.0500            2.0115 &   9.4770 r
  mprj/o_q[146] (net)                                    1   0.0048 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2690   1.0500   0.0000   0.0001 &   9.4771 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8333   1.0500            4.9010 &  14.3781 r
  mprj/o_q_dly[146] (net)                                2   0.0253 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1090   0.8333   1.0500   0.0435   0.0468 &  14.4249 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7909   1.0500            5.9009 &  20.3258 r
  mprj/io_oeb[9] (net)                                   1   0.3378 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.3258 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     4.7597   9.8051   1.0500   1.9441   2.2859 &  22.6117 r
  data arrival time                                                                                                 22.6117

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.6117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.7117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0767 

  slack (with derating applied) (VIOLATED)                                                              -14.7117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.6349 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6798 &   8.4955 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4082   1.0500            2.1087 &  10.6042 r
  mprj/o_q[90] (net)                                     2   0.0103 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4082   1.0500   0.0000   0.0004 &  10.6046 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.2601   1.0500            5.1762 &  15.7808 r
  mprj/o_q_dly[90] (net)                                 2   0.0407 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2777   1.2600   1.0500   0.1069   0.1165 &  15.8973 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4022   1.0500            5.6772 &  21.5745 r
  mprj/la_data_out[58] (net)                             1   0.3232 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.5745 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               1.6957   9.4220   1.0500   0.6852   0.9964 &  22.5709 r
  data arrival time                                                                                                 22.5709

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0748 

  slack (with derating applied) (VIOLATED)                                                              -14.6709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.5961 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4835   1.0500   0.0000   2.0335 &   7.8492 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2370   1.0500            1.9899 &   9.8391 r
  mprj/o_q[170] (net)                                    1   0.0036 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2370   1.0500   0.0000   0.0001 &   9.8392 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5382   1.0500            4.7064 &  14.5456 r
  mprj/o_q_dly[170] (net)                                2   0.0140 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1151   0.5382   1.0500   0.0457   0.0486 &  14.5942 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.9351   1.0500            6.9234 &  21.5176 r
  mprj/io_oeb[33] (net)                                  1   0.4115 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.5176 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    1.3135  11.9815   1.0500   0.5178   1.0306 &  22.5482 r
  data arrival time                                                                                                 22.5482

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0737 

  slack (with derating applied) (VIOLATED)                                                              -14.6482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.5745 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5049 &   8.3206 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3761   1.0500            2.0879 &  10.4085 r
  mprj/o_q[71] (net)                                     2   0.0091 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3761   1.0500   0.0000   0.0003 &  10.4089 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.3679   1.0500            5.2358 &  15.6446 r
  mprj/o_q_dly[71] (net)                                 2   0.0447 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3820   1.3721   1.0500   0.1484   0.1616 &  15.8063 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7049   1.0500            5.3168 &  21.1231 r
  mprj/la_data_out[39] (net)                             1   0.3000 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.1231 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               2.6431   8.7179   1.0500   1.0710   1.3436 &  22.4667 r
  data arrival time                                                                                                 22.4667

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0698 

  slack (with derating applied) (VIOLATED)                                                              -14.5667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4968 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6657   1.0500   0.0000   2.5209 &   8.3367 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3495   1.0500            2.0701 &  10.4067 r
  mprj/o_q[78] (net)                                     1   0.0080 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3495   1.0500   0.0000   0.0003 &  10.4071 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7850   1.0500            4.8830 &  15.2901 r
  mprj/o_q_dly[78] (net)                                 2   0.0235 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2367   0.7850   1.0500   0.0961   0.1019 &  15.3920 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.0674   1.0500            5.4679 &  20.8599 r
  mprj/la_data_out[46] (net)                             1   0.3118 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.8599 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               2.9869   9.0838   1.0500   1.2069   1.5139 &  22.3737 r
  data arrival time                                                                                                 22.3737

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0654 

  slack (with derating applied) (VIOLATED)                                                              -14.4737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4083 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4480   1.0500   0.0000   1.4958 &   7.3115 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3302   1.0500            2.0533 &   9.3647 r
  mprj/o_q[35] (net)                                     1   0.0073 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3302   1.0500   0.0000   0.0002 &   9.3649 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5960   1.0500            4.7586 &  14.1236 r
  mprj/o_q_dly[35] (net)                                 2   0.0163 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5960   1.0500   0.0000   0.0005 &  14.1240 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5505   1.0500            5.6812 &  19.8052 r
  mprj/la_data_out[3] (net)                              1   0.3301 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.8052 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                5.3504   9.5725   1.0500   2.1635   2.5480 &  22.3532 r
  data arrival time                                                                                                 22.3532

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0644 

  slack (with derating applied) (VIOLATED)                                                              -14.4532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.3888 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6744 &   8.4901 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6929   1.0500            2.2906 &  10.7807 r
  mprj/o_q[91] (net)                                     2   0.0212 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.6929   1.0500   0.0000   0.0008 &  10.7815 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0943   1.0500            5.1080 &  15.8895 r
  mprj/o_q_dly[91] (net)                                 2   0.0348 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4110   1.0964   1.0500   0.1596   0.1724 &  16.0618 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8691   1.0500            5.3750 &  21.4369 r
  mprj/la_data_out[59] (net)                             1   0.3048 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.4369 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               1.5145   8.8878   1.0500   0.6107   0.9005 &  22.3373 r
  data arrival time                                                                                                 22.3373

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0637 

  slack (with derating applied) (VIOLATED)                                                              -14.4373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.3736 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6657   1.0500   0.0000   2.5239 &   8.3396 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3042   1.0500            2.0391 &  10.3787 r
  mprj/o_q[79] (net)                                     1   0.0062 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3042   1.0500   0.0000   0.0003 &  10.3790 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1405   1.0500            5.0907 &  15.4697 r
  mprj/o_q_dly[79] (net)                                 2   0.0364 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3599   1.1401   1.0500   0.1417   0.1519 &  15.6216 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8905   1.0500            5.4076 &  21.0291 r
  mprj/la_data_out[47] (net)                             1   0.3062 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.0291 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               2.2803   8.9051   1.0500   0.9303   1.2096 &  22.2388 r
  data arrival time                                                                                                 22.2388

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.2388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.3388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0590 

  slack (with derating applied) (VIOLATED)                                                              -14.3388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.2798 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5243 &   8.3400 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3904   1.0500            2.0971 &  10.4371 r
  mprj/o_q[76] (net)                                     2   0.0096 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3904   1.0500   0.0000   0.0004 &  10.4374 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0139   1.0500            5.0265 &  15.4639 r
  mprj/o_q_dly[76] (net)                                 2   0.0317 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3954   1.0135   1.0500   0.1576   0.1687 &  15.6327 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6814   1.0500            5.2810 &  20.9136 r
  mprj/la_data_out[44] (net)                             1   0.2989 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.9136 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               2.4853   8.6959   1.0500   1.0093   1.2863 &  22.1999 r
  data arrival time                                                                                                 22.1999

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.1999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.2999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0571 

  slack (with derating applied) (VIOLATED)                                                              -14.2999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.2428 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6759 &   8.4916 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2825   1.0500            2.0243 &  10.5160 r
  mprj/o_q[97] (net)                                     1   0.0054 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2825   1.0500   0.0000   0.0002 &  10.5162 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7371   1.0500            4.8438 &  15.3600 r
  mprj/o_q_dly[97] (net)                                 2   0.0217 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2108   0.7371   1.0500   0.0857   0.0909 &  15.4509 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4905   1.0500            5.6566 &  21.1075 r
  mprj/irq[1] (net)                                      1   0.3280 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  21.1075 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   1.7265   9.5145   1.0500   0.6979   1.0343 &  22.1417 r
  data arrival time                                                                                                 22.1417

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.1417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.2417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0544 

  slack (with derating applied) (VIOLATED)                                                              -14.2417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.1874 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4837   1.0500   0.0000   2.0307 &   7.8464 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3558   1.0500            2.0714 &   9.9178 r
  mprj/o_q[169] (net)                                    1   0.0083 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0859   0.3558   1.0500   0.0349   0.0368 &   9.9546 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5204   1.0500            4.7117 &  14.6663 r
  mprj/o_q_dly[169] (net)                                2   0.0133 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1798   0.5204   1.0500   0.0726   0.0765 &  14.7428 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.4021   1.0500            6.6418 &  21.3846 r
  mprj/io_oeb[32] (net)                                  1   0.3933 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.3846 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.6188  11.4429   1.0500   0.2338   0.6883 &  22.0729 r
  data arrival time                                                                                                 22.0729

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.0729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.1729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0511 

  slack (with derating applied) (VIOLATED)                                                              -14.1729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.1218 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6774 &   8.4931 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3928   1.0500            2.0988 &  10.5919 r
  mprj/o_q[88] (net)                                     2   0.0097 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3928   1.0500   0.0000   0.0004 &  10.5923 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1222   1.0500            5.0928 &  15.6851 r
  mprj/o_q_dly[88] (net)                                 2   0.0357 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6053   1.1219   1.0500   0.2350   0.2495 &  15.9346 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4873   1.0500            5.1597 &  21.0942 r
  mprj/la_data_out[56] (net)                             1   0.2915 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.0942 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               1.6322   8.5054   1.0500   0.6611   0.9405 &  22.0347 r
  data arrival time                                                                                                 22.0347

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.0347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.1347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0493 

  slack (with derating applied) (VIOLATED)                                                              -14.1347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0855 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6652   1.0500   0.0000   2.4618 &   8.2775 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2459   1.0500            1.9991 &  10.2767 r
  mprj/o_q[63] (net)                                     1   0.0039 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2459   1.0500   0.0000   0.0002 &  10.2769 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4804   1.0500            4.6690 &  14.9459 r
  mprj/o_q_dly[63] (net)                                 2   0.0118 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4804   1.0500   0.0000   0.0004 &  14.9462 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.2026   1.0500            5.5306 &  20.4768 r
  mprj/la_data_out[31] (net)                             1   0.3172 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.4768 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               3.0462   9.2156   1.0500   1.2306   1.5137 &  21.9905 r
  data arrival time                                                                                                 21.9905

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0472 

  slack (with derating applied) (VIOLATED)                                                              -14.0905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0434 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7951   1.0500   0.0000   0.3275 &   6.1432 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3873   1.0500            2.0808 &   8.2240 r
  mprj/o_q[2] (net)                                      2   0.0095 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.3873   1.0500   0.0000   0.0003 &   8.2243 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6987   1.0500            4.8355 &  13.0598 r
  mprj/o_q_dly[2] (net)                                  2   0.0202 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0520   0.6987   1.0500   0.0209   0.0224 &  13.0822 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            11.0899   1.0500            6.5773 &  19.6595 r
  mprj/wbs_dat_o[2] (net)                                1   0.3813 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  19.6595 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  4.5609  11.1134   1.0500   1.8462   2.2820 &  21.9415 r
  data arrival time                                                                                                 21.9415

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0448 

  slack (with derating applied) (VIOLATED)                                                              -14.0415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9967 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1605   1.0500   0.0000   0.7843 &   6.6000 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6804   1.0500            2.2745 &   8.8745 r
  mprj/o_q[19] (net)                                     2   0.0208 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1297   0.6804   1.0500   0.0528   0.0564 &   8.9309 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4420   1.0500            4.6954 &  13.6262 r
  mprj/o_q_dly[19] (net)                                 2   0.0103 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4420   1.0500   0.0000   0.0003 &  13.6266 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3831   1.0500            6.1869 &  19.8135 r
  mprj/wbs_dat_o[19] (net)                               1   0.3582 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  19.8135 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 4.3380  10.3988   1.0500   1.7577   2.1173 &  21.9308 r
  data arrival time                                                                                                 21.9308

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0443 

  slack (with derating applied) (VIOLATED)                                                              -14.0308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9865 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.4974 &   8.3131 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2686   1.0500            2.0147 &  10.3278 r
  mprj/o_q[65] (net)                                     1   0.0048 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2686   1.0500   0.0000   0.0002 &  10.3280 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7448   1.0500            4.8466 &  15.1746 r
  mprj/o_q_dly[65] (net)                                 2   0.0220 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1389   0.7448   1.0500   0.0563   0.0600 &  15.2346 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6186   1.0500            5.2276 &  20.4622 r
  mprj/la_data_out[33] (net)                             1   0.2968 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.4622 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               2.9758   8.6316   1.0500   1.1784   1.4522 &  21.9144 r
  data arrival time                                                                                                 21.9144

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0435 

  slack (with derating applied) (VIOLATED)                                                              -14.0144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9709 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4607   1.0500   0.0000   1.6837 &   7.4994 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4485   1.0500            2.1313 &   9.6306 r
  mprj/o_q[100] (net)                                    2   0.0119 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0224   0.4485   1.0500   0.0089   0.0098 &   9.6405 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3022   1.0500            4.5714 &  14.2118 r
  mprj/o_q_dly[100] (net)                                1   0.0049 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3022   1.0500   0.0000   0.0002 &  14.2121 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.3772   1.0500            7.1132 &  21.3253 r
  mprj/io_out[1] (net)                                   1   0.4269 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  21.3253 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000  12.4340   1.0500   0.0000   0.5446 &  21.8699 r
  data arrival time                                                                                                 21.8699

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0414 

  slack (with derating applied) (VIOLATED)                                                              -13.9699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9285 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6711   1.0500   0.0000   2.6783 &   8.4941 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4319   1.0500            2.1241 &  10.6181 r
  mprj/o_q[87] (net)                                     2   0.0112 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4319   1.0500   0.0000   0.0004 &  10.6186 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9320   1.0500            4.9855 &  15.6041 r
  mprj/o_q_dly[87] (net)                                 2   0.0290 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2830   0.9320   1.0500   0.1113   0.1182 &  15.7223 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7388   1.0500            5.2812 &  21.0035 r
  mprj/la_data_out[55] (net)                             1   0.2999 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.0035 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               1.3459   8.7582   1.0500   0.5403   0.8295 &  21.8330 r
  data arrival time                                                                                                 21.8330

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0397 

  slack (with derating applied) (VIOLATED)                                                              -13.9330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.8933 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4510   1.0500   0.0000   1.5189 &   7.3346 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2903   1.0500            2.0260 &   9.3605 r
  mprj/o_q[34] (net)                                     1   0.0057 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2903   1.0500   0.0000   0.0001 &   9.3607 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5310   1.0500            4.7093 &  14.0700 r
  mprj/o_q_dly[34] (net)                                 2   0.0138 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5310   1.0500   0.0000   0.0005 &  14.0705 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1320   1.0500            5.4775 &  19.5480 r
  mprj/la_data_out[2] (net)                              1   0.3139 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.5480 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                4.7818   9.1485   1.0500   1.9358   2.2772 &  21.8252 r
  data arrival time                                                                                                 21.8252

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0393 

  slack (with derating applied) (VIOLATED)                                                              -13.9252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.8859 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8227 &   7.6384 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4914   1.0500            2.1607 &   9.7991 r
  mprj/o_q[43] (net)                                     2   0.0135 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4914   1.0500   0.0000   0.0005 &   9.7997 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3066   1.0500            4.5810 &  14.3807 r
  mprj/o_q_dly[43] (net)                                 1   0.0051 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3066   1.0500   0.0000   0.0001 &  14.3808 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5427   1.0500            5.1164 &  19.4973 r
  mprj/la_data_out[11] (net)                             1   0.2938 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4973 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               4.8591   8.5575   1.0500   1.9838   2.2995 &  21.7968 r
  data arrival time                                                                                                 21.7968

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0379 

  slack (with derating applied) (VIOLATED)                                                              -13.8968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.8588 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6113   1.0500   0.0000   2.2304 &   8.0461 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4807   1.0500            2.1546 &  10.2007 r
  mprj/o_q[60] (net)                                     2   0.0131 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4807   1.0500   0.0000   0.0004 &  10.2012 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8250   1.0500            4.9268 &  15.1280 r
  mprj/o_q_dly[60] (net)                                 2   0.0250 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0667   0.8250   1.0500   0.0266   0.0289 &  15.1569 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3770   1.0500            5.0728 &  20.2297 r
  mprj/la_data_out[28] (net)                             1   0.2875 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.2297 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               2.9803   8.3943   1.0500   1.2012   1.4877 &  21.7174 r
  data arrival time                                                                                                 21.7174

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0342 

  slack (with derating applied) (VIOLATED)                                                              -13.8174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7833 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4837   1.0500   0.0000   2.0309 &   7.8466 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3640   1.0500            2.0770 &   9.9237 r
  mprj/o_q[131] (net)                                    1   0.0086 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3640   1.0500   0.0000   0.0002 &   9.9239 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5347   1.0500            4.7225 &  14.6464 r
  mprj/o_q_dly[131] (net)                                2   0.0139 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1076   0.5347   1.0500   0.0417   0.0444 &  14.6908 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.2360   1.0500            6.5792 &  21.2700 r
  mprj/io_out[32] (net)                                  1   0.3881 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.2700 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000  11.2706   1.0500   0.0000   0.4099 &  21.6799 r
  data arrival time                                                                                                 21.6799

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0324 

  slack (with derating applied) (VIOLATED)                                                              -13.7799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7475 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4860   1.0500   0.0000   1.9488 &   7.7646 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2936   1.0500            2.0288 &   9.7933 r
  mprj/o_q[164] (net)                                    1   0.0058 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2936   1.0500   0.0000   0.0003 &   9.7936 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6739   1.0500            4.8056 &  14.5992 r
  mprj/o_q_dly[164] (net)                                2   0.0193 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1585   0.6739   1.0500   0.0647   0.0687 &  14.6679 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.0293   1.0500            5.4376 &  20.1055 r
  mprj/io_oeb[27] (net)                                  1   0.3105 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.1055 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    3.1759   9.0454   1.0500   1.2669   1.5741 &  21.6796 r
  data arrival time                                                                                                 21.6796

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0324 

  slack (with derating applied) (VIOLATED)                                                              -13.7796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7472 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4837   1.0500   0.0000   2.0299 &   7.8456 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2932   1.0500            2.0285 &   9.8741 r
  mprj/o_q[129] (net)                                    1   0.0058 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.1214   0.2932   1.0500   0.0492   0.0518 &   9.9259 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6397   1.0500            4.7826 &  14.7085 r
  mprj/o_q_dly[129] (net)                                2   0.0180 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1930   0.6397   1.0500   0.0783   0.0827 &  14.7911 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.1377   1.0500            5.9853 &  20.7764 r
  mprj/io_out[30] (net)                                  1   0.3500 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.7764 r
  io_out[30] (net) 
  io_out[30] (out)                                                    1.3565  10.1670   1.0500   0.5262   0.8974 &  21.6738 r
  data arrival time                                                                                                 21.6738

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0321 

  slack (with derating applied) (VIOLATED)                                                              -13.7738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7418 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5100 &   8.3257 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3942   1.0500            2.0996 &  10.4253 r
  mprj/o_q[75] (net)                                     2   0.0098 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3942   1.0500   0.0000   0.0004 &  10.4256 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8712   1.0500            4.9426 &  15.3683 r
  mprj/o_q_dly[75] (net)                                 2   0.0267 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1555   0.8712   1.0500   0.0591   0.0632 &  15.4315 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4282   1.0500            5.1125 &  20.5439 r
  mprj/la_data_out[43] (net)                             1   0.2895 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.5439 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               1.9710   8.4441   1.0500   0.8034   1.0740 &  21.6179 r
  data arrival time                                                                                                 21.6179

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0294 

  slack (with derating applied) (VIOLATED)                                                              -13.7179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6885 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5069 &   8.3226 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4593   1.0500            2.1416 &  10.4643 r
  mprj/o_q[73] (net)                                     2   0.0123 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4593   1.0500   0.0000   0.0005 &  10.4647 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0771   1.0500            5.0758 &  15.5405 r
  mprj/o_q_dly[73] (net)                                 2   0.0341 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   1.0801   1.0500   0.0000   0.0037 &  15.5443 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2918   1.0500            5.0602 &  20.6044 r
  mprj/la_data_out[41] (net)                             1   0.2851 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.6044 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               1.8301   8.3066   1.0500   0.7447   1.0022 &  21.6066 r
  data arrival time                                                                                                 21.6066

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0289 

  slack (with derating applied) (VIOLATED)                                                              -13.7066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6777 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5082 &   8.3239 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4515   1.0500            2.1366 &  10.4606 r
  mprj/o_q[70] (net)                                     2   0.0120 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4515   1.0500   0.0000   0.0005 &  10.4610 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1557   1.0500            5.1214 &  15.5825 r
  mprj/o_q_dly[70] (net)                                 2   0.0370 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0645   1.1595   1.0500   0.0258   0.0326 &  15.6151 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5323   1.0500            5.1984 &  20.8134 r
  mprj/la_data_out[38] (net)                             1   0.2935 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.8134 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               1.3141   8.5475   1.0500   0.5276   0.7825 &  21.5959 r
  data arrival time                                                                                                 21.5959

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0284 

  slack (with derating applied) (VIOLATED)                                                              -13.6959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6675 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5017 &   8.3174 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3437   1.0500            2.0661 &  10.3835 r
  mprj/o_q[64] (net)                                     1   0.0078 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3437   1.0500   0.0000   0.0003 &  10.3839 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9484   1.0500            4.9797 &  15.3635 r
  mprj/o_q_dly[64] (net)                                 2   0.0293 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.9509   1.0500   0.0000   0.0036 &  15.3671 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3761   1.0500            5.0870 &  20.4541 r
  mprj/la_data_out[32] (net)                             1   0.2876 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.4541 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               2.1065   8.3926   1.0500   0.8437   1.1174 &  21.5715 r
  data arrival time                                                                                                 21.5715

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0272 

  slack (with derating applied) (VIOLATED)                                                              -13.6715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6443 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6643 &   7.4800 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2336   1.0500            1.9872 &   9.4672 r
  mprj/o_q[145] (net)                                    1   0.0034 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2336   1.0500   0.0000   0.0001 &   9.4673 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4891   1.0500            4.6728 &  14.1401 r
  mprj/o_q_dly[145] (net)                                2   0.0121 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4891   1.0500   0.0000   0.0005 &  14.1406 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.1648   1.0500            6.0602 &  20.2007 r
  mprj/io_oeb[8] (net)                                   1   0.3501 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.2007 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     2.5539  10.1812   1.0500   1.0428   1.3644 &  21.5651 r
  data arrival time                                                                                                 21.5651

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0269 

  slack (with derating applied) (VIOLATED)                                                              -13.6651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6382 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.4929 &   8.3086 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4105   1.0500            2.1101 &  10.4188 r
  mprj/o_q[69] (net)                                     2   0.0104 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4105   1.0500   0.0000   0.0004 &  10.4192 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9952   1.0500            5.0168 &  15.4360 r
  mprj/o_q_dly[69] (net)                                 2   0.0310 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3550   0.9941   1.0500   0.1418   0.1517 &  15.5877 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4614   1.0500            5.1532 &  20.7409 r
  mprj/la_data_out[37] (net)                             1   0.2911 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.7409 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               1.2668   8.4758   1.0500   0.5079   0.7569 &  21.4979 r
  data arrival time                                                                                                 21.4979

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0237 

  slack (with derating applied) (VIOLATED)                                                              -13.5979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5741 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4608   1.0500   0.0000   1.6821 &   7.4978 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5413   1.0500            2.1912 &   9.6890 r
  mprj/o_q[139] (net)                                    2   0.0155 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.5413   1.0500   0.0000   0.0007 &   9.6897 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2591   1.0500            4.5532 &  14.2429 r
  mprj/o_q_dly[139] (net)                                1   0.0033 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2591   1.0500   0.0000   0.0001 &  14.2430 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.6947   1.0500            6.7541 &  20.9971 r
  mprj/io_oeb[2] (net)                                   1   0.4038 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.9971 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000  11.7421   1.0500   0.0000   0.4823 &  21.4794 r
  data arrival time                                                                                                 21.4794

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0228 

  slack (with derating applied) (VIOLATED)                                                              -13.5794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5566 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4608   1.0500   0.0000   1.6811 &   7.4968 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4782   1.0500            2.1504 &   9.6473 r
  mprj/o_q[101] (net)                                    2   0.0130 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4782   1.0500   0.0000   0.0005 &   9.6478 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2857   1.0500            4.5635 &  14.2112 r
  mprj/o_q_dly[101] (net)                                1   0.0043 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2857   1.0500   0.0000   0.0001 &  14.2113 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.6681   1.0500            6.7438 &  20.9551 r
  mprj/io_out[2] (net)                                   1   0.4028 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.9551 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000  11.7154   1.0500   0.0000   0.4835 &  21.4386 r
  data arrival time                                                                                                 21.4386

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0209 

  slack (with derating applied) (VIOLATED)                                                              -13.5386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5177 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4850   1.0500   0.0000   2.0069 &   7.8226 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3011   1.0500            2.0339 &   9.8565 r
  mprj/o_q[130] (net)                                    1   0.0061 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0629   0.3011   1.0500   0.0256   0.0271 &   9.8836 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5917   1.0500            4.7515 &  14.6351 r
  mprj/o_q_dly[130] (net)                                2   0.0161 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1941   0.5917   1.0500   0.0785   0.0830 &  14.7182 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.6986   1.0500            6.2836 &  21.0017 r
  mprj/io_out[31] (net)                                  1   0.3693 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.0017 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000  10.7318   1.0500   0.0000   0.3853 &  21.3870 r
  data arrival time                                                                                                 21.3870

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0184 

  slack (with derating applied) (VIOLATED)                                                              -13.4870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4686 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5101 &   8.3258 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4156   1.0500            2.1134 &  10.4393 r
  mprj/o_q[74] (net)                                     2   0.0106 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4156   1.0500   0.0000   0.0004 &  10.4397 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0730   1.0500            5.0664 &  15.5061 r
  mprj/o_q_dly[74] (net)                                 2   0.0340 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2200   1.0760   1.0500   0.0895   0.0981 &  15.6042 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1122   1.0500            4.9504 &  20.5546 r
  mprj/la_data_out[42] (net)                             1   0.2785 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.5546 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               1.4242   8.1279   1.0500   0.5749   0.8262 &  21.3808 r
  data arrival time                                                                                                 21.3808

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0181 

  slack (with derating applied) (VIOLATED)                                                              -13.4808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4627 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0001   1.0500   0.0000   0.5396 &   6.3553 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4754   1.0500            2.1408 &   8.4962 r
  mprj/o_q[16] (net)                                     2   0.0129 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0861   0.4754   1.0500   0.0345   0.0365 &   8.5327 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7442   1.0500            4.8763 &  13.4090 r
  mprj/o_q_dly[16] (net)                                 2   0.0219 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1465   0.7442   1.0500   0.0595   0.0631 &  13.4720 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0879   1.0500            6.0360 &  19.5080 r
  mprj/wbs_dat_o[16] (net)                               1   0.3472 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  19.5080 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 3.7120  10.1062   1.0500   1.4945   1.8506 &  21.3586 r
  data arrival time                                                                                                 21.3586

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3586
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0171 

  slack (with derating applied) (VIOLATED)                                                              -13.4586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4415 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6704   1.0500   0.0000   2.5797 &   8.3954 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4674   1.0500            2.1470 &  10.5424 r
  mprj/o_q[98] (net)                                     2   0.0126 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4674   1.0500   0.0000   0.0005 &  10.5429 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5305   1.0500            4.7346 &  15.2775 r
  mprj/o_q_dly[98] (net)                                 2   0.0137 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5305   1.0500   0.0000   0.0005 &  15.2780 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9547   1.0500            5.3362 &  20.6142 r
  mprj/irq[2] (net)                                      1   0.3092 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  20.6142 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.9825   8.9772   1.0500   0.3873   0.6890 &  21.3032 r
  data arrival time                                                                                                 21.3032

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0144 

  slack (with derating applied) (VIOLATED)                                                              -13.4032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.3887 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7965   1.0500   0.0000   0.3239 &   6.1396 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4282   1.0500            2.1071 &   8.2467 r
  mprj/o_q[1] (net)                                      2   0.0111 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.4282   1.0500   0.0000   0.0004 &   8.2471 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6742   1.0500            4.8254 &  13.0725 r
  mprj/o_q_dly[1] (net)                                  2   0.0193 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0497   0.6742   1.0500   0.0196   0.0215 &  13.0939 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            10.6473   1.0500            6.3267 &  19.4206 r
  mprj/wbs_dat_o[1] (net)                                1   0.3659 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  19.4206 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  3.6615  10.6704   1.0500   1.4773   1.8792 &  21.2998 r
  data arrival time                                                                                                 21.2998

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.2998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.3998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0143 

  slack (with derating applied) (VIOLATED)                                                              -13.3998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.3855 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4333   1.0500   0.0000   1.3968 &   7.2125 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5474   1.0500            2.1946 &   9.4071 r
  mprj/o_q[41] (net)                                     2   0.0157 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5474   1.0500   0.0000   0.0006 &   9.4077 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4899   1.0500            4.7190 &  14.1267 r
  mprj/o_q_dly[41] (net)                                 2   0.0122 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4899   1.0500   0.0000   0.0004 &  14.1271 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7881   1.0500            5.2830 &  19.4101 r
  mprj/la_data_out[9] (net)                              1   0.3022 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.4101 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                3.9327   8.8031   1.0500   1.5866   1.8892 &  21.2992 r
  data arrival time                                                                                                 21.2992

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.2992
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.3992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0142 

  slack (with derating applied) (VIOLATED)                                                              -13.3992 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.3850 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4613   1.0500   0.0000   1.6625 &   7.4782 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3260   1.0500            2.0506 &   9.5288 r
  mprj/o_q[104] (net)                                    1   0.0071 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3260   1.0500   0.0000   0.0003 &   9.5291 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9473   1.0500            4.9794 &  14.5086 r
  mprj/o_q_dly[104] (net)                                2   0.0295 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3659   0.9473   1.0500   0.1493   0.1580 &  14.6666 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.3079   1.0500            6.1099 &  20.7765 r
  mprj/io_out[5] (net)                                   1   0.3562 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.7765 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.3611  10.3394   1.0500   0.1364   0.5089 &  21.2854 r
  data arrival time                                                                                                 21.2854

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.2854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.3854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0136 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0136 

  slack (with derating applied) (VIOLATED)                                                              -13.3854 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.3718 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4837   1.0500   0.0000   2.0305 &   7.8462 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2562   1.0500            2.0031 &   9.8493 r
  mprj/o_q[167] (net)                                    1   0.0043 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2562   1.0500   0.0000   0.0002 &   9.8495 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5506   1.0500            4.7175 &  14.5670 r
  mprj/o_q_dly[167] (net)                                2   0.0145 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5506   1.0500   0.0000   0.0004 &  14.5674 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.4458   1.0500            6.1528 &  20.7201 r
  mprj/io_oeb[30] (net)                                  1   0.3608 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.7201 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.0000  10.4748   1.0500   0.0000   0.3529 &  21.0730 r
  data arrival time                                                                                                 21.0730

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0035 

  slack (with derating applied) (VIOLATED)                                                              -13.1730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1695 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.2283   1.0500   0.0000   0.8884 &   6.7041 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3133   1.0500            2.0380 &   8.7421 r
  mprj/o_q[27] (net)                                     1   0.0066 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3133   1.0500   0.0000   0.0003 &   8.7424 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3119   1.0500            4.5584 &  13.3007 r
  mprj/o_q_dly[27] (net)                                 1   0.0053 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3119   1.0500   0.0000   0.0002 &  13.3010 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9574   1.0500            5.9318 &  19.2327 r
  mprj/wbs_dat_o[27] (net)                               1   0.3436 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  19.2327 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 3.7404   9.9720   1.0500   1.5058   1.8374 &  21.0701 r
  data arrival time                                                                                                 21.0701

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0033 

  slack (with derating applied) (VIOLATED)                                                              -13.1701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1667 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.7969   1.0500   0.0000   0.3226 &   6.1383 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2970   1.0500            2.0196 &   8.1579 r
  mprj/o_q[175] (net)                                    1   0.0059 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2970   1.0500   0.0000   0.0001 &   8.1581 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5228   1.0500            4.7048 &  12.8629 r
  mprj/o_q_dly[175] (net)                                2   0.0134 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5228   1.0500   0.0000   0.0004 &  12.8633 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8641   1.0500            6.4358 &  19.2991 r
  mprj/wbs_ack_o (net)                                   1   0.3735 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.2991 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     3.0199  10.8867   1.0500   1.2279   1.6232 &  20.9223 r
  data arrival time                                                                                                 20.9223

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9963 

  slack (with derating applied) (VIOLATED)                                                              -13.0223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0260 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4613   1.0500   0.0000   1.6625 &   7.4782 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4140   1.0500            2.1090 &   9.5872 r
  mprj/o_q[103] (net)                                    2   0.0105 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4140   1.0500   0.0000   0.0004 &   9.5876 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7255   1.0500            4.8558 &  14.4434 r
  mprj/o_q_dly[103] (net)                                2   0.0212 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7255   1.0500   0.0000   0.0008 &  14.4442 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.3332   1.0500            6.0536 &  20.4978 r
  mprj/io_out[4] (net)                                   1   0.3559 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.4978 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000  10.3766   1.0500   0.0000   0.4223 &  20.9201 r
  data arrival time                                                                                                 20.9201

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9962 

  slack (with derating applied) (VIOLATED)                                                              -13.0201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0239 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4614   1.0500   0.0000   1.6411 &   7.4568 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3271   1.0500            2.0514 &   9.5082 r
  mprj/o_q[108] (net)                                    1   0.0071 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3271   1.0500   0.0000   0.0002 &   9.5084 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7507   1.0500            4.8587 &  14.3670 r
  mprj/o_q_dly[108] (net)                                2   0.0222 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7507   1.0500   0.0000   0.0009 &  14.3680 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.8838   1.0500            5.3697 &  19.7377 r
  mprj/io_out[9] (net)                                   1   0.3057 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.7377 r
  io_out[9] (net) 
  io_out[9] (out)                                                     2.1973   8.8983   1.0500   0.8970   1.1746 &  20.9123 r
  data arrival time                                                                                                 20.9123

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9958 

  slack (with derating applied) (VIOLATED)                                                              -13.0123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0165 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4860   1.0500   0.0000   1.9472 &   7.7629 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3074   1.0500            2.0383 &   9.8012 r
  mprj/o_q[121] (net)                                    1   0.0064 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3074   1.0500   0.0000   0.0003 &   9.8015 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8438   1.0500            4.9130 &  14.7145 r
  mprj/o_q_dly[121] (net)                                2   0.0257 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.7378   0.8438   1.0500   0.3043   0.3203 &  15.0348 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1192   1.0500            4.9620 &  19.9968 r
  mprj/io_out[22] (net)                                  1   0.2797 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.9968 r
  io_out[22] (net) 
  io_out[22] (out)                                                    1.6434   8.1307   1.0500   0.6668   0.8971 &  20.8939 r
  data arrival time                                                                                                 20.8939

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9949 

  slack (with derating applied) (VIOLATED)                                                              -12.9939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9989 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5005 &   8.3162 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2952   1.0500            2.0329 &  10.3492 r
  mprj/o_q[67] (net)                                     1   0.0059 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2952   1.0500   0.0000   0.0003 &  10.3494 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9272   1.0500            4.9587 &  15.3082 r
  mprj/o_q_dly[67] (net)                                 2   0.0285 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1341   0.9266   1.0500   0.0538   0.0591 &  15.3673 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8758   1.0500            4.8235 &  20.1908 r
  mprj/la_data_out[35] (net)                             1   0.2710 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.1908 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               1.2031   7.8879   1.0500   0.4829   0.7019 &  20.8927 r
  data arrival time                                                                                                 20.8927

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9949 

  slack (with derating applied) (VIOLATED)                                                              -12.9927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9978 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4860   1.0500   0.0000   1.9476 &   7.7633 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2323   1.0500            1.9868 &   9.7501 r
  mprj/o_q[160] (net)                                    1   0.0034 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2323   1.0500   0.0000   0.0001 &   9.7502 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6498   1.0500            4.7802 &  14.5304 r
  mprj/o_q_dly[160] (net)                                2   0.0184 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3326   0.6498   1.0500   0.1348   0.1420 &  14.6724 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.9772   1.0500            5.3867 &  20.0590 r
  mprj/io_oeb[23] (net)                                  1   0.3080 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.0590 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    1.2928   8.9974   1.0500   0.5174   0.8150 &  20.8740 r
  data arrival time                                                                                                 20.8740

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9940 

  slack (with derating applied) (VIOLATED)                                                              -12.9740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9800 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6642 &   7.4799 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3001   1.0500            2.0329 &   9.5127 r
  mprj/o_q[107] (net)                                    1   0.0061 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3001   1.0500   0.0000   0.0001 &   9.5129 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4938   1.0500            4.6858 &  14.1987 r
  mprj/o_q_dly[107] (net)                                2   0.0123 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4938   1.0500   0.0000   0.0004 &  14.1991 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.1275   1.0500            5.4667 &  19.6658 r
  mprj/io_out[8] (net)                                   1   0.3137 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.6658 r
  io_out[8] (net) 
  io_out[8] (out)                                                     2.1078   9.1448   1.0500   0.8588   1.1593 &  20.8251 r
  data arrival time                                                                                                 20.8251

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9917 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9917 

  slack (with derating applied) (VIOLATED)                                                              -12.9251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9334 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4536   1.0500   0.0000   1.5405 &   7.3562 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4451   1.0500            2.1289 &   9.4851 r
  mprj/o_q[33] (net)                                     2   0.0117 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4451   1.0500   0.0000   0.0004 &   9.4855 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7287   1.0500            4.8624 &  14.3479 r
  mprj/o_q_dly[33] (net)                                 2   0.0214 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7287   1.0500   0.0000   0.0008 &  14.3487 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9424   1.0500            5.3917 &  19.7405 r
  mprj/la_data_out[1] (net)                              1   0.3074 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.7405 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                1.7143   8.9587   1.0500   0.6943   0.9761 &  20.7166 r
  data arrival time                                                                                                 20.7166

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9865 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9865 

  slack (with derating applied) (VIOLATED)                                                              -12.8166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8301 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4547   1.0500   0.0000   1.5501 &   7.3658 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3476   1.0500            2.0653 &   9.4312 r
  mprj/o_q[32] (net)                                     1   0.0080 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3476   1.0500   0.0000   0.0004 &   9.4315 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6438   1.0500            4.7933 &  14.2248 r
  mprj/o_q_dly[32] (net)                                 2   0.0181 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6438   1.0500   0.0000   0.0008 &  14.2256 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9094   1.0500            5.3610 &  19.5866 r
  mprj/la_data_out[0] (net)                              1   0.3061 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.5866 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                1.9412   8.9259   1.0500   0.7896   1.0753 &  20.6618 r
  data arrival time                                                                                                 20.6618

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9839 

  slack (with derating applied) (VIOLATED)                                                              -12.7618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7780 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.4885 &   8.3042 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3913   1.0500            2.0977 &  10.4019 r
  mprj/o_q[66] (net)                                     1   0.0097 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3913   1.0500   0.0000   0.0004 &  10.4023 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6018   1.0500            4.7714 &  15.1737 r
  mprj/o_q_dly[66] (net)                                 2   0.0165 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1184   0.6018   1.0500   0.0481   0.0511 &  15.2248 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7168   1.0500            4.6891 &  19.9139 r
  mprj/la_data_out[34] (net)                             1   0.2647 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.9139 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               1.3102   7.7309   1.0500   0.5146   0.7465 &  20.6604 r
  data arrival time                                                                                                 20.6604

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9838 

  slack (with derating applied) (VIOLATED)                                                              -12.7604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7766 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6656   1.0500   0.0000   2.5245 &   8.3402 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2731   1.0500            2.0178 &  10.3580 r
  mprj/o_q[80] (net)                                     1   0.0050 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2731   1.0500   0.0000   0.0001 &  10.3581 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8362   1.0500            4.9034 &  15.2616 r
  mprj/o_q_dly[80] (net)                                 2   0.0254 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8362   1.0500   0.0000   0.0012 &  15.2627 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8658   1.0500            4.7855 &  20.0482 r
  mprj/la_data_out[48] (net)                             1   0.2697 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.0482 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.7952   7.8825   1.0500   0.3118   0.5536 &  20.6018 r
  data arrival time                                                                                                 20.6018

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6018
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7018

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9810 

  slack (with derating applied) (VIOLATED)                                                              -12.7018 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7207 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4614   1.0500   0.0000   1.6415 &   7.4572 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7755   1.0500            2.3350 &   9.7922 r
  mprj/o_q[105] (net)                                    2   0.0242 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.7755   1.0500   0.0000   0.0008 &   9.7930 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2934   1.0500            4.5927 &  14.3857 r
  mprj/o_q_dly[105] (net)                                1   0.0046 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2934   1.0500   0.0000   0.0001 &  14.3858 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.9668   1.0500            5.8573 &  20.2430 r
  mprj/io_out[6] (net)                                   1   0.3446 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.2430 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   9.9938   1.0500   0.0000   0.3304 &  20.5734 r
  data arrival time                                                                                                 20.5734

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.5734
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.6734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9797 

  slack (with derating applied) (VIOLATED)                                                              -12.6734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.6938 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4660   1.0500   0.0000   1.6510 &   7.4667 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2701   1.0500            2.0123 &   9.4791 r
  mprj/o_q[151] (net)                                    1   0.0049 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2701   1.0500   0.0000   0.0002 &   9.4793 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7732   1.0500            4.8643 &  14.3436 r
  mprj/o_q_dly[151] (net)                                2   0.0230 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7732   1.0500   0.0000   0.0011 &  14.3447 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.6624   1.0500            5.1869 &  19.5316 r
  mprj/io_oeb[14] (net)                                  1   0.2989 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.5316 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.8019   8.6862   1.0500   0.7318   1.0377 &  20.5693 r
  data arrival time                                                                                                 20.5693

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.5693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.6693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9795 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9795 

  slack (with derating applied) (VIOLATED)                                                              -12.6693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.6898 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1846   1.0500   0.0000   0.8318 &   6.6475 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2699   1.0500            2.0075 &   8.6550 r
  mprj/o_q[11] (net)                                     1   0.0049 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2699   1.0500   0.0000   0.0002 &   8.6552 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7773   1.0500            4.8667 &  13.5219 r
  mprj/o_q_dly[11] (net)                                 2   0.0232 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7773   1.0500   0.0000   0.0009 &  13.5229 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3757   1.0500            5.6207 &  19.1435 r
  mprj/wbs_dat_o[11] (net)                               1   0.3218 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  19.1435 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 2.6470   9.3969   1.0500   1.0571   1.3892 &  20.5328 r
  data arrival time                                                                                                 20.5328

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.5328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.6328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9777 

  slack (with derating applied) (VIOLATED)                                                              -12.6328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.6550 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4409   1.0500   0.0000   1.4452 &   7.2609 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3891   1.0500            2.0926 &   9.3535 r
  mprj/o_q[37] (net)                                     1   0.0096 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3891   1.0500   0.0000   0.0004 &   9.3539 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5143   1.0500            4.7124 &  14.0663 r
  mprj/o_q_dly[37] (net)                                 2   0.0131 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5143   1.0500   0.0000   0.0004 &  14.0668 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8785   1.0500            5.3267 &  19.3935 r
  mprj/la_data_out[5] (net)                              1   0.3049 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.3935 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                1.8946   8.8959   1.0500   0.7573   1.0428 &  20.4363 r
  data arrival time                                                                                                 20.4363

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9732 

  slack (with derating applied) (VIOLATED)                                                              -12.5363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5631 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6224   1.0500   0.0000   2.4025 &   8.2182 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2584   1.0500            2.0070 &  10.2252 r
  mprj/o_q[62] (net)                                     1   0.0044 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2584   1.0500   0.0000   0.0001 &  10.2253 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4998   1.0500            4.6838 &  14.9091 r
  mprj/o_q_dly[62] (net)                                 2   0.0125 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4998   1.0500   0.0000   0.0004 &  14.9095 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5887   1.0500            4.6011 &  19.5106 r
  mprj/la_data_out[30] (net)                             1   0.2602 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5106 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               1.6122   7.6036   1.0500   0.6552   0.8899 &  20.4005 r
  data arrival time                                                                                                 20.4005

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9715 

  slack (with derating applied) (VIOLATED)                                                              -12.5005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5290 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4607   1.0500   0.0000   1.6836 &   7.4993 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2639   1.0500            2.0080 &   9.5074 r
  mprj/o_q[143] (net)                                    1   0.0046 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2639   1.0500   0.0000   0.0002 &   9.5076 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4675   1.0500            4.6629 &  14.1705 r
  mprj/o_q_dly[143] (net)                                2   0.0113 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4675   1.0500   0.0000   0.0004 &  14.1709 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.9910   1.0500            5.9011 &  20.0720 r
  mprj/io_oeb[6] (net)                                   1   0.3454 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.0720 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000  10.0168   1.0500   0.0000   0.3266 &  20.3986 r
  data arrival time                                                                                                 20.3986

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9714 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9714 

  slack (with derating applied) (VIOLATED)                                                              -12.4986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5272 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4831   1.0500   0.0000   1.8504 &   7.6661 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3215   1.0500            2.0479 &   9.7141 r
  mprj/o_q[123] (net)                                    1   0.0069 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3216   1.0500   0.0000   0.0003 &   9.7144 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          1.0573   1.0500            5.0430 &  14.7574 r
  mprj/o_q_dly[123] (net)                                2   0.0334 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.6632   1.0595   1.0500   0.2705   0.2889 &  15.0462 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0744   1.0500            4.9011 &  19.9473 r
  mprj/io_out[24] (net)                                  1   0.2789 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.9473 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.2834   8.0943   1.0500   0.1071   0.3586 &  20.3060 r
  data arrival time                                                                                                 20.3060

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9669 

  slack (with derating applied) (VIOLATED)                                                              -12.4060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4390 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4613   1.0500   0.0000   1.6625 &   7.4782 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3111   1.0500            2.0404 &   9.5186 r
  mprj/o_q[147] (net)                                    1   0.0065 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3111   1.0500   0.0000   0.0003 &   9.5189 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6786   1.0500            4.8113 &  14.3302 r
  mprj/o_q_dly[147] (net)                                2   0.0195 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6786   1.0500   0.0000   0.0009 &  14.3310 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.9936   1.0500            4.8728 &  19.2038 r
  mprj/io_oeb[10] (net)                                  1   0.2752 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.2038 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    2.1181   8.0048   1.0500   0.8629   1.0951 &  20.2990 r
  data arrival time                                                                                                 20.2990

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9666 

  slack (with derating applied) (VIOLATED)                                                              -12.3990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4324 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8304 &   7.6461 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4949   1.0500            2.1630 &   9.8091 r
  mprj/o_q[42] (net)                                     2   0.0137 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4949   1.0500   0.0000   0.0005 &   9.8095 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2982   1.0500            4.5753 &  14.3848 r
  mprj/o_q_dly[42] (net)                                 1   0.0048 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2982   1.0500   0.0000   0.0001 &  14.3849 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0436   1.0500            4.8286 &  19.2135 r
  mprj/la_data_out[10] (net)                             1   0.2762 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.2135 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               2.1289   8.0588   1.0500   0.8272   1.0788 &  20.2923 r
  data arrival time                                                                                                 20.2923

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9663 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9663 

  slack (with derating applied) (VIOLATED)                                                              -12.3923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4260 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5023 &   8.3180 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3017   1.0500            2.0373 &  10.3553 r
  mprj/o_q[54] (net)                                     1   0.0061 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1004   0.3017   1.0500   0.0406   0.0428 &  10.3980 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6234   1.0500            4.7729 &  15.1710 r
  mprj/o_q_dly[54] (net)                                 2   0.0173 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1636   0.6234   1.0500   0.0651   0.0690 &  15.2400 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0715   1.0500            4.3418 &  19.5818 r
  mprj/la_data_out[22] (net)                             1   0.2429 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5818 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               1.2538   7.0825   1.0500   0.5063   0.7002 &  20.2820 r
  data arrival time                                                                                                 20.2820

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9658 

  slack (with derating applied) (VIOLATED)                                                              -12.3820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4162 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6124   1.0500   0.0000   2.2268 &   8.0425 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4276   1.0500            2.1203 &  10.1628 r
  mprj/o_q[58] (net)                                     1   0.0111 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4276   1.0500   0.0000   0.0004 &  10.1633 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5034   1.0500            4.7107 &  14.8740 r
  mprj/o_q_dly[58] (net)                                 2   0.0127 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5034   1.0500   0.0000   0.0005 &  14.8744 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6056   1.0500            4.6294 &  19.5039 r
  mprj/la_data_out[26] (net)                             1   0.2615 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5039 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               1.2311   7.6173   1.0500   0.4953   0.7054 &  20.2093 r
  data arrival time                                                                                                 20.2093

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9623 

  slack (with derating applied) (VIOLATED)                                                              -12.3093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3470 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6647 &   7.4804 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2289   1.0500            1.9841 &   9.4645 r
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2289   1.0500   0.0000   0.0001 &   9.4646 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4280   1.0500            4.6309 &  14.0955 r
  mprj/o_q_dly[106] (net)                                2   0.0098 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4280   1.0500   0.0000   0.0004 &  14.0959 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.8072   1.0500            5.7969 &  19.8927 r
  mprj/io_out[7] (net)                                   1   0.3391 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.8927 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   9.8313   1.0500   0.0000   0.3074 &  20.2001 r
  data arrival time                                                                                                 20.2001

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9619 

  slack (with derating applied) (VIOLATED)                                                              -12.3001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3382 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4340   1.0500   0.0000   1.4005 &   7.2162 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4543   1.0500            2.1346 &   9.3508 r
  mprj/o_q[40] (net)                                     2   0.0121 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4543   1.0500   0.0000   0.0005 &   9.3513 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5965   1.0500            4.7770 &  14.1283 r
  mprj/o_q_dly[40] (net)                                 2   0.0163 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5965   1.0500   0.0000   0.0007 &  14.1291 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0408   1.0500            4.8631 &  18.9921 r
  mprj/la_data_out[8] (net)                              1   0.2757 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.9921 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                2.3161   8.0570   1.0500   0.9268   1.1902 &  20.1824 r
  data arrival time                                                                                                 20.1824

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9611 

  slack (with derating applied) (VIOLATED)                                                              -12.2824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3213 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6655   1.0500   0.0000   2.5093 &   8.3250 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3096   1.0500            2.0428 &  10.3678 r
  mprj/o_q[53] (net)                                     1   0.0064 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3096   1.0500   0.0000   0.0002 &  10.3679 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6229   1.0500            4.7737 &  15.1417 r
  mprj/o_q_dly[53] (net)                                 2   0.0173 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2030   0.6229   1.0500   0.0821   0.0869 &  15.2285 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9221   1.0500            4.2617 &  19.4902 r
  mprj/la_data_out[21] (net)                             1   0.2378 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4902 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               1.2324   6.9321   1.0500   0.4978   0.6830 &  20.1732 r
  data arrival time                                                                                                 20.1732

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9606 

  slack (with derating applied) (VIOLATED)                                                              -12.2732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3126 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.2543   1.0500   0.0000   0.9400 &   6.7557 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5154   1.0500            2.1709 &   8.9266 r
  mprj/o_q[28] (net)                                     2   0.0145 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0320   0.5154   1.0500   0.0127   0.0138 &   8.9404 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3140   1.0500            4.5901 &  13.5305 r
  mprj/o_q_dly[28] (net)                                 1   0.0054 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3140   1.0500   0.0000   0.0002 &  13.5308 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.0528   1.0500            5.3934 &  18.9242 r
  mprj/wbs_dat_o[28] (net)                               1   0.3111 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.9242 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 2.2863   9.0710   1.0500   0.9205   1.2223 &  20.1465 r
  data arrival time                                                                                                 20.1465

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9594 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9594 

  slack (with derating applied) (VIOLATED)                                                              -12.2465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2871 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4373   1.0500   0.0000   1.4211 &   7.2368 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3463   1.0500            2.0641 &   9.3010 r
  mprj/o_q[39] (net)                                     1   0.0079 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3463   1.0500   0.0000   0.0003 &   9.3013 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5538   1.0500            4.7327 &  14.0340 r
  mprj/o_q_dly[39] (net)                                 2   0.0146 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5538   1.0500   0.0000   0.0005 &  14.0345 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2122   1.0500            4.9543 &  18.9888 r
  mprj/la_data_out[7] (net)                              1   0.2816 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.9888 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                2.1915   8.2290   1.0500   0.8682   1.1378 &  20.1266 r
  data arrival time                                                                                                 20.1266

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9584 

  slack (with derating applied) (VIOLATED)                                                              -12.2266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2682 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4609   1.0500   0.0000   1.6799 &   7.4956 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2767   1.0500            2.0168 &   9.5124 r
  mprj/o_q[144] (net)                                    1   0.0051 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2767   1.0500   0.0000   0.0002 &   9.5126 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3164   1.0500            4.5564 &  14.0690 r
  mprj/o_q_dly[144] (net)                                1   0.0055 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3164   1.0500   0.0000   0.0002 &  14.0692 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7529   1.0500            5.7556 &  19.8249 r
  mprj/io_oeb[7] (net)                                   1   0.3374 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.8249 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   9.7760   1.0500   0.0000   0.3004 &  20.1253 r
  data arrival time                                                                                                 20.1253

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9583 

  slack (with derating applied) (VIOLATED)                                                              -12.2253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2669 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1855   1.0500   0.0000   0.8212 &   6.6369 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4958   1.0500            2.1571 &   8.7941 r
  mprj/o_q[29] (net)                                     2   0.0137 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4958   1.0500   0.0000   0.0004 &   8.7945 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2580   1.0500            4.5455 &  13.3400 r
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2580   1.0500   0.0000   0.0001 &  13.3401 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3714   1.0500            5.5203 &  18.8604 r
  mprj/wbs_dat_o[29] (net)                               1   0.3239 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.8604 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 2.2559   9.3966   1.0500   0.9203   1.2563 &  20.1167 r
  data arrival time                                                                                                 20.1167

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9579 

  slack (with derating applied) (VIOLATED)                                                              -12.2167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2588 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0792   1.0500   0.0000   0.6494 &   6.4651 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4637   1.0500            2.1346 &   8.5998 r
  mprj/o_q[17] (net)                                     2   0.0125 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4637   1.0500   0.0000   0.0004 &   8.6002 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6929   1.0500            4.8430 &  13.4432 r
  mprj/o_q_dly[17] (net)                                 2   0.0200 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1919   0.6929   1.0500   0.0724   0.0768 &  13.5199 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5052   1.0500            5.6922 &  19.2122 r
  mprj/wbs_dat_o[17] (net)                               1   0.3265 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  19.2122 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 1.4786   9.5248   1.0500   0.5939   0.9014 &  20.1136 r
  data arrival time                                                                                                 20.1136

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9578 

  slack (with derating applied) (VIOLATED)                                                              -12.2136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2558 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4818   1.0500   0.0000   1.8279 &   7.6436 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3009   1.0500            2.0337 &   9.6773 r
  mprj/o_q[161] (net)                                    1   0.0061 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3009   1.0500   0.0000   0.0003 &   9.6775 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9936   1.0500            5.0006 &  14.6781 r
  mprj/o_q_dly[161] (net)                                2   0.0310 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9958   1.0500   0.0000   0.0039 &  14.6820 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2663   1.0500            5.0191 &  19.7012 r
  mprj/io_oeb[24] (net)                                  1   0.2835 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.7012 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.3844   8.2854   1.0500   0.1452   0.3991 &  20.1003 r
  data arrival time                                                                                                 20.1003

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2003

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9572 

  slack (with derating applied) (VIOLATED)                                                              -12.2003 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2431 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1844   1.0500   0.0000   0.8337 &   6.6494 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3987   1.0500            2.0946 &   8.7440 r
  mprj/o_q[23] (net)                                     2   0.0100 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0527   0.3987   1.0500   0.0210   0.0224 &   8.7664 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3615   1.0500            4.6083 &  13.3747 r
  mprj/o_q_dly[23] (net)                                 1   0.0072 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3615   1.0500   0.0000   0.0003 &  13.3750 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1511   1.0500            5.4509 &  18.8260 r
  mprj/wbs_dat_o[23] (net)                               1   0.3143 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.8260 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 2.3143   9.1704   1.0500   0.9288   1.2423 &  20.0683 r
  data arrival time                                                                                                 20.0683

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1683

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9556 

  slack (with derating applied) (VIOLATED)                                                              -12.1683 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2127 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4856   1.0500   0.0000   1.9875 &   7.8032 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2550   1.0500            2.0024 &   9.8056 r
  mprj/o_q[166] (net)                                    1   0.0043 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2550   1.0500   0.0000   0.0002 &   9.8057 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6413   1.0500            4.7781 &  14.5838 r
  mprj/o_q_dly[166] (net)                                2   0.0180 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6413   1.0500   0.0000   0.0005 &  14.5844 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.6436   1.0500            5.1506 &  19.7349 r
  mprj/io_oeb[29] (net)                                  1   0.2978 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.7349 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   8.6705   1.0500   0.0000   0.2977 &  20.0326 r
  data arrival time                                                                                                 20.0326

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9539 

  slack (with derating applied) (VIOLATED)                                                              -12.1326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1787 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4613   1.0500   0.0000   1.6625 &   7.4782 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2977   1.0500            2.0312 &   9.5094 r
  mprj/o_q[110] (net)                                    1   0.0060 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2977   1.0500   0.0000   0.0003 &   9.5097 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6316   1.0500            4.7778 &  14.2875 r
  mprj/o_q_dly[110] (net)                                2   0.0177 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6316   1.0500   0.0000   0.0007 &  14.2881 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5156   1.0500            4.6073 &  18.8954 r
  mprj/io_out[11] (net)                                  1   0.2588 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.8954 r
  io_out[11] (net) 
  io_out[11] (out)                                                    2.3105   7.5246   1.0500   0.9250   1.1329 &  20.0284 r
  data arrival time                                                                                                 20.0284

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9537 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9537 

  slack (with derating applied) (VIOLATED)                                                              -12.1284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1746 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6224   1.0500   0.0000   2.4026 &   8.2183 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3187   1.0500            2.0483 &  10.2666 r
  mprj/o_q[61] (net)                                     1   0.0068 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3187   1.0500   0.0000   0.0003 &  10.2669 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5061   1.0500            4.6967 &  14.9637 r
  mprj/o_q_dly[61] (net)                                 2   0.0128 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5061   1.0500   0.0000   0.0004 &  14.9641 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3454   1.0500            4.4722 &  19.4363 r
  mprj/la_data_out[29] (net)                             1   0.2520 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4363 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.8732   7.3586   1.0500   0.3460   0.5526 &  19.9889 r
  data arrival time                                                                                                 19.9889

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9519 

  slack (with derating applied) (VIOLATED)                                                              -12.0889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1371 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.5655   1.0500   0.0000   1.8387 &   7.6544 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4387   1.0500            2.1267 &   9.7811 r
  mprj/o_q[44] (net)                                     2   0.0115 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4387   1.0500   0.0000   0.0004 &   9.7815 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2885   1.0500            4.5596 &  14.3411 r
  mprj/o_q_dly[44] (net)                                 1   0.0044 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2885   1.0500   0.0000   0.0002 &  14.3413 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6648   1.0500            4.6130 &  18.9543 r
  mprj/la_data_out[12] (net)                             1   0.2631 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9543 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               1.9297   7.6793   1.0500   0.7879   1.0268 &  19.9810 r
  data arrival time                                                                                                 19.9810

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9515 

  slack (with derating applied) (VIOLATED)                                                              -12.0810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1296 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1608   1.0500   0.0000   0.7808 &   6.5965 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5668   1.0500            2.2025 &   8.7990 r
  mprj/o_q[20] (net)                                     2   0.0164 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0623   0.5668   1.0500   0.0250   0.0269 &   8.8259 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5307   1.0500            4.7485 &  13.5744 r
  mprj/o_q_dly[20] (net)                                 2   0.0137 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5307   1.0500   0.0000   0.0003 &  13.5747 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8740   1.0500            5.3276 &  18.9023 r
  mprj/wbs_dat_o[20] (net)                               1   0.3048 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.9023 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 1.7249   8.8916   1.0500   0.6989   0.9869 &  19.8892 r
  data arrival time                                                                                                 19.8892

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9471 

  slack (with derating applied) (VIOLATED)                                                              -11.9892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0421 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4860   1.0500   0.0000   1.9588 &   7.7745 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3035   1.0500            2.0356 &   9.8101 r
  mprj/o_q[163] (net)                                    1   0.0062 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3035   1.0500   0.0000   0.0003 &   9.8104 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7577   1.0500            4.8596 &  14.6700 r
  mprj/o_q_dly[163] (net)                                2   0.0225 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7577   1.0500   0.0000   0.0010 &  14.6710 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6508   1.0500            4.6655 &  19.3365 r
  mprj/io_oeb[26] (net)                                  1   0.2625 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.3365 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.7986   7.6652   1.0500   0.3138   0.5348 &  19.8713 r
  data arrival time                                                                                                 19.8713

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9463 

  slack (with derating applied) (VIOLATED)                                                              -11.9713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0250 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4858   1.0500   0.0000   1.9250 &   7.7407 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3239   1.0500            2.0495 &   9.7902 r
  mprj/o_q[162] (net)                                    1   0.0070 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3239   1.0500   0.0000   0.0002 &   9.7904 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          1.1577   1.0500            5.1039 &  14.8943 r
  mprj/o_q_dly[162] (net)                                2   0.0371 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2546   1.1614   1.0500   0.1021   0.1126 &  15.0069 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4260   1.0500            4.5561 &  19.5630 r
  mprj/io_oeb[25] (net)                                  1   0.2543 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.5630 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   7.4428   1.0500   0.0000   0.2163 &  19.7793 r
  data arrival time                                                                                                 19.7793

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8793

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9419 

  slack (with derating applied) (VIOLATED)                                                              -11.8793 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9374 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4860   1.0500   0.0000   1.9578 &   7.7735 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3646   1.0500            2.0775 &   9.8510 r
  mprj/o_q[120] (net)                                    1   0.0086 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3646   1.0500   0.0000   0.0002 &   9.8512 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5929   1.0500            4.7616 &  14.6128 r
  mprj/o_q_dly[120] (net)                                2   0.0162 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2130   0.5929   1.0500   0.0821   0.0868 &  14.6996 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2608   1.0500            4.4509 &  19.1505 r
  mprj/io_out[21] (net)                                  1   0.2496 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.1505 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.9873   7.2709   1.0500   0.3940   0.5818 &  19.7323 r
  data arrival time                                                                                                 19.7323

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9396 

  slack (with derating applied) (VIOLATED)                                                              -11.8323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8926 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1673   1.0500   0.0000   0.7876 &   6.6033 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6571   1.0500            2.2608 &   8.8641 r
  mprj/o_q[21] (net)                                     2   0.0199 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0927   0.6571   1.0500   0.0371   0.0395 &   8.9036 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5980   1.0500            4.7987 &  13.7023 r
  mprj/o_q_dly[21] (net)                                 2   0.0163 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5980   1.0500   0.0000   0.0004 &  13.7028 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6620   1.0500            5.2228 &  18.9256 r
  mprj/wbs_dat_o[21] (net)                               1   0.2977 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.9256 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 1.2917   8.6781   1.0500   0.5178   0.7872 &  19.7128 r
  data arrival time                                                                                                 19.7128

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9387 

  slack (with derating applied) (VIOLATED)                                                              -11.8128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8741 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4614   1.0500   0.0000   1.6265 &   7.4422 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2327   1.0500            1.9867 &   9.4289 r
  mprj/o_q[149] (net)                                    1   0.0034 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2327   1.0500   0.0000   0.0002 &   9.4290 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7126   1.0500            4.8213 &  14.2503 r
  mprj/o_q_dly[149] (net)                                2   0.0208 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7126   1.0500   0.0000   0.0010 &  14.2513 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6539   1.0500            4.6740 &  18.9253 r
  mprj/io_oeb[12] (net)                                  1   0.2630 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9253 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    1.1871   7.6664   1.0500   0.4767   0.6937 &  19.6190 r
  data arrival time                                                                                                 19.6190

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9342 

  slack (with derating applied) (VIOLATED)                                                              -11.7190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7848 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.7951   1.0500   0.0000   0.3276 &   6.1433 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3683   1.0500            2.0685 &   8.2119 r
  mprj/o_q[10] (net)                                     2   0.0088 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3683   1.0500   0.0000   0.0003 &   8.2122 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9272   1.0500            4.9733 &  13.1855 r
  mprj/o_q_dly[10] (net)                                 2   0.0288 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1698   0.9272   1.0500   0.0678   0.0726 &  13.2581 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9413   1.0500            5.3777 &  18.6357 r
  mprj/wbs_dat_o[10] (net)                               1   0.3092 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.6357 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 1.5666   8.9623   1.0500   0.6194   0.9224 &  19.5581 r
  data arrival time                                                                                                 19.5581

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5581
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9313 

  slack (with derating applied) (VIOLATED)                                                              -11.6581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7268 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.0835   1.0500   0.0000   0.6607 &   6.4765 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3509   1.0500            2.0615 &   8.5379 r
  mprj/o_q[18] (net)                                     1   0.0081 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3509   1.0500   0.0000   0.0004 &   8.5383 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4148   1.0500            4.6402 &  13.1784 r
  mprj/o_q_dly[18] (net)                                 1   0.0092 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4148   1.0500   0.0000   0.0002 &  13.1787 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9219   1.0500            5.3331 &  18.5118 r
  mprj/wbs_dat_o[18] (net)                               1   0.3064 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5118 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 1.8175   8.9403   1.0500   0.7376   1.0325 &  19.5443 r
  data arrival time                                                                                                 19.5443

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9307 

  slack (with derating applied) (VIOLATED)                                                              -11.6443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7137 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1845   1.0500   0.0000   0.8326 &   6.6483 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3391   1.0500            2.0550 &   8.7033 r
  mprj/o_q[15] (net)                                     1   0.0076 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3391   1.0500   0.0000   0.0002 &   8.7035 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9104   1.0500            4.9586 &  13.6621 r
  mprj/o_q_dly[15] (net)                                 2   0.0282 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3470   0.9104   1.0500   0.1340   0.1418 &  13.8040 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3884   1.0500            5.0886 &  18.8926 r
  mprj/wbs_dat_o[15] (net)                               1   0.2880 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.8926 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.8831   8.4061   1.0500   0.3472   0.6096 &  19.5021 r
  data arrival time                                                                                                 19.5021

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9287 

  slack (with derating applied) (VIOLATED)                                                              -11.6021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6734 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4860   1.0500   0.0000   1.9480 &   7.7637 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2998   1.0500            2.0331 &   9.7968 r
  mprj/o_q[159] (net)                                    1   0.0061 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2998   1.0500   0.0000   0.0003 &   9.7971 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6616   1.0500            4.7982 &  14.5953 r
  mprj/o_q_dly[159] (net)                                2   0.0188 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6616   1.0500   0.0000   0.0007 &  14.5960 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4468   1.0500            4.5330 &  19.1290 r
  mprj/io_oeb[22] (net)                                  1   0.2550 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.1290 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.3390   7.4629   1.0500   0.1281   0.3473 &  19.4763 r
  data arrival time                                                                                                 19.4763

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9274 

  slack (with derating applied) (VIOLATED)                                                              -11.5763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6489 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4591   1.0500   0.0000   1.5907 &   7.4064 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2594   1.0500            2.0049 &   9.4113 r
  mprj/o_q[112] (net)                                    1   0.0044 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2594   1.0500   0.0000   0.0002 &   9.4115 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          1.1502   1.0500            5.0896 &  14.5011 r
  mprj/o_q_dly[112] (net)                                2   0.0368 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.6834   1.1529   1.0500   0.2789   0.2979 &  14.7991 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0753   1.0500            4.3619 &  19.1610 r
  mprj/io_out[13] (net)                                  1   0.2423 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.1610 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   7.0903   1.0500   0.0000   0.1967 &  19.3578 r
  data arrival time                                                                                                 19.3578

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3578
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9218 

  slack (with derating applied) (VIOLATED)                                                              -11.4578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5360 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4665   1.0500   0.0000   1.6554 &   7.4711 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5701   1.0500            2.2098 &   9.6809 r
  mprj/o_q[113] (net)                                    2   0.0166 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.5701   1.0500   0.0000   0.0006 &   9.6816 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6519   1.0500            4.8301 &  14.5117 r
  mprj/o_q_dly[113] (net)                                2   0.0184 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6519   1.0500   0.0000   0.0008 &  14.5125 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5244   1.0500            4.5768 &  19.0893 r
  mprj/io_out[14] (net)                                  1   0.2578 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.0893 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   7.5403   1.0500   0.0000   0.2129 &  19.3022 r
  data arrival time                                                                                                 19.3022

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9192 

  slack (with derating applied) (VIOLATED)                                                              -11.4022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4831 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4840   1.0500   0.0000   1.8697 &   7.6855 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4213   1.0500            2.1141 &   9.7995 r
  mprj/o_q[117] (net)                                    2   0.0108 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4213   1.0500   0.0000   0.0004 &   9.8000 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8701   1.0500            4.9459 &  14.7459 r
  mprj/o_q_dly[117] (net)                                2   0.0267 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8701   1.0500   0.0000   0.0012 &  14.7470 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9270   1.0500            3.7362 &  18.4832 r
  mprj/io_out[18] (net)                                  1   0.2038 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.4832 r
  io_out[18] (net) 
  io_out[18] (out)                                                    1.6287   5.9327   1.0500   0.6625   0.8020 &  19.2853 r
  data arrival time                                                                                                 19.2853

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9183 

  slack (with derating applied) (VIOLATED)                                                              -11.3853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4669 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1849   1.0500   0.0000   0.8286 &   6.6443 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2640   1.0500            2.0034 &   8.6477 r
  mprj/o_q[24] (net)                                     1   0.0046 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2640   1.0500   0.0000   0.0002 &   8.6479 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2812   1.0500            4.5278 &  13.1757 r
  mprj/o_q_dly[24] (net)                                 1   0.0041 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2812   1.0500   0.0000   0.0001 &  13.1758 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8740   1.0500            5.2934 &  18.4692 r
  mprj/wbs_dat_o[24] (net)                               1   0.3051 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.4692 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 1.2758   8.8912   1.0500   0.5106   0.7860 &  19.2552 r
  data arrival time                                                                                                 19.2552

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2552
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9169 

  slack (with derating applied) (VIOLATED)                                                              -11.3552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4383 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1848   1.0500   0.0000   0.8303 &   6.6460 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2335   1.0500            1.9825 &   8.6285 r
  mprj/o_q[12] (net)                                     1   0.0034 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2335   1.0500   0.0000   0.0001 &   8.6286 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6816   1.0500            4.8018 &  13.4304 r
  mprj/o_q_dly[12] (net)                                 2   0.0196 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6816   1.0500   0.0000   0.0008 &  13.4312 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7199   1.0500            5.2458 &  18.6771 r
  mprj/wbs_dat_o[12] (net)                               1   0.2991 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.6771 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.7650   8.7397   1.0500   0.2967   0.5738 &  19.2509 r
  data arrival time                                                                                                 19.2509

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9167 

  slack (with derating applied) (VIOLATED)                                                              -11.3508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4341 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1846   1.0500   0.0000   0.8317 &   6.6474 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4239   1.0500            2.1108 &   8.7582 r
  mprj/o_q[13] (net)                                     2   0.0109 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4239   1.0500   0.0000   0.0004 &   8.7586 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7785   1.0500            4.8899 &  13.6486 r
  mprj/o_q_dly[13] (net)                                 2   0.0232 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7785   1.0500   0.0000   0.0009 &  13.6495 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4070   1.0500            5.0786 &  18.7281 r
  mprj/wbs_dat_o[13] (net)                               1   0.2883 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.7281 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.5103   8.4262   1.0500   0.1928   0.4562 &  19.1843 r
  data arrival time                                                                                                 19.1843

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9135 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9135 

  slack (with derating applied) (VIOLATED)                                                              -11.2843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3707 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1851   1.0500   0.0000   0.8267 &   6.6424 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2582   1.0500            1.9995 &   8.6419 r
  mprj/o_q[25] (net)                                     1   0.0044 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2582   1.0500   0.0000   0.0002 &   8.6421 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3261   1.0500            4.5609 &  13.2030 r
  mprj/o_q_dly[25] (net)                                 1   0.0058 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3261   1.0500   0.0000   0.0002 &  13.2032 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5235   1.0500            5.1048 &  18.3080 r
  mprj/wbs_dat_o[25] (net)                               1   0.2930 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.3080 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 1.3601   8.5399   1.0500   0.5469   0.8118 &  19.1198 r
  data arrival time                                                                                                 19.1198

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9105 

  slack (with derating applied) (VIOLATED)                                                              -11.2198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3094 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1673   1.0500   0.0000   0.7876 &   6.6033 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5534   1.0500            2.1940 &   8.7973 r
  mprj/o_q[22] (net)                                     2   0.0159 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0842   0.5534   1.0500   0.0343   0.0366 &   8.8339 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4753   1.0500            4.7100 &  13.5439 r
  mprj/o_q_dly[22] (net)                                 2   0.0116 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4753   1.0500   0.0000   0.0004 &  13.5443 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3870   1.0500            5.0468 &  18.5911 r
  mprj/wbs_dat_o[22] (net)                               1   0.2880 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5911 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.6781   8.4035   1.0500   0.2612   0.5122 &  19.1033 r
  data arrival time                                                                                                 19.1033

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9097 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9097 

  slack (with derating applied) (VIOLATED)                                                              -11.2033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2936 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4613   1.0500   0.0000   1.6250 &   7.4407 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2654   1.0500            2.0090 &   9.4498 r
  mprj/o_q[150] (net)                                    1   0.0047 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2654   1.0500   0.0000   0.0001 &   9.4499 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8332   1.0500            4.9005 &  14.3503 r
  mprj/o_q_dly[150] (net)                                2   0.0253 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8332   1.0500   0.0000   0.0012 &  14.3515 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4300   1.0500            4.5338 &  18.8853 r
  mprj/io_oeb[13] (net)                                  1   0.2543 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.8853 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   7.4467   1.0500   0.0000   0.2132 &  19.0986 r
  data arrival time                                                                                                 19.0986

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9095 

  slack (with derating applied) (VIOLATED)                                                              -11.1986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2891 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4859   1.0500   0.0000   1.9348 &   7.7505 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4463   1.0500            2.1302 &   9.8808 r
  mprj/o_q[158] (net)                                    2   0.0118 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4463   1.0500   0.0000   0.0004 &   9.8812 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6244   1.0500            4.7946 &  14.6758 r
  mprj/o_q_dly[158] (net)                                2   0.0174 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1663   0.6244   1.0500   0.0662   0.0702 &  14.7460 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7428   1.0500            4.1508 &  18.8968 r
  mprj/io_oeb[21] (net)                                  1   0.2312 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.8968 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   6.7542   1.0500   0.0000   0.1669 &  19.0637 r
  data arrival time                                                                                                 19.0637

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9078 

  slack (with derating applied) (VIOLATED)                                                              -11.1637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2559 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.9302   1.0500   0.0000   0.4531 &   6.2688 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3165   1.0500            2.0352 &   8.3041 r
  mprj/o_q[14] (net)                                     1   0.0067 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3165   1.0500   0.0000   0.0002 &   8.3042 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7355   1.0500            4.8479 &  13.1521 r
  mprj/o_q_dly[14] (net)                                 2   0.0216 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7355   1.0500   0.0000   0.0010 &  13.1531 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7403   1.0500            5.2651 &  18.4182 r
  mprj/wbs_dat_o[14] (net)                               1   0.2999 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.4182 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.8906   8.7593   1.0500   0.3494   0.6253 &  19.0436 r
  data arrival time                                                                                                 19.0436

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9068 

  slack (with derating applied) (VIOLATED)                                                              -11.1436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2367 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1855   1.0500   0.0000   0.8220 &   6.6377 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3254   1.0500            2.0456 &   8.6833 r
  mprj/o_q[26] (net)                                     1   0.0071 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3254   1.0500   0.0000   0.0003 &   8.6836 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2929   1.0500            4.5459 &  13.2295 r
  mprj/o_q_dly[26] (net)                                 1   0.0046 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2929   1.0500   0.0000   0.0002 &  13.2297 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2569   1.0500            4.9457 &  18.1754 r
  mprj/wbs_dat_o[26] (net)                               1   0.2836 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.1754 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 1.4556   8.2732   1.0500   0.5877   0.8495 &  19.0249 r
  data arrival time                                                                                                 19.0249

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9059 

  slack (with derating applied) (VIOLATED)                                                              -11.1249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2190 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6626 &   7.4783 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2826   1.0500            2.0208 &   9.4991 r
  mprj/o_q[148] (net)                                    1   0.0054 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2826   1.0500   0.0000   0.0001 &   9.4992 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6683   1.0500            4.8002 &  14.2994 r
  mprj/o_q_dly[148] (net)                                2   0.0191 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6683   1.0500   0.0000   0.0008 &  14.3002 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9143   1.0500            4.2531 &  18.5533 r
  mprj/io_oeb[11] (net)                                  1   0.2372 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.5533 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.7165   6.9256   1.0500   0.2814   0.4644 &  19.0177 r
  data arrival time                                                                                                 19.0177

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1177

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9056 

  slack (with derating applied) (VIOLATED)                                                              -11.1177 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2120 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4672   1.0500   0.0000   1.6621 &   7.4778 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2778   1.0500            2.0177 &   9.4955 r
  mprj/o_q[114] (net)                                    1   0.0052 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2778   1.0500   0.0000   0.0002 &   9.4957 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7672   1.0500            4.8617 &  14.3574 r
  mprj/o_q_dly[114] (net)                                2   0.0228 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7672   1.0500   0.0000   0.0011 &  14.3585 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2451   1.0500            4.4367 &  18.7952 r
  mprj/io_out[15] (net)                                  1   0.2484 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.7952 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   7.2592   1.0500   0.0000   0.1955 &  18.9907 r
  data arrival time                                                                                                 18.9907

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0907

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9043 

  slack (with derating applied) (VIOLATED)                                                              -11.0907 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1864 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7951   1.0500   0.0000   0.3276 &   6.1433 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3239   1.0500            2.0381 &   8.1814 r
  mprj/o_q[4] (net)                                      1   0.0070 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0575   0.3239   1.0500   0.0232   0.0245 &   8.2059 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5772   1.0500            4.7452 &  12.9511 r
  mprj/o_q_dly[4] (net)                                  2   0.0155 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5772   1.0500   0.0000   0.0005 &  12.9516 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.9587   1.0500            5.3683 &  18.3199 r
  mprj/wbs_dat_o[4] (net)                                1   0.3072 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.3199 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.9135   8.9796   1.0500   0.3584   0.6532 &  18.9731 r
  data arrival time                                                                                                 18.9731

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9035 

  slack (with derating applied) (VIOLATED)                                                              -11.0731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1696 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4612   1.0500   0.0000   1.6627 &   7.4784 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2881   1.0500            2.0246 &   9.5031 r
  mprj/o_q[109] (net)                                    1   0.0056 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2881   1.0500   0.0000   0.0001 &   9.5032 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6347   1.0500            4.7785 &  14.2817 r
  mprj/o_q_dly[109] (net)                                2   0.0178 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6347   1.0500   0.0000   0.0007 &  14.2824 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2372   1.0500            4.4174 &  18.6999 r
  mprj/io_out[10] (net)                                  1   0.2479 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.6999 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   7.2517   1.0500   0.0000   0.1979 &  18.8978 r
  data arrival time                                                                                                 18.8978

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8999 

  slack (with derating applied) (VIOLATED)                                                              -10.9978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0979 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4836   1.0500   0.0000   1.8605 &   7.6762 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2427   1.0500            1.9939 &   9.6700 r
  mprj/o_q[156] (net)                                    1   0.0038 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2427   1.0500   0.0000   0.0001 &   9.6701 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6532   1.0500            4.7843 &  14.4544 r
  mprj/o_q_dly[156] (net)                                2   0.0185 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6532   1.0500   0.0000   0.0006 &  14.4550 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9117   1.0500            3.7157 &  18.1707 r
  mprj/io_oeb[19] (net)                                  1   0.2035 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.1707 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    1.3763   5.9169   1.0500   0.5525   0.6841 &  18.8548 r
  data arrival time                                                                                                 18.8548

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8978 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8978 

  slack (with derating applied) (VIOLATED)                                                              -10.9548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0569 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7957   1.0500   0.0000   0.3258 &   6.1415 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4663   1.0500            2.1316 &   8.2731 r
  mprj/o_q[5] (net)                                      2   0.0126 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.1159   0.4663   1.0500   0.0474   0.0502 &   8.3233 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6374   1.0500            4.8062 &  13.1295 r
  mprj/o_q_dly[5] (net)                                  2   0.0179 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0794   0.6374   1.0500   0.0321   0.0345 &  13.1641 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.6919   1.0500            5.1988 &  18.3629 r
  mprj/wbs_dat_o[5] (net)                                1   0.3000 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.3629 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.5336   8.7148   1.0500   0.2016   0.4905 &  18.8534 r
  data arrival time                                                                                                 18.8534

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8978 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8978 

  slack (with derating applied) (VIOLATED)                                                              -10.9534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0556 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1850   1.0500   0.0000   0.8275 &   6.6432 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4991   1.0500            2.1593 &   8.8025 r
  mprj/o_q[31] (net)                                     2   0.0138 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4991   1.0500   0.0000   0.0005 &   8.8029 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7982   1.0500            4.9130 &  13.7160 r
  mprj/o_q_dly[31] (net)                                 2   0.0240 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7982   1.0500   0.0000   0.0011 &  13.7170 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0291   1.0500            4.8695 &  18.5865 r
  mprj/wbs_dat_o[31] (net)                               1   0.2752 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5865 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   8.0470   1.0500   0.0000   0.2355 &  18.8220 r
  data arrival time                                                                                                 18.8220

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8963 

  slack (with derating applied) (VIOLATED)                                                              -10.9220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0257 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7954   1.0500   0.0000   0.3268 &   6.1425 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4678   1.0500            2.1326 &   8.2750 r
  mprj/o_q[9] (net)                                      2   0.0126 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0544   0.4678   1.0500   0.0215   0.0231 &   8.2982 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.9798   1.0500            5.0202 &  13.3184 r
  mprj/o_q_dly[9] (net)                                  2   0.0308 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.9798   1.0500   0.0000   0.0014 &  13.3198 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.4518   1.0500            5.1043 &  18.4240 r
  mprj/wbs_dat_o[9] (net)                                1   0.2920 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.4240 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.3288   8.4726   1.0500   0.1242   0.3913 &  18.8153 r
  data arrival time                                                                                                 18.8153

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8960 

  slack (with derating applied) (VIOLATED)                                                              -10.9153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0193 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4715   1.0500   0.0000   1.7007 &   7.5164 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2744   1.0500            2.0154 &   9.5318 r
  mprj/o_q[153] (net)                                    1   0.0050 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2744   1.0500   0.0000   0.0002 &   9.5321 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8577   1.0500            4.9168 &  14.4489 r
  mprj/o_q_dly[153] (net)                                2   0.0262 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8577   1.0500   0.0000   0.0012 &  14.4501 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5122   1.0500            4.0529 &  18.5031 r
  mprj/io_oeb[16] (net)                                  1   0.2237 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.5031 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.4144   6.5210   1.0500   0.1566   0.3103 &  18.8134 r
  data arrival time                                                                                                 18.8134

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8959 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8959 

  slack (with derating applied) (VIOLATED)                                                              -10.9134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0175 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4856   1.0500   0.0000   1.9195 &   7.7352 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5065   1.0500            2.1691 &   9.9044 r
  mprj/o_q[157] (net)                                    2   0.0141 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.5065   1.0500   0.0000   0.0005 &   9.9049 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6340   1.0500            4.8098 &  14.7147 r
  mprj/o_q_dly[157] (net)                                2   0.0177 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1144   0.6340   1.0500   0.0463   0.0492 &  14.7639 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2305   1.0500            3.8714 &  18.6354 r
  mprj/io_oeb[20] (net)                                  1   0.2137 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.6354 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   6.2391   1.0500   0.0000   0.1384 &  18.7738 r
  data arrival time                                                                                                 18.7738

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8940 

  slack (with derating applied) (VIOLATED)                                                              -10.8738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9798 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4774   1.0500   0.0000   1.7650 &   7.5807 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2435   1.0500            1.9943 &   9.5750 r
  mprj/o_q[115] (net)                                    1   0.0038 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2435   1.0500   0.0000   0.0002 &   9.5752 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9032   1.0500            4.9402 &  14.5154 r
  mprj/o_q_dly[115] (net)                                2   0.0279 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9032   1.0500   0.0000   0.0011 &  14.5165 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5584   1.0500            4.0643 &  18.5808 r
  mprj/io_out[16] (net)                                  1   0.2246 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.5808 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   6.5708   1.0500   0.0000   0.1678 &  18.7487 r
  data arrival time                                                                                                 18.7487

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8928 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8928 

  slack (with derating applied) (VIOLATED)                                                              -10.8487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9559 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4779   1.0500   0.0000   1.7721 &   7.5878 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2590   1.0500            2.0049 &   9.5927 r
  mprj/o_q[154] (net)                                    1   0.0044 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2590   1.0500   0.0000   0.0001 &   9.5928 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8264   1.0500            4.8953 &  14.4881 r
  mprj/o_q_dly[154] (net)                                2   0.0250 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2106   0.8264   1.0500   0.0861   0.0915 &  14.5796 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1591   1.0500            3.8616 &  18.4412 r
  mprj/io_oeb[17] (net)                                  1   0.2118 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.4412 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.4536   6.1655   1.0500   0.1732   0.3004 &  18.7416 r
  data arrival time                                                                                                 18.7416

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8925 

  slack (with derating applied) (VIOLATED)                                                              -10.8416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9492 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7958   1.0500   0.0000   0.3256 &   6.1413 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3360   1.0500            2.0465 &   8.1878 r
  mprj/o_q[0] (net)                                      1   0.0075 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.3360   1.0500   0.0000   0.0003 &   8.1881 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5311   1.0500            4.7160 &  12.9041 r
  mprj/o_q_dly[0] (net)                                  2   0.0138 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5311   1.0500   0.0000   0.0003 &  12.9044 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.0383   1.0500            5.3578 &  18.2622 r
  mprj/wbs_dat_o[0] (net)                                1   0.3116 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.2622 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.3986   9.0667   1.0500   0.1506   0.4721 &  18.7343 r
  data arrival time                                                                                                 18.7343

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8921 

  slack (with derating applied) (VIOLATED)                                                              -10.8343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9422 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4614   1.0500   0.0000   1.6264 &   7.4421 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3201   1.0500            2.0466 &   9.4887 r
  mprj/o_q[111] (net)                                    1   0.0069 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3201   1.0500   0.0000   0.0003 &   9.4890 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7248   1.0500            4.8418 &  14.3308 r
  mprj/o_q_dly[111] (net)                                2   0.0212 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7248   1.0500   0.0000   0.0010 &  14.3317 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7554   1.0500            4.1576 &  18.4894 r
  mprj/io_out[12] (net)                                  1   0.2313 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.4894 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   6.7684   1.0500   0.0000   0.1770 &  18.6664 r
  data arrival time                                                                                                 18.6664

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8889 

  slack (with derating applied) (VIOLATED)                                                              -10.7664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8775 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4855   1.0500   0.0000   1.9086 &   7.7243 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4630   1.0500            2.1410 &   9.8653 r
  mprj/o_q[119] (net)                                    2   0.0124 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4630   1.0500   0.0000   0.0004 &   9.8657 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6432   1.0500            4.8096 &  14.6754 r
  mprj/o_q_dly[119] (net)                                2   0.0181 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1707   0.6432   1.0500   0.0696   0.0738 &  14.7492 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0395   1.0500            3.7684 &  18.5175 r
  mprj/io_out[20] (net)                                  1   0.2072 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.5175 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   6.0471   1.0500   0.0000   0.1279 &  18.6455 r
  data arrival time                                                                                                 18.6455

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8879 

  slack (with derating applied) (VIOLATED)                                                              -10.7455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8576 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7957   1.0500   0.0000   0.3258 &   6.1416 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5365   1.0500            2.1767 &   8.3183 r
  mprj/o_q[7] (net)                                      2   0.0153 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.1241   0.5365   1.0500   0.0506   0.0537 &   8.3720 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6890   1.0500            4.8510 &  13.2231 r
  mprj/o_q_dly[7] (net)                                  2   0.0199 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.6890   1.0500   0.0000   0.0008 &  13.2238 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.3685   1.0500            5.0122 &  18.2360 r
  mprj/wbs_dat_o[7] (net)                                1   0.2885 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.2360 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.3114   8.3925   1.0500   0.1176   0.3976 &  18.6337 r
  data arrival time                                                                                                 18.6337

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8873 

  slack (with derating applied) (VIOLATED)                                                              -10.7337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8464 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4856   1.0500   0.0000   1.9201 &   7.7358 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2680   1.0500            2.0112 &   9.7471 r
  mprj/o_q[116] (net)                                    1   0.0048 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2680   1.0500   0.0000   0.0001 &   9.7472 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8556   1.0500            4.9146 &  14.6618 r
  mprj/o_q_dly[116] (net)                                2   0.0261 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2157   0.8556   1.0500   0.0882   0.0938 &  14.7556 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9024   1.0500            3.7044 &  18.4600 r
  mprj/io_out[17] (net)                                  1   0.2023 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.4600 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   5.9107   1.0500   0.0000   0.1298 &  18.5899 r
  data arrival time                                                                                                 18.5899

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8852 

  slack (with derating applied) (VIOLATED)                                                              -10.6899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8047 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7950   1.0500   0.0000   0.3278 &   6.1435 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2643   1.0500            1.9971 &   8.1406 r
  mprj/o_q[3] (net)                                      1   0.0047 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2643   1.0500   0.0000   0.0002 &   8.1408 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6643   1.0500            4.7949 &  12.9357 r
  mprj/o_q_dly[3] (net)                                  2   0.0189 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1976   0.6643   1.0500   0.0802   0.0850 &  13.0207 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.7914   1.0500            5.2482 &  18.2689 r
  mprj/wbs_dat_o[3] (net)                                1   0.3033 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.2689 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   8.8164   1.0500   0.0000   0.2894 &  18.5583 r
  data arrival time                                                                                                 18.5583

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8837 

  slack (with derating applied) (VIOLATED)                                                              -10.6583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7745 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4845   1.0500   0.0000   1.8818 &   7.6975 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2689   1.0500            2.0118 &   9.7094 r
  mprj/o_q[118] (net)                                    1   0.0048 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2689   1.0500   0.0000   0.0001 &   9.7095 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7912   1.0500            4.8751 &  14.5846 r
  mprj/o_q_dly[118] (net)                                2   0.0237 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7912   1.0500   0.0000   0.0008 &  14.5854 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2819   1.0500            3.3699 &  17.9553 r
  mprj/io_out[19] (net)                                  1   0.1815 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.9553 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.5424   5.2861   1.0500   0.2129   0.3102 &  18.2655 r
  data arrival time                                                                                                 18.2655

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8698 

  slack (with derating applied) (VIOLATED)                                                              -10.3655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4957 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0600   0.4180   1.0500   0.0240   0.2489 &   0.2489 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   1.0500            5.5668 &   5.8157 r
  mprj/clk (net)                                       826   3.1094 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.4826   1.0500   0.0000   1.8427 &   7.6584 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2965   1.0500            2.0308 &   9.6892 r
  mprj/o_q[155] (net)                                    1   0.0059 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2965   1.0500   0.0000   0.0003 &   9.6894 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6855   1.0500            4.8137 &  14.5032 r
  mprj/o_q_dly[155] (net)                                2   0.0197 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6855   1.0500   0.0000   0.0006 &  14.5038 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3072   1.0500            3.3797 &  17.8835 r
  mprj/io_oeb[18] (net)                                  1   0.1825 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.8835 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.4309   5.3110   1.0500   0.1661   0.2566 &  18.1401 r
  data arrival time                                                                                                 18.1401

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8638 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8638 

  slack (with derating applied) (VIOLATED)                                                              -10.2401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3763 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                         14.5218                     8.1866 &  30.1866 r
  la_data_in[12] (net)                                   2   0.5038 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  30.1866 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 18.6849  14.5354   1.0500  10.2361  11.0442 &  41.2308 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3132   1.0500           -0.1118 &  41.1190 r
  mprj/buf_i[140] (net)                                  1   0.0038 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3132   1.0500   0.0000   0.0001 &  41.1191 r
  data arrival time                                                                                                 41.1191

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8685 &  37.0974 r
  clock reconvergence pessimism                                                                           0.0000    37.0974
  clock uncertainty                                                                                      -0.1000    36.9974
  library setup time                                                                    1.0000           -0.1599    36.8376
  data required time                                                                                                36.8376
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8376
  data arrival time                                                                                                -41.1191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3746 
  total derate : arrival time                                                                            -0.5318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9064 

  slack (with derating applied) (VIOLATED)                                                               -4.2815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3752 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                          12.9957                     7.3027 &  29.3027 r
  la_data_in[0] (net)                                    2   0.4498 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  29.3027 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 16.3658  13.0119   1.0500   7.5905   8.2756 &  37.5783 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3045   1.0500           -0.0362 &  37.5421 r
  mprj/buf_i[128] (net)                                  1   0.0067 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3045   1.0500   0.0000   0.0002 &  37.5423 r
  data arrival time                                                                                                 37.5423

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.2638 &  36.4927 r
  clock reconvergence pessimism                                                                           0.0000    36.4927
  clock uncertainty                                                                                      -0.1000    36.3927
  library setup time                                                                    1.0000           -0.1584    36.2343
  data required time                                                                                                36.2343
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2343
  data arrival time                                                                                                -37.5423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3427 
  total derate : arrival time                                                                            -0.3960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7387 

  slack (with derating applied) (VIOLATED)                                                               -1.3080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5692 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                           11.3095                     6.2252 &  28.2252 r
  wbs_dat_i[7] (net)                                     2   0.3909 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  28.2252 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   12.7807  11.3446   1.0500   6.0400   6.7128 &  34.9380 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3238   1.0500            0.0824 &  35.0203 r
  mprj/buf_i[7] (net)                                    2   0.0189 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0292   0.3238   1.0500   0.0113   0.0127 &  35.0330 r
  data arrival time                                                                                                 35.0330

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.0562 &  35.2851 r
  clock reconvergence pessimism                                                                           0.0000    35.2851
  clock uncertainty                                                                                      -0.1000    35.1851
  library setup time                                                                    1.0000           -0.1553    35.0298
  data required time                                                                                                35.0298
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0298
  data arrival time                                                                                                -35.0330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2792 
  total derate : arrival time                                                                            -0.3242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6034 

  slack (with derating applied) (VIOLATED)                                                               -0.0032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6002 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                             11.9872                     6.7309 &  28.7309 r
  la_oenb[4] (net)                                       2   0.4146 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  28.7309 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  15.4287  12.0024   1.0500   7.1985   7.8338 &  36.5647 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2862   1.0500            0.0013 &  36.5659 r
  mprj/buf_i[68] (net)                                   1   0.0054 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0169   0.2862   1.0500   0.0064   0.0068 &  36.5728 r
  data arrival time                                                                                                 36.5728

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.6528 &  36.8817 r
  clock reconvergence pessimism                                                                           0.0000    36.8817
  clock uncertainty                                                                                      -0.1000    36.7817
  library setup time                                                                    1.0000           -0.1576    36.6241
  data required time                                                                                                36.6241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6241
  data arrival time                                                                                                -36.5728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3632 
  total derate : arrival time                                                                            -0.3734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7366 

  slack (with derating applied) (MET)                                                                     0.0513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7880 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                              12.9178                     7.2830 &  29.2830 r
  io_in[10] (net)                                        2   0.4480 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  29.2830 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 14.3770  12.9307   1.0500   6.2090   6.7909 &  36.0739 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3828   1.0500            0.0502 &  36.1242 r
  mprj/buf_i[202] (net)                                  2   0.0320 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3829   1.0500   0.0000   0.0029 &  36.1271 r
  data arrival time                                                                                                 36.1271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.4702 &  36.6991 r
  clock reconvergence pessimism                                                                           0.0000    36.6991
  clock uncertainty                                                                                      -0.1000    36.5991
  library setup time                                                                    1.0000           -0.1649    36.4342
  data required time                                                                                                36.4342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4342
  data arrival time                                                                                                -36.1271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3536 
  total derate : arrival time                                                                            -0.3259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6795 

  slack (with derating applied) (MET)                                                                     0.3072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9867 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                             10.8496                     6.1055 &  28.1055 r
  la_oenb[7] (net)                                       2   0.3756 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  28.1055 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  13.8884  10.8608   1.0500   6.5248   7.0799 &  35.1854 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2655   1.0500            0.0481 &  35.2335 r
  mprj/buf_i[71] (net)                                   1   0.0039 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2655   1.0500   0.0000   0.0001 &  35.2336 r
  data arrival time                                                                                                 35.2336

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.7486 &  36.9775 r
  clock reconvergence pessimism                                                                           0.0000    36.9775
  clock uncertainty                                                                                      -0.1000    36.8775
  library setup time                                                                    1.0000           -0.1561    36.7214
  data required time                                                                                                36.7214
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7214
  data arrival time                                                                                                -35.2336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3682 
  total derate : arrival time                                                                            -0.3394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7077 

  slack (with derating applied) (MET)                                                                     1.4878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1955 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                             11.6542                     6.5488 &  28.5488 r
  la_oenb[0] (net)                                       2   0.4032 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  28.5488 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  12.1499  11.6676   1.0500   5.3113   5.8463 &  34.3951 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2771   1.0500            0.0116 &  34.4067 r
  mprj/buf_i[64] (net)                                   1   0.0042 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2771   1.0500   0.0000   0.0001 &  34.4068 r
  data arrival time                                                                                                 34.4068

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.6570 &  36.8859 r
  clock reconvergence pessimism                                                                           0.0000    36.8859
  clock uncertainty                                                                                      -0.1000    36.7859
  library setup time                                                                    1.0000           -0.1569    36.6290
  data required time                                                                                                36.6290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6290
  data arrival time                                                                                                -34.4068
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3634 
  total derate : arrival time                                                                            -0.2789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6424 

  slack (with derating applied) (MET)                                                                     2.2222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.8646 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                          10.7673                     6.0640 &  28.0640 r
  la_data_in[8] (net)                                    2   0.3729 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  28.0640 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.3142  10.7778   1.0500   5.5313   6.0336 &  34.0976 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2690   1.0500            0.0569 &  34.1545 r
  mprj/buf_i[136] (net)                                  1   0.0051 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2690   1.0500   0.0000   0.0001 &  34.1546 r
  data arrival time                                                                                                 34.1546

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8050 &  37.0339 r
  clock reconvergence pessimism                                                                           0.0000    37.0339
  clock uncertainty                                                                                      -0.1000    36.9339
  library setup time                                                                    1.0000           -0.1562    36.7777
  data required time                                                                                                36.7777
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7777
  data arrival time                                                                                                -34.1546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.6231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3712 
  total derate : arrival time                                                                            -0.2900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6612 

  slack (with derating applied) (MET)                                                                     2.6231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2843 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                              11.8634                     6.6246 &  28.6246 r
  io_in[24] (net)                                        2   0.4090 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.6246 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.2357  11.8822   1.0500   4.6466   5.1970 &  33.8216 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3891   1.0500            0.1185 &  33.9401 r
  mprj/buf_i[216] (net)                                  2   0.0390 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0864   0.3892   1.0500   0.0352   0.0405 &  33.9806 r
  data arrival time                                                                                                 33.9806

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.7914 &  37.0203 r
  clock reconvergence pessimism                                                                           0.0000    37.0203
  clock uncertainty                                                                                      -0.1000    36.9203
  library setup time                                                                    1.0000           -0.1655    36.7549
  data required time                                                                                                36.7549
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7549
  data arrival time                                                                                                -33.9806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3705 
  total derate : arrival time                                                                            -0.2550 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6256 

  slack (with derating applied) (MET)                                                                     2.7742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.3998 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          9.8852                     5.5747 &  27.5747 r
  la_data_in[22] (net)                                   2   0.3425 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.5747 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.7180   9.8936   1.0500   6.2158   6.7160 &  34.2907 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2576   1.0500            0.0982 &  34.3890 r
  mprj/buf_i[150] (net)                                  1   0.0052 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0109   0.2576   1.0500   0.0041   0.0044 &  34.3934 r
  data arrival time                                                                                                 34.3934

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2627 &  37.4917 r
  clock reconvergence pessimism                                                                           0.0000    37.4917
  clock uncertainty                                                                                      -0.1000    37.3917
  library setup time                                                                    1.0000           -0.1559    37.2358
  data required time                                                                                                37.2358
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2358
  data arrival time                                                                                                -34.3934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.8424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3953 
  total derate : arrival time                                                                            -0.3247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7200 

  slack (with derating applied) (MET)                                                                     2.8424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.5624 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             9.7960                     5.5271 &  27.5271 r
  la_oenb[20] (net)                                      2   0.3395 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.5271 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  12.6027   9.8040   1.0500   6.1079   6.5978 &  34.1250 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2579   1.0500            0.1040 &  34.2289 r
  mprj/buf_i[84] (net)                                   1   0.0056 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2579   1.0500   0.0000   0.0001 &  34.2291 r
  data arrival time                                                                                                 34.2291

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.1494 &  37.3784 r
  clock reconvergence pessimism                                                                           0.0000    37.3784
  clock uncertainty                                                                                      -0.1000    37.2784
  library setup time                                                                    1.0000           -0.1557    37.1227
  data required time                                                                                                37.1227
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.1227
  data arrival time                                                                                                -34.2291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.8936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3894 
  total derate : arrival time                                                                            -0.3191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7085 

  slack (with derating applied) (MET)                                                                     2.8936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.6021 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                              11.4432                     6.2986 &  28.2986 r
  io_in[30] (net)                                        2   0.3955 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.2986 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.3463  11.4779   1.0500   4.8497   5.4667 &  33.7653 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3422   1.0500            0.0945 &  33.8598 r
  mprj/buf_i[222] (net)                                  2   0.0250 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3422   1.0500   0.0000   0.0012 &  33.8610 r
  data arrival time                                                                                                 33.8610

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8495 &  37.0784 r
  clock reconvergence pessimism                                                                           0.0000    37.0784
  clock uncertainty                                                                                      -0.1000    36.9784
  library setup time                                                                    1.0000           -0.1617    36.8167
  data required time                                                                                                36.8167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8167
  data arrival time                                                                                                -33.8610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3736 
  total derate : arrival time                                                                            -0.2649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6384 

  slack (with derating applied) (MET)                                                                     2.9557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.5941 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                            10.2761                     5.7865 &  27.7865 r
  la_oenb[11] (net)                                      2   0.3558 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.7865 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  12.3910  10.2857   1.0500   5.6060   6.0959 &  33.8823 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2553   1.0500            0.0720 &  33.9543 r
  mprj/buf_i[75] (net)                                   1   0.0032 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2553   1.0500   0.0000   0.0001 &  33.9544 r
  data arrival time                                                                                                 33.9544

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.9677 &  37.1967 r
  clock reconvergence pessimism                                                                           0.0000    37.1967
  clock uncertainty                                                                                      -0.1000    37.0967
  library setup time                                                                    1.0000           -0.1554    36.9413
  data required time                                                                                                36.9413
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9413
  data arrival time                                                                                                -33.9544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3798 
  total derate : arrival time                                                                            -0.2937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6735 

  slack (with derating applied) (MET)                                                                     2.9869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.6604 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                           11.0911                     6.0943 &  28.0943 r
  wbs_adr_i[1] (net)                                     2   0.3831 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  28.0943 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.4164  11.1283   1.0500   3.2676   3.8204 &  31.9148 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2857   1.0500            0.0538 &  31.9685 r
  mprj/buf_i[33] (net)                                   1   0.0084 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0825   0.2857   1.0500   0.0335   0.0354 &  32.0039 r
  data arrival time                                                                                                 32.0039

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.2841 &  35.5131 r
  clock reconvergence pessimism                                                                           0.0000    35.5131
  clock uncertainty                                                                                      -0.1000    35.4131
  library setup time                                                                    1.0000           -0.1533    35.2597
  data required time                                                                                                35.2597
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2597
  data arrival time                                                                                                -32.0039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.2558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2912 
  total derate : arrival time                                                                            -0.1862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4773 

  slack (with derating applied) (MET)                                                                     3.2558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.7331 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                          10.7038                     5.9007 &  27.9007 r
  wbs_adr_i[10] (net)                                    2   0.3700 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.9007 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.5543  10.7349   1.0500   3.5118   4.0302 &  31.9309 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2664   1.0500            0.0567 &  31.9876 r
  mprj/buf_i[42] (net)                                   1   0.0046 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2664   1.0500   0.0000   0.0001 &  31.9877 r
  data arrival time                                                                                                 31.9877

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.5331 &  35.7621 r
  clock reconvergence pessimism                                                                           0.0000    35.7621
  clock uncertainty                                                                                      -0.1000    35.6621
  library setup time                                                                    1.0000           -0.1530    35.5090
  data required time                                                                                                35.5090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5090
  data arrival time                                                                                                -31.9877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3043 
  total derate : arrival time                                                                            -0.1946 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4989 

  slack (with derating applied) (MET)                                                                     3.5213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.0202 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                          11.0755                     6.2390 &  28.2390 r
  la_data_in[3] (net)                                    2   0.3837 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  28.2390 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.2897  11.0863   1.0500   4.2999   4.7512 &  32.9902 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2940   1.0500            0.0655 &  33.0557 r
  mprj/buf_i[131] (net)                                  2   0.0108 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0195   0.2940   1.0500   0.0074   0.0081 &  33.0638 r
  data arrival time                                                                                                 33.0638

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.6543 &  36.8832 r
  clock reconvergence pessimism                                                                           0.0000    36.8832
  clock uncertainty                                                                                      -0.1000    36.7832
  library setup time                                                                    1.0000           -0.1582    36.6250
  data required time                                                                                                36.6250
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6250
  data arrival time                                                                                                -33.0638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3633 
  total derate : arrival time                                                                            -0.2298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5930 

  slack (with derating applied) (MET)                                                                     3.5612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.1542 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                         10.5074                     5.9263 &  27.9263 r
  la_data_in[26] (net)                                   2   0.3642 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.9263 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.5529  10.5166   1.0500   5.1383   5.6062 &  33.5325 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3265   1.0500            0.1342 &  33.6668 r
  mprj/buf_i[154] (net)                                  2   0.0239 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1984   0.3265   1.0500   0.0785   0.0833 &  33.7501 r
  data arrival time                                                                                                 33.7501

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3690 &  37.5979 r
  clock reconvergence pessimism                                                                           0.0000    37.5979
  clock uncertainty                                                                                      -0.1000    37.4979
  library setup time                                                                    1.0000           -0.1614    37.3365
  data required time                                                                                                37.3365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3365
  data arrival time                                                                                                -33.7501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4009 
  total derate : arrival time                                                                            -0.2773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6782 

  slack (with derating applied) (MET)                                                                     3.5864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2646 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                              10.8118                     6.0871 &  28.0871 r
  io_in[15] (net)                                        2   0.3744 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.0871 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.2336  10.8212   1.0500   4.2630   4.7072 &  32.7943 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3456   1.0500            0.1366 &  32.9309 r
  mprj/buf_i[207] (net)                                  2   0.0294 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3456   1.0500   0.0000   0.0014 &  32.9323 r
  data arrival time                                                                                                 32.9323

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.6110 &  36.8399 r
  clock reconvergence pessimism                                                                           0.0000    36.8399
  clock uncertainty                                                                                      -0.1000    36.7399
  library setup time                                                                    1.0000           -0.1619    36.5779
  data required time                                                                                                36.5779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.5779
  data arrival time                                                                                                -32.9323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.6456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3610 
  total derate : arrival time                                                                            -0.2307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5917 

  slack (with derating applied) (MET)                                                                     3.6456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2373 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                          10.7201                     5.9131 &  27.9131 r
  wbs_adr_i[13] (net)                                    2   0.3707 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.9131 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.4642  10.7503   1.0500   3.4743   3.9877 &  31.9008 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2742   1.0500            0.0643 &  31.9651 r
  mprj/buf_i[45] (net)                                   1   0.0066 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0124   0.2742   1.0500   0.0048   0.0052 &  31.9703 r
  data arrival time                                                                                                 31.9703

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7541 &  35.9830 r
  clock reconvergence pessimism                                                                           0.0000    35.9830
  clock uncertainty                                                                                      -0.1000    35.8830
  library setup time                                                                    1.0000           -0.1545    35.7285
  data required time                                                                                                35.7285
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7285
  data arrival time                                                                                                -31.9703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.7582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3159 
  total derate : arrival time                                                                            -0.1932 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5091 

  slack (with derating applied) (MET)                                                                     3.7582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2674 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                          10.6544                     5.9437 &  27.9437 r
  wbs_dat_i[31] (net)                                    2   0.3669 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.9437 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.0896  10.6729   1.0500   3.7340   4.2003 &  32.1440 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2649   1.0500            0.0588 &  32.2028 r
  mprj/buf_i[31] (net)                                   1   0.0044 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2649   1.0500   0.0000   0.0001 &  32.2029 r
  data arrival time                                                                                                 32.2029

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.0252 &  36.2541 r
  clock reconvergence pessimism                                                                           0.0000    36.2541
  clock uncertainty                                                                                      -0.1000    36.1541
  library setup time                                                                    1.0000           -0.1546    35.9995
  data required time                                                                                                35.9995
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9995
  data arrival time                                                                                                -32.2029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.7966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3302 
  total derate : arrival time                                                                            -0.2028 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5330 

  slack (with derating applied) (MET)                                                                     3.7966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3296 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                            10.5169                     5.9086 &  27.9086 r
  la_oenb[22] (net)                                      2   0.3637 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.9086 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.0699  10.5287   1.0500   4.8547   5.3290 &  33.2376 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2634   1.0500            0.0659 &  33.3035 r
  mprj/buf_i[86] (net)                                   1   0.0045 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0097   0.2634   1.0500   0.0036   0.0039 &  33.3074 r
  data arrival time                                                                                                 33.3074

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.2652 &  37.4941 r
  clock reconvergence pessimism                                                                           0.0000    37.4941
  clock uncertainty                                                                                      -0.1000    37.3941
  library setup time                                                                    1.0000           -0.1564    37.2377
  data required time                                                                                                37.2377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2377
  data arrival time                                                                                                -33.3074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3954 
  total derate : arrival time                                                                            -0.2571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6525 

  slack (with derating applied) (MET)                                                                     3.9303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.5828 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                            10.5333                     5.9048 &  27.9048 r
  la_oenb[36] (net)                                      2   0.3638 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.9048 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.9515  10.5471   1.0500   4.7828   5.2697 &  33.1744 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2619   1.0500            0.0633 &  33.2378 r
  mprj/buf_i[100] (net)                                  1   0.0041 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2619   1.0500   0.0000   0.0002 &  33.2379 r
  data arrival time                                                                                                 33.2379

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2557 &  37.4847 r
  clock reconvergence pessimism                                                                           0.0000    37.4847
  clock uncertainty                                                                                      -0.1000    37.3847
  library setup time                                                                    1.0000           -0.1562    37.2284
  data required time                                                                                                37.2284
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2284
  data arrival time                                                                                                -33.2379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3949 
  total derate : arrival time                                                                            -0.2540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6489 

  slack (with derating applied) (MET)                                                                     3.9905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6394 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                            10.0057                     5.6349 &  27.6349 r
  la_oenb[13] (net)                                      2   0.3465 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.6349 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.8611  10.0152   1.0500   4.7896   5.2324 &  32.8673 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2893   1.0500            0.1250 &  32.9923 r
  mprj/buf_i[77] (net)                                   2   0.0134 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2893   1.0500   0.0000   0.0005 &  32.9928 r
  data arrival time                                                                                                 32.9928

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.0137 &  37.2426 r
  clock reconvergence pessimism                                                                           0.0000    37.2426
  clock uncertainty                                                                                      -0.1000    37.1426
  library setup time                                                                    1.0000           -0.1581    36.9845
  data required time                                                                                                36.9845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9845
  data arrival time                                                                                                -32.9928
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3822 
  total derate : arrival time                                                                            -0.2551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6373 

  slack (with derating applied) (MET)                                                                     3.9917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6291 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                            10.1895                     5.6998 &  27.6998 r
  la_oenb[37] (net)                                      2   0.3514 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.6998 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.9965  10.2045   1.0500   4.8357   5.3264 &  33.0263 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2860   1.0500            0.1101 &  33.1363 r
  mprj/buf_i[101] (net)                                  2   0.0118 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0128   0.2860   1.0500   0.0048   0.0055 &  33.1418 r
  data arrival time                                                                                                 33.1418

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2524 &  37.4813 r
  clock reconvergence pessimism                                                                           0.0000    37.4813
  clock uncertainty                                                                                      -0.1000    37.3813
  library setup time                                                                    1.0000           -0.1581    37.2232
  data required time                                                                                                37.2232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2232
  data arrival time                                                                                                -33.1418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.0814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3948 
  total derate : arrival time                                                                            -0.2591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6539 

  slack (with derating applied) (MET)                                                                     4.0814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7353 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                            10.3942                     5.8308 &  27.8308 r
  la_oenb[35] (net)                                      2   0.3591 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.8308 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.7170  10.4071   1.0500   4.6674   5.1385 &  32.9693 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2716   1.0500            0.0822 &  33.0516 r
  mprj/buf_i[99] (net)                                   1   0.0072 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0441   0.2716   1.0500   0.0177   0.0189 &  33.0705 r
  data arrival time                                                                                                 33.0705

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.2519 &  37.4808 r
  clock reconvergence pessimism                                                                           0.0000    37.4808
  clock uncertainty                                                                                      -0.1000    37.3808
  library setup time                                                                    1.0000           -0.1570    37.2238
  data required time                                                                                                37.2238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2238
  data arrival time                                                                                                -33.0705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3947 
  total derate : arrival time                                                                            -0.2495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6442 

  slack (with derating applied) (MET)                                                                     4.1534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7976 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                         10.3258                     5.8214 &  27.8214 r
  la_data_in[13] (net)                                   2   0.3578 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.8214 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.5213  10.3349   1.0500   4.4916   4.9238 &  32.7452 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2565   1.0500            0.0703 &  32.8155 r
  mprj/buf_i[141] (net)                                  1   0.0033 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2565   1.0500   0.0000   0.0001 &  32.8155 r
  data arrival time                                                                                                 32.8155

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.0129 &  37.2419 r
  clock reconvergence pessimism                                                                           0.0000    37.2419
  clock uncertainty                                                                                      -0.1000    37.1419
  library setup time                                                                    1.0000           -0.1555    36.9864
  data required time                                                                                                36.9864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9864
  data arrival time                                                                                                -32.8155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3822 
  total derate : arrival time                                                                            -0.2378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6200 

  slack (with derating applied) (MET)                                                                     4.1708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7908 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                          10.1953                     5.6330 &  27.6330 r
  wbs_adr_i[16] (net)                                    2   0.3526 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.6330 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.9292  10.2222   1.0500   3.2542   3.7252 &  31.3583 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2752   1.0500            0.0973 &  31.4556 r
  mprj/buf_i[48] (net)                                   1   0.0088 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1293   0.2752   1.0500   0.0528   0.0557 &  31.5113 r
  data arrival time                                                                                                 31.5113

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7079 &  35.9368 r
  clock reconvergence pessimism                                                                           0.0000    35.9368
  clock uncertainty                                                                                      -0.1000    35.8368
  library setup time                                                                    1.0000           -0.1545    35.6824
  data required time                                                                                                35.6824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6824
  data arrival time                                                                                                -31.5113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3135 
  total derate : arrival time                                                                            -0.1847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4982 

  slack (with derating applied) (MET)                                                                     4.1711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6693 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             9.6682                     5.4497 &  27.4497 r
  la_oenb[21] (net)                                      2   0.3349 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.4497 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.0755   9.6768   1.0500   5.0049   5.4427 &  32.8924 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2552   1.0500            0.1088 &  33.0012 r
  mprj/buf_i[85] (net)                                   1   0.0053 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0104   0.2552   1.0500   0.0039   0.0043 &  33.0055 r
  data arrival time                                                                                                 33.0055

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.2631 &  37.4920 r
  clock reconvergence pessimism                                                                           0.0000    37.4920
  clock uncertainty                                                                                      -0.1000    37.3920
  library setup time                                                                    1.0000           -0.1557    37.2363
  data required time                                                                                                37.2363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2363
  data arrival time                                                                                                -33.0055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3953 
  total derate : arrival time                                                                            -0.2646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6599 

  slack (with derating applied) (MET)                                                                     4.2308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8907 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             9.9485                     5.6047 &  27.6047 r
  la_oenb[25] (net)                                      2   0.3445 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.6047 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.9155   9.9577   1.0500   4.8516   5.2946 &  32.8994 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3070   1.0500            0.1469 &  33.0463 r
  mprj/buf_i[89] (net)                                   2   0.0197 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0821   0.3070   1.0500   0.0328   0.0353 &  33.0816 r
  data arrival time                                                                                                 33.0816

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.3580 &  37.5869 r
  clock reconvergence pessimism                                                                           0.0000    37.5869
  clock uncertainty                                                                                      -0.1000    37.4869
  library setup time                                                                    1.0000           -0.1598    37.3271
  data required time                                                                                                37.3271
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3271
  data arrival time                                                                                                -33.0816
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4003 
  total derate : arrival time                                                                            -0.2608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6611 

  slack (with derating applied) (MET)                                                                     4.2455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9066 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          9.5965                     5.4266 &  27.4266 r
  la_data_in[21] (net)                                   2   0.3331 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.4266 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.8862   9.6030   1.0500   4.8996   5.3158 &  32.7424 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2595   1.0500            0.1178 &  32.8602 r
  mprj/buf_i[149] (net)                                  1   0.0068 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2595   1.0500   0.0000   0.0002 &  32.8604 r
  data arrival time                                                                                                 32.8604

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.1892 &  37.4182 r
  clock reconvergence pessimism                                                                           0.0000    37.4182
  clock uncertainty                                                                                      -0.1000    37.3182
  library setup time                                                                    1.0000           -0.1558    37.1624
  data required time                                                                                                37.1624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.1624
  data arrival time                                                                                                -32.8604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3914 
  total derate : arrival time                                                                            -0.2588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6502 

  slack (with derating applied) (MET)                                                                     4.3020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9522 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          9.9811                     5.6246 &  27.6246 r
  la_data_in[24] (net)                                   2   0.3457 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.6246 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.4901   9.9901   1.0500   4.5985   5.0285 &  32.6532 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2945   1.0500            0.1320 &  32.7852 r
  mprj/buf_i[152] (net)                                  2   0.0150 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1233   0.2945   1.0500   0.0479   0.0509 &  32.8361 r
  data arrival time                                                                                                 32.8361

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2945 &  37.5234 r
  clock reconvergence pessimism                                                                           0.0000    37.5234
  clock uncertainty                                                                                      -0.1000    37.4234
  library setup time                                                                    1.0000           -0.1588    37.2646
  data required time                                                                                                37.2646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2646
  data arrival time                                                                                                -32.8361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3970 
  total derate : arrival time                                                                            -0.2482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6452 

  slack (with derating applied) (MET)                                                                     4.4285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0737 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                          10.0449                     5.5606 &  27.5606 r
  wbs_adr_i[15] (net)                                    2   0.3477 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.5606 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.1994  10.0693   1.0500   2.9442   3.3896 &  30.9503 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2559   1.0500            0.0857 &  31.0360 r
  mprj/buf_i[47] (net)                                   1   0.0041 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0158   0.2559   1.0500   0.0060   0.0064 &  31.0423 r
  data arrival time                                                                                                 31.0423

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.6013 &  35.8302 r
  clock reconvergence pessimism                                                                           0.0000    35.8302
  clock uncertainty                                                                                      -0.1000    35.7302
  library setup time                                                                    1.0000           -0.1524    35.5778
  data required time                                                                                                35.5778
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5778
  data arrival time                                                                                                -31.0423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3079 
  total derate : arrival time                                                                            -0.1658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4737 

  slack (with derating applied) (MET)                                                                     4.5355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0091 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                         10.1465                     5.7145 &  27.7145 r
  la_data_in[16] (net)                                   2   0.3514 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.7145 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.1440  10.1560   1.0500   4.3505   4.7774 &  32.4920 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2627   1.0500            0.0879 &  32.5798 r
  mprj/buf_i[144] (net)                                  1   0.0057 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0374   0.2627   1.0500   0.0149   0.0158 &  32.5957 r
  data arrival time                                                                                                 32.5957

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.1739 &  37.4028 r
  clock reconvergence pessimism                                                                           0.0000    37.4028
  clock uncertainty                                                                                      -0.1000    37.3028
  library setup time                                                                    1.0000           -0.1560    37.1467
  data required time                                                                                                37.1467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.1467
  data arrival time                                                                                                -32.5957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3906 
  total derate : arrival time                                                                            -0.2324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6231 

  slack (with derating applied) (MET)                                                                     4.5511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1741 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                         10.0238                     5.6440 &  27.6440 r
  la_data_in[15] (net)                                   2   0.3470 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.6440 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.9862  10.0334   1.0500   4.2660   4.6857 &  32.3297 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2630   1.0500            0.0956 &  32.4253 r
  mprj/buf_i[143] (net)                                  1   0.0062 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2630   1.0500   0.0000   0.0002 &  32.4254 r
  data arrival time                                                                                                 32.4254

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.0125 &  37.2415 r
  clock reconvergence pessimism                                                                           0.0000    37.2415
  clock uncertainty                                                                                      -0.1000    37.1415
  library setup time                                                                    1.0000           -0.1560    36.9854
  data required time                                                                                                36.9854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9854
  data arrival time                                                                                                -32.4254
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3821 
  total derate : arrival time                                                                            -0.2277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6098 

  slack (with derating applied) (MET)                                                                     4.5600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1698 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                            10.2441                     5.7403 &  27.7403 r
  la_oenb[41] (net)                                      2   0.3537 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.7403 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.1781  10.2575   1.0500   4.3758   4.8357 &  32.5760 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2992   1.0500            0.1210 &  32.6970 r
  mprj/buf_i[105] (net)                                  2   0.0154 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0562   0.2992   1.0500   0.0227   0.0244 &  32.7215 r
  data arrival time                                                                                                 32.7215

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3339 &  37.5628 r
  clock reconvergence pessimism                                                                           0.0000    37.5628
  clock uncertainty                                                                                      -0.1000    37.4628
  library setup time                                                                    1.0000           -0.1592    37.3036
  data required time                                                                                                37.3036
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3036
  data arrival time                                                                                                -32.7215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3991 
  total derate : arrival time                                                                            -0.2372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6363 

  slack (with derating applied) (MET)                                                                     4.5821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2184 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             9.9983                     5.6397 &  27.6397 r
  la_oenb[19] (net)                                      2   0.3465 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.6397 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.8905  10.0067   1.0500   4.2462   4.6492 &  32.2889 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2617   1.0500            0.0959 &  32.3847 r
  mprj/buf_i[83] (net)                                   1   0.0059 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2617   1.0500   0.0000   0.0002 &  32.3850 r
  data arrival time                                                                                                 32.3850

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.0744 &  37.3033 r
  clock reconvergence pessimism                                                                           0.0000    37.3033
  clock uncertainty                                                                                      -0.1000    37.2033
  library setup time                                                                    1.0000           -0.1560    37.0473
  data required time                                                                                                37.0473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.0473
  data arrival time                                                                                                -32.3850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3854 
  total derate : arrival time                                                                            -0.2260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6114 

  slack (with derating applied) (MET)                                                                     4.6623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2737 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             9.8567                     5.5469 &  27.5469 r
  la_oenb[12] (net)                                      2   0.3411 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.5469 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.5515   9.8664   1.0500   4.0483   4.4536 &  32.0005 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2583   1.0500            0.1007 &  32.1012 r
  mprj/buf_i[76] (net)                                   1   0.0055 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2583   1.0500   0.0000   0.0002 &  32.1014 r
  data arrival time                                                                                                 32.1014

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.9232 &  37.1522 r
  clock reconvergence pessimism                                                                           0.0000    37.1522
  clock uncertainty                                                                                      -0.1000    37.0522
  library setup time                                                                    1.0000           -0.1555    36.8966
  data required time                                                                                                36.8966
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8966
  data arrival time                                                                                                -32.1014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3774 
  total derate : arrival time                                                                            -0.2169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5943 

  slack (with derating applied) (MET)                                                                     4.7952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3895 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           9.8503                     5.4378 &  27.4378 r
  wbs_adr_i[12] (net)                                    2   0.3405 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.4378 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.0526   9.8771   1.0500   2.8839   3.3346 &  30.7724 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2507   1.0500            0.0919 &  30.8643 r
  mprj/buf_i[44] (net)                                   1   0.0034 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2507   1.0500   0.0000   0.0001 &  30.8644 r
  data arrival time                                                                                                 30.8644

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.6901 &  35.9190 r
  clock reconvergence pessimism                                                                           0.0000    35.9190
  clock uncertainty                                                                                      -0.1000    35.8190
  library setup time                                                                    1.0000           -0.1524    35.6667
  data required time                                                                                                35.6667
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6667
  data arrival time                                                                                                -30.8644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3125 
  total derate : arrival time                                                                            -0.1632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4757 

  slack (with derating applied) (MET)                                                                     4.8023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2780 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          9.8594                     5.5395 &  27.5395 r
  la_data_in[27] (net)                                   2   0.3409 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.5395 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.1264   9.8704   1.0500   4.3721   4.8050 &  32.3446 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3103   1.0500            0.1554 &  32.5000 r
  mprj/buf_i[155] (net)                                  2   0.0213 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0585   0.3103   1.0500   0.0237   0.0258 &  32.5257 r
  data arrival time                                                                                                 32.5257

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4056 &  37.6345 r
  clock reconvergence pessimism                                                                           0.0000    37.6345
  clock uncertainty                                                                                      -0.1000    37.5345
  library setup time                                                                    1.0000           -0.1601    37.3744
  data required time                                                                                                37.3744
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3744
  data arrival time                                                                                                -32.5257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4028 
  total derate : arrival time                                                                            -0.2374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6403 

  slack (with derating applied) (MET)                                                                     4.8487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4889 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                               10.6135                     5.9412 &  27.9412 r
  io_in[9] (net)                                         2   0.3663 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.9412 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0536  10.6306   1.0500   3.0681   3.4869 &  31.4281 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3542   1.0500            0.1538 &  31.5819 r
  mprj/buf_i[201] (net)                                  2   0.0325 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3543   1.0500   0.0000   0.0030 &  31.5849 r
  data arrival time                                                                                                 31.5849

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.4719 &  36.7008 r
  clock reconvergence pessimism                                                                           0.0000    36.7008
  clock uncertainty                                                                                      -0.1000    36.6008
  library setup time                                                                    1.0000           -0.1626    36.4383
  data required time                                                                                                36.4383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4383
  data arrival time                                                                                                -31.5849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3537 
  total derate : arrival time                                                                            -0.1735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5272 

  slack (with derating applied) (MET)                                                                     4.8534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3806 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               9.5879                     5.4289 &  27.4289 r
  io_in[22] (net)                                        2   0.3330 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.4289 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.2917   9.5929   1.0500   3.8653   4.2226 &  31.6515 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3552   1.0500            0.2139 &  31.8654 r
  mprj/buf_i[214] (net)                                  2   0.0376 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0236   0.3553   1.0500   0.0089   0.0126 &  31.8781 r
  data arrival time                                                                                                 31.8781

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.7903 &  37.0192 r
  clock reconvergence pessimism                                                                           0.0000    37.0192
  clock uncertainty                                                                                      -0.1000    36.9192
  library setup time                                                                    1.0000           -0.1628    36.7564
  data required time                                                                                                36.7564
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7564
  data arrival time                                                                                                -31.8781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3704 
  total derate : arrival time                                                                            -0.2119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5823 

  slack (with derating applied) (MET)                                                                     4.8784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4607 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            9.8908                     5.4480 &  27.4480 r
  wbs_adr_i[2] (net)                                     2   0.3417 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.4480 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.5995   9.9207   1.0500   2.2863   2.7335 &  30.1815 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3089   1.0500            0.1509 &  30.3325 r
  mprj/buf_i[34] (net)                                   2   0.0205 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0982   0.3089   1.0500   0.0396   0.0424 &  30.3749 r
  data arrival time                                                                                                 30.3749

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.2810 &  35.5099 r
  clock reconvergence pessimism                                                                           0.0000    35.5099
  clock uncertainty                                                                                      -0.1000    35.4099
  library setup time                                                                    1.0000           -0.1554    35.2546
  data required time                                                                                                35.2546
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2546
  data arrival time                                                                                                -30.3749
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2910 
  total derate : arrival time                                                                            -0.1394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4304 

  slack (with derating applied) (MET)                                                                     4.8797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3101 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          9.5963                     5.4102 &  27.4102 r
  la_data_in[17] (net)                                   2   0.3324 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.4102 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.5826   9.6045   1.0500   4.1278   4.5205 &  31.9307 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2518   1.0500            0.1096 &  32.0403 r
  mprj/buf_i[145] (net)                                  1   0.0047 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2518   1.0500   0.0000   0.0002 &  32.0405 r
  data arrival time                                                                                                 32.0405

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.9814 &  37.2103 r
  clock reconvergence pessimism                                                                           0.0000    37.2103
  clock uncertainty                                                                                      -0.1000    37.1103
  library setup time                                                                    1.0000           -0.1551    36.9552
  data required time                                                                                                36.9552
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9552
  data arrival time                                                                                                -32.0405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3805 
  total derate : arrival time                                                                            -0.2205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6010 

  slack (with derating applied) (MET)                                                                     4.9147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5157 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           9.6437                     5.3278 &  27.3278 r
  wbs_adr_i[14] (net)                                    2   0.3335 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.3278 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.8772   9.6692   1.0500   2.7821   3.2187 &  30.5465 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2501   1.0500            0.1038 &  30.6502 r
  mprj/buf_i[46] (net)                                   1   0.0040 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0096   0.2501   1.0500   0.0036   0.0039 &  30.6541 r
  data arrival time                                                                                                 30.6541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.6003 &  35.8292 r
  clock reconvergence pessimism                                                                           0.0000    35.8292
  clock uncertainty                                                                                      -0.1000    35.7292
  library setup time                                                                    1.0000           -0.1519    35.5773
  data required time                                                                                                35.5773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5773
  data arrival time                                                                                                -30.6541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3078 
  total derate : arrival time                                                                            -0.1584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4662 

  slack (with derating applied) (MET)                                                                     4.9231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3893 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             9.8358                     5.5321 &  27.5321 r
  la_oenb[26] (net)                                      2   0.3403 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.5321 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.8850   9.8459   1.0500   4.2674   4.6889 &  32.2210 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3133   1.0500            0.1599 &  32.3809 r
  mprj/buf_i[90] (net)                                   2   0.0225 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0926   0.3133   1.0500   0.0359   0.0386 &  32.4195 r
  data arrival time                                                                                                 32.4195

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.3830 &  37.6119 r
  clock reconvergence pessimism                                                                           0.0000    37.6119
  clock uncertainty                                                                                      -0.1000    37.5119
  library setup time                                                                    1.0000           -0.1603    37.3516
  data required time                                                                                                37.3516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3516
  data arrival time                                                                                                -32.4195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4016 
  total derate : arrival time                                                                            -0.2327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6344 

  slack (with derating applied) (MET)                                                                     4.9320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5664 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                               13.3801                     7.3377 &  29.3377 r
  io_in[0] (net)                                         2   0.4623 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  29.3377 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9358  13.4263   1.0500   1.5967   2.2241 &  31.5618 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3459   1.0500           -0.0168 &  31.5449 r
  mprj/buf_i[192] (net)                                  2   0.0166 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3459   1.0500   0.0000   0.0006 &  31.5455 r
  data arrival time                                                                                                 31.5455

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5199 &  36.7488 r
  clock reconvergence pessimism                                                                           0.0000    36.7488
  clock uncertainty                                                                                      -0.1000    36.6488
  library setup time                                                                    1.0000           -0.1619    36.4869
  data required time                                                                                                36.4869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4869
  data arrival time                                                                                                -31.5455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3562 
  total derate : arrival time                                                                            -0.1068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4630 

  slack (with derating applied) (MET)                                                                     4.9414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4044 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            9.4974                     5.2451 &  27.2451 r
  wbs_adr_i[6] (net)                                     2   0.3283 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.2451 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.3405   9.5228   1.0500   2.1808   2.5884 &  29.8335 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2829   1.0500            0.1478 &  29.9813 r
  mprj/buf_i[38] (net)                                   2   0.0135 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0941   0.2829   1.0500   0.0381   0.0405 &  30.0218 r
  data arrival time                                                                                                 30.0218

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.0577 &  35.2867 r
  clock reconvergence pessimism                                                                           0.0000    35.2867
  clock uncertainty                                                                                      -0.1000    35.1867
  library setup time                                                                    1.0000           -0.1517    35.0349
  data required time                                                                                                35.0349
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0349
  data arrival time                                                                                                -30.0218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2793 
  total derate : arrival time                                                                            -0.1322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4115 

  slack (with derating applied) (MET)                                                                     5.0131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4246 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             9.6598                     5.4304 &  27.4304 r
  la_oenb[23] (net)                                      2   0.3341 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.4304 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.8113   9.6699   1.0500   4.2513   4.6695 &  32.0999 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2674   1.0500            0.1224 &  32.2222 r
  mprj/buf_i[87] (net)                                   1   0.0087 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0484   0.2675   1.0500   0.0196   0.0209 &  32.2431 r
  data arrival time                                                                                                 32.2431

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.2916 &  37.5205 r
  clock reconvergence pessimism                                                                           0.0000    37.5205
  clock uncertainty                                                                                      -0.1000    37.4205
  library setup time                                                                    1.0000           -0.1567    37.2638
  data required time                                                                                                37.2638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2638
  data arrival time                                                                                                -32.2431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3968 
  total derate : arrival time                                                                            -0.2292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6260 

  slack (with derating applied) (MET)                                                                     5.0207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6467 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            9.4441                     5.2202 &  27.2202 r
  wbs_dat_i[6] (net)                                     2   0.3266 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.2202 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    5.3665   9.4681   1.0500   2.1910   2.5914 &  29.8116 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2746   1.0500            0.1421 &  29.9538 r
  mprj/buf_i[6] (net)                                    2   0.0114 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2746   1.0500   0.0000   0.0004 &  29.9541 r
  data arrival time                                                                                                 29.9541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.0628 &  35.2917 r
  clock reconvergence pessimism                                                                           0.0000    35.2917
  clock uncertainty                                                                                      -0.1000    35.1917
  library setup time                                                                    1.0000           -0.1510    35.0407
  data required time                                                                                                35.0407
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0407
  data arrival time                                                                                                -29.9541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2795 
  total derate : arrival time                                                                            -0.1302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4097 

  slack (with derating applied) (MET)                                                                     5.0866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4963 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             9.6439                     5.4230 &  27.4230 r
  la_oenb[15] (net)                                      2   0.3336 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.4230 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.1497   9.6539   1.0500   3.8678   4.2625 &  31.6855 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2784   1.0500            0.1350 &  31.8205 r
  mprj/buf_i[79] (net)                                   1   0.0118 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0672   0.2784   1.0500   0.0269   0.0287 &  31.8492 r
  data arrival time                                                                                                 31.8492

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   2.0130 &  37.2419 r
  clock reconvergence pessimism                                                                           0.0000    37.2419
  clock uncertainty                                                                                      -0.1000    37.1419
  library setup time                                                                    1.0000           -0.1572    36.9847
  data required time                                                                                                36.9847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9847
  data arrival time                                                                                                -31.8492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3822 
  total derate : arrival time                                                                            -0.2108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5929 

  slack (with derating applied) (MET)                                                                     5.1355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7284 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          9.5536                     5.3877 &  27.3877 r
  la_data_in[23] (net)                                   2   0.3310 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.3877 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.5929   9.5616   1.0500   4.1403   4.5314 &  31.9191 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2545   1.0500            0.1150 &  32.0341 r
  mprj/buf_i[151] (net)                                  1   0.0056 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2545   1.0500   0.0000   0.0002 &  32.0343 r
  data arrival time                                                                                                 32.0343

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2682 &  37.4971 r
  clock reconvergence pessimism                                                                           0.0000    37.4971
  clock uncertainty                                                                                      -0.1000    37.3971
  library setup time                                                                    1.0000           -0.1556    37.2415
  data required time                                                                                                37.2415
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2415
  data arrival time                                                                                                -32.0343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2071

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3956 
  total derate : arrival time                                                                            -0.2213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6169 

  slack (with derating applied) (MET)                                                                     5.2071 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8240 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             9.5231                     5.3621 &  27.3621 r
  la_oenb[16] (net)                                      2   0.3296 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.3621 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.1331   9.5320   1.0500   3.8766   4.2607 &  31.6227 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2510   1.0500            0.1130 &  31.7358 r
  mprj/buf_i[80] (net)                                   1   0.0047 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2510   1.0500   0.0000   0.0002 &  31.7360 r
  data arrival time                                                                                                 31.7360

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.9969 &  37.2258 r
  clock reconvergence pessimism                                                                           0.0000    37.2258
  clock uncertainty                                                                                      -0.1000    37.1258
  library setup time                                                                    1.0000           -0.1551    36.9707
  data required time                                                                                                36.9707
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9707
  data arrival time                                                                                                -31.7360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3813 
  total derate : arrival time                                                                            -0.2083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5896 

  slack (with derating applied) (MET)                                                                     5.2347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8243 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             9.7041                     5.4405 &  27.4405 r
  la_oenb[14] (net)                                      2   0.3350 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.4405 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.9750   9.7164   1.0500   3.7653   4.1723 &  31.6128 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2660   1.0500            0.1180 &  31.7308 r
  mprj/buf_i[78] (net)                                   1   0.0082 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2660   1.0500   0.0000   0.0003 &  31.7312 r
  data arrival time                                                                                                 31.7312

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.9968 &  37.2258 r
  clock reconvergence pessimism                                                                           0.0000    37.2258
  clock uncertainty                                                                                      -0.1000    37.1258
  library setup time                                                                    1.0000           -0.1563    36.9695
  data required time                                                                                                36.9695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9695
  data arrival time                                                                                                -31.7312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3813 
  total derate : arrival time                                                                            -0.2043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5856 

  slack (with derating applied) (MET)                                                                     5.2383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8240 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            9.1495                     5.0593 &  27.0592 r
  wbs_adr_i[9] (net)                                     2   0.3164 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.0592 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2213   9.1723   1.0500   2.1316   2.5187 &  29.5779 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2770   1.0500            0.1625 &  29.7404 r
  mprj/buf_i[41] (net)                                   2   0.0132 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0875   0.2770   1.0500   0.0354   0.0377 &  29.7781 r
  data arrival time                                                                                                 29.7781

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.0563 &  35.2852 r
  clock reconvergence pessimism                                                                           0.0000    35.2852
  clock uncertainty                                                                                      -0.1000    35.1852
  library setup time                                                                    1.0000           -0.1512    35.0340
  data required time                                                                                                35.0340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0340
  data arrival time                                                                                                -29.7781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2792 
  total derate : arrival time                                                                            -0.1295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4087 

  slack (with derating applied) (MET)                                                                     5.2559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6646 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          9.5628                     5.3813 &  27.3813 r
  la_data_in[25] (net)                                   2   0.3309 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.3813 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.4430   9.5722   1.0500   4.0513   4.4487 &  31.8299 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3004   1.0500            0.1629 &  31.9928 r
  mprj/buf_i[153] (net)                                  2   0.0192 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0727   0.3004   1.0500   0.0281   0.0305 &  32.0233 r
  data arrival time                                                                                                 32.0233

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3246 &  37.5536 r
  clock reconvergence pessimism                                                                           0.0000    37.5536
  clock uncertainty                                                                                      -0.1000    37.4536
  library setup time                                                                    1.0000           -0.1593    37.2943
  data required time                                                                                                37.2943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2943
  data arrival time                                                                                                -32.0233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3986 
  total derate : arrival time                                                                            -0.2211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6196 

  slack (with derating applied) (MET)                                                                     5.2710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8906 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           9.4916                     5.2493 &  27.2493 r
  wbs_dat_i[13] (net)                                    2   0.3283 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.2493 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.9616   9.5148   1.0500   2.4306   2.8422 &  30.0915 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2538   1.0500            0.1171 &  30.2086 r
  mprj/buf_i[13] (net)                                   1   0.0055 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2538   1.0500   0.0000   0.0001 &  30.2088 r
  data arrival time                                                                                                 30.2088

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7063 &  35.9352 r
  clock reconvergence pessimism                                                                           0.0000    35.9352
  clock uncertainty                                                                                      -0.1000    35.8352
  library setup time                                                                    1.0000           -0.1527    35.6825
  data required time                                                                                                35.6825
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6825
  data arrival time                                                                                                -30.2088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3134 
  total derate : arrival time                                                                            -0.1409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4543 

  slack (with derating applied) (MET)                                                                     5.4738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9281 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               9.5023                     5.2659 &  27.2659 r
  io_in[28] (net)                                        2   0.3289 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.2659 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.3250   9.5228   1.0500   3.4344   3.8665 &  31.1324 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3137   1.0500            0.1792 &  31.3116 r
  mprj/buf_i[220] (net)                                  2   0.0242 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3137   1.0500   0.0000   0.0011 &  31.3127 r
  data arrival time                                                                                                 31.3127

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8222 &  37.0511 r
  clock reconvergence pessimism                                                                           0.0000    37.0511
  clock uncertainty                                                                                      -0.1000    36.9511
  library setup time                                                                    1.0000           -0.1594    36.7917
  data required time                                                                                                36.7917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7917
  data arrival time                                                                                                -31.3127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3721 
  total derate : arrival time                                                                            -0.1927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5648 

  slack (with derating applied) (MET)                                                                     5.4791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0439 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          9.9505                     5.4917 &  27.4917 r
  la_data_in[60] (net)                                   2   0.3440 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.4917 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0612   9.9782   1.0500   3.3098   3.7851 &  31.2769 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4056   1.0500            0.2382 &  31.5150 r
  mprj/buf_i[188] (net)                                  2   0.0521 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2790   0.4060   1.0500   0.1138   0.1268 &  31.6418 r
  data arrival time                                                                                                 31.6418

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2696 &  37.4985 r
  clock reconvergence pessimism                                                                           0.0000    37.4985
  clock uncertainty                                                                                      -0.1000    37.3985
  library setup time                                                                    1.0000           -0.1677    37.2308
  data required time                                                                                                37.2308
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2308
  data arrival time                                                                                                -31.6418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3957 
  total derate : arrival time                                                                            -0.1976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5933 

  slack (with derating applied) (MET)                                                                     5.5890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1822 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            8.7849                     4.8622 &  26.8622 r
  wbs_dat_i[9] (net)                                     2   0.3038 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8622 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    4.6194   8.8048   1.0500   1.8883   2.2435 &  29.1057 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2822   1.0500            0.1897 &  29.2954 r
  mprj/buf_i[9] (net)                                    2   0.0165 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.1245   0.2822   1.0500   0.0506   0.0538 &  29.3491 r
  data arrival time                                                                                                 29.3491

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.0562 &  35.2851 r
  clock reconvergence pessimism                                                                           0.0000    35.2851
  clock uncertainty                                                                                      -0.1000    35.1851
  library setup time                                                                    1.0000           -0.1516    35.0335
  data required time                                                                                                35.0335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0335
  data arrival time                                                                                                -29.3491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2792 
  total derate : arrival time                                                                            -0.1184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3976 

  slack (with derating applied) (MET)                                                                     5.6843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0819 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            9.3442                     5.1580 &  27.1580 r
  wbs_adr_i[5] (net)                                     2   0.3229 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.1580 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.6526   9.3697   1.0500   1.9027   2.2966 &  29.4546 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2640   1.0500            0.1368 &  29.5915 r
  mprj/buf_i[37] (net)                                   1   0.0089 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0164   0.2640   1.0500   0.0062   0.0069 &  29.5983 r
  data arrival time                                                                                                 29.5983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.4175 &  35.6464 r
  clock reconvergence pessimism                                                                           0.0000    35.6464
  clock uncertainty                                                                                      -0.1000    35.5464
  library setup time                                                                    1.0000           -0.1523    35.3941
  data required time                                                                                                35.3941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3941
  data arrival time                                                                                                -29.5983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2982 
  total derate : arrival time                                                                            -0.1162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4144 

  slack (with derating applied) (MET)                                                                     5.7958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2102 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           9.0834                     5.0184 &  27.0184 r
  wbs_adr_i[18] (net)                                    2   0.3140 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0184 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.6269   9.1068   1.0500   2.2946   2.6821 &  29.7005 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2480   1.0500            0.1356 &  29.8361 r
  mprj/buf_i[50] (net)                                   1   0.0054 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2480   1.0500   0.0000   0.0001 &  29.8363 r
  data arrival time                                                                                                 29.8363

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7427 &  35.9716 r
  clock reconvergence pessimism                                                                           0.0000    35.9716
  clock uncertainty                                                                                      -0.1000    35.8716
  library setup time                                                                    1.0000           -0.1523    35.7193
  data required time                                                                                                35.7193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7193
  data arrival time                                                                                                -29.8363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3153 
  total derate : arrival time                                                                            -0.1342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4495 

  slack (with derating applied) (MET)                                                                     5.8830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3325 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            9.1985                     5.0783 &  27.0783 r
  wbs_dat_i[3] (net)                                     2   0.3179 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.0783 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.7164   9.2233   1.0500   1.5029   1.8718 &  28.9501 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2521   1.0500            0.1329 &  29.0830 r
  mprj/buf_i[3] (net)                                    1   0.0061 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2521   1.0500   0.0000   0.0001 &  29.0831 r
  data arrival time                                                                                                 29.0831

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.0555 &  35.2845 r
  clock reconvergence pessimism                                                                           0.0000    35.2845
  clock uncertainty                                                                                      -0.1000    35.1845
  library setup time                                                                    1.0000           -0.1490    35.0355
  data required time                                                                                                35.0355
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0355
  data arrival time                                                                                                -29.0831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2791 
  total derate : arrival time                                                                            -0.0955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3746 

  slack (with derating applied) (MET)                                                                     5.9523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3270 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            9.3596                     5.1653 &  27.1653 r
  wbs_adr_i[4] (net)                                     2   0.3235 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.1653 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0779   9.3855   1.0500   1.6563   2.0411 &  29.2065 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2591   1.0500            0.1306 &  29.3370 r
  mprj/buf_i[36] (net)                                   1   0.0075 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0077   0.2591   1.0500   0.0029   0.0032 &  29.3403 r
  data arrival time                                                                                                 29.3403

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.3560 &  35.5849 r
  clock reconvergence pessimism                                                                           0.0000    35.5849
  clock uncertainty                                                                                      -0.1000    35.4849
  library setup time                                                                    1.0000           -0.1515    35.3334
  data required time                                                                                                35.3334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3334
  data arrival time                                                                                                -29.3403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9931

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2950 
  total derate : arrival time                                                                            -0.1036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3985 

  slack (with derating applied) (MET)                                                                     5.9931 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3916 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            8.9022                     4.9081 &  26.9081 r
  wbs_sel_i[3] (net)                                     2   0.3074 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.9081 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8276   8.9259   1.0500   1.5534   1.9180 &  28.8261 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2626   1.0500            0.1620 &  28.9881 r
  mprj/buf_i[233] (net)                                  2   0.0102 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2626   1.0500   0.0000   0.0004 &  28.9885 r
  data arrival time                                                                                                 28.9885

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   0.0555 &  35.2845 r
  clock reconvergence pessimism                                                                           0.0000    35.2845
  clock uncertainty                                                                                      -0.1000    35.1845
  library setup time                                                                    1.0000           -0.1499    35.0346
  data required time                                                                                                35.0346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0346
  data arrival time                                                                                                -28.9885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2791 
  total derate : arrival time                                                                            -0.0991 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3782 

  slack (with derating applied) (MET)                                                                     6.0460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4242 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           9.0980                     5.0367 &  27.0367 r
  wbs_adr_i[20] (net)                                    2   0.3147 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0367 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1347   9.1196   1.0500   2.0966   2.4679 &  29.5046 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2421   1.0500            0.1286 &  29.6331 r
  mprj/buf_i[52] (net)                                   1   0.0037 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2421   1.0500   0.0000   0.0001 &  29.6332 r
  data arrival time                                                                                                 29.6332

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7120 &  35.9410 r
  clock reconvergence pessimism                                                                           0.0000    35.9410
  clock uncertainty                                                                                      -0.1000    35.8410
  library setup time                                                                    1.0000           -0.1517    35.6893
  data required time                                                                                                35.6893
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6893
  data arrival time                                                                                                -29.6332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3137 
  total derate : arrival time                                                                            -0.1236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4373 

  slack (with derating applied) (MET)                                                                     6.0560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4934 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           9.4402                     5.2052 &  27.2052 r
  wbs_dat_i[11] (net)                                    2   0.3261 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.2052 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.6456   9.4660   1.0500   1.8988   2.2942 &  29.4994 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2484   1.0500            0.1143 &  29.6137 r
  mprj/buf_i[11] (net)                                   1   0.0042 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2484   1.0500   0.0000   0.0002 &  29.6139 r
  data arrival time                                                                                                 29.6139

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7087 &  35.9376 r
  clock reconvergence pessimism                                                                           0.0000    35.9376
  clock uncertainty                                                                                      -0.1000    35.8376
  library setup time                                                                    1.0000           -0.1522    35.6854
  data required time                                                                                                35.6854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6854
  data arrival time                                                                                                -29.6139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3135 
  total derate : arrival time                                                                            -0.1147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4282 

  slack (with derating applied) (MET)                                                                     6.0715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4997 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           9.0857                     5.0259 &  27.0259 r
  wbs_adr_i[17] (net)                                    2   0.3142 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0259 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8459   9.1080   1.0500   1.9804   2.3489 &  29.3748 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2404   1.0500            0.1274 &  29.5023 r
  mprj/buf_i[49] (net)                                   1   0.0033 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2404   1.0500   0.0000   0.0001 &  29.5023 r
  data arrival time                                                                                                 29.5023

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.5992 &  35.8281 r
  clock reconvergence pessimism                                                                           0.0000    35.8281
  clock uncertainty                                                                                      -0.1000    35.7281
  library setup time                                                                    1.0000           -0.1511    35.5770
  data required time                                                                                                35.5770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5770
  data arrival time                                                                                                -29.5023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3078 
  total derate : arrival time                                                                            -0.1179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4257 

  slack (with derating applied) (MET)                                                                     6.0747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5003 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                              14.8497                     8.0400 &  30.0400 r
  io_in[36] (net)                                        2   0.5111 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  30.0400 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  14.9323   1.0500   0.0000   0.6903 &  30.7303 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4200   1.0500           -0.0233 &  30.7070 r
  mprj/buf_i[228] (net)                                  2   0.0359 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4201   1.0500   0.0000   0.0035 &  30.7105 r
  data arrival time                                                                                                 30.7105

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8379 &  37.0668 r
  clock reconvergence pessimism                                                                           0.0000    37.0668
  clock uncertainty                                                                                      -0.1000    36.9668
  library setup time                                                                    1.0000           -0.1680    36.7988
  data required time                                                                                                36.7988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7988
  data arrival time                                                                                                -30.7105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3729 
  total derate : arrival time                                                                            -0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4072 

  slack (with derating applied) (MET)                                                                     6.0884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4956 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            9.3429                     5.1383 &  27.1383 r
  wbs_dat_i[2] (net)                                     2   0.3225 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.1383 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.5299   9.3720   1.0500   1.4215   1.8133 &  28.9516 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3071   1.0500            0.1813 &  29.1329 r
  mprj/buf_i[2] (net)                                    2   0.0226 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0602   0.3071   1.0500   0.0232   0.0255 &  29.1584 r
  data arrival time                                                                                                 29.1584

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.2810 &  35.5099 r
  clock reconvergence pessimism                                                                           0.0000    35.5099
  clock uncertainty                                                                                      -0.1000    35.4099
  library setup time                                                                    1.0000           -0.1552    35.2547
  data required time                                                                                                35.2547
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2547
  data arrival time                                                                                                -29.1584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2910 
  total derate : arrival time                                                                            -0.0962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3872 

  slack (with derating applied) (MET)                                                                     6.0963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4835 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                              11.4010                     6.2745 &  28.2745 r
  io_in[33] (net)                                        2   0.3941 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.2745 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3438  11.4349   1.0500   1.7503   2.2449 &  30.5194 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3310   1.0500            0.0848 &  30.6042 r
  mprj/buf_i[225] (net)                                  2   0.0211 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0008   0.3310   1.0500   0.0003   0.0013 &  30.6054 r
  data arrival time                                                                                                 30.6054

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8597 &  37.0886 r
  clock reconvergence pessimism                                                                           0.0000    37.0886
  clock uncertainty                                                                                      -0.1000    36.9886
  library setup time                                                                    1.0000           -0.1608    36.8278
  data required time                                                                                                36.8278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8278
  data arrival time                                                                                                -30.6054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3741 
  total derate : arrival time                                                                            -0.1110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4851 

  slack (with derating applied) (MET)                                                                     6.2224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7075 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           8.8230                     4.8744 &  26.8744 r
  wbs_dat_i[17] (net)                                    2   0.3049 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8744 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.0758   8.8458   1.0500   2.0720   2.4421 &  29.3166 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2392   1.0500            0.1421 &  29.4586 r
  mprj/buf_i[17] (net)                                   1   0.0039 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2392   1.0500   0.0000   0.0001 &  29.4587 r
  data arrival time                                                                                                 29.4587

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7110 &  35.9399 r
  clock reconvergence pessimism                                                                           0.0000    35.9399
  clock uncertainty                                                                                      -0.1000    35.8399
  library setup time                                                                    1.0000           -0.1515    35.6884
  data required time                                                                                                35.6884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6884
  data arrival time                                                                                                -29.4587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3136 
  total derate : arrival time                                                                            -0.1231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4367 

  slack (with derating applied) (MET)                                                                     6.2297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6664 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            9.6314                     5.3358 &  27.3358 r
  wbs_adr_i[0] (net)                                     2   0.3334 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.3358 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7057   9.6543   1.0500   1.0995   1.4566 &  28.7924 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2698   1.0500            0.1259 &  28.9183 r
  mprj/buf_i[32] (net)                                   1   0.0095 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0940   0.2698   1.0500   0.0379   0.0402 &  28.9585 r
  data arrival time                                                                                                 28.9585

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.2935 &  35.5224 r
  clock reconvergence pessimism                                                                           0.0000    35.5224
  clock uncertainty                                                                                      -0.1000    35.4224
  library setup time                                                                    1.0000           -0.1521    35.2704
  data required time                                                                                                35.2704
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2704
  data arrival time                                                                                                -28.9585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2917 
  total derate : arrival time                                                                            -0.0773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3689 

  slack (with derating applied) (MET)                                                                     6.3118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6808 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           8.6535                     4.7977 &  26.7977 r
  wbs_dat_i[16] (net)                                    2   0.2994 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.7977 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8245   8.6721   1.0500   1.9703   2.3162 &  29.1139 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2561   1.0500            0.1704 &  29.2843 r
  mprj/buf_i[16] (net)                                   1   0.0093 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0565   0.2561   1.0500   0.0229   0.0244 &  29.3086 r
  data arrival time                                                                                                 29.3086

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7078 &  35.9368 r
  clock reconvergence pessimism                                                                           0.0000    35.9368
  clock uncertainty                                                                                      -0.1000    35.8368
  library setup time                                                                    1.0000           -0.1529    35.6839
  data required time                                                                                                35.6839
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6839
  data arrival time                                                                                                -29.3086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3135 
  total derate : arrival time                                                                            -0.1196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4330 

  slack (with derating applied) (MET)                                                                     6.3753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8083 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           8.8470                     4.9016 &  26.9016 r
  wbs_dat_i[15] (net)                                    2   0.3061 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9016 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3603   8.8667   1.0500   1.7823   2.1301 &  29.0317 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2443   1.0500            0.1462 &  29.1779 r
  mprj/buf_i[15] (net)                                   1   0.0053 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0456   0.2443   1.0500   0.0184   0.0195 &  29.1974 r
  data arrival time                                                                                                 29.1974

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.6011 &  35.8300 r
  clock reconvergence pessimism                                                                           0.0000    35.8300
  clock uncertainty                                                                                      -0.1000    35.7300
  library setup time                                                                    1.0000           -0.1514    35.5786
  data required time                                                                                                35.5786
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5786
  data arrival time                                                                                                -29.1974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3079 
  total derate : arrival time                                                                            -0.1093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4172 

  slack (with derating applied) (MET)                                                                     6.3812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7984 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           8.9949                     4.9714 &  26.9714 r
  wbs_dat_i[20] (net)                                    2   0.3109 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9714 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.9900   9.0177   1.0500   2.0381   2.4092 &  29.3806 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2412   1.0500            0.1338 &  29.5144 r
  mprj/buf_i[20] (net)                                   1   0.0039 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2412   1.0500   0.0000   0.0002 &  29.5145 r
  data arrival time                                                                                                 29.5145

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.9201 &  36.1490 r
  clock reconvergence pessimism                                                                           0.0000    36.1490
  clock uncertainty                                                                                      -0.1000    36.0490
  library setup time                                                                    1.0000           -0.1524    35.8966
  data required time                                                                                                35.8966
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8966
  data arrival time                                                                                                -29.5145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3246 
  total derate : arrival time                                                                            -0.1211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4457 

  slack (with derating applied) (MET)                                                                     6.3821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8278 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            8.3289                     4.5975 &  26.5975 r
  wbs_adr_i[8] (net)                                     2   0.2876 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5975 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4901   8.3507   1.0500   1.4144   1.7478 &  28.3453 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2705   1.0500            0.2048 &  28.5501 r
  mprj/buf_i[40] (net)                                   2   0.0145 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2705   1.0500   0.0000   0.0005 &  28.5506 r
  data arrival time                                                                                                 28.5506

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.0560 &  35.2849 r
  clock reconvergence pessimism                                                                           0.0000    35.2849
  clock uncertainty                                                                                      -0.1000    35.1849
  library setup time                                                                    1.0000           -0.1506    35.0343
  data required time                                                                                                35.0343
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0343
  data arrival time                                                                                                -28.5506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2792 
  total derate : arrival time                                                                            -0.0930 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3722 

  slack (with derating applied) (MET)                                                                     6.4837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8559 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          9.8475                     5.4451 &  27.4451 r
  la_data_in[54] (net)                                   2   0.3406 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.4451 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.6769   9.8723   1.0500   2.6942   3.1235 &  30.5686 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2973   1.0500            0.1419 &  30.7105 r
  mprj/buf_i[182] (net)                                  2   0.0166 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1054   0.2973   1.0500   0.0425   0.0453 &  30.7558 r
  data arrival time                                                                                                 30.7558

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4189 &  37.6478 r
  clock reconvergence pessimism                                                                           0.0000    37.6478
  clock uncertainty                                                                                      -0.1000    37.5478
  library setup time                                                                    1.0000           -0.1591    37.3887
  data required time                                                                                                37.3887
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3887
  data arrival time                                                                                                -30.7558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4035 
  total derate : arrival time                                                                            -0.1577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5612 

  slack (with derating applied) (MET)                                                                     6.6329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1941 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          7.7369                     4.3680 &  26.3680 r
  la_data_in[10] (net)                                   2   0.2680 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3680 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.6055   7.7428   1.0500   3.1362   3.4391 &  29.8071 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2322   1.0500            0.2012 &  30.0083 r
  mprj/buf_i[138] (net)                                  1   0.0060 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2322   1.0500   0.0000   0.0002 &  30.0085 r
  data arrival time                                                                                                 30.0085

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.6987 &  36.9276 r
  clock reconvergence pessimism                                                                           0.0000    36.9276
  clock uncertainty                                                                                      -0.1000    36.8276
  library setup time                                                                    1.0000           -0.1525    36.6751
  data required time                                                                                                36.6751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6751
  data arrival time                                                                                                -30.0085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3656 
  total derate : arrival time                                                                            -0.1734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5390 

  slack (with derating applied) (MET)                                                                     6.6666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2055 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                               10.6772                     5.9033 &  27.9034 r
  io_in[5] (net)                                         2   0.3695 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.9034 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2707  10.7027   1.0500   1.3248   1.7362 &  29.6395 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3434   1.0500            0.1412 &  29.7808 r
  mprj/buf_i[197] (net)                                  2   0.0292 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0461   0.3434   1.0500   0.0184   0.0207 &  29.8015 r
  data arrival time                                                                                                 29.8015

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5076 &  36.7366 r
  clock reconvergence pessimism                                                                           0.0000    36.7366
  clock uncertainty                                                                                      -0.1000    36.6366
  library setup time                                                                    1.0000           -0.1617    36.4749
  data required time                                                                                                36.4749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4749
  data arrival time                                                                                                -29.8015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3556 
  total derate : arrival time                                                                            -0.0904 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4460 

  slack (with derating applied) (MET)                                                                     6.6734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1194 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            8.7929                     4.8523 &  26.8523 r
  wbs_dat_i[1] (net)                                     2   0.3037 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8523 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.9507   8.8160   1.0500   1.1915   1.5394 &  28.3916 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2529   1.0500            0.1583 &  28.5499 r
  mprj/buf_i[1] (net)                                    1   0.0078 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2529   1.0500   0.0000   0.0002 &  28.5501 r
  data arrival time                                                                                                 28.5501

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.2796 &  35.5085 r
  clock reconvergence pessimism                                                                           0.0000    35.5085
  clock uncertainty                                                                                      -0.1000    35.4085
  library setup time                                                                    1.0000           -0.1505    35.2580
  data required time                                                                                                35.2580
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2580
  data arrival time                                                                                                -28.5501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2909 
  total derate : arrival time                                                                            -0.0809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3718 

  slack (with derating applied) (MET)                                                                     6.7079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0796 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            8.8128                     4.8588 &  26.8588 r
  wbs_sel_i[2] (net)                                     2   0.3043 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8588 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4918   8.8379   1.0500   1.0124   1.3553 &  28.2141 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2909   1.0500            0.1963 &  28.4104 r
  mprj/buf_i[232] (net)                                  2   0.0194 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0271   0.2909   1.0500   0.0106   0.0119 &  28.4223 r
  data arrival time                                                                                                 28.4223

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   0.2164 &  35.4453 r
  clock reconvergence pessimism                                                                           0.0000    35.4453
  clock uncertainty                                                                                      -0.1000    35.3453
  library setup time                                                                    1.0000           -0.1534    35.1918
  data required time                                                                                                35.1918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1918
  data arrival time                                                                                                -28.4223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2876 
  total derate : arrival time                                                                            -0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3621 

  slack (with derating applied) (MET)                                                                     6.7696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1316 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          9.6541                     5.3345 &  27.3345 r
  la_data_in[55] (net)                                   2   0.3338 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.3345 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.3745   9.6789   1.0500   2.5820   3.0043 &  30.3387 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3247   1.0500            0.1812 &  30.5200 r
  mprj/buf_i[183] (net)                                  2   0.0273 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1714   0.3247   1.0500   0.0701   0.0748 &  30.5947 r
  data arrival time                                                                                                 30.5947

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4190 &  37.6479 r
  clock reconvergence pessimism                                                                           0.0000    37.6479
  clock uncertainty                                                                                      -0.1000    37.5479
  library setup time                                                                    1.0000           -0.1612    37.3867
  data required time                                                                                                37.3867
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3867
  data arrival time                                                                                                -30.5947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4035 
  total derate : arrival time                                                                            -0.1553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5588 

  slack (with derating applied) (MET)                                                                     6.7920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3507 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          9.5049                     5.2557 &  27.2557 r
  la_data_in[57] (net)                                   2   0.3287 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2557 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.1768   9.5288   1.0500   2.5172   2.9303 &  30.1861 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3389   1.0500            0.1999 &  30.3860 r
  mprj/buf_i[185] (net)                                  2   0.0318 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0955   0.3390   1.0500   0.0378   0.0434 &  30.4294 r
  data arrival time                                                                                                 30.4294

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2962 &  37.5252 r
  clock reconvergence pessimism                                                                           0.0000    37.5252
  clock uncertainty                                                                                      -0.1000    37.4252
  library setup time                                                                    1.0000           -0.1624    37.2628
  data required time                                                                                                37.2628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2628
  data arrival time                                                                                                -30.4294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3971 
  total derate : arrival time                                                                            -0.1511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5482 

  slack (with derating applied) (MET)                                                                     6.8334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3816 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           8.9256                     4.9337 &  26.9337 r
  wbs_dat_i[12] (net)                                    2   0.3085 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9337 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5120   8.9478   1.0500   1.4180   1.7627 &  28.6964 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2521   1.0500            0.1495 &  28.8459 r
  mprj/buf_i[12] (net)                                   1   0.0071 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0565   0.2521   1.0500   0.0230   0.0243 &  28.8702 r
  data arrival time                                                                                                 28.8702

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7539 &  35.9828 r
  clock reconvergence pessimism                                                                           0.0000    35.9828
  clock uncertainty                                                                                      -0.1000    35.8828
  library setup time                                                                    1.0000           -0.1527    35.7301
  data required time                                                                                                35.7301
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7301
  data arrival time                                                                                                -28.8702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3159 
  total derate : arrival time                                                                            -0.0922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4081 

  slack (with derating applied) (MET)                                                                     6.8599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2680 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               9.2212                     5.0881 &  27.0881 r
  wbs_stb_i (net)                                        2   0.3186 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.0881 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0041   9.2470   1.0500   0.8148   1.1665 &  28.2546 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2588   1.0500            0.1386 &  28.3932 r
  mprj/buf_i[235] (net)                                  1   0.0079 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0311   0.2588   1.0500   0.0126   0.0135 &  28.4067 r
  data arrival time                                                                                                 28.4067

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   0.3363 &  35.5652 r
  clock reconvergence pessimism                                                                           0.0000    35.5652
  clock uncertainty                                                                                      -0.1000    35.4652
  library setup time                                                                    1.0000           -0.1514    35.3138
  data required time                                                                                                35.3138
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3138
  data arrival time                                                                                                -28.4067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9071

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2939 
  total derate : arrival time                                                                            -0.0628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3567 

  slack (with derating applied) (MET)                                                                     6.9071 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2638 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           8.3504                     4.6269 &  26.6269 r
  wbs_dat_i[14] (net)                                    2   0.2888 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6269 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6673   8.3690   1.0500   1.4902   1.8086 &  28.4355 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2356   1.0500            0.1670 &  28.6025 r
  mprj/buf_i[14] (net)                                   1   0.0047 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0470   0.2356   1.0500   0.0190   0.0201 &  28.6226 r
  data arrival time                                                                                                 28.6226

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.6002 &  35.8291 r
  clock reconvergence pessimism                                                                           0.0000    35.8291
  clock uncertainty                                                                                      -0.1000    35.7291
  library setup time                                                                    1.0000           -0.1505    35.5787
  data required time                                                                                                35.5787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5787
  data arrival time                                                                                                -28.6226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3078 
  total derate : arrival time                                                                            -0.0950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4028 

  slack (with derating applied) (MET)                                                                     6.9561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3589 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            8.5620                     4.7284 &  26.7284 r
  wbs_dat_i[0] (net)                                     2   0.2958 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.7284 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.4209   8.5850   1.0500   0.9836   1.3090 &  28.0374 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2731   1.0500            0.1935 &  28.2309 r
  mprj/buf_i[0] (net)                                    2   0.0144 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0771   0.2731   1.0500   0.0313   0.0334 &  28.2643 r
  data arrival time                                                                                                 28.2643

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.2840 &  35.5129 r
  clock reconvergence pessimism                                                                           0.0000    35.5129
  clock uncertainty                                                                                      -0.1000    35.4129
  library setup time                                                                    1.0000           -0.1523    35.2607
  data required time                                                                                                35.2607
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2607
  data arrival time                                                                                                -28.2643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2912 
  total derate : arrival time                                                                            -0.0731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3643 

  slack (with derating applied) (MET)                                                                     6.9963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3606 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            8.4271                     4.6581 &  26.6581 r
  wbs_adr_i[3] (net)                                     2   0.2912 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.6581 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1417   8.4484   1.0500   0.8739   1.1841 &  27.8422 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2858   1.0500            0.2140 &  28.0562 r
  mprj/buf_i[35] (net)                                   2   0.0194 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0868   0.2858   1.0500   0.0350   0.0376 &  28.0938 r
  data arrival time                                                                                                 28.0938

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.1529 &  35.3818 r
  clock reconvergence pessimism                                                                           0.0000    35.3818
  clock uncertainty                                                                                      -0.1000    35.2818
  library setup time                                                                    1.0000           -0.1526    35.1292
  data required time                                                                                                35.1292
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1292
  data arrival time                                                                                                -28.0938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2843 
  total derate : arrival time                                                                            -0.0684 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3526 

  slack (with derating applied) (MET)                                                                     7.0354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3881 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                              10.7144                     5.8733 &  27.8733 r
  io_in[32] (net)                                        2   0.3697 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.8733 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2040  10.7529   1.0500   1.2990   1.7599 &  29.6331 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3300   1.0500            0.1240 &  29.7571 r
  mprj/buf_i[224] (net)                                  2   0.0241 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0549   0.3300   1.0500   0.0220   0.0241 &  29.7812 r
  data arrival time                                                                                                 29.7812

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8610 &  37.0899 r
  clock reconvergence pessimism                                                                           0.0000    37.0899
  clock uncertainty                                                                                      -0.1000    36.9899
  library setup time                                                                    1.0000           -0.1607    36.8292
  data required time                                                                                                36.8292
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8292
  data arrival time                                                                                                -29.7812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3742 
  total derate : arrival time                                                                            -0.0909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4650 

  slack (with derating applied) (MET)                                                                     7.0480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5130 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          9.1728                     5.0830 &  27.0830 r
  la_data_in[51] (net)                                   2   0.3174 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.0830 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4524   9.1937   1.0500   2.6353   3.0254 &  30.1084 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2550   1.0500            0.1378 &  30.2462 r
  mprj/buf_i[179] (net)                                  1   0.0070 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0910   0.2550   1.0500   0.0367   0.0388 &  30.2850 r
  data arrival time                                                                                                 30.2850

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3704 &  37.5993 r
  clock reconvergence pessimism                                                                           0.0000    37.5993
  clock uncertainty                                                                                      -0.1000    37.4993
  library setup time                                                                    1.0000           -0.1557    37.3436
  data required time                                                                                                37.3436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3436
  data arrival time                                                                                                -30.2850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4010 
  total derate : arrival time                                                                            -0.1525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5534 

  slack (with derating applied) (MET)                                                                     7.0586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6121 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            8.4166                     4.6503 &  26.6503 r
  wbs_dat_i[4] (net)                                     2   0.2908 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.6503 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.8145   8.4385   1.0500   1.1366   1.4596 &  28.1099 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2430   1.0500            0.1707 &  28.2806 r
  mprj/buf_i[4] (net)                                    1   0.0065 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0182   0.2430   1.0500   0.0072   0.0078 &  28.2884 r
  data arrival time                                                                                                 28.2884

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.4099 &  35.6388 r
  clock reconvergence pessimism                                                                           0.0000    35.6388
  clock uncertainty                                                                                      -0.1000    35.5388
  library setup time                                                                    1.0000           -0.1504    35.3883
  data required time                                                                                                35.3883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3883
  data arrival time                                                                                                -28.2884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2978 
  total derate : arrival time                                                                            -0.0780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3758 

  slack (with derating applied) (MET)                                                                     7.0999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4757 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            8.2856                     4.5878 &  26.5878 r
  wbs_dat_i[8] (net)                                     2   0.2864 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5878 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.9914   8.3049   1.0500   0.7999   1.0925 &  27.6802 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2409   1.0500            0.1764 &  27.8567 r
  mprj/buf_i[8] (net)                                    1   0.0064 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0497   0.2409   1.0500   0.0202   0.0215 &  27.8781 r
  data arrival time                                                                                                 27.8781

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.0556 &  35.2845 r
  clock reconvergence pessimism                                                                           0.0000    35.2845
  clock uncertainty                                                                                      -0.1000    35.1845
  library setup time                                                                    1.0000           -0.1480    35.0365
  data required time                                                                                                35.0365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0365
  data arrival time                                                                                                -27.8781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2791 
  total derate : arrival time                                                                            -0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3406 

  slack (with derating applied) (MET)                                                                     7.1583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4989 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                9.2549                     5.1430 &  27.1430 r
  wbs_we_i (net)                                         2   0.3206 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.1430 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1572   9.2732   1.0500   0.4595   0.7572 &  27.9002 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2632   1.0500            0.1418 &  28.0419 r
  mprj/buf_i[234] (net)                                  1   0.0090 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0205   0.2632   1.0500   0.0078   0.0086 &  28.0505 r
  data arrival time                                                                                                 28.0505

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   0.3202 &  35.5491 r
  clock reconvergence pessimism                                                                           0.0000    35.5491
  clock uncertainty                                                                                      -0.1000    35.4491
  library setup time                                                                    1.0000           -0.1517    35.2975
  data required time                                                                                                35.2975
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2975
  data arrival time                                                                                                -28.0505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2931 
  total derate : arrival time                                                                            -0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3363 

  slack (with derating applied) (MET)                                                                     7.2469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5832 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           9.0794                     5.0423 &  27.0424 r
  wbs_dat_i[30] (net)                                    2   0.3144 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0424 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7824   9.0973   1.0500   1.5324   1.8566 &  28.8990 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2469   1.0500            0.1349 &  29.0339 r
  mprj/buf_i[30] (net)                                   1   0.0051 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2469   1.0500   0.0000   0.0001 &  29.0340 r
  data arrival time                                                                                                 29.0340

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.3577 &  36.5866 r
  clock reconvergence pessimism                                                                           0.0000    36.5866
  clock uncertainty                                                                                      -0.1000    36.4866
  library setup time                                                                    1.0000           -0.1539    36.3327
  data required time                                                                                                36.3327
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3327
  data arrival time                                                                                                -29.0340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3477 
  total derate : arrival time                                                                            -0.0948 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4425 

  slack (with derating applied) (MET)                                                                     7.2987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7412 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          9.1239                     5.0527 &  27.0527 r
  la_data_in[52] (net)                                   2   0.3156 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.0527 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.8799   9.1455   1.0500   2.3964   2.7790 &  29.8317 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2448   1.0500            0.1299 &  29.9615 r
  mprj/buf_i[180] (net)                                  1   0.0044 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0192   0.2448   1.0500   0.0074   0.0079 &  29.9695 r
  data arrival time                                                                                                 29.9695

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4176 &  37.6465 r
  clock reconvergence pessimism                                                                           0.0000    37.6465
  clock uncertainty                                                                                      -0.1000    37.5465
  library setup time                                                                    1.0000           -0.1549    37.3916
  data required time                                                                                                37.3916
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3916
  data arrival time                                                                                                -29.9695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4035 
  total derate : arrival time                                                                            -0.1389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5424 

  slack (with derating applied) (MET)                                                                     7.4222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9645 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             8.7263                     4.8297 &  26.8298 r
  la_oenb[63] (net)                                      2   0.3017 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8298 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4802   8.7473   1.0500   1.8321   2.1842 &  29.0140 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4447   1.0500            0.3345 &  29.3485 r
  mprj/buf_i[127] (net)                                  2   0.0696 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0620   0.4454   1.0500   0.0248   0.0380 &  29.3865 r
  data arrival time                                                                                                 29.3865

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8685 &  37.0974 r
  clock reconvergence pessimism                                                                           0.0000    37.0974
  clock uncertainty                                                                                      -0.1000    36.9974
  library setup time                                                                    1.0000           -0.1705    36.8269
  data required time                                                                                                36.8269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8269
  data arrival time                                                                                                -29.3865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3746 
  total derate : arrival time                                                                            -0.1217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4963 

  slack (with derating applied) (MET)                                                                     7.4404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9367 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           8.3912                     4.6532 &  26.6532 r
  wbs_adr_i[19] (net)                                    2   0.2903 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6532 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7051   8.4092   1.0500   1.0938   1.3874 &  28.0406 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2489   1.0500            0.1785 &  28.2191 r
  mprj/buf_i[51] (net)                                   1   0.0082 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0767   0.2489   1.0500   0.0311   0.0328 &  28.2519 r
  data arrival time                                                                                                 28.2519

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7537 &  35.9826 r
  clock reconvergence pessimism                                                                           0.0000    35.9826
  clock uncertainty                                                                                      -0.1000    35.8826
  library setup time                                                                    1.0000           -0.1525    35.7302
  data required time                                                                                                35.7302
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7302
  data arrival time                                                                                                -28.2519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3159 
  total derate : arrival time                                                                            -0.0761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3920 

  slack (with derating applied) (MET)                                                                     7.4783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8703 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          8.9207                     4.9402 &  26.9402 r
  la_data_in[50] (net)                                   2   0.3086 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.9402 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.4357   8.9414   1.0500   2.2171   2.5830 &  29.5233 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2751   1.0500            0.1743 &  29.6975 r
  mprj/buf_i[178] (net)                                  2   0.0136 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0640   0.2751   1.0500   0.0261   0.0279 &  29.7254 r
  data arrival time                                                                                                 29.7254

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3720 &  37.6009 r
  clock reconvergence pessimism                                                                           0.0000    37.6009
  clock uncertainty                                                                                      -0.1000    37.5009
  library setup time                                                                    1.0000           -0.1573    37.3436
  data required time                                                                                                37.3436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3436
  data arrival time                                                                                                -29.7254
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4011 
  total derate : arrival time                                                                            -0.1326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5337 

  slack (with derating applied) (MET)                                                                     7.6182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1519 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               7.8565                     4.4347 &  26.4347 r
  io_in[13] (net)                                        2   0.2721 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.4347 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7672   7.8631   1.0500   1.8409   2.0876 &  28.5223 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3407   1.0500            0.2968 &  28.8191 r
  mprj/buf_i[205] (net)                                  2   0.0403 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0448   0.3408   1.0500   0.0179   0.0223 &  28.8414 r
  data arrival time                                                                                                 28.8414

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5491 &  36.7781 r
  clock reconvergence pessimism                                                                           0.0000    36.7781
  clock uncertainty                                                                                      -0.1000    36.6781
  library setup time                                                                    1.0000           -0.1615    36.5165
  data required time                                                                                                36.5165
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.5165
  data arrival time                                                                                                -28.8414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3577 
  total derate : arrival time                                                                            -0.1146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4724 

  slack (with derating applied) (MET)                                                                     7.6751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1475 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           8.1455                     4.5092 &  26.5092 r
  wbs_dat_i[10] (net)                                    2   0.2815 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5092 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6917   8.1647   1.0500   1.0742   1.3744 &  27.8836 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2264   1.0500            0.1697 &  28.0533 r
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2264   1.0500   0.0000   0.0001 &  28.0534 r
  data arrival time                                                                                                 28.0534

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7541 &  35.9831 r
  clock reconvergence pessimism                                                                           0.0000    35.9831
  clock uncertainty                                                                                      -0.1000    35.8831
  library setup time                                                                    1.0000           -0.1489    35.7342
  data required time                                                                                                35.7342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7342
  data arrival time                                                                                                -28.0534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3159 
  total derate : arrival time                                                                            -0.0735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3894 

  slack (with derating applied) (MET)                                                                     7.6808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0703 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           7.7467                     4.3148 &  26.3148 r
  wbs_dat_i[23] (net)                                    2   0.2661 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3148 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9641   7.7610   1.0500   1.1835   1.4529 &  27.7677 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2254   1.0500            0.1930 &  27.9607 r
  mprj/buf_i[23] (net)                                   1   0.0040 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2254   1.0500   0.0000   0.0001 &  27.9608 r
  data arrival time                                                                                                 27.9608

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7100 &  35.9389 r
  clock reconvergence pessimism                                                                           0.0000    35.9389
  clock uncertainty                                                                                      -0.1000    35.8389
  library setup time                                                                    1.0000           -0.1485    35.6904
  data required time                                                                                                35.6904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6904
  data arrival time                                                                                                -27.9608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3136 
  total derate : arrival time                                                                            -0.0784 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3920 

  slack (with derating applied) (MET)                                                                     7.7296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1216 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            8.0936                     4.4782 &  26.4782 r
  wbs_adr_i[7] (net)                                     2   0.2797 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4782 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0974   8.1131   1.0500   0.8551   1.1456 &  27.6238 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2643   1.0500            0.2125 &  27.8363 r
  mprj/buf_i[39] (net)                                   2   0.0137 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0190   0.2643   1.0500   0.0072   0.0082 &  27.8445 r
  data arrival time                                                                                                 27.8445

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.6020 &  35.8309 r
  clock reconvergence pessimism                                                                           0.0000    35.8309
  clock uncertainty                                                                                      -0.1000    35.7309
  library setup time                                                                    1.0000           -0.1531    35.5778
  data required time                                                                                                35.5778
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5778
  data arrival time                                                                                                -27.8445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3079 
  total derate : arrival time                                                                            -0.0651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3730 

  slack (with derating applied) (MET)                                                                     7.7333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1063 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           7.7883                     4.3379 &  26.3379 r
  wbs_adr_i[23] (net)                                    2   0.2676 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3379 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8476   7.8029   1.0500   1.1468   1.4144 &  27.7523 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2283   1.0500            0.1934 &  27.9458 r
  mprj/buf_i[55] (net)                                   1   0.0047 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2283   1.0500   0.0000   0.0001 &  27.9459 r
  data arrival time                                                                                                 27.9459

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7104 &  35.9393 r
  clock reconvergence pessimism                                                                           0.0000    35.9393
  clock uncertainty                                                                                      -0.1000    35.8393
  library setup time                                                                    1.0000           -0.1492    35.6902
  data required time                                                                                                35.6902
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6902
  data arrival time                                                                                                -27.9459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3136 
  total derate : arrival time                                                                            -0.0766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3902 

  slack (with derating applied) (MET)                                                                     7.7443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1345 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                               10.6032                     5.7905 &  27.7905 r
  io_in[1] (net)                                         2   0.3654 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.7905 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7539  10.6482   1.0500   0.2865   0.7514 &  28.5420 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3286   1.0500            0.1288 &  28.6708 r
  mprj/buf_i[193] (net)                                  2   0.0241 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0113   0.3287   1.0500   0.0043   0.0056 &  28.6764 r
  data arrival time                                                                                                 28.6764

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5200 &  36.7490 r
  clock reconvergence pessimism                                                                           0.0000    36.7490
  clock uncertainty                                                                                      -0.1000    36.6490
  library setup time                                                                    1.0000           -0.1605    36.4885
  data required time                                                                                                36.4885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4885
  data arrival time                                                                                                -28.6764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3562 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3984 

  slack (with derating applied) (MET)                                                                     7.8121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2105 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           8.1511                     4.5257 &  26.5257 r
  wbs_dat_i[28] (net)                                    2   0.2820 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5257 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1597   8.1675   1.0500   1.7012   2.0061 &  28.5318 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2302   1.0500            0.1735 &  28.7053 r
  mprj/buf_i[28] (net)                                   1   0.0039 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2302   1.0500   0.0000   0.0002 &  28.7055 r
  data arrival time                                                                                                 28.7055

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.5447 &  36.7736 r
  clock reconvergence pessimism                                                                           0.0000    36.7736
  clock uncertainty                                                                                      -0.1000    36.6736
  library setup time                                                                    1.0000           -0.1518    36.5218
  data required time                                                                                                36.5218
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.5218
  data arrival time                                                                                                -28.7055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3575 
  total derate : arrival time                                                                            -0.1038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4613 

  slack (with derating applied) (MET)                                                                     7.8163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2777 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           7.9577                     4.4322 &  26.4322 r
  wbs_adr_i[31] (net)                                    2   0.2734 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4322 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6171   7.9728   1.0500   1.4725   1.7582 &  28.1904 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2340   1.0500            0.1892 &  28.3796 r
  mprj/buf_i[63] (net)                                   1   0.0057 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2340   1.0500   0.0000   0.0002 &  28.3798 r
  data arrival time                                                                                                 28.3798

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.2553 &  36.4843 r
  clock reconvergence pessimism                                                                           0.0000    36.4843
  clock uncertainty                                                                                      -0.1000    36.3843
  library setup time                                                                    1.0000           -0.1521    36.2322
  data required time                                                                                                36.2322
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2322
  data arrival time                                                                                                -28.3798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3423 
  total derate : arrival time                                                                            -0.0927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4350 

  slack (with derating applied) (MET)                                                                     7.8524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2874 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           7.8612                     4.3774 &  26.3774 r
  wbs_adr_i[21] (net)                                    2   0.2701 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3774 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9309   7.8762   1.0500   1.1796   1.4530 &  27.8305 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2256   1.0500            0.1863 &  28.0168 r
  mprj/buf_i[53] (net)                                   1   0.0037 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2256   1.0500   0.0000   0.0001 &  28.0169 r
  data arrival time                                                                                                 28.0169

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.9198 &  36.1488 r
  clock reconvergence pessimism                                                                           0.0000    36.1488
  clock uncertainty                                                                                      -0.1000    36.0488
  library setup time                                                                    1.0000           -0.1493    35.8995
  data required time                                                                                                35.8995
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8995
  data arrival time                                                                                                -28.0169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3246 
  total derate : arrival time                                                                            -0.0781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4027 

  slack (with derating applied) (MET)                                                                     7.8826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2853 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               7.3309                     4.1591 &  26.1591 r
  io_in[21] (net)                                        2   0.2546 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1591 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3200   7.3338   1.0500   2.1507   2.3630 &  28.5221 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3041   1.0500            0.2917 &  28.8138 r
  mprj/buf_i[213] (net)                                  2   0.0299 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3042   1.0500   0.0000   0.0036 &  28.8173 r
  data arrival time                                                                                                 28.8173

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.7531 &  36.9820 r
  clock reconvergence pessimism                                                                           0.0000    36.9820
  clock uncertainty                                                                                      -0.1000    36.8820
  library setup time                                                                    1.0000           -0.1586    36.7234
  data required time                                                                                                36.7234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7234
  data arrival time                                                                                                -28.8173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3685 
  total derate : arrival time                                                                            -0.1266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4951 

  slack (with derating applied) (MET)                                                                     7.9060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4011 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                              11.3855                     6.1920 &  28.1920 r
  io_in[37] (net)                                        2   0.3920 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.1920 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  11.4419   1.0500   0.0000   0.5245 &  28.7166 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3781   1.0500            0.1314 &  28.8479 r
  mprj/buf_i[229] (net)                                  2   0.0369 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3782   1.0500   0.0000   0.0040 &  28.8519 r
  data arrival time                                                                                                 28.8519

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8378 &  37.0668 r
  clock reconvergence pessimism                                                                           0.0000    37.0668
  clock uncertainty                                                                                      -0.1000    36.9668
  library setup time                                                                    1.0000           -0.1646    36.8022
  data required time                                                                                                36.8022
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8022
  data arrival time                                                                                                -28.8519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3729 
  total derate : arrival time                                                                            -0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4044 

  slack (with derating applied) (MET)                                                                     7.9503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3546 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           7.9442                     4.4219 &  26.4219 r
  wbs_adr_i[22] (net)                                    2   0.2729 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4219 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6482   7.9596   1.0500   1.0696   1.3398 &  27.7617 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2327   1.0500            0.1886 &  27.9503 r
  mprj/buf_i[54] (net)                                   1   0.0054 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2327   1.0500   0.0000   0.0001 &  27.9504 r
  data arrival time                                                                                                 27.9504

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.9742 &  36.2032 r
  clock reconvergence pessimism                                                                           0.0000    36.2032
  clock uncertainty                                                                                      -0.1000    36.1032
  library setup time                                                                    1.0000           -0.1511    35.9520
  data required time                                                                                                35.9520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9520
  data arrival time                                                                                                -27.9504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3275 
  total derate : arrival time                                                                            -0.0728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4003 

  slack (with derating applied) (MET)                                                                     8.0016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4019 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               8.1552                     4.4967 &  26.4967 r
  wbs_cyc_i (net)                                        2   0.2815 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.4967 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8098   8.1779   1.0500   0.3169   0.6051 &  27.1018 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2498   1.0500            0.1935 &  27.2953 r
  mprj/buf_i[236] (net)                                  2   0.0094 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0152   0.2498   1.0500   0.0057   0.0063 &  27.3016 r
  data arrival time                                                                                                 27.3016

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   0.3406 &  35.5695 r
  clock reconvergence pessimism                                                                           0.0000    35.5695
  clock uncertainty                                                                                      -0.1000    35.4695
  library setup time                                                                    1.0000           -0.1506    35.3189
  data required time                                                                                                35.3189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3189
  data arrival time                                                                                                -27.3016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2941 
  total derate : arrival time                                                                            -0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3325 

  slack (with derating applied) (MET)                                                                     8.0173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3498 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           7.9582                     4.4421 &  26.4421 r
  wbs_dat_i[24] (net)                                    2   0.2738 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4421 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5713   7.9713   1.0500   1.0396   1.2978 &  27.7399 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2351   1.0500            0.1905 &  27.9304 r
  mprj/buf_i[24] (net)                                   1   0.0060 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2351   1.0500   0.0000   0.0001 &  27.9305 r
  data arrival time                                                                                                 27.9305

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.0428 &  36.2718 r
  clock reconvergence pessimism                                                                           0.0000    36.2718
  clock uncertainty                                                                                      -0.1000    36.1718
  library setup time                                                                    1.0000           -0.1519    36.0199
  data required time                                                                                                36.0199
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0199
  data arrival time                                                                                                -27.9305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3311 
  total derate : arrival time                                                                            -0.0709 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4020 

  slack (with derating applied) (MET)                                                                     8.0894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4913 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           7.8210                     4.3354 &  26.3354 r
  wbs_adr_i[30] (net)                                    2   0.2704 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3354 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5513   7.8377   1.0500   1.4457   1.7336 &  28.0690 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2307   1.0500            0.1939 &  28.2629 r
  mprj/buf_i[62] (net)                                   1   0.0053 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2307   1.0500   0.0000   0.0001 &  28.2630 r
  data arrival time                                                                                                 28.2630

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.4461 &  36.6750 r
  clock reconvergence pessimism                                                                           0.0000    36.6750
  clock uncertainty                                                                                      -0.1000    36.5750
  library setup time                                                                    1.0000           -0.1517    36.4233
  data required time                                                                                                36.4233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4233
  data arrival time                                                                                                -28.2630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3523 
  total derate : arrival time                                                                            -0.0918 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4441 

  slack (with derating applied) (MET)                                                                     8.1603 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6044 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            7.8261                     4.3280 &  26.3280 r
  wbs_sel_i[0] (net)                                     2   0.2703 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3280 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5826   7.8455   1.0500   0.2225   0.4814 &  26.8094 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2617   1.0500            0.2257 &  27.0351 r
  mprj/buf_i[230] (net)                                  2   0.0140 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0558   0.2617   1.0500   0.0227   0.0243 &  27.0595 r
  data arrival time                                                                                                 27.0595

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   0.2904 &  35.5194 r
  clock reconvergence pessimism                                                                           0.0000    35.5194
  clock uncertainty                                                                                      -0.1000    35.4194
  library setup time                                                                    1.0000           -0.1513    35.2681
  data required time                                                                                                35.2681
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2681
  data arrival time                                                                                                -27.0595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2915 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3263 

  slack (with derating applied) (MET)                                                                     8.2086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5350 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          8.5144                     4.7094 &  26.7094 r
  la_data_in[49] (net)                                   2   0.2943 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.7094 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6305   8.5349   1.0500   1.8918   2.2344 &  28.9439 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2772   1.0500            0.2006 &  29.1445 r
  mprj/buf_i[177] (net)                                  2   0.0160 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0427   0.2772   1.0500   0.0172   0.0187 &  29.1631 r
  data arrival time                                                                                                 29.1631

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4192 &  37.6482 r
  clock reconvergence pessimism                                                                           0.0000    37.6482
  clock uncertainty                                                                                      -0.1000    37.5482
  library setup time                                                                    1.0000           -0.1575    37.3907
  data required time                                                                                                37.3907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3907
  data arrival time                                                                                                -29.1631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4035 
  total derate : arrival time                                                                            -0.1168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5204 

  slack (with derating applied) (MET)                                                                     8.2275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7479 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           7.6346                     4.2550 &  26.2550 r
  wbs_dat_i[25] (net)                                    2   0.2624 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2550 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0502   7.6481   1.0500   1.2327   1.4958 &  27.7508 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2277   1.0500            0.2021 &  27.9530 r
  mprj/buf_i[25] (net)                                   1   0.0051 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2277   1.0500   0.0000   0.0001 &  27.9531 r
  data arrival time                                                                                                 27.9531

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.2031 &  36.4320 r
  clock reconvergence pessimism                                                                           0.0000    36.4320
  clock uncertainty                                                                                      -0.1000    36.3320
  library setup time                                                                    1.0000           -0.1505    36.1816
  data required time                                                                                                36.1816
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1816
  data arrival time                                                                                                -27.9531
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3395 
  total derate : arrival time                                                                            -0.0809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4204 

  slack (with derating applied) (MET)                                                                     8.2285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6489 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          8.6887                     4.8457 &  26.8457 r
  la_data_in[34] (net)                                   2   0.2989 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8457 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.1327   8.7045   1.0500   1.5616   1.8710 &  28.7167 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2729   1.0500            0.1862 &  28.9029 r
  mprj/buf_i[162] (net)                                  2   0.0138 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0171   0.2729   1.0500   0.0065   0.0073 &  28.9102 r
  data arrival time                                                                                                 28.9102

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2435 &  37.4725 r
  clock reconvergence pessimism                                                                           0.0000    37.4725
  clock uncertainty                                                                                      -0.1000    37.3725
  library setup time                                                                    1.0000           -0.1571    37.2154
  data required time                                                                                                37.2154
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2154
  data arrival time                                                                                                -28.9102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3943 
  total derate : arrival time                                                                            -0.0983 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4926 

  slack (with derating applied) (MET)                                                                     8.3051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7978 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          8.7857                     4.8661 &  26.8661 r
  la_data_in[59] (net)                                   2   0.3039 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8661 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5454   8.8057   1.0500   1.4337   1.7635 &  28.6296 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3430   1.0500            0.2455 &  28.8751 r
  mprj/buf_i[187] (net)                                  2   0.0367 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1056   0.3431   1.0500   0.0422   0.0486 &  28.9237 r
  data arrival time                                                                                                 28.9237

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2659 &  37.4949 r
  clock reconvergence pessimism                                                                           0.0000    37.4949
  clock uncertainty                                                                                      -0.1000    37.3949
  library setup time                                                                    1.0000           -0.1627    37.2322
  data required time                                                                                                37.2322
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2322
  data arrival time                                                                                                -28.9237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3085

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3955 
  total derate : arrival time                                                                            -0.0980 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4935 

  slack (with derating applied) (MET)                                                                     8.3085 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8019 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           7.4536                     4.1612 &  26.1612 r
  wbs_adr_i[24] (net)                                    2   0.2564 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1612 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8661   7.4655   1.0500   0.7619   0.9903 &  27.1515 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2218   1.0500            0.2070 &  27.3585 r
  mprj/buf_i[56] (net)                                   1   0.0041 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2218   1.0500   0.0000   0.0001 &  27.3586 r
  data arrival time                                                                                                 27.3586

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7122 &  35.9411 r
  clock reconvergence pessimism                                                                           0.0000    35.9411
  clock uncertainty                                                                                      -0.1000    35.8411
  library setup time                                                                    1.0000           -0.1476    35.6935
  data required time                                                                                                35.6935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6935
  data arrival time                                                                                                -27.3586
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3137 
  total derate : arrival time                                                                            -0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3707 

  slack (with derating applied) (MET)                                                                     8.3349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7056 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          8.5339                     4.7309 &  26.7309 r
  la_data_in[53] (net)                                   2   0.2952 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.7309 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2895   8.5526   1.0500   1.7547   2.0853 &  28.8162 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2426   1.0500            0.1633 &  28.9795 r
  mprj/buf_i[181] (net)                                  1   0.0059 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2426   1.0500   0.0000   0.0001 &  28.9796 r
  data arrival time                                                                                                 28.9796

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4184 &  37.6473 r
  clock reconvergence pessimism                                                                           0.0000    37.6473
  clock uncertainty                                                                                      -0.1000    37.5473
  library setup time                                                                    1.0000           -0.1547    37.3926
  data required time                                                                                                37.3926
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3926
  data arrival time                                                                                                -28.9796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4035 
  total derate : arrival time                                                                            -0.1071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5106 

  slack (with derating applied) (MET)                                                                     8.4130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9236 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                9.9673                     5.4585 &  27.4585 r
  io_in[2] (net)                                         2   0.3437 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.4585 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  10.0049   1.0500   0.0000   0.3999 &  27.8584 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3305   1.0500            0.1684 &  28.0268 r
  mprj/buf_i[194] (net)                                  2   0.0279 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0423   0.3306   1.0500   0.0168   0.0191 &  28.0459 r
  data arrival time                                                                                                 28.0459

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5150 &  36.7440 r
  clock reconvergence pessimism                                                                           0.0000    36.7440
  clock uncertainty                                                                                      -0.1000    36.6440
  library setup time                                                                    1.0000           -0.1606    36.4833
  data required time                                                                                                36.4833
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4833
  data arrival time                                                                                                -28.0459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3560 
  total derate : arrival time                                                                            -0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3839 

  slack (with derating applied) (MET)                                                                     8.4375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8214 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           7.4140                     4.1054 &  26.1054 r
  wbs_adr_i[11] (net)                                    2   0.2561 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1054 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3234   7.4307   1.0500   0.5344   0.7817 &  26.8871 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2177   1.0500            0.2048 &  27.0919 r
  mprj/buf_i[43] (net)                                   1   0.0031 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2177   1.0500   0.0000   0.0001 &  27.0920 r
  data arrival time                                                                                                 27.0920

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.5978 &  35.8267 r
  clock reconvergence pessimism                                                                           0.0000    35.8267
  clock uncertainty                                                                                      -0.1000    35.7267
  library setup time                                                                    1.0000           -0.1462    35.5805
  data required time                                                                                                35.5805
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5805
  data arrival time                                                                                                -27.0920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3077 
  total derate : arrival time                                                                            -0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3547 

  slack (with derating applied) (MET)                                                                     8.4885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8432 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                              10.4805                     5.7283 &  27.7283 r
  io_in[35] (net)                                        2   0.3613 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.7283 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  10.5234   1.0500   0.0000   0.4375 &  28.1658 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3381   1.0500            0.1460 &  28.3118 r
  mprj/buf_i[227] (net)                                  2   0.0281 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0196   0.3381   1.0500   0.0080   0.0096 &  28.3214 r
  data arrival time                                                                                                 28.3214

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8538 &  37.0827 r
  clock reconvergence pessimism                                                                           0.0000    37.0827
  clock uncertainty                                                                                      -0.1000    36.9827
  library setup time                                                                    1.0000           -0.1613    36.8214
  data required time                                                                                                36.8214
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8214
  data arrival time                                                                                                -28.3214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3738 
  total derate : arrival time                                                                            -0.0282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4020 

  slack (with derating applied) (MET)                                                                     8.5000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9020 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              7.8268                     4.3428 &  26.3428 r
  la_oenb[1] (net)                                       2   0.2707 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.3428 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2195   7.8427   1.0500   1.3034   1.5810 &  27.9237 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2402   1.0500            0.2035 &  28.1272 r
  mprj/buf_i[65] (net)                                   1   0.0079 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0062   0.2402   1.0500   0.0023   0.0026 &  28.1299 r
  data arrival time                                                                                                 28.1299

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.6556 &  36.8845 r
  clock reconvergence pessimism                                                                           0.0000    36.8845
  clock uncertainty                                                                                      -0.1000    36.7845
  library setup time                                                                    1.0000           -0.1539    36.6306
  data required time                                                                                                36.6306
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6306
  data arrival time                                                                                                -28.1299
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3634 
  total derate : arrival time                                                                            -0.0851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4485 

  slack (with derating applied) (MET)                                                                     8.5007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9492 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          8.2109                     4.5569 &  26.5569 r
  la_data_in[46] (net)                                   2   0.2841 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5569 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3908   8.2278   1.0500   1.7943   2.1057 &  28.6626 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2697   1.0500            0.2113 &  28.8739 r
  mprj/buf_i[174] (net)                                  2   0.0148 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0224   0.2697   1.0500   0.0086   0.0097 &  28.8835 r
  data arrival time                                                                                                 28.8835

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4149 &  37.6438 r
  clock reconvergence pessimism                                                                           0.0000    37.6438
  clock uncertainty                                                                                      -0.1000    37.5438
  library setup time                                                                    1.0000           -0.1569    37.3869
  data required time                                                                                                37.3869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3869
  data arrival time                                                                                                -28.8835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4033 
  total derate : arrival time                                                                            -0.1108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5141 

  slack (with derating applied) (MET)                                                                     8.5034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0175 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             6.1631                     3.4621 &  25.4621 r
  la_oenb[18] (net)                                      2   0.2125 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4621 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.8978   6.1690   1.0500   2.4900   2.7361 &  28.1982 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2099   1.0500            0.2725 &  28.4708 r
  mprj/buf_i[82] (net)                                   1   0.0056 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2099   1.0500   0.0000   0.0002 &  28.4710 r
  data arrival time                                                                                                 28.4710

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.9965 &  37.2255 r
  clock reconvergence pessimism                                                                           0.0000    37.2255
  clock uncertainty                                                                                      -0.1000    37.1255
  library setup time                                                                    1.0000           -0.1473    36.9782
  data required time                                                                                                36.9782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9782
  data arrival time                                                                                                -28.4710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3813 
  total derate : arrival time                                                                            -0.1433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5246 

  slack (with derating applied) (MET)                                                                     8.5072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0318 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            7.4568                     4.1254 &  26.1254 r
  wbs_dat_i[5] (net)                                     2   0.2575 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1254 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.1258   7.4745   1.0500   0.4514   0.7018 &  26.8272 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2308   1.0500            0.2159 &  27.0431 r
  mprj/buf_i[5] (net)                                    1   0.0067 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0281   0.2308   1.0500   0.0111   0.0120 &  27.0550 r
  data arrival time                                                                                                 27.0550

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4796   0.9500   0.0000   0.6018 &  35.8307 r
  clock reconvergence pessimism                                                                           0.0000    35.8307
  clock uncertainty                                                                                      -0.1000    35.7307
  library setup time                                                                    1.0000           -0.1493    35.5814
  data required time                                                                                                35.5814
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5814
  data arrival time                                                                                                -27.0550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3079 
  total derate : arrival time                                                                            -0.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3522 

  slack (with derating applied) (MET)                                                                     8.5263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8785 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              7.1804                     4.0244 &  26.0244 r
  la_oenb[3] (net)                                       2   0.2475 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.0244 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9358   7.1890   1.0500   1.5931   1.8385 &  27.8629 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2205   1.0500            0.2223 &  28.0852 r
  mprj/buf_i[67] (net)                                   1   0.0048 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2205   1.0500   0.0000   0.0001 &  28.0853 r
  data arrival time                                                                                                 28.0853

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.6540 &  36.8829 r
  clock reconvergence pessimism                                                                           0.0000    36.8829
  clock uncertainty                                                                                      -0.1000    36.7829
  library setup time                                                                    1.0000           -0.1496    36.6333
  data required time                                                                                                36.6333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6333
  data arrival time                                                                                                -28.0853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3633 
  total derate : arrival time                                                                            -0.0981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4614 

  slack (with derating applied) (MET)                                                                     8.5480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0094 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              7.0767                     3.9757 &  25.9757 r
  la_oenb[6] (net)                                       2   0.2443 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.9757 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0339   7.0837   1.0500   1.6468   1.8802 &  27.8559 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2185   1.0500            0.2265 &  28.0825 r
  mprj/buf_i[70] (net)                                   1   0.0046 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2185   1.0500   0.0000   0.0002 &  28.0827 r
  data arrival time                                                                                                 28.0827

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.6636 &  36.8926 r
  clock reconvergence pessimism                                                                           0.0000    36.8926
  clock uncertainty                                                                                      -0.1000    36.7926
  library setup time                                                                    1.0000           -0.1491    36.6434
  data required time                                                                                                36.6434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6434
  data arrival time                                                                                                -28.0827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3638 
  total derate : arrival time                                                                            -0.1003 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4641 

  slack (with derating applied) (MET)                                                                     8.5608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0249 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          8.1862                     4.5432 &  26.5432 r
  la_data_in[48] (net)                                   2   0.2832 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5432 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2283   8.2031   1.0500   1.7289   2.0392 &  28.5824 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2625   1.0500            0.2052 &  28.7876 r
  mprj/buf_i[176] (net)                                  2   0.0129 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0514   0.2625   1.0500   0.0206   0.0221 &  28.8097 r
  data arrival time                                                                                                 28.8097

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4165 &  37.6455 r
  clock reconvergence pessimism                                                                           0.0000    37.6455
  clock uncertainty                                                                                      -0.1000    37.5455
  library setup time                                                                    1.0000           -0.1563    37.3891
  data required time                                                                                                37.3891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3891
  data arrival time                                                                                                -28.8097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4034 
  total derate : arrival time                                                                            -0.1079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5113 

  slack (with derating applied) (MET)                                                                     8.5794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0908 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               7.3476                     4.1348 &  26.1348 r
  io_in[14] (net)                                        2   0.2539 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1348 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3420   7.3542   1.0500   1.2986   1.5205 &  27.6553 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3062   1.0500            0.2936 &  27.9489 r
  mprj/buf_i[206] (net)                                  2   0.0309 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3063   1.0500   0.0000   0.0027 &  27.9516 r
  data arrival time                                                                                                 27.9516

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5833 &  36.8122 r
  clock reconvergence pessimism                                                                           0.0000    36.8122
  clock uncertainty                                                                                      -0.1000    36.7122
  library setup time                                                                    1.0000           -0.1587    36.5535
  data required time                                                                                                36.5535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.5535
  data arrival time                                                                                                -27.9516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3595 
  total derate : arrival time                                                                            -0.0865 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4461 

  slack (with derating applied) (MET)                                                                     8.6019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0479 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               7.9296                     4.4393 &  26.4393 r
  io_in[23] (net)                                        2   0.2733 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.4393 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8902   7.9397   1.0500   1.1290   1.3757 &  27.8150 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3299   1.0500            0.2819 &  28.0969 r
  mprj/buf_i[215] (net)                                  2   0.0361 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0251   0.3301   1.0500   0.0100   0.0144 &  28.1112 r
  data arrival time                                                                                                 28.1112

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.7913 &  37.0202 r
  clock reconvergence pessimism                                                                           0.0000    37.0202
  clock uncertainty                                                                                      -0.1000    36.9202
  library setup time                                                                    1.0000           -0.1607    36.7595
  data required time                                                                                                36.7595
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7595
  data arrival time                                                                                                -28.1112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3705 
  total derate : arrival time                                                                            -0.0796 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4501 

  slack (with derating applied) (MET)                                                                     8.6482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0983 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           7.4526                     4.1523 &  26.1523 r
  wbs_adr_i[27] (net)                                    2   0.2560 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1523 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9332   7.4661   1.0500   1.1726   1.4267 &  27.5789 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2406   1.0500            0.2265 &  27.8055 r
  mprj/buf_i[59] (net)                                   1   0.0095 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2406   1.0500   0.0000   0.0004 &  27.8059 r
  data arrival time                                                                                                 27.8059

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.4883 &  36.7173 r
  clock reconvergence pessimism                                                                           0.0000    36.7173
  clock uncertainty                                                                                      -0.1000    36.6173
  library setup time                                                                    1.0000           -0.1537    36.4636
  data required time                                                                                                36.4636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4636
  data arrival time                                                                                                -27.8059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3546 
  total derate : arrival time                                                                            -0.0787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4333 

  slack (with derating applied) (MET)                                                                     8.6577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0910 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          8.1167                     4.5061 &  26.5061 r
  la_data_in[47] (net)                                   2   0.2808 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5061 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9737   8.1333   1.0500   1.6238   1.9251 &  28.4312 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2960   1.0500            0.2422 &  28.6734 r
  mprj/buf_i[175] (net)                                  2   0.0245 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1239   0.2961   1.0500   0.0503   0.0539 &  28.7273 r
  data arrival time                                                                                                 28.7273

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4206 &  37.6496 r
  clock reconvergence pessimism                                                                           0.0000    37.6496
  clock uncertainty                                                                                      -0.1000    37.5496
  library setup time                                                                    1.0000           -0.1590    37.3906
  data required time                                                                                                37.3906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3906
  data arrival time                                                                                                -28.7273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4036 
  total derate : arrival time                                                                            -0.1058 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5094 

  slack (with derating applied) (MET)                                                                     8.6633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1727 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               8.6807                     4.7992 &  26.7992 r
  io_in[29] (net)                                        2   0.3000 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.7992 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9887   8.7018   1.0500   0.8099   1.1075 &  27.9067 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3048   1.0500            0.2179 &  28.1246 r
  mprj/buf_i[221] (net)                                  2   0.0249 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3048   1.0500   0.0000   0.0011 &  28.1258 r
  data arrival time                                                                                                 28.1258

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8375 &  37.0665 r
  clock reconvergence pessimism                                                                           0.0000    37.0665
  clock uncertainty                                                                                      -0.1000    36.9665
  library setup time                                                                    1.0000           -0.1587    36.8078
  data required time                                                                                                36.8078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8078
  data arrival time                                                                                                -28.1258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3729 
  total derate : arrival time                                                                            -0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4361 

  slack (with derating applied) (MET)                                                                     8.6820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1182 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            7.3646                     4.0828 &  26.0828 r
  wbs_sel_i[1] (net)                                     2   0.2545 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0828 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   7.3806   1.0500   0.0000   0.2214 &  26.3042 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2566   1.0500            0.2482 &  26.5524 r
  mprj/buf_i[231] (net)                                  2   0.0144 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0423   0.2566   1.0500   0.0170   0.0184 &  26.5708 r
  data arrival time                                                                                                 26.5708

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   0.2791 &  35.5081 r
  clock reconvergence pessimism                                                                           0.0000    35.5081
  clock uncertainty                                                                                      -0.1000    35.4081
  library setup time                                                                    1.0000           -0.1508    35.2572
  data required time                                                                                                35.2572
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2572
  data arrival time                                                                                                -26.5708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2909 
  total derate : arrival time                                                                            -0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3141 

  slack (with derating applied) (MET)                                                                     8.6864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0006 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             6.9180                     3.8765 &  25.8765 r
  la_oenb[10] (net)                                      2   0.2384 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8765 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.4817   6.9263   1.0500   1.7901   2.0330 &  27.9094 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2128   1.0500            0.2302 &  28.1396 r
  mprj/buf_i[74] (net)                                   1   0.0036 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2128   1.0500   0.0000   0.0001 &  28.1397 r
  data arrival time                                                                                                 28.1397

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.8598 &  37.0887 r
  clock reconvergence pessimism                                                                           0.0000    37.0887
  clock uncertainty                                                                                      -0.1000    36.9887
  library setup time                                                                    1.0000           -0.1478    36.8409
  data required time                                                                                                36.8409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8409
  data arrival time                                                                                                -28.1397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7012

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3741 
  total derate : arrival time                                                                            -0.1078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4819 

  slack (with derating applied) (MET)                                                                     8.7012 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1831 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                9.5050                     5.2181 &  27.2181 r
  io_in[3] (net)                                         2   0.3279 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.2181 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   9.5372   1.0500   0.0000   0.3604 &  27.5785 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3181   1.0500            0.1828 &  27.7613 r
  mprj/buf_i[195] (net)                                  2   0.0257 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3181   1.0500   0.0000   0.0012 &  27.7625 r
  data arrival time                                                                                                 27.7625

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5124 &  36.7413 r
  clock reconvergence pessimism                                                                           0.0000    36.7413
  clock uncertainty                                                                                      -0.1000    36.6413
  library setup time                                                                    1.0000           -0.1596    36.4817
  data required time                                                                                                36.4817
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4817
  data arrival time                                                                                                -27.7625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3558 
  total derate : arrival time                                                                            -0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3817 

  slack (with derating applied) (MET)                                                                     8.7192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1009 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             8.3229                     4.6079 &  26.6079 r
  la_oenb[62] (net)                                      2   0.2877 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6079 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9476   8.3421   1.0500   0.7944   1.0810 &  27.6889 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4777   1.0500            0.3768 &  28.0657 r
  mprj/buf_i[126] (net)                                  2   0.0813 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2077   0.4783   1.0500   0.0844   0.1009 &  28.1667 r
  data arrival time                                                                                                 28.1667

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.9438 &  37.1728 r
  clock reconvergence pessimism                                                                           0.0000    37.1728
  clock uncertainty                                                                                      -0.1000    37.0728
  library setup time                                                                    1.0000           -0.1732    36.8996
  data required time                                                                                                36.8996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8996
  data arrival time                                                                                                -28.1667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3785 
  total derate : arrival time                                                                            -0.0742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4528 

  slack (with derating applied) (MET)                                                                     8.7329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1857 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             8.3300                     4.5991 &  26.5991 r
  la_oenb[61] (net)                                      2   0.2877 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.5991 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9320   8.3520   1.0500   1.1822   1.5025 &  28.1015 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3594   1.0500            0.2848 &  28.3864 r
  mprj/buf_i[125] (net)                                  2   0.0439 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0298   0.3597   1.0500   0.0115   0.0184 &  28.4047 r
  data arrival time                                                                                                 28.4047

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.1729 &  37.4018 r
  clock reconvergence pessimism                                                                           0.0000    37.4018
  clock uncertainty                                                                                      -0.1000    37.3018
  library setup time                                                                    1.0000           -0.1638    37.1380
  data required time                                                                                                37.1380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.1380
  data arrival time                                                                                                -28.4047
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3906 
  total derate : arrival time                                                                            -0.0860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4766 

  slack (with derating applied) (MET)                                                                     8.7333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2099 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                              10.0594                     5.5102 &  27.5102 r
  io_in[34] (net)                                        2   0.3469 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.5102 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  10.0972   1.0500   0.0000   0.3988 &  27.9090 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3210   1.0500            0.1532 &  28.0622 r
  mprj/buf_i[226] (net)                                  2   0.0241 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3210   1.0500   0.0000   0.0012 &  28.0634 r
  data arrival time                                                                                                 28.0634

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8583 &  37.0872 r
  clock reconvergence pessimism                                                                           0.0000    37.0872
  clock uncertainty                                                                                      -0.1000    36.9872
  library setup time                                                                    1.0000           -0.1600    36.8273
  data required time                                                                                                36.8273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8273
  data arrival time                                                                                                -28.0634
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3740 
  total derate : arrival time                                                                            -0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4004 

  slack (with derating applied) (MET)                                                                     8.7638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1642 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                9.3729                     5.1526 &  27.1526 r
  io_in[4] (net)                                         2   0.3235 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.1526 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   9.4031   1.0500   0.0000   0.3411 &  27.4937 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3159   1.0500            0.1884 &  27.6821 r
  mprj/buf_i[196] (net)                                  2   0.0255 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3159   1.0500   0.0000   0.0012 &  27.6833 r
  data arrival time                                                                                                 27.6833

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5084 &  36.7373 r
  clock reconvergence pessimism                                                                           0.0000    36.7373
  clock uncertainty                                                                                      -0.1000    36.6373
  library setup time                                                                    1.0000           -0.1594    36.4779
  data required time                                                                                                36.4779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4779
  data arrival time                                                                                                -27.6833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3556 
  total derate : arrival time                                                                            -0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3809 

  slack (with derating applied) (MET)                                                                     8.7946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1755 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          8.1524                     4.5214 &  26.5214 r
  la_data_in[62] (net)                                   2   0.2820 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5214 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3585   8.1700   1.0500   0.9573   1.2441 &  27.7655 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4062   1.0500            0.3371 &  28.1026 r
  mprj/buf_i[190] (net)                                  2   0.0601 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0768   0.4066   1.0500   0.0311   0.0411 &  28.1437 r
  data arrival time                                                                                                 28.1437

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.0128 &  37.2417 r
  clock reconvergence pessimism                                                                           0.0000    37.2417
  clock uncertainty                                                                                      -0.1000    37.1417
  library setup time                                                                    1.0000           -0.1675    36.9742
  data required time                                                                                                36.9742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9742
  data arrival time                                                                                                -28.1437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3822 
  total derate : arrival time                                                                            -0.0773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4594 

  slack (with derating applied) (MET)                                                                     8.8305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2899 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           7.3673                     4.0991 &  26.0991 r
  wbs_dat_i[27] (net)                                    2   0.2529 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0991 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5928   7.3813   1.0500   1.0454   1.2976 &  27.3967 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2601   1.0500            0.2515 &  27.6482 r
  mprj/buf_i[27] (net)                                   2   0.0155 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2601   1.0500   0.0000   0.0006 &  27.6488 r
  data arrival time                                                                                                 27.6488

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.5086 &  36.7375 r
  clock reconvergence pessimism                                                                           0.0000    36.7375
  clock uncertainty                                                                                      -0.1000    36.6375
  library setup time                                                                    1.0000           -0.1553    36.4822
  data required time                                                                                                36.4822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4822
  data arrival time                                                                                                -27.6488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3556 
  total derate : arrival time                                                                            -0.0738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4294 

  slack (with derating applied) (MET)                                                                     8.8335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2629 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          8.3947                     4.6571 &  26.6571 r
  la_data_in[58] (net)                                   2   0.2904 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.6571 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9425   8.4127   1.0500   1.1865   1.4884 &  28.1454 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3010   1.0500            0.2278 &  28.3733 r
  mprj/buf_i[186] (net)                                  2   0.0241 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0503   0.3011   1.0500   0.0203   0.0242 &  28.3974 r
  data arrival time                                                                                                 28.3974

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2789 &  37.5078 r
  clock reconvergence pessimism                                                                           0.0000    37.5078
  clock uncertainty                                                                                      -0.1000    37.4078
  library setup time                                                                    1.0000           -0.1593    37.2485
  data required time                                                                                                37.2485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2485
  data arrival time                                                                                                -28.3974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3962 
  total derate : arrival time                                                                            -0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4790 

  slack (with derating applied) (MET)                                                                     8.8510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3300 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              7.5347                     4.2129 &  26.2129 r
  la_oenb[5] (net)                                       2   0.2594 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.2129 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9297   7.5460   1.0500   1.1139   1.3590 &  27.5720 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2316   1.0500            0.2123 &  27.7843 r
  mprj/buf_i[69] (net)                                   1   0.0066 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2316   1.0500   0.0000   0.0003 &  27.7846 r
  data arrival time                                                                                                 27.7846

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.6610 &  36.8899 r
  clock reconvergence pessimism                                                                           0.0000    36.8899
  clock uncertainty                                                                                      -0.1000    36.7899
  library setup time                                                                    1.0000           -0.1523    36.6376
  data required time                                                                                                36.6376
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6376
  data arrival time                                                                                                -27.7846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3636 
  total derate : arrival time                                                                            -0.0748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4385 

  slack (with derating applied) (MET)                                                                     8.8530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2915 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           7.3398                     4.0923 &  26.0923 r
  wbs_adr_i[26] (net)                                    2   0.2522 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0923 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0647   7.3525   1.0500   0.8390   1.0717 &  27.1640 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2237   1.0500            0.2158 &  27.3797 r
  mprj/buf_i[58] (net)                                   1   0.0051 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2237   1.0500   0.0000   0.0001 &  27.3799 r
  data arrival time                                                                                                 27.3799

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.2919 &  36.5208 r
  clock reconvergence pessimism                                                                           0.0000    36.5208
  clock uncertainty                                                                                      -0.1000    36.4208
  library setup time                                                                    1.0000           -0.1497    36.2711
  data required time                                                                                                36.2711
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2711
  data arrival time                                                                                                -27.3799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.0613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4055 

  slack (with derating applied) (MET)                                                                     8.8913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2968 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          7.6364                     4.2493 &  26.2493 r
  la_data_in[39] (net)                                   2   0.2622 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2493 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9423   7.6510   1.0500   1.5780   1.8613 &  28.1106 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2377   1.0500            0.2125 &  28.3230 r
  mprj/buf_i[167] (net)                                  1   0.0080 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0389   0.2377   1.0500   0.0156   0.0167 &  28.3398 r
  data arrival time                                                                                                 28.3398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2791 &  37.5080 r
  clock reconvergence pessimism                                                                           0.0000    37.5080
  clock uncertainty                                                                                      -0.1000    37.4080
  library setup time                                                                    1.0000           -0.1543    37.2537
  data required time                                                                                                37.2537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2537
  data arrival time                                                                                                -28.3398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3962 
  total derate : arrival time                                                                            -0.0995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4957 

  slack (with derating applied) (MET)                                                                     8.9139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4096 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           7.1347                     3.9699 &  25.9699 r
  wbs_dat_i[19] (net)                                    2   0.2449 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9699 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9997   7.1485   1.0500   0.3994   0.6213 &  26.5912 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2220   1.0500            0.2262 &  26.8174 r
  mprj/buf_i[19] (net)                                   1   0.0054 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2220   1.0500   0.0000   0.0001 &  26.8175 r
  data arrival time                                                                                                 26.8175

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7599 &  35.9888 r
  clock reconvergence pessimism                                                                           0.0000    35.9888
  clock uncertainty                                                                                      -0.1000    35.8888
  library setup time                                                                    1.0000           -0.1479    35.7409
  data required time                                                                                                35.7409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7409
  data arrival time                                                                                                -26.8175
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3162 
  total derate : arrival time                                                                            -0.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3566 

  slack (with derating applied) (MET)                                                                     8.9234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2800 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             8.1494                     4.5469 &  26.5469 r
  la_oenb[39] (net)                                      2   0.2803 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.5469 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2700   8.1634   1.0500   1.2781   1.5577 &  28.1045 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2670   1.0500            0.2123 &  28.3168 r
  mprj/buf_i[103] (net)                                  2   0.0143 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0328   0.2670   1.0500   0.0133   0.0145 &  28.3313 r
  data arrival time                                                                                                 28.3313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2827 &  37.5116 r
  clock reconvergence pessimism                                                                           0.0000    37.5116
  clock uncertainty                                                                                      -0.1000    37.4116
  library setup time                                                                    1.0000           -0.1566    37.2550
  data required time                                                                                                37.2550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2550
  data arrival time                                                                                                -28.3313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3964 
  total derate : arrival time                                                                            -0.0850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4813 

  slack (with derating applied) (MET)                                                                     8.9237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4050 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          7.9746                     4.4169 &  26.4169 r
  la_data_in[45] (net)                                   2   0.2756 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4169 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6289   7.9924   1.0500   1.4774   1.7738 &  28.1907 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2802   1.0500            0.2351 &  28.4258 r
  mprj/buf_i[173] (net)                                  2   0.0197 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0215   0.2802   1.0500   0.0082   0.0095 &  28.4353 r
  data arrival time                                                                                                 28.4353

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4153 &  37.6443 r
  clock reconvergence pessimism                                                                           0.0000    37.6443
  clock uncertainty                                                                                      -0.1000    37.5443
  library setup time                                                                    1.0000           -0.1577    37.3866
  data required time                                                                                                37.3866
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3866
  data arrival time                                                                                                -28.4353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4033 
  total derate : arrival time                                                                            -0.0961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4995 

  slack (with derating applied) (MET)                                                                     8.9513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4507 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           7.1357                     3.9802 &  25.9802 r
  wbs_adr_i[25] (net)                                    2   0.2452 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9802 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9084   7.1476   1.0500   0.7770   0.9987 &  26.9789 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2230   1.0500            0.2274 &  27.2063 r
  mprj/buf_i[57] (net)                                   1   0.0057 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2230   1.0500   0.0000   0.0002 &  27.2065 r
  data arrival time                                                                                                 27.2065

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.1989 &  36.4278 r
  clock reconvergence pessimism                                                                           0.0000    36.4278
  clock uncertainty                                                                                      -0.1000    36.3278
  library setup time                                                                    1.0000           -0.1493    36.1784
  data required time                                                                                                36.1784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1784
  data arrival time                                                                                                -27.2065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3393 
  total derate : arrival time                                                                            -0.0584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3977 

  slack (with derating applied) (MET)                                                                     8.9719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3696 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               7.3550                     4.1180 &  26.1180 r
  io_in[27] (net)                                        2   0.2534 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1180 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8729   7.3647   1.0500   1.1459   1.3703 &  27.4883 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2921   1.0500            0.2823 &  27.7707 r
  mprj/buf_i[219] (net)                                  2   0.0267 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0305   0.2921   1.0500   0.0120   0.0138 &  27.7845 r
  data arrival time                                                                                                 27.7845

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8172 &  37.0461 r
  clock reconvergence pessimism                                                                           0.0000    37.0461
  clock uncertainty                                                                                      -0.1000    36.9461
  library setup time                                                                    1.0000           -0.1576    36.7885
  data required time                                                                                                36.7885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7885
  data arrival time                                                                                                -27.7845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3719 
  total derate : arrival time                                                                            -0.0794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4512 

  slack (with derating applied) (MET)                                                                     9.0040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4552 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           6.7378                     3.7547 &  25.7547 r
  wbs_dat_i[22] (net)                                    2   0.2314 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7547 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1063   6.7494   1.0500   0.4452   0.6468 &  26.4015 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2199   1.0500            0.2480 &  26.6495 r
  mprj/buf_i[22] (net)                                   1   0.0063 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2199   1.0500   0.0000   0.0001 &  26.6496 r
  data arrival time                                                                                                 26.6496

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7120 &  35.9409 r
  clock reconvergence pessimism                                                                           0.0000    35.9409
  clock uncertainty                                                                                      -0.1000    35.8409
  library setup time                                                                    1.0000           -0.1472    35.6937
  data required time                                                                                                35.6937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6937
  data arrival time                                                                                                -26.6496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3137 
  total derate : arrival time                                                                            -0.0426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3563 

  slack (with derating applied) (MET)                                                                     9.0441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4004 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             8.5435                     4.7655 &  26.7655 r
  la_oenb[54] (net)                                      2   0.2939 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.7655 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3286   8.5589   1.0500   0.9474   1.2270 &  27.9926 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3017   1.0500            0.2231 &  28.2157 r
  mprj/buf_i[118] (net)                                  2   0.0245 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1319   0.3017   1.0500   0.0530   0.0567 &  28.2724 r
  data arrival time                                                                                                 28.2724

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3497 &  37.5787 r
  clock reconvergence pessimism                                                                           0.0000    37.5787
  clock uncertainty                                                                                      -0.1000    37.4787
  library setup time                                                                    1.0000           -0.1594    37.3192
  data required time                                                                                                37.3192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3192
  data arrival time                                                                                                -28.2724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3999 
  total derate : arrival time                                                                            -0.0718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4716 

  slack (with derating applied) (MET)                                                                     9.0469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5185 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                8.6088                     4.7727 &  26.7727 r
  io_in[6] (net)                                         2   0.2978 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.7727 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4106   8.6275   1.0500   0.1550   0.4244 &  27.1971 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3099   1.0500            0.2273 &  27.4244 r
  mprj/buf_i[198] (net)                                  2   0.0271 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0025   0.3099   1.0500   0.0010   0.0024 &  27.4268 r
  data arrival time                                                                                                 27.4268

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.5049 &  36.7338 r
  clock reconvergence pessimism                                                                           0.0000    36.7338
  clock uncertainty                                                                                      -0.1000    36.6338
  library setup time                                                                    1.0000           -0.1590    36.4749
  data required time                                                                                                36.4749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4749
  data arrival time                                                                                                -27.4268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3554 
  total derate : arrival time                                                                            -0.0311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3866 

  slack (with derating applied) (MET)                                                                     9.0481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4346 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           6.9142                     3.8325 &  25.8325 r
  wbs_dat_i[18] (net)                                    2   0.2388 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8325 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8897   6.9284   1.0500   0.3539   0.5688 &  26.4013 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2202   1.0500            0.2376 &  26.6390 r
  mprj/buf_i[18] (net)                                   1   0.0057 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2202   1.0500   0.0000   0.0001 &  26.6391 r
  data arrival time                                                                                                 26.6391

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.7557 &  35.9846 r
  clock reconvergence pessimism                                                                           0.0000    35.9846
  clock uncertainty                                                                                      -0.1000    35.8846
  library setup time                                                                    1.0000           -0.1475    35.7371
  data required time                                                                                                35.7371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7371
  data arrival time                                                                                                -26.6391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0980

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3160 
  total derate : arrival time                                                                            -0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3544 

  slack (with derating applied) (MET)                                                                     9.0980 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4524 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          7.6632                     4.2704 &  26.2704 r
  la_data_in[44] (net)                                   2   0.2633 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2704 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6041   7.6772   1.0500   1.4698   1.7435 &  28.0139 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2559   1.0500            0.2298 &  28.2437 r
  mprj/buf_i[172] (net)                                  2   0.0130 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0166   0.2560   1.0500   0.0063   0.0071 &  28.2508 r
  data arrival time                                                                                                 28.2508

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3885 &  37.6175 r
  clock reconvergence pessimism                                                                           0.0000    37.6175
  clock uncertainty                                                                                      -0.1000    37.5175
  library setup time                                                                    1.0000           -0.1558    37.3617
  data required time                                                                                                37.3617
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3617
  data arrival time                                                                                                -28.2508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4019 
  total derate : arrival time                                                                            -0.0943 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4962 

  slack (with derating applied) (MET)                                                                     9.1109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6071 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             7.9876                     4.4261 &  26.4261 r
  la_oenb[59] (net)                                      2   0.2761 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4261 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7027   8.0054   1.0500   1.0911   1.3773 &  27.8034 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3158   1.0500            0.2642 &  28.0676 r
  mprj/buf_i[123] (net)                                  2   0.0308 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0898   0.3160   1.0500   0.0360   0.0419 &  28.1095 r
  data arrival time                                                                                                 28.1095

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2795 &  37.5085 r
  clock reconvergence pessimism                                                                           0.0000    37.5085
  clock uncertainty                                                                                      -0.1000    37.4085
  library setup time                                                                    1.0000           -0.1605    37.2479
  data required time                                                                                                37.2479
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2479
  data arrival time                                                                                                -28.1095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3962 
  total derate : arrival time                                                                            -0.0802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4764 

  slack (with derating applied) (MET)                                                                     9.1384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6148 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          7.5568                     4.2123 &  26.2123 r
  la_data_in[42] (net)                                   2   0.2597 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2123 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4396   7.5702   1.0500   1.4004   1.6655 &  27.8778 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2573   1.0500            0.2376 &  28.1154 r
  mprj/buf_i[170] (net)                                  2   0.0138 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0135   0.2573   1.0500   0.0051   0.0059 &  28.1212 r
  data arrival time                                                                                                 28.1212

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3254 &  37.5543 r
  clock reconvergence pessimism                                                                           0.0000    37.5543
  clock uncertainty                                                                                      -0.1000    37.4543
  library setup time                                                                    1.0000           -0.1559    37.2985
  data required time                                                                                                37.2985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2985
  data arrival time                                                                                                -28.1212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3986 
  total derate : arrival time                                                                            -0.0909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4895 

  slack (with derating applied) (MET)                                                                     9.1772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6667 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                7.9061                     4.4039 &  26.4039 r
  io_in[8] (net)                                         2   0.2717 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.4039 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6438   7.9206   1.0500   0.2492   0.4768 &  26.8807 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3146   1.0500            0.2694 &  27.1501 r
  mprj/buf_i[200] (net)                                  2   0.0312 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3146   1.0500   0.0000   0.0028 &  27.1528 r
  data arrival time                                                                                                 27.1528

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.4827 &  36.7116 r
  clock reconvergence pessimism                                                                           0.0000    36.7116
  clock uncertainty                                                                                      -0.1000    36.6116
  library setup time                                                                    1.0000           -0.1593    36.4523
  data required time                                                                                                36.4523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4523
  data arrival time                                                                                                -27.1528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3543 
  total derate : arrival time                                                                            -0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3899 

  slack (with derating applied) (MET)                                                                     9.2995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6894 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           6.8626                     3.8052 &  25.8052 r
  wbs_dat_i[21] (net)                                    2   0.2370 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8052 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0180   6.8765   1.0500   0.4078   0.6216 &  26.4268 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2119   1.0500            0.2322 &  26.6590 r
  mprj/buf_i[21] (net)                                   1   0.0035 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2119   1.0500   0.0000   0.0001 &  26.6591 r
  data arrival time                                                                                                 26.6591

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   0.9785 &  36.2075 r
  clock reconvergence pessimism                                                                           0.0000    36.2075
  clock uncertainty                                                                                      -0.1000    36.1075
  library setup time                                                                    1.0000           -0.1461    35.9613
  data required time                                                                                                35.9613
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9613
  data arrival time                                                                                                -26.6591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3277 
  total derate : arrival time                                                                            -0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3684 

  slack (with derating applied) (MET)                                                                     9.3022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6706 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           7.1191                     3.9715 &  25.9715 r
  wbs_adr_i[29] (net)                                    2   0.2447 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9715 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8515   7.1309   1.0500   0.7547   0.9732 &  26.9447 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2142   1.0500            0.2193 &  27.1640 r
  mprj/buf_i[61] (net)                                   1   0.0032 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2142   1.0500   0.0000   0.0001 &  27.1641 r
  data arrival time                                                                                                 27.1641

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.4855 &  36.7144 r
  clock reconvergence pessimism                                                                           0.0000    36.7144
  clock uncertainty                                                                                      -0.1000    36.6144
  library setup time                                                                    1.0000           -0.1478    36.4665
  data required time                                                                                                36.4665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4665
  data arrival time                                                                                                -27.1641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3544 
  total derate : arrival time                                                                            -0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4112 

  slack (with derating applied) (MET)                                                                     9.3025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7137 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             7.6782                     4.2984 &  26.2984 r
  la_oenb[45] (net)                                      2   0.2646 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.2984 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9353   7.6883   1.0500   1.1831   1.4255 &  27.7239 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2837   1.0500            0.2559 &  27.9798 r
  mprj/buf_i[109] (net)                                  2   0.0223 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1384   0.2837   1.0500   0.0566   0.0603 &  28.0401 r
  data arrival time                                                                                                 28.0401

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4158 &  37.6447 r
  clock reconvergence pessimism                                                                           0.0000    37.6447
  clock uncertainty                                                                                      -0.1000    37.5447
  library setup time                                                                    1.0000           -0.1580    37.3867
  data required time                                                                                                37.3867
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3867
  data arrival time                                                                                                -28.0401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3466

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4034 
  total derate : arrival time                                                                            -0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4863 

  slack (with derating applied) (MET)                                                                     9.3466 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8329 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             7.9233                     4.3987 &  26.3987 r
  la_oenb[55] (net)                                      2   0.2741 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3987 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4005   7.9395   1.0500   0.9710   1.2433 &  27.6420 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2975   1.0500            0.2547 &  27.8967 r
  mprj/buf_i[119] (net)                                  2   0.0260 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0483   0.2975   1.0500   0.0194   0.0217 &  27.9184 r
  data arrival time                                                                                                 27.9184

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3243 &  37.5532 r
  clock reconvergence pessimism                                                                           0.0000    37.5532
  clock uncertainty                                                                                      -0.1000    37.4532
  library setup time                                                                    1.0000           -0.1591    37.2941
  data required time                                                                                                37.2941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2941
  data arrival time                                                                                                -27.9184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3985 
  total derate : arrival time                                                                            -0.0724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4709 

  slack (with derating applied) (MET)                                                                     9.3757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8466 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               6.7643                     3.7871 &  25.7871 r
  io_in[11] (net)                                        2   0.2329 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7871 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7096   6.7727   1.0500   0.6949   0.8776 &  26.6646 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2992   1.0500            0.3198 &  26.9844 r
  mprj/buf_i[203] (net)                                  2   0.0311 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2993   1.0500   0.0000   0.0028 &  26.9872 r
  data arrival time                                                                                                 26.9872

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.4606 &  36.6896 r
  clock reconvergence pessimism                                                                           0.0000    36.6896
  clock uncertainty                                                                                      -0.1000    36.5896
  library setup time                                                                    1.0000           -0.1581    36.4315
  data required time                                                                                                36.4315
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4315
  data arrival time                                                                                                -26.9872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3531 
  total derate : arrival time                                                                            -0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (MET)                                                                     9.4443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8545 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             7.3800                     4.1137 &  26.1137 r
  la_oenb[43] (net)                                      2   0.2536 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1137 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1922   7.3929   1.0500   1.2584   1.5142 &  27.6280 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2710   1.0500            0.2610 &  27.8890 r
  mprj/buf_i[107] (net)                                  2   0.0193 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0130   0.2710   1.0500   0.0049   0.0059 &  27.8949 r
  data arrival time                                                                                                 27.8949

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3890 &  37.6179 r
  clock reconvergence pessimism                                                                           0.0000    37.6179
  clock uncertainty                                                                                      -0.1000    37.5179
  library setup time                                                                    1.0000           -0.1570    37.3609
  data required time                                                                                                37.3609
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3609
  data arrival time                                                                                                -27.8949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4020 
  total derate : arrival time                                                                            -0.0848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4868 

  slack (with derating applied) (MET)                                                                     9.4660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9528 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           7.0940                     3.9573 &  25.9573 r
  wbs_adr_i[28] (net)                                    2   0.2438 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9573 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5612   7.1055   1.0500   0.6350   0.8479 &  26.8052 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2282   1.0500            0.2352 &  27.0405 r
  mprj/buf_i[60] (net)                                   1   0.0073 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2282   1.0500   0.0000   0.0003 &  27.0408 r
  data arrival time                                                                                                 27.0408

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.5770 &  36.8059 r
  clock reconvergence pessimism                                                                           0.0000    36.8059
  clock uncertainty                                                                                      -0.1000    36.7059
  library setup time                                                                    1.0000           -0.1514    36.5546
  data required time                                                                                                36.5546
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.5546
  data arrival time                                                                                                -27.0408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3592 
  total derate : arrival time                                                                            -0.0516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4108 

  slack (with derating applied) (MET)                                                                     9.5138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9246 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             7.5747                     4.2176 &  26.2176 r
  la_oenb[49] (net)                                      2   0.2601 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.2176 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6661   7.5890   1.0500   1.0749   1.3319 &  27.5496 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2745   1.0500            0.2530 &  27.8026 r
  mprj/buf_i[113] (net)                                  2   0.0196 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1186   0.2746   1.0500   0.0472   0.0503 &  27.8529 r
  data arrival time                                                                                                 27.8529

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.4056 &  37.6345 r
  clock reconvergence pessimism                                                                           0.0000    37.6345
  clock uncertainty                                                                                      -0.1000    37.5345
  library setup time                                                                    1.0000           -0.1573    37.3772
  data required time                                                                                                37.3772
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3772
  data arrival time                                                                                                -27.8529
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4028 
  total derate : arrival time                                                                            -0.0779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4807 

  slack (with derating applied) (MET)                                                                     9.5244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0051 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          7.8825                     4.3919 &  26.3919 r
  la_data_in[56] (net)                                   2   0.2709 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3919 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9878   7.8982   1.0500   0.7904   1.0523 &  27.4443 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2976   1.0500            0.2571 &  27.7014 r
  mprj/buf_i[184] (net)                                  2   0.0262 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0833   0.2976   1.0500   0.0330   0.0359 &  27.7373 r
  data arrival time                                                                                                 27.7373

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.3167 &  37.5456 r
  clock reconvergence pessimism                                                                           0.0000    37.5456
  clock uncertainty                                                                                      -0.1000    37.4456
  library setup time                                                                    1.0000           -0.1591    37.2865
  data required time                                                                                                37.2865
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2865
  data arrival time                                                                                                -27.7373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3981 
  total derate : arrival time                                                                            -0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4622 

  slack (with derating applied) (MET)                                                                     9.5493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0115 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           7.2188                     4.0307 &  26.0307 r
  la_data_in[6] (net)                                    2   0.2483 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0307 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5213   7.2297   1.0500   0.6196   0.8327 &  26.8634 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2178   1.0500            0.2171 &  27.0805 r
  mprj/buf_i[134] (net)                                  1   0.0039 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2178   1.0500   0.0000   0.0002 &  27.0807 r
  data arrival time                                                                                                 27.0807

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.6655 &  36.8944 r
  clock reconvergence pessimism                                                                           0.0000    36.8944
  clock uncertainty                                                                                      -0.1000    36.7944
  library setup time                                                                    1.0000           -0.1489    36.6455
  data required time                                                                                                36.6455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6455
  data arrival time                                                                                                -27.0807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3639 
  total derate : arrival time                                                                            -0.0500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4139 

  slack (with derating applied) (MET)                                                                     9.5648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9787 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           6.8471                     3.8186 &  25.8186 r
  wbs_dat_i[26] (net)                                    2   0.2352 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8186 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1990   6.8585   1.0500   0.4838   0.6858 &  26.5044 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2171   1.0500            0.2386 &  26.7430 r
  mprj/buf_i[26] (net)                                   1   0.0051 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2171   1.0500   0.0000   0.0002 &  26.7432 r
  data arrival time                                                                                                 26.7432

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.3577 &  36.5866 r
  clock reconvergence pessimism                                                                           0.0000    36.5866
  clock uncertainty                                                                                      -0.1000    36.4866
  library setup time                                                                    1.0000           -0.1483    36.3384
  data required time                                                                                                36.3384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.3384
  data arrival time                                                                                                -26.7432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3477 
  total derate : arrival time                                                                            -0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3917 

  slack (with derating applied) (MET)                                                                     9.5952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9869 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                7.8971                     4.3757 &  26.3757 r
  io_in[7] (net)                                         2   0.2730 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.3757 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   7.9141   1.0500   0.0000   0.2335 &  26.6092 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3008   1.0500            0.2592 &  26.8684 r
  mprj/buf_i[199] (net)                                  2   0.0272 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3008   1.0500   0.0000   0.0012 &  26.8697 r
  data arrival time                                                                                                 26.8697

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.4982 &  36.7272 r
  clock reconvergence pessimism                                                                           0.0000    36.7272
  clock uncertainty                                                                                      -0.1000    36.6272
  library setup time                                                                    1.0000           -0.1582    36.4690
  data required time                                                                                                36.4690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4690
  data arrival time                                                                                                -26.8697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3551 
  total derate : arrival time                                                                            -0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3786 

  slack (with derating applied) (MET)                                                                     9.5993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9779 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           6.9125                     3.8809 &  25.8809 r
  la_data_in[1] (net)                                    2   0.2385 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8809 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8987   6.9200   1.0500   0.7234   0.9165 &  26.7973 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2161   1.0500            0.2339 &  27.0312 r
  mprj/buf_i[129] (net)                                  1   0.0045 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2161   1.0500   0.0000   0.0001 &  27.0313 r
  data arrival time                                                                                                 27.0313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.6568 &  36.8858 r
  clock reconvergence pessimism                                                                           0.0000    36.8858
  clock uncertainty                                                                                      -0.1000    36.7858
  library setup time                                                                    1.0000           -0.1485    36.6372
  data required time                                                                                                36.6372
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6372
  data arrival time                                                                                                -27.0313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3634 
  total derate : arrival time                                                                            -0.0548 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4182 

  slack (with derating applied) (MET)                                                                     9.6059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0241 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           6.8745                     3.8288 &  25.8288 r
  la_data_in[2] (net)                                    2   0.2360 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8288 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6927   6.8865   1.0500   0.6908   0.9032 &  26.7319 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2395   1.0500            0.2599 &  26.9919 r
  mprj/buf_i[130] (net)                                  1   0.0114 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0070   0.2395   1.0500   0.0026   0.0031 &  26.9949 r
  data arrival time                                                                                                 26.9949

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.6554 &  36.8843 r
  clock reconvergence pessimism                                                                           0.0000    36.8843
  clock uncertainty                                                                                      -0.1000    36.7843
  library setup time                                                                    1.0000           -0.1539    36.6305
  data required time                                                                                                36.6305
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6305
  data arrival time                                                                                                -26.9949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3633 
  total derate : arrival time                                                                            -0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4189 

  slack (with derating applied) (MET)                                                                     9.6355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0544 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           6.7935                     3.7940 &  25.7940 r
  la_data_in[5] (net)                                    2   0.2336 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7940 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7906   6.8042   1.0500   0.7295   0.9336 &  26.7276 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2117   1.0500            0.2363 &  26.9639 r
  mprj/buf_i[133] (net)                                  1   0.0037 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2117   1.0500   0.0000   0.0001 &  26.9640 r
  data arrival time                                                                                                 26.9640

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.6522 &  36.8811 r
  clock reconvergence pessimism                                                                           0.0000    36.8811
  clock uncertainty                                                                                      -0.1000    36.7811
  library setup time                                                                    1.0000           -0.1475    36.6336
  data required time                                                                                                36.6336
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6336
  data arrival time                                                                                                -26.9640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3632 
  total derate : arrival time                                                                            -0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4189 

  slack (with derating applied) (MET)                                                                     9.6697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0886 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               8.3217                     4.6010 &  26.6010 r
  io_in[31] (net)                                        2   0.2876 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.6010 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.3421   1.0500   0.0000   0.2633 &  26.8643 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2999   1.0500            0.2339 &  27.0982 r
  mprj/buf_i[223] (net)                                  2   0.0249 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0425   0.2999   1.0500   0.0173   0.0194 &  27.1176 r
  data arrival time                                                                                                 27.1176

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.8566 &  37.0856 r
  clock reconvergence pessimism                                                                           0.0000    37.0856
  clock uncertainty                                                                                      -0.1000    36.9856
  library setup time                                                                    1.0000           -0.1583    36.8273
  data required time                                                                                                36.8273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8273
  data arrival time                                                                                                -27.1176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3739 
  total derate : arrival time                                                                            -0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3985 

  slack (with derating applied) (MET)                                                                     9.7097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1082 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              7.0345                     3.9226 &  25.9226 r
  la_oenb[2] (net)                                       2   0.2417 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.9226 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3271   7.0461   1.0500   0.5370   0.7429 &  26.6656 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2248   1.0500            0.2353 &  26.9009 r
  mprj/buf_i[66] (net)                                   1   0.0066 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0172   0.2248   1.0500   0.0066   0.0071 &  26.9079 r
  data arrival time                                                                                                 26.9079

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4796   0.9500   0.0000   1.6547 &  36.8836 r
  clock reconvergence pessimism                                                                           0.0000    36.8836
  clock uncertainty                                                                                      -0.1000    36.7836
  library setup time                                                                    1.0000           -0.1507    36.6330
  data required time                                                                                                36.6330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6330
  data arrival time                                                                                                -26.9079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3633 
  total derate : arrival time                                                                            -0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (MET)                                                                     9.7251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1353 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               6.5888                     3.7018 &  25.7018 r
  io_in[16] (net)                                        2   0.2273 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7018 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6892   6.5948   1.0500   0.6678   0.8360 &  26.5377 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2806   1.0500            0.3155 &  26.8533 r
  mprj/buf_i[208] (net)                                  2   0.0264 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2806   1.0500   0.0000   0.0012 &  26.8545 r
  data arrival time                                                                                                 26.8545

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   1.6353 &  36.8642 r
  clock reconvergence pessimism                                                                           0.0000    36.8642
  clock uncertainty                                                                                      -0.1000    36.7642
  library setup time                                                                    1.0000           -0.1567    36.6075
  data required time                                                                                                36.6075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.6075
  data arrival time                                                                                                -26.8545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3623 
  total derate : arrival time                                                                            -0.0549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4172 

  slack (with derating applied) (MET)                                                                     9.7530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1702 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             6.9609                     3.8874 &  25.8874 r
  la_oenb[38] (net)                                      2   0.2394 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8874 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4112   6.9716   1.0500   0.9498   1.1687 &  27.0561 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2310   1.0500            0.2462 &  27.3023 r
  mprj/buf_i[102] (net)                                  1   0.0086 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1012   0.2310   1.0500   0.0412   0.0436 &  27.3459 r
  data arrival time                                                                                                 27.3459

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2675 &  37.4964 r
  clock reconvergence pessimism                                                                           0.0000    37.4964
  clock uncertainty                                                                                      -0.1000    37.3964
  library setup time                                                                    1.0000           -0.1527    37.2436
  data required time                                                                                                37.2436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2436
  data arrival time                                                                                                -27.3459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3956 
  total derate : arrival time                                                                            -0.0695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4650 

  slack (with derating applied) (MET)                                                                     9.8978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3628 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          7.6375                     4.2579 &  26.2579 r
  la_data_in[61] (net)                                   2   0.2625 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2579 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0134   7.6511   1.0500   0.4037   0.6362 &  26.8941 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3715   1.0500            0.3337 &  27.2278 r
  mprj/buf_i[189] (net)                                  2   0.0508 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0353   0.3719   1.0500   0.0140   0.0216 &  27.2494 r
  data arrival time                                                                                                 27.2494

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3177 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4180   0.9500  -0.0096   0.1923 &  30.1923 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.4796   0.9500            5.0367 &  35.2289 r
  mprj/clk (net)                                       826   3.1094 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4796   0.9500   0.0000   2.2624 &  37.4913 r
  clock reconvergence pessimism                                                                           0.0000    37.4913
  clock uncertainty                                                                                      -0.1000    37.3913
  library setup time                                                                    1.0000           -0.1650    37.2263
  data required time                                                                                                37.2263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2263
  data arrival time                                                                                                -27.2494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3953 
  total derate : arrival time                                                                            -0.0472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4425 

  slack (with derating applied) (MET)                                                                     9.9769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4194 



1
