Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/daria/Documents/GitHub/UCISW2project/UCISW2_organek/imageGeneratorTB_isim_beh.exe -prj /home/daria/Documents/GitHub/UCISW2project/UCISW2_organek/imageGeneratorTB_beh.prj work.imageGeneratorTB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/daria/Documents/GitHub/UCISW2project/UCISW2_organek/imageGenerator.vhd" into library work
Parsing VHDL file "/home/daria/Documents/GitHub/UCISW2project/UCISW2_organek/imageGeneratorTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84792 KB
Fuse CPU Usage: 1000 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity imageGenerator [imagegenerator_default]
Compiling architecture behavior of entity imagegeneratortb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/daria/Documents/GitHub/UCISW2project/UCISW2_organek/imageGeneratorTB_isim_beh.exe
Fuse Memory Usage: 656460 KB
Fuse CPU Usage: 1070 ms
GCC CPU Usage: 190 ms
