## W02-D2 The cheating e-dice as a FSMD

The block diagram represented below corresponds to a FSMD architecture that implements the functional requirements of a cheating electronic dice.

<img src="/Resources/images/w2d2_FSMD_Jose.png" width="600">

---

#### 1. Assume that only two operating modes are supported: no cheating, and triple probability for the result specified by inputs “result(2:0)”. Present an ASMD chart that illustrates the behaviour of this FSMD. N.B.: In this case, “mode” is a single input that defines the no-cheating mode when at ‘0’, and the triple probability mode when at ‘1’.

>***Answer***

*Biplav ASMD Chart for 3x probability*

<img src="/Resources/images/w2d2_ASMD_Biplav.jpg" height="700">

*Deivy ASMD Chart for 3x probability*

<img src="/Resources/images/w2d2_ASMD_3xprob.png" width="600">

#### 2. Make all appropriate corrections and / or simplifications to the ASMD chart represented below, which is supposed to illustrate the behaviour of the architecture represented above, when supporting four operating modes (“00”: no-cheating; “01”: forbidden result; “10”: predefined result; “11”: triple probability).  

>***Answer***

*Biplav ASMD Chart for cheating modes*

<img src="/Resources/images/w2d2_ASMD_3xprob_Biplav.jpg" height="700"> 

*Deivy ASMD Chart for cheating modes*

<img src="/Resources/images/w2d2_ASMD_modes.png" height="700">

#### 3. Build the corresponding VHDL description as shown in figure 1. and prove that your solution works by showing simulation results in Vivado.

<img src="/Resources/images/w2d2_ASMD_Jose.png" height="700">

> Figure 1.

>***Answer***

*Biplav VHDL Code Solution*

```vhdl
-- Fsm Block 

library	ieee;
use	ieee.std_logic_1164.all;
use	ieee.numeric_std.all;

entity fsm is 
	port ( stop: in std_logic;
			clk: in std_logic;
			result: in std_logic_vector ( 2 downto 0);
			mode: in std_logic_vector ( 1 downto 0);
			trprob_cntr: in std_logic_vector ( 1 downto 0);
			result_cntr: in std_logic_vector ( 2 downto 0);
			reset: in std_logic;
			increment_result_cntr: out std_logic;
			reinitialize_result_cntr: out std_logic;
			decrement_trprob_cntr: out std_logic;
			reinitialize_trprob_cntr: out std_logic );
end fsm;


architecture fsm_arch of fsm is

type	state_type is (
		  state_0, state_1
		 );
state_reg,state_nxt: state_type;
signal result_cntr_sg: unsigned (2 downto 0);
begin

process(reset,clk)
begin
	if (reset = '1' )
		state_reg <= state_0;
		state_nxt <= state_0;
	elsif (clk'event and clk='1')
		state_reg <= state_nxt;
	endif;
end process;

result_cntr_sg <= unsigned(result_cntr) + 1 ;

fsm_control: process (state_reg,result,mode,trprob_cntr,result_cntr,stop)

increment_result_cntr <= '0';
reinitialize_result_cntr <= '0';
decrement_trprob_cntr <= '0';
reinitialize_trprob_cntr <= '0';
state_nxt <= state_reg;

begin

	case state_reg is
		when state_0 =>
			reinitialize_trprob_cntr <= '1';
			reinitialize_result_cntr <= '1';
			state_nxt <= state_1;
		when state_1 =>
			state_nxt <= state_1;
			if ( stop = '1' ) then
				if (mode = "01" and result = std_logic_vector(result_cntr_sg) ) then
					if ( result_cntr_sg = 6 ) then
						reinitialize_result_cntr <= '1';
					else
						increment_result_cntr <= '1';
					end if;
				elsif (mode = "10" and unsigned(result) >= 1 and unsigned(result) <= 6 and 
						result != std_logic_vector(result_cntr_sg) )
					if ( result_cntr_sg = 6 ) then
						reinitialize_result_cntr <= '1';
					else
						increment_result_cntr <= '1';
					end if;
				end if;
			else
				if (mode = "11" and result = std_logic_vector(result_cntr_sg) ) then
					if ( trprob_cntr < "10" )then
						reinitialize_trprob_cntr <= '1';
					else
						decrement_trprob_cntr <= '1'
					end if;
				elsif (mode = "10" and result = std_logic_vector(result_cntr_sg) ) then
					increment_result_cntr <= '0'; -- this line not required as it will be automatically taken care of but the condition is required
				else
					if ( result_cntr_sg = 6 ) then
						reinitialize_result_cntr <= '1';
					else
						increment_result_cntr <= '1';
					end if;
					
				end if;
			end if;
	end case;
end process;


end fsm_arch;
```

**Deivy VHDL Code Solution**

*Code for 3x probability*

```vhdl
library	ieee;
use	ieee.std_logic_1164.all;
use	ieee.numeric_std.all;

entity fsmd_e_dice is
   port(
      clk, reset, stop, mode: in std_logic;
      result: in std_logic_vector(2 downto 0);      -- Selected result
      sseg, led: out std_logic_vector(6 downto 0);  -- 7 segment dispaly
      anode: out std_logic_vector(3 downto 0)       -- anode for 7 segment display
      );
end fsmd_e_dice;

architecture arch of fsmd_e_dice is
-- internal signals   
   type state_type is (state0, state1);                     -- Signal declaration for FSM
   signal state_reg, state_next: state_type;
   signal result_reg, result_next: unsigned(2 downto 0);    -- result counter
   signal trprob_reg, trprob_next: unsigned(1 downto 0);    -- triple probability counter

   
-- ********** BEGIN **********
begin
-- clock process
process(clk, reset)
begin
    if(reset = '1') then                -- asynchronous reset
        state_reg <= state0;
        result_reg <= (others => '0');
        trprob_reg <= (others => '0');
    elsif rising_edge(clk) then         -- synchronous update
        state_reg <= state_next;
        result_reg <= result_next;
        trprob_reg <= trprob_next;
    end if;
end process;

-- next-state logic process
process(state_reg, stop, mode, result_reg, trprob_reg)
begin
    state_next <= state_reg;            
    result_next <= result_reg;
    trprob_next <= trprob_reg;
    
   case state_reg is
      -- State 0 -------------------- 
      when state0 =>
        result_next<="001";
        trprob_next<="10";
        state_next <= state1;
      
      -- State 1 --------------------  
      when state1 =>      
        if (stop='1') then                              -- stop is pressed 
            result_next <= result_reg;
        elsif (mode = '1') then                         -- triple probability
            if (result_reg = unsigned(result)) then
                if (trprob_reg = "00") then
                    trprob_next <= "10";
                    result_next <= result_reg +1;
                    if (result_reg = "110") then        -- result owerflow
                        result_next <= "001";
                    end if;
                else
                    trprob_next <= trprob_reg -1;
                end if;
            else
                result_next <= result_reg +1;
                    if (result_reg = "110") then        -- result owerflow
                        result_next <= "001";
                    end if;
            end if;
        else                                            -- if stop is not pressed then increment
            result_next <= result_reg +1;
                if (result_reg = "110") then            -- result owerflow  
                    result_next <= "001";                     
                end if;                              
        end if;
    end case;        
end process;

-- Process for 7-seg display decoding
    anode <= "0111";
    sseg <= 
      -- abcdefg
        "1001111" when (result_reg = 1) else  --1
        "0010010" when (result_reg = 2) else  --2
        "0000110" when (result_reg = 3) else  --3
        "1001100" when (result_reg = 4) else  --4
        "0100100" when (result_reg = 5) else  --5
        "0100000";                            --6

-- Process for led decoding   
    led <=                 
        "0000001" when (result_reg = 1) else  --1
        "0000011" when (result_reg = 2) else  --2
        "0000111" when (result_reg = 3) else  --3
        "0001111" when (result_reg = 4) else  --4
        "0011111" when (result_reg = 5) else  --5
        "0111111";                            --6 

end arch;
```

*Code for Modes*

```vhdl
-- 00: No cheating, 01: Forbidden result, 10: Fixed result, 11: Triple probability
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity fsmd_e_dice_modes is
   port(
      clk, reset, stop: in std_logic;
      mode: in std_logic_vector (1 downto 0);       -- selected mode
      result: in std_logic_vector(2 downto 0);      -- selected result
      sseg, led: out std_logic_vector(6 downto 0);  -- 7 segment dispaly
      anode: out std_logic_vector(3 downto 0)       -- anode for 7 segment display
      );
end fsmd_e_dice_modes;

architecture arch of fsmd_e_dice_modes is
-- internal signals   
   type state_type is (state0, state1);             -- Signal declaration for FSM
   signal state_reg, state_next: state_type;
   signal result_reg, result_next: unsigned(2 downto 0);    -- result counter
   signal trprob_reg, trprob_next: unsigned(1 downto 0);    -- triple probability counter

   
-- ********** BEGIN **********
begin
-- clock process
process(clk, reset)
begin
    if(reset = '1') then                -- asynchronous reset
        state_reg <= state0;
        result_reg <= (others => '0');
        trprob_reg <= (others => '0');
    elsif rising_edge(clk) then         -- synchronous update
        state_reg <= state_next;
        result_reg <= result_next;
        trprob_reg <= trprob_next;
    end if;
end process;

-- next-state logic process
process(state_reg, stop, mode, result_reg, trprob_reg)
begin
    state_next <= state_reg;            
    result_next <= result_reg;
    trprob_next <= trprob_reg;
   
   case state_reg is
      -- State 0 -------------------- 
      when state0 =>
        result_next<="001";
        trprob_next<="10";
        state_next <= state1;
      
      -- State 1 --------------------  
      when state1 =>      
        if (stop='1') then                              -- stop is pressed 
            if (mode = "10") then                       -- predefined result
                result_next <= unsigned(result);
            elsif (result_reg = unsigned(result)) then  -- forbidden result
                result_next <= result_reg + 1;
                if (result_reg = "110") then            -- result owerflow
                    result_next <= "001";
                end if;
            end if;
        elsif (mode = "11") then                        -- triple probability
            if (result_reg = unsigned(result)) then
                if (trprob_reg = "00") then
                    trprob_next <= "10";
                    result_next <= result_reg +1;
                    if (result_reg = "110") then        -- result owerflow
                        result_next <= "001";
                    end if;
                else
                    trprob_next <= trprob_reg -1;
                end if;
            else
                result_next <= result_reg +1;
                    if (result_reg = "110") then        -- result owerflow
                        result_next <= "001";
                    end if;
            end if;
        else                                            -- if stop is not pressed then increment in forbidden and predifined modes
            result_next <= result_reg +1;
                if (result_reg = "110") then            -- result owerflow  
                    result_next <= "001";                     
                end if;                              
        end if;
    end case;        
end process;

-- Process for 7-seg display decoding
    anode <= "0111";
    sseg <= 
      -- abcdefg
        "1001111" when (result_reg = 1) else  --1
        "0010010" when (result_reg = 2) else  --2
        "0000110" when (result_reg = 3) else  --3
        "1001100" when (result_reg = 4) else  --4
        "0100100" when (result_reg = 5) else  --5
        "0100000";                            --6

-- Process for led decoding   
    led <=                 
        "0000001" when (result_reg = 1) else  --1
        "0000011" when (result_reg = 2) else  --2
        "0000111" when (result_reg = 3) else  --3
        "0001111" when (result_reg = 4) else  --4
        "0011111" when (result_reg = 5) else  --5
        "0111111";                            --6 

end arch;
```
