
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={43,rS,rT,offset}                      Premise(F2)
	S3= GPR[rS]=base                                            Premise(F3)
	S4= GPR[rT]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= A_EX.Out=>ALU.A                                         Premise(F5)
	S8= B_EX.Out=>ALU.B                                         Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F7)
	S10= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F8)
	S11= ALU.Out=>ALUOut_MEM.In                                 Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= IMMEXT.Out=>B_EX.In                                    Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S18= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S19= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S20= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S21= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S22= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S23= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S24= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S25= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S29= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F28)
	S31= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F30)
	S33= FU.Bub_IF=>CU_IF.Bub                                   Premise(F31)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F32)
	S35= ICache.Hit=>CU_IF.ICacheHit                            Premise(F33)
	S36= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F34)
	S37= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F35)
	S38= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F36)
	S39= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F37)
	S40= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F38)
	S41= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F39)
	S42= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F40)
	S43= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F41)
	S44= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F42)
	S45= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F43)
	S46= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F44)
	S47= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F45)
	S48= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F46)
	S49= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F47)
	S50= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                  Premise(F48)
	S51= DAddrReg_MEM.Out=>DAddrReg_WB.In                       Premise(F49)
	S52= ALUOut_DMMU2.Out=>DCache.IEA                           Premise(F50)
	S53= ALUOut_MEM.Out=>DCache.IEA                             Premise(F51)
	S54= DR_DMMU2.Out=>DCache.In                                Premise(F52)
	S55= DR_MEM.Out=>DCache.In                                  Premise(F53)
	S56= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F54)
	S57= CP0.ASID=>DMMU.PID                                     Premise(F55)
	S58= DMMU.PID=pid                                           Path(S5,S57)
	S59= DAddrReg_DMMU2.Out=>DMem.WAddr                         Premise(F56)
	S60= DR_DMMU2.Out=>DMem.WData                               Premise(F57)
	S61= DCache.Out=>DR_DMMU1.In                                Premise(F58)
	S62= DR_MEM.Out=>DR_DMMU1.In                                Premise(F59)
	S63= DR_DMMU1.Out=>DR_DMMU2.In                              Premise(F60)
	S64= MemDataSelS.Out=>DR_MEM.In                             Premise(F61)
	S65= DCache.Out=>DR_WB.In                                   Premise(F62)
	S66= DCache.Hit=>FU.DCacheHit                               Premise(F63)
	S67= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F64)
	S68= ICache.Hit=>FU.ICacheHit                               Premise(F65)
	S69= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F66)
	S70= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F67)
	S71= IR_EX.Out=>FU.IR_EX                                    Premise(F68)
	S72= IR_ID.Out=>FU.IR_ID                                    Premise(F69)
	S73= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F70)
	S74= IR_MEM.Out=>FU.IR_MEM                                  Premise(F71)
	S75= IR_WB.Out=>FU.IR_WB                                    Premise(F72)
	S76= GPR.Rdata1=>FU.InID1                                   Premise(F73)
	S77= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F74)
	S78= IR_ID.Out25_21=>GPR.RReg1                              Premise(F75)
	S79= IR_EX.Out25_21=>GPR.RReg2                              Premise(F76)
	S80= IMMU.Addr=>IAddrReg.In                                 Premise(F77)
	S81= PC.Out=>ICache.IEA                                     Premise(F78)
	S82= ICache.IEA=addr                                        Path(S6,S81)
	S83= ICache.Hit=ICacheHit(addr)                             ICache-Search(S82)
	S84= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S83,S35)
	S85= FU.ICacheHit=ICacheHit(addr)                           Path(S83,S68)
	S86= PC.Out=>ICache.IEA                                     Premise(F79)
	S87= IMem.MEM8WordOut=>ICache.WData                         Premise(F80)
	S88= ICache.Out=>ICacheReg.In                               Premise(F81)
	S89= IR_ID.Out15_0=>IMMEXT.In                               Premise(F82)
	S90= PC.Out=>IMMU.IEA                                       Premise(F83)
	S91= IMMU.IEA=addr                                          Path(S6,S90)
	S92= CP0.ASID=>IMMU.PID                                     Premise(F84)
	S93= IMMU.PID=pid                                           Path(S5,S92)
	S94= IMMU.Addr={pid,addr}                                   IMMU-Search(S93,S91)
	S95= IAddrReg.In={pid,addr}                                 Path(S94,S80)
	S96= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S93,S91)
	S97= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S96,S36)
	S98= IAddrReg.Out=>IMem.RAddr                               Premise(F85)
	S99= ICacheReg.Out=>IRMux.CacheData                         Premise(F86)
	S100= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F87)
	S101= IMem.Out=>IRMux.MemData                               Premise(F88)
	S102= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F89)
	S103= IR_MEM.Out=>IR_DMMU1.In                               Premise(F90)
	S104= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F91)
	S105= IR_ID.Out=>IR_EX.In                                   Premise(F92)
	S106= ICache.Out=>IR_ID.In                                  Premise(F93)
	S107= IRMux.Out=>IR_ID.In                                   Premise(F94)
	S108= ICache.Out=>IR_IMMU.In                                Premise(F95)
	S109= IR_EX.Out=>IR_MEM.In                                  Premise(F96)
	S110= IR_DMMU2.Out=>IR_WB.In                                Premise(F97)
	S111= IR_MEM.Out=>IR_WB.In                                  Premise(F98)
	S112= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F99)
	S113= GPR.Rdata2=>MemDataSelS.In                            Premise(F100)
	S114= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F101)
	S115= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F102)
	S116= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F103)
	S117= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F104)
	S118= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F105)
	S119= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F106)
	S120= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F107)
	S121= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F108)
	S122= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F109)
	S123= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F110)
	S124= IR_EX.Out31_26=>CU_EX.Op                              Premise(F111)
	S125= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F112)
	S126= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F113)
	S127= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F114)
	S128= IR_ID.Out31_26=>CU_ID.Op                              Premise(F115)
	S129= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F116)
	S130= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F117)
	S131= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F118)
	S132= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F119)
	S133= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F120)
	S134= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F121)
	S135= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F122)
	S136= IR_WB.Out31_26=>CU_WB.Op                              Premise(F123)
	S137= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F124)
	S138= CtrlA_EX=0                                            Premise(F125)
	S139= CtrlB_EX=0                                            Premise(F126)
	S140= CtrlALUOut_MEM=0                                      Premise(F127)
	S141= CtrlALUOut_DMMU1=0                                    Premise(F128)
	S142= CtrlALUOut_DMMU2=0                                    Premise(F129)
	S143= CtrlALUOut_WB=0                                       Premise(F130)
	S144= CtrlA_MEM=0                                           Premise(F131)
	S145= CtrlA_WB=0                                            Premise(F132)
	S146= CtrlB_MEM=0                                           Premise(F133)
	S147= CtrlB_WB=0                                            Premise(F134)
	S148= CtrlICache=0                                          Premise(F135)
	S149= CtrlIMMU=0                                            Premise(F136)
	S150= CtrlDCache=0                                          Premise(F137)
	S151= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S152= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S153= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S154= CtrlDMMU=0                                            Premise(F138)
	S155= CtrlDAddrReg_DMMU1=0                                  Premise(F139)
	S156= CtrlDAddrReg_DMMU2=0                                  Premise(F140)
	S157= CtrlDAddrReg_MEM=0                                    Premise(F141)
	S158= CtrlDAddrReg_WB=0                                     Premise(F142)
	S159= CtrlDR_DMMU2=0                                        Premise(F143)
	S160= CtrlDR_MEM=0                                          Premise(F144)
	S161= CtrlASIDIn=0                                          Premise(F145)
	S162= CtrlCP0=0                                             Premise(F146)
	S163= CP0[ASID]=pid                                         CP0-Hold(S0,S162)
	S164= CtrlEPCIn=0                                           Premise(F147)
	S165= CtrlExCodeIn=0                                        Premise(F148)
	S166= CtrlDMem=0                                            Premise(F149)
	S167= CtrlDMem8Word=0                                       Premise(F150)
	S168= CtrlDR_DMMU1=0                                        Premise(F151)
	S169= CtrlDR_WB=0                                           Premise(F152)
	S170= CtrlIR_DMMU1=0                                        Premise(F153)
	S171= CtrlIR_DMMU2=0                                        Premise(F154)
	S172= CtrlIR_EX=0                                           Premise(F155)
	S173= CtrlIR_ID=0                                           Premise(F156)
	S174= CtrlIR_IMMU=1                                         Premise(F157)
	S175= CtrlIR_MEM=0                                          Premise(F158)
	S176= CtrlIR_WB=0                                           Premise(F159)
	S177= CtrlGPR=0                                             Premise(F160)
	S178= GPR[rS]=base                                          GPR-Hold(S3,S177)
	S179= GPR[rT]=a                                             GPR-Hold(S4,S177)
	S180= CtrlIAddrReg=1                                        Premise(F161)
	S181= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S95,S180)
	S182= CtrlPC=0                                              Premise(F162)
	S183= CtrlPCInc=0                                           Premise(F163)
	S184= PC[Out]=addr                                          PC-Hold(S1,S182,S183)
	S185= CtrlIMem=0                                            Premise(F164)
	S186= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S2,S185)
	S187= CtrlICacheReg=1                                       Premise(F165)
	S188= CtrlIRMux=0                                           Premise(F166)

IMMU	S189= CP0.ASID=pid                                          CP0-Read-ASID(S163)
	S190= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S181)
	S191= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S181)
	S192= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S181)
	S193= PC.Out=addr                                           PC-Out(S184)
	S194= A_EX.Out=>ALU.A                                       Premise(F167)
	S195= B_EX.Out=>ALU.B                                       Premise(F168)
	S196= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F169)
	S197= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F170)
	S198= ALU.Out=>ALUOut_MEM.In                                Premise(F171)
	S199= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F172)
	S200= FU.OutID1=>A_EX.In                                    Premise(F173)
	S201= A_MEM.Out=>A_WB.In                                    Premise(F174)
	S202= IMMEXT.Out=>B_EX.In                                   Premise(F175)
	S203= B_MEM.Out=>B_WB.In                                    Premise(F176)
	S204= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F177)
	S205= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F178)
	S206= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F179)
	S207= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F180)
	S208= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F181)
	S209= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F182)
	S210= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F183)
	S211= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F184)
	S212= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F185)
	S213= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F186)
	S214= FU.Bub_ID=>CU_ID.Bub                                  Premise(F187)
	S215= FU.Halt_ID=>CU_ID.Halt                                Premise(F188)
	S216= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F189)
	S217= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F190)
	S218= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F191)
	S219= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F192)
	S220= FU.Bub_IF=>CU_IF.Bub                                  Premise(F193)
	S221= FU.Halt_IF=>CU_IF.Halt                                Premise(F194)
	S222= ICache.Hit=>CU_IF.ICacheHit                           Premise(F195)
	S223= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F196)
	S224= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F197)
	S225= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F198)
	S226= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F199)
	S227= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F200)
	S228= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F201)
	S229= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F202)
	S230= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F203)
	S231= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F204)
	S232= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F205)
	S233= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F206)
	S234= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F207)
	S235= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F208)
	S236= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F209)
	S237= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F210)
	S238= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F211)
	S239= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F212)
	S240= ALUOut_MEM.Out=>DCache.IEA                            Premise(F213)
	S241= DR_DMMU2.Out=>DCache.In                               Premise(F214)
	S242= DR_MEM.Out=>DCache.In                                 Premise(F215)
	S243= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F216)
	S244= CP0.ASID=>DMMU.PID                                    Premise(F217)
	S245= DMMU.PID=pid                                          Path(S189,S244)
	S246= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F218)
	S247= DR_DMMU2.Out=>DMem.WData                              Premise(F219)
	S248= DCache.Out=>DR_DMMU1.In                               Premise(F220)
	S249= DR_MEM.Out=>DR_DMMU1.In                               Premise(F221)
	S250= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F222)
	S251= MemDataSelS.Out=>DR_MEM.In                            Premise(F223)
	S252= DCache.Out=>DR_WB.In                                  Premise(F224)
	S253= DCache.Hit=>FU.DCacheHit                              Premise(F225)
	S254= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F226)
	S255= ICache.Hit=>FU.ICacheHit                              Premise(F227)
	S256= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F228)
	S257= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F229)
	S258= IR_EX.Out=>FU.IR_EX                                   Premise(F230)
	S259= IR_ID.Out=>FU.IR_ID                                   Premise(F231)
	S260= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F232)
	S261= IR_MEM.Out=>FU.IR_MEM                                 Premise(F233)
	S262= IR_WB.Out=>FU.IR_WB                                   Premise(F234)
	S263= GPR.Rdata1=>FU.InID1                                  Premise(F235)
	S264= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F236)
	S265= IR_ID.Out25_21=>GPR.RReg1                             Premise(F237)
	S266= IR_EX.Out25_21=>GPR.RReg2                             Premise(F238)
	S267= IMMU.Addr=>IAddrReg.In                                Premise(F239)
	S268= PC.Out=>ICache.IEA                                    Premise(F240)
	S269= ICache.IEA=addr                                       Path(S193,S268)
	S270= ICache.Hit=ICacheHit(addr)                            ICache-Search(S269)
	S271= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S270,S222)
	S272= FU.ICacheHit=ICacheHit(addr)                          Path(S270,S255)
	S273= PC.Out=>ICache.IEA                                    Premise(F241)
	S274= IMem.MEM8WordOut=>ICache.WData                        Premise(F242)
	S275= ICache.Out=>ICacheReg.In                              Premise(F243)
	S276= IR_ID.Out15_0=>IMMEXT.In                              Premise(F244)
	S277= PC.Out=>IMMU.IEA                                      Premise(F245)
	S278= IMMU.IEA=addr                                         Path(S193,S277)
	S279= CP0.ASID=>IMMU.PID                                    Premise(F246)
	S280= IMMU.PID=pid                                          Path(S189,S279)
	S281= IMMU.Addr={pid,addr}                                  IMMU-Search(S280,S278)
	S282= IAddrReg.In={pid,addr}                                Path(S281,S267)
	S283= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S280,S278)
	S284= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S283,S223)
	S285= IAddrReg.Out=>IMem.RAddr                              Premise(F247)
	S286= IMem.RAddr={pid,addr}                                 Path(S190,S285)
	S287= IMem.Out={43,rS,rT,offset}                            IMem-Read(S286,S186)
	S288= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S286,S186)
	S289= ICache.WData=IMemGet8Word({pid,addr})                 Path(S288,S274)
	S290= ICacheReg.Out=>IRMux.CacheData                        Premise(F248)
	S291= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F249)
	S292= IMem.Out=>IRMux.MemData                               Premise(F250)
	S293= IRMux.MemData={43,rS,rT,offset}                       Path(S287,S292)
	S294= IRMux.Out={43,rS,rT,offset}                           IRMux-Select2(S293)
	S295= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F251)
	S296= IR_MEM.Out=>IR_DMMU1.In                               Premise(F252)
	S297= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F253)
	S298= IR_ID.Out=>IR_EX.In                                   Premise(F254)
	S299= ICache.Out=>IR_ID.In                                  Premise(F255)
	S300= IRMux.Out=>IR_ID.In                                   Premise(F256)
	S301= IR_ID.In={43,rS,rT,offset}                            Path(S294,S300)
	S302= ICache.Out=>IR_IMMU.In                                Premise(F257)
	S303= IR_EX.Out=>IR_MEM.In                                  Premise(F258)
	S304= IR_DMMU2.Out=>IR_WB.In                                Premise(F259)
	S305= IR_MEM.Out=>IR_WB.In                                  Premise(F260)
	S306= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F261)
	S307= GPR.Rdata2=>MemDataSelS.In                            Premise(F262)
	S308= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F263)
	S309= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F264)
	S310= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F265)
	S311= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F266)
	S312= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F267)
	S313= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F268)
	S314= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F269)
	S315= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F270)
	S316= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F271)
	S317= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F272)
	S318= IR_EX.Out31_26=>CU_EX.Op                              Premise(F273)
	S319= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F274)
	S320= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F275)
	S321= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F276)
	S322= IR_ID.Out31_26=>CU_ID.Op                              Premise(F277)
	S323= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F278)
	S324= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F279)
	S325= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F280)
	S326= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F281)
	S327= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F282)
	S328= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F283)
	S329= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F284)
	S330= IR_WB.Out31_26=>CU_WB.Op                              Premise(F285)
	S331= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F286)
	S332= CtrlA_EX=0                                            Premise(F287)
	S333= CtrlB_EX=0                                            Premise(F288)
	S334= CtrlALUOut_MEM=0                                      Premise(F289)
	S335= CtrlALUOut_DMMU1=0                                    Premise(F290)
	S336= CtrlALUOut_DMMU2=0                                    Premise(F291)
	S337= CtrlALUOut_WB=0                                       Premise(F292)
	S338= CtrlA_MEM=0                                           Premise(F293)
	S339= CtrlA_WB=0                                            Premise(F294)
	S340= CtrlB_MEM=0                                           Premise(F295)
	S341= CtrlB_WB=0                                            Premise(F296)
	S342= CtrlICache=1                                          Premise(F297)
	S343= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S269,S289,S342)
	S344= CtrlIMMU=0                                            Premise(F298)
	S345= CtrlDCache=0                                          Premise(F299)
	S346= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S347= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S348= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S349= CtrlDMMU=0                                            Premise(F300)
	S350= CtrlDAddrReg_DMMU1=0                                  Premise(F301)
	S351= CtrlDAddrReg_DMMU2=0                                  Premise(F302)
	S352= CtrlDAddrReg_MEM=0                                    Premise(F303)
	S353= CtrlDAddrReg_WB=0                                     Premise(F304)
	S354= CtrlDR_DMMU2=0                                        Premise(F305)
	S355= CtrlDR_MEM=0                                          Premise(F306)
	S356= CtrlASIDIn=0                                          Premise(F307)
	S357= CtrlCP0=0                                             Premise(F308)
	S358= CP0[ASID]=pid                                         CP0-Hold(S163,S357)
	S359= CtrlEPCIn=0                                           Premise(F309)
	S360= CtrlExCodeIn=0                                        Premise(F310)
	S361= CtrlDMem=0                                            Premise(F311)
	S362= CtrlDMem8Word=0                                       Premise(F312)
	S363= CtrlDR_DMMU1=0                                        Premise(F313)
	S364= CtrlDR_WB=0                                           Premise(F314)
	S365= CtrlIR_DMMU1=0                                        Premise(F315)
	S366= CtrlIR_DMMU2=0                                        Premise(F316)
	S367= CtrlIR_EX=0                                           Premise(F317)
	S368= CtrlIR_ID=1                                           Premise(F318)
	S369= [IR_ID]={43,rS,rT,offset}                             IR_ID-Write(S301,S368)
	S370= CtrlIR_IMMU=0                                         Premise(F319)
	S371= CtrlIR_MEM=0                                          Premise(F320)
	S372= CtrlIR_WB=0                                           Premise(F321)
	S373= CtrlGPR=0                                             Premise(F322)
	S374= GPR[rS]=base                                          GPR-Hold(S178,S373)
	S375= GPR[rT]=a                                             GPR-Hold(S179,S373)
	S376= CtrlIAddrReg=0                                        Premise(F323)
	S377= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S181,S376)
	S378= CtrlPC=0                                              Premise(F324)
	S379= CtrlPCInc=1                                           Premise(F325)
	S380= PC[Out]=addr+4                                        PC-Inc(S184,S378,S379)
	S381= PC[CIA]=addr                                          PC-Inc(S184,S378,S379)
	S382= CtrlIMem=0                                            Premise(F326)
	S383= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S186,S382)
	S384= CtrlICacheReg=0                                       Premise(F327)
	S385= CtrlIRMux=0                                           Premise(F328)

ID	S386= CP0.ASID=pid                                          CP0-Read-ASID(S358)
	S387= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S369)
	S388= IR_ID.Out31_26=43                                     IR-Out(S369)
	S389= IR_ID.Out25_21=rS                                     IR-Out(S369)
	S390= IR_ID.Out20_16=rT                                     IR-Out(S369)
	S391= IR_ID.Out15_0=offset                                  IR-Out(S369)
	S392= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S377)
	S393= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S377)
	S394= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S377)
	S395= PC.Out=addr+4                                         PC-Out(S380)
	S396= PC.CIA=addr                                           PC-Out(S381)
	S397= PC.CIA31_28=addr[31:28]                               PC-Out(S381)
	S398= A_EX.Out=>ALU.A                                       Premise(F329)
	S399= B_EX.Out=>ALU.B                                       Premise(F330)
	S400= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F331)
	S401= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F332)
	S402= ALU.Out=>ALUOut_MEM.In                                Premise(F333)
	S403= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F334)
	S404= FU.OutID1=>A_EX.In                                    Premise(F335)
	S405= A_MEM.Out=>A_WB.In                                    Premise(F336)
	S406= IMMEXT.Out=>B_EX.In                                   Premise(F337)
	S407= B_MEM.Out=>B_WB.In                                    Premise(F338)
	S408= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F339)
	S409= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F340)
	S410= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F341)
	S411= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F342)
	S412= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F343)
	S413= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F344)
	S414= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F345)
	S415= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F346)
	S416= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F347)
	S417= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F348)
	S418= FU.Bub_ID=>CU_ID.Bub                                  Premise(F349)
	S419= FU.Halt_ID=>CU_ID.Halt                                Premise(F350)
	S420= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F351)
	S421= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F352)
	S422= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F353)
	S423= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F354)
	S424= FU.Bub_IF=>CU_IF.Bub                                  Premise(F355)
	S425= FU.Halt_IF=>CU_IF.Halt                                Premise(F356)
	S426= ICache.Hit=>CU_IF.ICacheHit                           Premise(F357)
	S427= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F358)
	S428= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F359)
	S429= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F360)
	S430= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F361)
	S431= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F362)
	S432= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F363)
	S433= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F364)
	S434= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F365)
	S435= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F366)
	S436= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F367)
	S437= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F368)
	S438= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F369)
	S439= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F370)
	S440= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F371)
	S441= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F372)
	S442= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F373)
	S443= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F374)
	S444= ALUOut_MEM.Out=>DCache.IEA                            Premise(F375)
	S445= DR_DMMU2.Out=>DCache.In                               Premise(F376)
	S446= DR_MEM.Out=>DCache.In                                 Premise(F377)
	S447= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F378)
	S448= CP0.ASID=>DMMU.PID                                    Premise(F379)
	S449= DMMU.PID=pid                                          Path(S386,S448)
	S450= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F380)
	S451= DR_DMMU2.Out=>DMem.WData                              Premise(F381)
	S452= DCache.Out=>DR_DMMU1.In                               Premise(F382)
	S453= DR_MEM.Out=>DR_DMMU1.In                               Premise(F383)
	S454= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F384)
	S455= MemDataSelS.Out=>DR_MEM.In                            Premise(F385)
	S456= DCache.Out=>DR_WB.In                                  Premise(F386)
	S457= DCache.Hit=>FU.DCacheHit                              Premise(F387)
	S458= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F388)
	S459= ICache.Hit=>FU.ICacheHit                              Premise(F389)
	S460= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F390)
	S461= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F391)
	S462= IR_EX.Out=>FU.IR_EX                                   Premise(F392)
	S463= IR_ID.Out=>FU.IR_ID                                   Premise(F393)
	S464= FU.IR_ID={43,rS,rT,offset}                            Path(S387,S463)
	S465= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F394)
	S466= IR_MEM.Out=>FU.IR_MEM                                 Premise(F395)
	S467= IR_WB.Out=>FU.IR_WB                                   Premise(F396)
	S468= GPR.Rdata1=>FU.InID1                                  Premise(F397)
	S469= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F398)
	S470= FU.InID1_RReg=rS                                      Path(S389,S469)
	S471= FU.InID2_RReg=5'b00000                                Premise(F399)
	S472= IR_ID.Out25_21=>GPR.RReg1                             Premise(F400)
	S473= GPR.RReg1=rS                                          Path(S389,S472)
	S474= GPR.Rdata1=base                                       GPR-Read(S473,S374)
	S475= FU.InID1=base                                         Path(S474,S468)
	S476= FU.OutID1=FU(base)                                    FU-Forward(S475)
	S477= A_EX.In=FU(base)                                      Path(S476,S404)
	S478= IR_EX.Out25_21=>GPR.RReg2                             Premise(F401)
	S479= IMMU.Addr=>IAddrReg.In                                Premise(F402)
	S480= PC.Out=>ICache.IEA                                    Premise(F403)
	S481= ICache.IEA=addr+4                                     Path(S395,S480)
	S482= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S481)
	S483= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S482,S426)
	S484= FU.ICacheHit=ICacheHit(addr+4)                        Path(S482,S459)
	S485= PC.Out=>ICache.IEA                                    Premise(F404)
	S486= IMem.MEM8WordOut=>ICache.WData                        Premise(F405)
	S487= ICache.Out=>ICacheReg.In                              Premise(F406)
	S488= IR_ID.Out15_0=>IMMEXT.In                              Premise(F407)
	S489= IMMEXT.In=offset                                      Path(S391,S488)
	S490= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S489)
	S491= B_EX.In={16{offset[15]},offset}                       Path(S490,S406)
	S492= PC.Out=>IMMU.IEA                                      Premise(F408)
	S493= IMMU.IEA=addr+4                                       Path(S395,S492)
	S494= CP0.ASID=>IMMU.PID                                    Premise(F409)
	S495= IMMU.PID=pid                                          Path(S386,S494)
	S496= IMMU.Addr={pid,addr+4}                                IMMU-Search(S495,S493)
	S497= IAddrReg.In={pid,addr+4}                              Path(S496,S479)
	S498= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S495,S493)
	S499= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S498,S427)
	S500= IAddrReg.Out=>IMem.RAddr                              Premise(F410)
	S501= IMem.RAddr={pid,addr}                                 Path(S392,S500)
	S502= IMem.Out={43,rS,rT,offset}                            IMem-Read(S501,S383)
	S503= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S501,S383)
	S504= ICache.WData=IMemGet8Word({pid,addr})                 Path(S503,S486)
	S505= ICacheReg.Out=>IRMux.CacheData                        Premise(F411)
	S506= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F412)
	S507= IMem.Out=>IRMux.MemData                               Premise(F413)
	S508= IRMux.MemData={43,rS,rT,offset}                       Path(S502,S507)
	S509= IRMux.Out={43,rS,rT,offset}                           IRMux-Select2(S508)
	S510= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F414)
	S511= IR_MEM.Out=>IR_DMMU1.In                               Premise(F415)
	S512= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F416)
	S513= IR_ID.Out=>IR_EX.In                                   Premise(F417)
	S514= IR_EX.In={43,rS,rT,offset}                            Path(S387,S513)
	S515= ICache.Out=>IR_ID.In                                  Premise(F418)
	S516= IRMux.Out=>IR_ID.In                                   Premise(F419)
	S517= IR_ID.In={43,rS,rT,offset}                            Path(S509,S516)
	S518= ICache.Out=>IR_IMMU.In                                Premise(F420)
	S519= IR_EX.Out=>IR_MEM.In                                  Premise(F421)
	S520= IR_DMMU2.Out=>IR_WB.In                                Premise(F422)
	S521= IR_MEM.Out=>IR_WB.In                                  Premise(F423)
	S522= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F424)
	S523= GPR.Rdata2=>MemDataSelS.In                            Premise(F425)
	S524= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F426)
	S525= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F427)
	S526= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F428)
	S527= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F429)
	S528= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F430)
	S529= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F431)
	S530= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F432)
	S531= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F433)
	S532= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F434)
	S533= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F435)
	S534= IR_EX.Out31_26=>CU_EX.Op                              Premise(F436)
	S535= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F437)
	S536= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F438)
	S537= CU_ID.IRFunc1=rT                                      Path(S390,S536)
	S538= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F439)
	S539= CU_ID.IRFunc2=rS                                      Path(S389,S538)
	S540= IR_ID.Out31_26=>CU_ID.Op                              Premise(F440)
	S541= CU_ID.Op=43                                           Path(S388,S540)
	S542= CU_ID.Func=alu_add                                    CU_ID(S541)
	S543= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S541)
	S544= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F441)
	S545= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F442)
	S546= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F443)
	S547= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F444)
	S548= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F445)
	S549= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F446)
	S550= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F447)
	S551= IR_WB.Out31_26=>CU_WB.Op                              Premise(F448)
	S552= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F449)
	S553= CtrlA_EX=1                                            Premise(F450)
	S554= [A_EX]=FU(base)                                       A_EX-Write(S477,S553)
	S555= CtrlB_EX=1                                            Premise(F451)
	S556= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S491,S555)
	S557= CtrlALUOut_MEM=0                                      Premise(F452)
	S558= CtrlALUOut_DMMU1=0                                    Premise(F453)
	S559= CtrlALUOut_DMMU2=0                                    Premise(F454)
	S560= CtrlALUOut_WB=0                                       Premise(F455)
	S561= CtrlA_MEM=0                                           Premise(F456)
	S562= CtrlA_WB=0                                            Premise(F457)
	S563= CtrlB_MEM=0                                           Premise(F458)
	S564= CtrlB_WB=0                                            Premise(F459)
	S565= CtrlICache=0                                          Premise(F460)
	S566= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S343,S565)
	S567= CtrlIMMU=0                                            Premise(F461)
	S568= CtrlDCache=0                                          Premise(F462)
	S569= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S570= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S571= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S572= CtrlDMMU=0                                            Premise(F463)
	S573= CtrlDAddrReg_DMMU1=0                                  Premise(F464)
	S574= CtrlDAddrReg_DMMU2=0                                  Premise(F465)
	S575= CtrlDAddrReg_MEM=0                                    Premise(F466)
	S576= CtrlDAddrReg_WB=0                                     Premise(F467)
	S577= CtrlDR_DMMU2=0                                        Premise(F468)
	S578= CtrlDR_MEM=0                                          Premise(F469)
	S579= CtrlASIDIn=0                                          Premise(F470)
	S580= CtrlCP0=0                                             Premise(F471)
	S581= CP0[ASID]=pid                                         CP0-Hold(S358,S580)
	S582= CtrlEPCIn=0                                           Premise(F472)
	S583= CtrlExCodeIn=0                                        Premise(F473)
	S584= CtrlDMem=0                                            Premise(F474)
	S585= CtrlDMem8Word=0                                       Premise(F475)
	S586= CtrlDR_DMMU1=0                                        Premise(F476)
	S587= CtrlDR_WB=0                                           Premise(F477)
	S588= CtrlIR_DMMU1=0                                        Premise(F478)
	S589= CtrlIR_DMMU2=0                                        Premise(F479)
	S590= CtrlIR_EX=1                                           Premise(F480)
	S591= [IR_EX]={43,rS,rT,offset}                             IR_EX-Write(S514,S590)
	S592= CtrlIR_ID=0                                           Premise(F481)
	S593= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S369,S592)
	S594= CtrlIR_IMMU=0                                         Premise(F482)
	S595= CtrlIR_MEM=0                                          Premise(F483)
	S596= CtrlIR_WB=0                                           Premise(F484)
	S597= CtrlGPR=0                                             Premise(F485)
	S598= GPR[rS]=base                                          GPR-Hold(S374,S597)
	S599= GPR[rT]=a                                             GPR-Hold(S375,S597)
	S600= CtrlIAddrReg=0                                        Premise(F486)
	S601= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S377,S600)
	S602= CtrlPC=0                                              Premise(F487)
	S603= CtrlPCInc=0                                           Premise(F488)
	S604= PC[CIA]=addr                                          PC-Hold(S381,S603)
	S605= PC[Out]=addr+4                                        PC-Hold(S380,S602,S603)
	S606= CtrlIMem=0                                            Premise(F489)
	S607= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S383,S606)
	S608= CtrlICacheReg=0                                       Premise(F490)
	S609= CtrlIRMux=0                                           Premise(F491)

EX	S610= A_EX.Out=FU(base)                                     A_EX-Out(S554)
	S611= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S554)
	S612= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S554)
	S613= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S556)
	S614= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S556)
	S615= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S556)
	S616= CP0.ASID=pid                                          CP0-Read-ASID(S581)
	S617= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S591)
	S618= IR_EX.Out31_26=43                                     IR_EX-Out(S591)
	S619= IR_EX.Out25_21=rS                                     IR_EX-Out(S591)
	S620= IR_EX.Out20_16=rT                                     IR_EX-Out(S591)
	S621= IR_EX.Out15_0=offset                                  IR_EX-Out(S591)
	S622= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S593)
	S623= IR_ID.Out31_26=43                                     IR-Out(S593)
	S624= IR_ID.Out25_21=rS                                     IR-Out(S593)
	S625= IR_ID.Out20_16=rT                                     IR-Out(S593)
	S626= IR_ID.Out15_0=offset                                  IR-Out(S593)
	S627= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S601)
	S628= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S601)
	S629= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S601)
	S630= PC.CIA=addr                                           PC-Out(S604)
	S631= PC.CIA31_28=addr[31:28]                               PC-Out(S604)
	S632= PC.Out=addr+4                                         PC-Out(S605)
	S633= A_EX.Out=>ALU.A                                       Premise(F492)
	S634= ALU.A=FU(base)                                        Path(S610,S633)
	S635= B_EX.Out=>ALU.B                                       Premise(F493)
	S636= ALU.B={16{offset[15]},offset}                         Path(S613,S635)
	S637= ALU.Func=6'b010010                                    Premise(F494)
	S638= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S634,S636)
	S639= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S634,S636)
	S640= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S634,S636)
	S641= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S634,S636)
	S642= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S634,S636)
	S643= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F495)
	S644= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F496)
	S645= ALU.Out=>ALUOut_MEM.In                                Premise(F497)
	S646= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S638,S645)
	S647= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F498)
	S648= FU.OutID1=>A_EX.In                                    Premise(F499)
	S649= A_MEM.Out=>A_WB.In                                    Premise(F500)
	S650= IMMEXT.Out=>B_EX.In                                   Premise(F501)
	S651= B_MEM.Out=>B_WB.In                                    Premise(F502)
	S652= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F503)
	S653= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F504)
	S654= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F505)
	S655= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F506)
	S656= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F507)
	S657= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F508)
	S658= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F509)
	S659= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F510)
	S660= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F511)
	S661= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F512)
	S662= FU.Bub_ID=>CU_ID.Bub                                  Premise(F513)
	S663= FU.Halt_ID=>CU_ID.Halt                                Premise(F514)
	S664= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F515)
	S665= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F516)
	S666= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F517)
	S667= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F518)
	S668= FU.Bub_IF=>CU_IF.Bub                                  Premise(F519)
	S669= FU.Halt_IF=>CU_IF.Halt                                Premise(F520)
	S670= ICache.Hit=>CU_IF.ICacheHit                           Premise(F521)
	S671= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F522)
	S672= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F523)
	S673= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F524)
	S674= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F525)
	S675= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F526)
	S676= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F527)
	S677= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F528)
	S678= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F529)
	S679= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F530)
	S680= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F531)
	S681= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F532)
	S682= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F533)
	S683= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F534)
	S684= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F535)
	S685= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F536)
	S686= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F537)
	S687= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F538)
	S688= ALUOut_MEM.Out=>DCache.IEA                            Premise(F539)
	S689= DR_DMMU2.Out=>DCache.In                               Premise(F540)
	S690= DR_MEM.Out=>DCache.In                                 Premise(F541)
	S691= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F542)
	S692= CP0.ASID=>DMMU.PID                                    Premise(F543)
	S693= DMMU.PID=pid                                          Path(S616,S692)
	S694= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F544)
	S695= DR_DMMU2.Out=>DMem.WData                              Premise(F545)
	S696= DCache.Out=>DR_DMMU1.In                               Premise(F546)
	S697= DR_MEM.Out=>DR_DMMU1.In                               Premise(F547)
	S698= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F548)
	S699= MemDataSelS.Out=>DR_MEM.In                            Premise(F549)
	S700= DCache.Out=>DR_WB.In                                  Premise(F550)
	S701= DCache.Hit=>FU.DCacheHit                              Premise(F551)
	S702= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F552)
	S703= ICache.Hit=>FU.ICacheHit                              Premise(F553)
	S704= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F554)
	S705= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F555)
	S706= IR_EX.Out=>FU.IR_EX                                   Premise(F556)
	S707= FU.IR_EX={43,rS,rT,offset}                            Path(S617,S706)
	S708= IR_ID.Out=>FU.IR_ID                                   Premise(F557)
	S709= FU.IR_ID={43,rS,rT,offset}                            Path(S622,S708)
	S710= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F558)
	S711= IR_MEM.Out=>FU.IR_MEM                                 Premise(F559)
	S712= IR_WB.Out=>FU.IR_WB                                   Premise(F560)
	S713= FU.InEX_WReg=5'b00000                                 Premise(F561)
	S714= GPR.Rdata1=>FU.InID1                                  Premise(F562)
	S715= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F563)
	S716= FU.InID1_RReg=rS                                      Path(S624,S715)
	S717= IR_ID.Out25_21=>GPR.RReg1                             Premise(F564)
	S718= GPR.RReg1=rS                                          Path(S624,S717)
	S719= GPR.Rdata1=base                                       GPR-Read(S718,S598)
	S720= FU.InID1=base                                         Path(S719,S714)
	S721= FU.OutID1=FU(base)                                    FU-Forward(S720)
	S722= A_EX.In=FU(base)                                      Path(S721,S648)
	S723= IR_EX.Out25_21=>GPR.RReg2                             Premise(F565)
	S724= GPR.RReg2=rS                                          Path(S619,S723)
	S725= GPR.Rdata2=base                                       GPR-Read(S724,S598)
	S726= IMMU.Addr=>IAddrReg.In                                Premise(F566)
	S727= PC.Out=>ICache.IEA                                    Premise(F567)
	S728= ICache.IEA=addr+4                                     Path(S632,S727)
	S729= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S728)
	S730= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S729,S670)
	S731= FU.ICacheHit=ICacheHit(addr+4)                        Path(S729,S703)
	S732= PC.Out=>ICache.IEA                                    Premise(F568)
	S733= IMem.MEM8WordOut=>ICache.WData                        Premise(F569)
	S734= ICache.Out=>ICacheReg.In                              Premise(F570)
	S735= IR_ID.Out15_0=>IMMEXT.In                              Premise(F571)
	S736= IMMEXT.In=offset                                      Path(S626,S735)
	S737= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S736)
	S738= B_EX.In={16{offset[15]},offset}                       Path(S737,S650)
	S739= PC.Out=>IMMU.IEA                                      Premise(F572)
	S740= IMMU.IEA=addr+4                                       Path(S632,S739)
	S741= CP0.ASID=>IMMU.PID                                    Premise(F573)
	S742= IMMU.PID=pid                                          Path(S616,S741)
	S743= IMMU.Addr={pid,addr+4}                                IMMU-Search(S742,S740)
	S744= IAddrReg.In={pid,addr+4}                              Path(S743,S726)
	S745= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S742,S740)
	S746= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S745,S671)
	S747= IAddrReg.Out=>IMem.RAddr                              Premise(F574)
	S748= IMem.RAddr={pid,addr}                                 Path(S627,S747)
	S749= IMem.Out={43,rS,rT,offset}                            IMem-Read(S748,S607)
	S750= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S748,S607)
	S751= ICache.WData=IMemGet8Word({pid,addr})                 Path(S750,S733)
	S752= ICacheReg.Out=>IRMux.CacheData                        Premise(F575)
	S753= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F576)
	S754= IMem.Out=>IRMux.MemData                               Premise(F577)
	S755= IRMux.MemData={43,rS,rT,offset}                       Path(S749,S754)
	S756= IRMux.Out={43,rS,rT,offset}                           IRMux-Select2(S755)
	S757= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F578)
	S758= IR_MEM.Out=>IR_DMMU1.In                               Premise(F579)
	S759= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F580)
	S760= IR_ID.Out=>IR_EX.In                                   Premise(F581)
	S761= IR_EX.In={43,rS,rT,offset}                            Path(S622,S760)
	S762= ICache.Out=>IR_ID.In                                  Premise(F582)
	S763= IRMux.Out=>IR_ID.In                                   Premise(F583)
	S764= IR_ID.In={43,rS,rT,offset}                            Path(S756,S763)
	S765= ICache.Out=>IR_IMMU.In                                Premise(F584)
	S766= IR_EX.Out=>IR_MEM.In                                  Premise(F585)
	S767= IR_MEM.In={43,rS,rT,offset}                           Path(S617,S766)
	S768= IR_DMMU2.Out=>IR_WB.In                                Premise(F586)
	S769= IR_MEM.Out=>IR_WB.In                                  Premise(F587)
	S770= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F588)
	S771= MemDataSelS.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S639,S770)
	S772= MemDataSelS.Func=6'b010101                            Premise(F589)
	S773= GPR.Rdata2=>MemDataSelS.In                            Premise(F590)
	S774= MemDataSelS.In=base                                   Path(S725,S773)
	S775= MemDataSelS.Out=base                                  MemDataSelS(S774,S771)
	S776= DR_MEM.In=base                                        Path(S775,S699)
	S777= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F591)
	S778= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F592)
	S779= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F593)
	S780= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F594)
	S781= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F595)
	S782= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F596)
	S783= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F597)
	S784= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F598)
	S785= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F599)
	S786= CU_EX.IRFunc1=rT                                      Path(S620,S785)
	S787= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F600)
	S788= CU_EX.IRFunc2=rS                                      Path(S619,S787)
	S789= IR_EX.Out31_26=>CU_EX.Op                              Premise(F601)
	S790= CU_EX.Op=43                                           Path(S618,S789)
	S791= CU_EX.Func=alu_add                                    CU_EX(S790)
	S792= CU_EX.MemDataSelFunc=mds_lha                          CU_EX(S790)
	S793= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F602)
	S794= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F603)
	S795= CU_ID.IRFunc1=rT                                      Path(S625,S794)
	S796= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F604)
	S797= CU_ID.IRFunc2=rS                                      Path(S624,S796)
	S798= IR_ID.Out31_26=>CU_ID.Op                              Premise(F605)
	S799= CU_ID.Op=43                                           Path(S623,S798)
	S800= CU_ID.Func=alu_add                                    CU_ID(S799)
	S801= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S799)
	S802= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F606)
	S803= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F607)
	S804= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F608)
	S805= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F609)
	S806= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F610)
	S807= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F611)
	S808= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F612)
	S809= IR_WB.Out31_26=>CU_WB.Op                              Premise(F613)
	S810= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F614)
	S811= CtrlA_EX=0                                            Premise(F615)
	S812= [A_EX]=FU(base)                                       A_EX-Hold(S554,S811)
	S813= CtrlB_EX=0                                            Premise(F616)
	S814= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S556,S813)
	S815= CtrlALUOut_MEM=1                                      Premise(F617)
	S816= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S646,S815)
	S817= CtrlALUOut_DMMU1=0                                    Premise(F618)
	S818= CtrlALUOut_DMMU2=0                                    Premise(F619)
	S819= CtrlALUOut_WB=0                                       Premise(F620)
	S820= CtrlA_MEM=0                                           Premise(F621)
	S821= CtrlA_WB=0                                            Premise(F622)
	S822= CtrlB_MEM=0                                           Premise(F623)
	S823= CtrlB_WB=0                                            Premise(F624)
	S824= CtrlICache=0                                          Premise(F625)
	S825= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S566,S824)
	S826= CtrlIMMU=0                                            Premise(F626)
	S827= CtrlDCache=0                                          Premise(F627)
	S828= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S829= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S830= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S831= CtrlDMMU=0                                            Premise(F628)
	S832= CtrlDAddrReg_DMMU1=0                                  Premise(F629)
	S833= CtrlDAddrReg_DMMU2=0                                  Premise(F630)
	S834= CtrlDAddrReg_MEM=0                                    Premise(F631)
	S835= CtrlDAddrReg_WB=0                                     Premise(F632)
	S836= CtrlDR_DMMU2=0                                        Premise(F633)
	S837= CtrlDR_MEM=1                                          Premise(F634)
	S838= [DR_MEM]=base                                         DR_MEM-Write(S776,S837)
	S839= CtrlASIDIn=0                                          Premise(F635)
	S840= CtrlCP0=0                                             Premise(F636)
	S841= CP0[ASID]=pid                                         CP0-Hold(S581,S840)
	S842= CtrlEPCIn=0                                           Premise(F637)
	S843= CtrlExCodeIn=0                                        Premise(F638)
	S844= CtrlDMem=0                                            Premise(F639)
	S845= CtrlDMem8Word=0                                       Premise(F640)
	S846= CtrlDR_DMMU1=0                                        Premise(F641)
	S847= CtrlDR_WB=0                                           Premise(F642)
	S848= CtrlIR_DMMU1=0                                        Premise(F643)
	S849= CtrlIR_DMMU2=0                                        Premise(F644)
	S850= CtrlIR_EX=0                                           Premise(F645)
	S851= [IR_EX]={43,rS,rT,offset}                             IR_EX-Hold(S591,S850)
	S852= CtrlIR_ID=0                                           Premise(F646)
	S853= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S593,S852)
	S854= CtrlIR_IMMU=0                                         Premise(F647)
	S855= CtrlIR_MEM=1                                          Premise(F648)
	S856= [IR_MEM]={43,rS,rT,offset}                            IR_MEM-Write(S767,S855)
	S857= CtrlIR_WB=0                                           Premise(F649)
	S858= CtrlGPR=0                                             Premise(F650)
	S859= GPR[rS]=base                                          GPR-Hold(S598,S858)
	S860= GPR[rT]=a                                             GPR-Hold(S599,S858)
	S861= CtrlIAddrReg=0                                        Premise(F651)
	S862= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S601,S861)
	S863= CtrlPC=0                                              Premise(F652)
	S864= CtrlPCInc=0                                           Premise(F653)
	S865= PC[CIA]=addr                                          PC-Hold(S604,S864)
	S866= PC[Out]=addr+4                                        PC-Hold(S605,S863,S864)
	S867= CtrlIMem=0                                            Premise(F654)
	S868= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S607,S867)
	S869= CtrlICacheReg=0                                       Premise(F655)
	S870= CtrlIRMux=0                                           Premise(F656)

MEM	S871= A_EX.Out=FU(base)                                     A_EX-Out(S812)
	S872= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S812)
	S873= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S812)
	S874= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S814)
	S875= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S814)
	S876= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S814)
	S877= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S816)
	S878= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S816)
	S879= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S816)
	S880= DR_MEM.Out=base                                       DR_MEM-Out(S838)
	S881= DR_MEM.Out1_0={base}[1:0]                             DR_MEM-Out(S838)
	S882= DR_MEM.Out4_0={base}[4:0]                             DR_MEM-Out(S838)
	S883= CP0.ASID=pid                                          CP0-Read-ASID(S841)
	S884= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S851)
	S885= IR_EX.Out31_26=43                                     IR_EX-Out(S851)
	S886= IR_EX.Out25_21=rS                                     IR_EX-Out(S851)
	S887= IR_EX.Out20_16=rT                                     IR_EX-Out(S851)
	S888= IR_EX.Out15_0=offset                                  IR_EX-Out(S851)
	S889= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S853)
	S890= IR_ID.Out31_26=43                                     IR-Out(S853)
	S891= IR_ID.Out25_21=rS                                     IR-Out(S853)
	S892= IR_ID.Out20_16=rT                                     IR-Out(S853)
	S893= IR_ID.Out15_0=offset                                  IR-Out(S853)
	S894= IR_MEM.Out={43,rS,rT,offset}                          IR_MEM-Out(S856)
	S895= IR_MEM.Out31_26=43                                    IR_MEM-Out(S856)
	S896= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S856)
	S897= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S856)
	S898= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S856)
	S899= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S862)
	S900= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S862)
	S901= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S862)
	S902= PC.CIA=addr                                           PC-Out(S865)
	S903= PC.CIA31_28=addr[31:28]                               PC-Out(S865)
	S904= PC.Out=addr+4                                         PC-Out(S866)
	S905= A_EX.Out=>ALU.A                                       Premise(F657)
	S906= ALU.A=FU(base)                                        Path(S871,S905)
	S907= B_EX.Out=>ALU.B                                       Premise(F658)
	S908= ALU.B={16{offset[15]},offset}                         Path(S874,S907)
	S909= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F659)
	S910= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S877,S909)
	S911= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F660)
	S912= ALU.Out=>ALUOut_MEM.In                                Premise(F661)
	S913= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F662)
	S914= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S877,S913)
	S915= FU.OutID1=>A_EX.In                                    Premise(F663)
	S916= A_MEM.Out=>A_WB.In                                    Premise(F664)
	S917= IMMEXT.Out=>B_EX.In                                   Premise(F665)
	S918= B_MEM.Out=>B_WB.In                                    Premise(F666)
	S919= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F667)
	S920= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F668)
	S921= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F669)
	S922= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F670)
	S923= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F671)
	S924= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F672)
	S925= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F673)
	S926= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F674)
	S927= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F675)
	S928= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F676)
	S929= FU.Bub_ID=>CU_ID.Bub                                  Premise(F677)
	S930= FU.Halt_ID=>CU_ID.Halt                                Premise(F678)
	S931= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F679)
	S932= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F680)
	S933= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F681)
	S934= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F682)
	S935= FU.Bub_IF=>CU_IF.Bub                                  Premise(F683)
	S936= FU.Halt_IF=>CU_IF.Halt                                Premise(F684)
	S937= ICache.Hit=>CU_IF.ICacheHit                           Premise(F685)
	S938= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F686)
	S939= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F687)
	S940= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F688)
	S941= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F689)
	S942= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F690)
	S943= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F691)
	S944= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F692)
	S945= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F693)
	S946= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F694)
	S947= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F695)
	S948= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F696)
	S949= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F697)
	S950= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F698)
	S951= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F699)
	S952= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F700)
	S953= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F701)
	S954= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F702)
	S955= ALUOut_MEM.Out=>DCache.IEA                            Premise(F703)
	S956= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S877,S955)
	S957= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S956)
	S958= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S959= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S960= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S961= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S957,S943)
	S962= DR_DMMU2.Out=>DCache.In                               Premise(F704)
	S963= DR_MEM.Out=>DCache.In                                 Premise(F705)
	S964= DCache.In=base                                        Path(S880,S963)
	S965= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F706)
	S966= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S877,S965)
	S967= CP0.ASID=>DMMU.PID                                    Premise(F707)
	S968= DMMU.PID=pid                                          Path(S883,S967)
	S969= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S968,S966)
	S970= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S969,S951)
	S971= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S968,S966)
	S972= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S971,S944)
	S973= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F708)
	S974= DR_DMMU2.Out=>DMem.WData                              Premise(F709)
	S975= DCache.Out=>DR_DMMU1.In                               Premise(F710)
	S976= DR_MEM.Out=>DR_DMMU1.In                               Premise(F711)
	S977= DR_DMMU1.In=base                                      Path(S880,S976)
	S978= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F712)
	S979= MemDataSelS.Out=>DR_MEM.In                            Premise(F713)
	S980= DCache.Out=>DR_WB.In                                  Premise(F714)
	S981= DCache.Hit=>FU.DCacheHit                              Premise(F715)
	S982= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S957,S981)
	S983= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F716)
	S984= ICache.Hit=>FU.ICacheHit                              Premise(F717)
	S985= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F718)
	S986= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F719)
	S987= IR_EX.Out=>FU.IR_EX                                   Premise(F720)
	S988= FU.IR_EX={43,rS,rT,offset}                            Path(S884,S987)
	S989= IR_ID.Out=>FU.IR_ID                                   Premise(F721)
	S990= FU.IR_ID={43,rS,rT,offset}                            Path(S889,S989)
	S991= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F722)
	S992= IR_MEM.Out=>FU.IR_MEM                                 Premise(F723)
	S993= FU.IR_MEM={43,rS,rT,offset}                           Path(S894,S992)
	S994= IR_WB.Out=>FU.IR_WB                                   Premise(F724)
	S995= GPR.Rdata1=>FU.InID1                                  Premise(F725)
	S996= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F726)
	S997= FU.InID1_RReg=rS                                      Path(S891,S996)
	S998= FU.InMEM_WReg=5'b00000                                Premise(F727)
	S999= IR_ID.Out25_21=>GPR.RReg1                             Premise(F728)
	S1000= GPR.RReg1=rS                                         Path(S891,S999)
	S1001= GPR.Rdata1=base                                      GPR-Read(S1000,S859)
	S1002= FU.InID1=base                                        Path(S1001,S995)
	S1003= FU.OutID1=FU(base)                                   FU-Forward(S1002)
	S1004= A_EX.In=FU(base)                                     Path(S1003,S915)
	S1005= IR_EX.Out25_21=>GPR.RReg2                            Premise(F729)
	S1006= GPR.RReg2=rS                                         Path(S886,S1005)
	S1007= GPR.Rdata2=base                                      GPR-Read(S1006,S859)
	S1008= IMMU.Addr=>IAddrReg.In                               Premise(F730)
	S1009= PC.Out=>ICache.IEA                                   Premise(F731)
	S1010= ICache.IEA=addr+4                                    Path(S904,S1009)
	S1011= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1010)
	S1012= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1011,S937)
	S1013= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1011,S984)
	S1014= PC.Out=>ICache.IEA                                   Premise(F732)
	S1015= IMem.MEM8WordOut=>ICache.WData                       Premise(F733)
	S1016= ICache.Out=>ICacheReg.In                             Premise(F734)
	S1017= IR_ID.Out15_0=>IMMEXT.In                             Premise(F735)
	S1018= IMMEXT.In=offset                                     Path(S893,S1017)
	S1019= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1018)
	S1020= B_EX.In={16{offset[15]},offset}                      Path(S1019,S917)
	S1021= PC.Out=>IMMU.IEA                                     Premise(F736)
	S1022= IMMU.IEA=addr+4                                      Path(S904,S1021)
	S1023= CP0.ASID=>IMMU.PID                                   Premise(F737)
	S1024= IMMU.PID=pid                                         Path(S883,S1023)
	S1025= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1024,S1022)
	S1026= IAddrReg.In={pid,addr+4}                             Path(S1025,S1008)
	S1027= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1024,S1022)
	S1028= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1027,S938)
	S1029= IAddrReg.Out=>IMem.RAddr                             Premise(F738)
	S1030= IMem.RAddr={pid,addr}                                Path(S899,S1029)
	S1031= IMem.Out={43,rS,rT,offset}                           IMem-Read(S1030,S868)
	S1032= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1030,S868)
	S1033= ICache.WData=IMemGet8Word({pid,addr})                Path(S1032,S1015)
	S1034= ICacheReg.Out=>IRMux.CacheData                       Premise(F739)
	S1035= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F740)
	S1036= IMem.Out=>IRMux.MemData                              Premise(F741)
	S1037= IRMux.MemData={43,rS,rT,offset}                      Path(S1031,S1036)
	S1038= IRMux.Out={43,rS,rT,offset}                          IRMux-Select2(S1037)
	S1039= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F742)
	S1040= IR_MEM.Out=>IR_DMMU1.In                              Premise(F743)
	S1041= IR_DMMU1.In={43,rS,rT,offset}                        Path(S894,S1040)
	S1042= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F744)
	S1043= IR_ID.Out=>IR_EX.In                                  Premise(F745)
	S1044= IR_EX.In={43,rS,rT,offset}                           Path(S889,S1043)
	S1045= ICache.Out=>IR_ID.In                                 Premise(F746)
	S1046= IRMux.Out=>IR_ID.In                                  Premise(F747)
	S1047= IR_ID.In={43,rS,rT,offset}                           Path(S1038,S1046)
	S1048= ICache.Out=>IR_IMMU.In                               Premise(F748)
	S1049= IR_EX.Out=>IR_MEM.In                                 Premise(F749)
	S1050= IR_MEM.In={43,rS,rT,offset}                          Path(S884,S1049)
	S1051= IR_DMMU2.Out=>IR_WB.In                               Premise(F750)
	S1052= IR_MEM.Out=>IR_WB.In                                 Premise(F751)
	S1053= IR_WB.In={43,rS,rT,offset}                           Path(S894,S1052)
	S1054= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F752)
	S1055= GPR.Rdata2=>MemDataSelS.In                           Premise(F753)
	S1056= MemDataSelS.In=base                                  Path(S1007,S1055)
	S1057= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F754)
	S1058= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F755)
	S1059= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F756)
	S1060= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F757)
	S1061= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F758)
	S1062= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F759)
	S1063= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F760)
	S1064= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F761)
	S1065= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F762)
	S1066= CU_EX.IRFunc1=rT                                     Path(S887,S1065)
	S1067= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F763)
	S1068= CU_EX.IRFunc2=rS                                     Path(S886,S1067)
	S1069= IR_EX.Out31_26=>CU_EX.Op                             Premise(F764)
	S1070= CU_EX.Op=43                                          Path(S885,S1069)
	S1071= CU_EX.Func=alu_add                                   CU_EX(S1070)
	S1072= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1070)
	S1073= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F765)
	S1074= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F766)
	S1075= CU_ID.IRFunc1=rT                                     Path(S892,S1074)
	S1076= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F767)
	S1077= CU_ID.IRFunc2=rS                                     Path(S891,S1076)
	S1078= IR_ID.Out31_26=>CU_ID.Op                             Premise(F768)
	S1079= CU_ID.Op=43                                          Path(S890,S1078)
	S1080= CU_ID.Func=alu_add                                   CU_ID(S1079)
	S1081= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1079)
	S1082= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F769)
	S1083= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F770)
	S1084= CU_MEM.IRFunc1=rT                                    Path(S897,S1083)
	S1085= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F771)
	S1086= CU_MEM.IRFunc2=rS                                    Path(S896,S1085)
	S1087= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F772)
	S1088= CU_MEM.Op=43                                         Path(S895,S1087)
	S1089= CU_MEM.Func=alu_add                                  CU_MEM(S1088)
	S1090= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1088)
	S1091= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F773)
	S1092= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F774)
	S1093= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F775)
	S1094= IR_WB.Out31_26=>CU_WB.Op                             Premise(F776)
	S1095= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F777)
	S1096= CtrlA_EX=0                                           Premise(F778)
	S1097= [A_EX]=FU(base)                                      A_EX-Hold(S812,S1096)
	S1098= CtrlB_EX=0                                           Premise(F779)
	S1099= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S814,S1098)
	S1100= CtrlALUOut_MEM=0                                     Premise(F780)
	S1101= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S816,S1100)
	S1102= CtrlALUOut_DMMU1=1                                   Premise(F781)
	S1103= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Write(S910,S1102)
	S1104= CtrlALUOut_DMMU2=0                                   Premise(F782)
	S1105= CtrlALUOut_WB=1                                      Premise(F783)
	S1106= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Write(S914,S1105)
	S1107= CtrlA_MEM=0                                          Premise(F784)
	S1108= CtrlA_WB=1                                           Premise(F785)
	S1109= CtrlB_MEM=0                                          Premise(F786)
	S1110= CtrlB_WB=1                                           Premise(F787)
	S1111= CtrlICache=0                                         Premise(F788)
	S1112= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S825,S1111)
	S1113= CtrlIMMU=0                                           Premise(F789)
	S1114= CtrlDCache=1                                         Premise(F790)
	S1115= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Write(S956,S964,S1114)
	S1116= CtrlDMMU=0                                           Premise(F791)
	S1117= CtrlDAddrReg_DMMU1=1                                 Premise(F792)
	S1118= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S970,S1117)
	S1119= CtrlDAddrReg_DMMU2=0                                 Premise(F793)
	S1120= CtrlDAddrReg_MEM=0                                   Premise(F794)
	S1121= CtrlDAddrReg_WB=1                                    Premise(F795)
	S1122= CtrlDR_DMMU2=0                                       Premise(F796)
	S1123= CtrlDR_MEM=0                                         Premise(F797)
	S1124= [DR_MEM]=base                                        DR_MEM-Hold(S838,S1123)
	S1125= CtrlASIDIn=0                                         Premise(F798)
	S1126= CtrlCP0=0                                            Premise(F799)
	S1127= CP0[ASID]=pid                                        CP0-Hold(S841,S1126)
	S1128= CtrlEPCIn=0                                          Premise(F800)
	S1129= CtrlExCodeIn=0                                       Premise(F801)
	S1130= CtrlDMem=0                                           Premise(F802)
	S1131= CtrlDMem8Word=0                                      Premise(F803)
	S1132= CtrlDR_DMMU1=1                                       Premise(F804)
	S1133= [DR_DMMU1]=base                                      DR_DMMU1-Write(S977,S1132)
	S1134= CtrlDR_WB=1                                          Premise(F805)
	S1135= CtrlIR_DMMU1=1                                       Premise(F806)
	S1136= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Write(S1041,S1135)
	S1137= CtrlIR_DMMU2=0                                       Premise(F807)
	S1138= CtrlIR_EX=0                                          Premise(F808)
	S1139= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S851,S1138)
	S1140= CtrlIR_ID=0                                          Premise(F809)
	S1141= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S853,S1140)
	S1142= CtrlIR_IMMU=0                                        Premise(F810)
	S1143= CtrlIR_MEM=0                                         Premise(F811)
	S1144= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S856,S1143)
	S1145= CtrlIR_WB=1                                          Premise(F812)
	S1146= [IR_WB]={43,rS,rT,offset}                            IR_WB-Write(S1053,S1145)
	S1147= CtrlGPR=0                                            Premise(F813)
	S1148= GPR[rS]=base                                         GPR-Hold(S859,S1147)
	S1149= GPR[rT]=a                                            GPR-Hold(S860,S1147)
	S1150= CtrlIAddrReg=0                                       Premise(F814)
	S1151= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S862,S1150)
	S1152= CtrlPC=0                                             Premise(F815)
	S1153= CtrlPCInc=0                                          Premise(F816)
	S1154= PC[CIA]=addr                                         PC-Hold(S865,S1153)
	S1155= PC[Out]=addr+4                                       PC-Hold(S866,S1152,S1153)
	S1156= CtrlIMem=0                                           Premise(F817)
	S1157= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S868,S1156)
	S1158= CtrlICacheReg=0                                      Premise(F818)
	S1159= CtrlIRMux=0                                          Premise(F819)

DMMU1	S1160= A_EX.Out=FU(base)                                    A_EX-Out(S1097)
	S1161= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1097)
	S1162= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1097)
	S1163= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1099)
	S1164= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1099)
	S1165= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1099)
	S1166= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1101)
	S1167= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1101)
	S1168= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1101)
	S1169= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1103)
	S1170= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1103)
	S1171= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1103)
	S1172= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1106)
	S1173= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1106)
	S1174= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1106)
	S1175= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1176= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1177= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1178= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1118)
	S1179= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1118)
	S1180= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1118)
	S1181= DR_MEM.Out=base                                      DR_MEM-Out(S1124)
	S1182= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1124)
	S1183= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1124)
	S1184= CP0.ASID=pid                                         CP0-Read-ASID(S1127)
	S1185= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1133)
	S1186= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1133)
	S1187= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1133)
	S1188= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1136)
	S1189= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1136)
	S1190= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1136)
	S1191= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1136)
	S1192= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1136)
	S1193= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1139)
	S1194= IR_EX.Out31_26=43                                    IR_EX-Out(S1139)
	S1195= IR_EX.Out25_21=rS                                    IR_EX-Out(S1139)
	S1196= IR_EX.Out20_16=rT                                    IR_EX-Out(S1139)
	S1197= IR_EX.Out15_0=offset                                 IR_EX-Out(S1139)
	S1198= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1141)
	S1199= IR_ID.Out31_26=43                                    IR-Out(S1141)
	S1200= IR_ID.Out25_21=rS                                    IR-Out(S1141)
	S1201= IR_ID.Out20_16=rT                                    IR-Out(S1141)
	S1202= IR_ID.Out15_0=offset                                 IR-Out(S1141)
	S1203= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1144)
	S1204= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1144)
	S1205= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1144)
	S1206= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1144)
	S1207= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1144)
	S1208= IR_WB.Out={43,rS,rT,offset}                          IR-Out(S1146)
	S1209= IR_WB.Out31_26=43                                    IR-Out(S1146)
	S1210= IR_WB.Out25_21=rS                                    IR-Out(S1146)
	S1211= IR_WB.Out20_16=rT                                    IR-Out(S1146)
	S1212= IR_WB.Out15_0=offset                                 IR-Out(S1146)
	S1213= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1151)
	S1214= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1151)
	S1215= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1151)
	S1216= PC.CIA=addr                                          PC-Out(S1154)
	S1217= PC.CIA31_28=addr[31:28]                              PC-Out(S1154)
	S1218= PC.Out=addr+4                                        PC-Out(S1155)
	S1219= A_EX.Out=>ALU.A                                      Premise(F820)
	S1220= ALU.A=FU(base)                                       Path(S1160,S1219)
	S1221= B_EX.Out=>ALU.B                                      Premise(F821)
	S1222= ALU.B={16{offset[15]},offset}                        Path(S1163,S1221)
	S1223= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F822)
	S1224= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1166,S1223)
	S1225= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F823)
	S1226= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1169,S1225)
	S1227= ALU.Out=>ALUOut_MEM.In                               Premise(F824)
	S1228= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F825)
	S1229= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1166,S1228)
	S1230= FU.OutID1=>A_EX.In                                   Premise(F826)
	S1231= A_MEM.Out=>A_WB.In                                   Premise(F827)
	S1232= IMMEXT.Out=>B_EX.In                                  Premise(F828)
	S1233= B_MEM.Out=>B_WB.In                                   Premise(F829)
	S1234= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F830)
	S1235= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F831)
	S1236= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F832)
	S1237= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F833)
	S1238= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F834)
	S1239= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F835)
	S1240= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F836)
	S1241= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F837)
	S1242= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F838)
	S1243= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F839)
	S1244= FU.Bub_ID=>CU_ID.Bub                                 Premise(F840)
	S1245= FU.Halt_ID=>CU_ID.Halt                               Premise(F841)
	S1246= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F842)
	S1247= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F843)
	S1248= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F844)
	S1249= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F845)
	S1250= FU.Bub_IF=>CU_IF.Bub                                 Premise(F846)
	S1251= FU.Halt_IF=>CU_IF.Halt                               Premise(F847)
	S1252= ICache.Hit=>CU_IF.ICacheHit                          Premise(F848)
	S1253= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F849)
	S1254= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F850)
	S1255= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F851)
	S1256= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F852)
	S1257= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F853)
	S1258= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F854)
	S1259= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F855)
	S1260= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F856)
	S1261= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F857)
	S1262= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F858)
	S1263= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F859)
	S1264= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F860)
	S1265= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F861)
	S1266= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F862)
	S1267= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F863)
	S1268= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1178,S1267)
	S1269= DAddrReg_MEM.Out=>DAddrReg_WB.In                     Premise(F864)
	S1270= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F865)
	S1271= ALUOut_MEM.Out=>DCache.IEA                           Premise(F866)
	S1272= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1166,S1271)
	S1273= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1272)
	S1274= DCache.Out=base                                      DCache-Search(S1272,S1115)
	S1275= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1273,S1258)
	S1276= DR_DMMU2.Out=>DCache.In                              Premise(F867)
	S1277= DR_MEM.Out=>DCache.In                                Premise(F868)
	S1278= DCache.In=base                                       Path(S1181,S1277)
	S1279= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F869)
	S1280= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1166,S1279)
	S1281= CP0.ASID=>DMMU.PID                                   Premise(F870)
	S1282= DMMU.PID=pid                                         Path(S1184,S1281)
	S1283= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1282,S1280)
	S1284= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1283,S1266)
	S1285= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1282,S1280)
	S1286= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1285,S1259)
	S1287= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F871)
	S1288= DR_DMMU2.Out=>DMem.WData                             Premise(F872)
	S1289= DCache.Out=>DR_DMMU1.In                              Premise(F873)
	S1290= DR_DMMU1.In=base                                     Path(S1274,S1289)
	S1291= DR_MEM.Out=>DR_DMMU1.In                              Premise(F874)
	S1292= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F875)
	S1293= DR_DMMU2.In=base                                     Path(S1185,S1292)
	S1294= MemDataSelS.Out=>DR_MEM.In                           Premise(F876)
	S1295= DCache.Out=>DR_WB.In                                 Premise(F877)
	S1296= DR_WB.In=base                                        Path(S1274,S1295)
	S1297= DCache.Hit=>FU.DCacheHit                             Premise(F878)
	S1298= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1273,S1297)
	S1299= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F879)
	S1300= ICache.Hit=>FU.ICacheHit                             Premise(F880)
	S1301= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F881)
	S1302= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1188,S1301)
	S1303= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F882)
	S1304= IR_EX.Out=>FU.IR_EX                                  Premise(F883)
	S1305= FU.IR_EX={43,rS,rT,offset}                           Path(S1193,S1304)
	S1306= IR_ID.Out=>FU.IR_ID                                  Premise(F884)
	S1307= FU.IR_ID={43,rS,rT,offset}                           Path(S1198,S1306)
	S1308= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F885)
	S1309= IR_MEM.Out=>FU.IR_MEM                                Premise(F886)
	S1310= FU.IR_MEM={43,rS,rT,offset}                          Path(S1203,S1309)
	S1311= IR_WB.Out=>FU.IR_WB                                  Premise(F887)
	S1312= FU.IR_WB={43,rS,rT,offset}                           Path(S1208,S1311)
	S1313= FU.InDMMU1_WReg=5'b00000                             Premise(F888)
	S1314= GPR.Rdata1=>FU.InID1                                 Premise(F889)
	S1315= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F890)
	S1316= FU.InID1_RReg=rS                                     Path(S1200,S1315)
	S1317= IR_ID.Out25_21=>GPR.RReg1                            Premise(F891)
	S1318= GPR.RReg1=rS                                         Path(S1200,S1317)
	S1319= GPR.Rdata1=base                                      GPR-Read(S1318,S1148)
	S1320= FU.InID1=base                                        Path(S1319,S1314)
	S1321= FU.OutID1=FU(base)                                   FU-Forward(S1320)
	S1322= A_EX.In=FU(base)                                     Path(S1321,S1230)
	S1323= IR_EX.Out25_21=>GPR.RReg2                            Premise(F892)
	S1324= GPR.RReg2=rS                                         Path(S1195,S1323)
	S1325= GPR.Rdata2=base                                      GPR-Read(S1324,S1148)
	S1326= IMMU.Addr=>IAddrReg.In                               Premise(F893)
	S1327= PC.Out=>ICache.IEA                                   Premise(F894)
	S1328= ICache.IEA=addr+4                                    Path(S1218,S1327)
	S1329= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1328)
	S1330= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1329,S1252)
	S1331= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1329,S1300)
	S1332= PC.Out=>ICache.IEA                                   Premise(F895)
	S1333= IMem.MEM8WordOut=>ICache.WData                       Premise(F896)
	S1334= ICache.Out=>ICacheReg.In                             Premise(F897)
	S1335= IR_ID.Out15_0=>IMMEXT.In                             Premise(F898)
	S1336= IMMEXT.In=offset                                     Path(S1202,S1335)
	S1337= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1336)
	S1338= B_EX.In={16{offset[15]},offset}                      Path(S1337,S1232)
	S1339= PC.Out=>IMMU.IEA                                     Premise(F899)
	S1340= IMMU.IEA=addr+4                                      Path(S1218,S1339)
	S1341= CP0.ASID=>IMMU.PID                                   Premise(F900)
	S1342= IMMU.PID=pid                                         Path(S1184,S1341)
	S1343= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1342,S1340)
	S1344= IAddrReg.In={pid,addr+4}                             Path(S1343,S1326)
	S1345= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1342,S1340)
	S1346= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1345,S1253)
	S1347= IAddrReg.Out=>IMem.RAddr                             Premise(F901)
	S1348= IMem.RAddr={pid,addr}                                Path(S1213,S1347)
	S1349= IMem.Out={43,rS,rT,offset}                           IMem-Read(S1348,S1157)
	S1350= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1348,S1157)
	S1351= ICache.WData=IMemGet8Word({pid,addr})                Path(S1350,S1333)
	S1352= ICacheReg.Out=>IRMux.CacheData                       Premise(F902)
	S1353= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F903)
	S1354= IMem.Out=>IRMux.MemData                              Premise(F904)
	S1355= IRMux.MemData={43,rS,rT,offset}                      Path(S1349,S1354)
	S1356= IRMux.Out={43,rS,rT,offset}                          IRMux-Select2(S1355)
	S1357= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F905)
	S1358= IR_MEM.Out=>IR_DMMU1.In                              Premise(F906)
	S1359= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1203,S1358)
	S1360= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F907)
	S1361= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1188,S1360)
	S1362= IR_ID.Out=>IR_EX.In                                  Premise(F908)
	S1363= IR_EX.In={43,rS,rT,offset}                           Path(S1198,S1362)
	S1364= ICache.Out=>IR_ID.In                                 Premise(F909)
	S1365= IRMux.Out=>IR_ID.In                                  Premise(F910)
	S1366= IR_ID.In={43,rS,rT,offset}                           Path(S1356,S1365)
	S1367= ICache.Out=>IR_IMMU.In                               Premise(F911)
	S1368= IR_EX.Out=>IR_MEM.In                                 Premise(F912)
	S1369= IR_MEM.In={43,rS,rT,offset}                          Path(S1193,S1368)
	S1370= IR_DMMU2.Out=>IR_WB.In                               Premise(F913)
	S1371= IR_MEM.Out=>IR_WB.In                                 Premise(F914)
	S1372= IR_WB.In={43,rS,rT,offset}                           Path(S1203,S1371)
	S1373= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F915)
	S1374= GPR.Rdata2=>MemDataSelS.In                           Premise(F916)
	S1375= MemDataSelS.In=base                                  Path(S1325,S1374)
	S1376= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F917)
	S1377= CU_DMMU1.IRFunc1=rT                                  Path(S1191,S1376)
	S1378= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F918)
	S1379= CU_DMMU1.IRFunc2=rS                                  Path(S1190,S1378)
	S1380= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F919)
	S1381= CU_DMMU1.Op=43                                       Path(S1189,S1380)
	S1382= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1381)
	S1383= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1381)
	S1384= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F920)
	S1385= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F921)
	S1386= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F922)
	S1387= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F923)
	S1388= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F924)
	S1389= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F925)
	S1390= CU_EX.IRFunc1=rT                                     Path(S1196,S1389)
	S1391= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F926)
	S1392= CU_EX.IRFunc2=rS                                     Path(S1195,S1391)
	S1393= IR_EX.Out31_26=>CU_EX.Op                             Premise(F927)
	S1394= CU_EX.Op=43                                          Path(S1194,S1393)
	S1395= CU_EX.Func=alu_add                                   CU_EX(S1394)
	S1396= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1394)
	S1397= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F928)
	S1398= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F929)
	S1399= CU_ID.IRFunc1=rT                                     Path(S1201,S1398)
	S1400= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F930)
	S1401= CU_ID.IRFunc2=rS                                     Path(S1200,S1400)
	S1402= IR_ID.Out31_26=>CU_ID.Op                             Premise(F931)
	S1403= CU_ID.Op=43                                          Path(S1199,S1402)
	S1404= CU_ID.Func=alu_add                                   CU_ID(S1403)
	S1405= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1403)
	S1406= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F932)
	S1407= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F933)
	S1408= CU_MEM.IRFunc1=rT                                    Path(S1206,S1407)
	S1409= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F934)
	S1410= CU_MEM.IRFunc2=rS                                    Path(S1205,S1409)
	S1411= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F935)
	S1412= CU_MEM.Op=43                                         Path(S1204,S1411)
	S1413= CU_MEM.Func=alu_add                                  CU_MEM(S1412)
	S1414= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1412)
	S1415= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F936)
	S1416= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F937)
	S1417= CU_WB.IRFunc1=rT                                     Path(S1211,S1416)
	S1418= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F938)
	S1419= CU_WB.IRFunc2=rS                                     Path(S1210,S1418)
	S1420= IR_WB.Out31_26=>CU_WB.Op                             Premise(F939)
	S1421= CU_WB.Op=43                                          Path(S1209,S1420)
	S1422= CU_WB.Func=alu_add                                   CU_WB(S1421)
	S1423= CU_WB.MemDataSelFunc=mds_lha                         CU_WB(S1421)
	S1424= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F940)
	S1425= CtrlA_EX=0                                           Premise(F941)
	S1426= [A_EX]=FU(base)                                      A_EX-Hold(S1097,S1425)
	S1427= CtrlB_EX=0                                           Premise(F942)
	S1428= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1099,S1427)
	S1429= CtrlALUOut_MEM=0                                     Premise(F943)
	S1430= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1101,S1429)
	S1431= CtrlALUOut_DMMU1=0                                   Premise(F944)
	S1432= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1103,S1431)
	S1433= CtrlALUOut_DMMU2=1                                   Premise(F945)
	S1434= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Write(S1226,S1433)
	S1435= CtrlALUOut_WB=0                                      Premise(F946)
	S1436= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1106,S1435)
	S1437= CtrlA_MEM=0                                          Premise(F947)
	S1438= CtrlA_WB=0                                           Premise(F948)
	S1439= CtrlB_MEM=0                                          Premise(F949)
	S1440= CtrlB_WB=0                                           Premise(F950)
	S1441= CtrlICache=0                                         Premise(F951)
	S1442= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1112,S1441)
	S1443= CtrlIMMU=0                                           Premise(F952)
	S1444= CtrlDCache=0                                         Premise(F953)
	S1445= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Hold(S1115,S1444)
	S1446= CtrlDMMU=0                                           Premise(F954)
	S1447= CtrlDAddrReg_DMMU1=0                                 Premise(F955)
	S1448= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1118,S1447)
	S1449= CtrlDAddrReg_DMMU2=1                                 Premise(F956)
	S1450= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S1268,S1449)
	S1451= CtrlDAddrReg_MEM=0                                   Premise(F957)
	S1452= CtrlDAddrReg_WB=0                                    Premise(F958)
	S1453= CtrlDR_DMMU2=1                                       Premise(F959)
	S1454= [DR_DMMU2]=base                                      DR_DMMU2-Write(S1293,S1453)
	S1455= CtrlDR_MEM=0                                         Premise(F960)
	S1456= [DR_MEM]=base                                        DR_MEM-Hold(S1124,S1455)
	S1457= CtrlASIDIn=0                                         Premise(F961)
	S1458= CtrlCP0=0                                            Premise(F962)
	S1459= CP0[ASID]=pid                                        CP0-Hold(S1127,S1458)
	S1460= CtrlEPCIn=0                                          Premise(F963)
	S1461= CtrlExCodeIn=0                                       Premise(F964)
	S1462= CtrlDMem=0                                           Premise(F965)
	S1463= CtrlDMem8Word=0                                      Premise(F966)
	S1464= CtrlDR_DMMU1=0                                       Premise(F967)
	S1465= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1133,S1464)
	S1466= CtrlDR_WB=0                                          Premise(F968)
	S1467= CtrlIR_DMMU1=0                                       Premise(F969)
	S1468= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1136,S1467)
	S1469= CtrlIR_DMMU2=1                                       Premise(F970)
	S1470= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Write(S1361,S1469)
	S1471= CtrlIR_EX=0                                          Premise(F971)
	S1472= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1139,S1471)
	S1473= CtrlIR_ID=0                                          Premise(F972)
	S1474= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1141,S1473)
	S1475= CtrlIR_IMMU=0                                        Premise(F973)
	S1476= CtrlIR_MEM=0                                         Premise(F974)
	S1477= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1144,S1476)
	S1478= CtrlIR_WB=0                                          Premise(F975)
	S1479= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1146,S1478)
	S1480= CtrlGPR=0                                            Premise(F976)
	S1481= GPR[rS]=base                                         GPR-Hold(S1148,S1480)
	S1482= GPR[rT]=a                                            GPR-Hold(S1149,S1480)
	S1483= CtrlIAddrReg=0                                       Premise(F977)
	S1484= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1151,S1483)
	S1485= CtrlPC=0                                             Premise(F978)
	S1486= CtrlPCInc=0                                          Premise(F979)
	S1487= PC[CIA]=addr                                         PC-Hold(S1154,S1486)
	S1488= PC[Out]=addr+4                                       PC-Hold(S1155,S1485,S1486)
	S1489= CtrlIMem=0                                           Premise(F980)
	S1490= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1157,S1489)
	S1491= CtrlICacheReg=0                                      Premise(F981)
	S1492= CtrlIRMux=0                                          Premise(F982)

DMMU2	S1493= A_EX.Out=FU(base)                                    A_EX-Out(S1426)
	S1494= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1426)
	S1495= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1426)
	S1496= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1428)
	S1497= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1428)
	S1498= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1428)
	S1499= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1430)
	S1500= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1430)
	S1501= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1430)
	S1502= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1432)
	S1503= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1432)
	S1504= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1432)
	S1505= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1434)
	S1506= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1434)
	S1507= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1434)
	S1508= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1436)
	S1509= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1436)
	S1510= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1436)
	S1511= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1512= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1513= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1514= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1448)
	S1515= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1448)
	S1516= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1448)
	S1517= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1450)
	S1518= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1450)
	S1519= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1450)
	S1520= DR_DMMU2.Out=base                                    DR_DMMU2-Out(S1454)
	S1521= DR_DMMU2.Out1_0={base}[1:0]                          DR_DMMU2-Out(S1454)
	S1522= DR_DMMU2.Out4_0={base}[4:0]                          DR_DMMU2-Out(S1454)
	S1523= DR_MEM.Out=base                                      DR_MEM-Out(S1456)
	S1524= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1456)
	S1525= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1456)
	S1526= CP0.ASID=pid                                         CP0-Read-ASID(S1459)
	S1527= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1465)
	S1528= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1465)
	S1529= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1465)
	S1530= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1468)
	S1531= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1468)
	S1532= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1468)
	S1533= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1468)
	S1534= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1468)
	S1535= IR_DMMU2.Out={43,rS,rT,offset}                       IR_DMMU2-Out(S1470)
	S1536= IR_DMMU2.Out31_26=43                                 IR_DMMU2-Out(S1470)
	S1537= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1470)
	S1538= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1470)
	S1539= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1470)
	S1540= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1472)
	S1541= IR_EX.Out31_26=43                                    IR_EX-Out(S1472)
	S1542= IR_EX.Out25_21=rS                                    IR_EX-Out(S1472)
	S1543= IR_EX.Out20_16=rT                                    IR_EX-Out(S1472)
	S1544= IR_EX.Out15_0=offset                                 IR_EX-Out(S1472)
	S1545= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1474)
	S1546= IR_ID.Out31_26=43                                    IR-Out(S1474)
	S1547= IR_ID.Out25_21=rS                                    IR-Out(S1474)
	S1548= IR_ID.Out20_16=rT                                    IR-Out(S1474)
	S1549= IR_ID.Out15_0=offset                                 IR-Out(S1474)
	S1550= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1477)
	S1551= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1477)
	S1552= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1477)
	S1553= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1477)
	S1554= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1477)
	S1555= IR_WB.Out={43,rS,rT,offset}                          IR-Out(S1479)
	S1556= IR_WB.Out31_26=43                                    IR-Out(S1479)
	S1557= IR_WB.Out25_21=rS                                    IR-Out(S1479)
	S1558= IR_WB.Out20_16=rT                                    IR-Out(S1479)
	S1559= IR_WB.Out15_0=offset                                 IR-Out(S1479)
	S1560= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1484)
	S1561= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1484)
	S1562= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1484)
	S1563= PC.CIA=addr                                          PC-Out(S1487)
	S1564= PC.CIA31_28=addr[31:28]                              PC-Out(S1487)
	S1565= PC.Out=addr+4                                        PC-Out(S1488)
	S1566= A_EX.Out=>ALU.A                                      Premise(F983)
	S1567= ALU.A=FU(base)                                       Path(S1493,S1566)
	S1568= B_EX.Out=>ALU.B                                      Premise(F984)
	S1569= ALU.B={16{offset[15]},offset}                        Path(S1496,S1568)
	S1570= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F985)
	S1571= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1499,S1570)
	S1572= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F986)
	S1573= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1502,S1572)
	S1574= ALU.Out=>ALUOut_MEM.In                               Premise(F987)
	S1575= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F988)
	S1576= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1499,S1575)
	S1577= FU.OutID1=>A_EX.In                                   Premise(F989)
	S1578= A_MEM.Out=>A_WB.In                                   Premise(F990)
	S1579= IMMEXT.Out=>B_EX.In                                  Premise(F991)
	S1580= B_MEM.Out=>B_WB.In                                   Premise(F992)
	S1581= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F993)
	S1582= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F994)
	S1583= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F995)
	S1584= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F996)
	S1585= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F997)
	S1586= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F998)
	S1587= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F999)
	S1588= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1000)
	S1589= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1001)
	S1590= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1002)
	S1591= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1003)
	S1592= FU.Halt_ID=>CU_ID.Halt                               Premise(F1004)
	S1593= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1005)
	S1594= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1006)
	S1595= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1007)
	S1596= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1008)
	S1597= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1009)
	S1598= FU.Halt_IF=>CU_IF.Halt                               Premise(F1010)
	S1599= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1011)
	S1600= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1012)
	S1601= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1013)
	S1602= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1014)
	S1603= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1015)
	S1604= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1016)
	S1605= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1017)
	S1606= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1018)
	S1607= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1019)
	S1608= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1020)
	S1609= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1021)
	S1610= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1022)
	S1611= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1023)
	S1612= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1024)
	S1613= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1025)
	S1614= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1026)
	S1615= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1514,S1614)
	S1616= DAddrReg_MEM.Out=>DAddrReg_WB.In                     Premise(F1027)
	S1617= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1028)
	S1618= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1505,S1617)
	S1619= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1618)
	S1620= DCache.Out=base                                      DCache-Search(S1618,S1445)
	S1621= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1619,S1605)
	S1622= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1029)
	S1623= DR_DMMU2.Out=>DCache.In                              Premise(F1030)
	S1624= DCache.In=base                                       Path(S1520,S1623)
	S1625= DR_MEM.Out=>DCache.In                                Premise(F1031)
	S1626= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1032)
	S1627= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1499,S1626)
	S1628= CP0.ASID=>DMMU.PID                                   Premise(F1033)
	S1629= DMMU.PID=pid                                         Path(S1526,S1628)
	S1630= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1629,S1627)
	S1631= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1630,S1613)
	S1632= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1629,S1627)
	S1633= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1632,S1606)
	S1634= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F1034)
	S1635= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1517,S1634)
	S1636= DR_DMMU2.Out=>DMem.WData                             Premise(F1035)
	S1637= DMem.WData=base                                      Path(S1520,S1636)
	S1638= DCache.Out=>DR_DMMU1.In                              Premise(F1036)
	S1639= DR_DMMU1.In=base                                     Path(S1620,S1638)
	S1640= DR_MEM.Out=>DR_DMMU1.In                              Premise(F1037)
	S1641= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F1038)
	S1642= DR_DMMU2.In=base                                     Path(S1527,S1641)
	S1643= MemDataSelS.Out=>DR_MEM.In                           Premise(F1039)
	S1644= DCache.Out=>DR_WB.In                                 Premise(F1040)
	S1645= DR_WB.In=base                                        Path(S1620,S1644)
	S1646= DCache.Hit=>FU.DCacheHit                             Premise(F1041)
	S1647= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1619,S1646)
	S1648= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1042)
	S1649= ICache.Hit=>FU.ICacheHit                             Premise(F1043)
	S1650= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1044)
	S1651= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1530,S1650)
	S1652= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1045)
	S1653= FU.IR_DMMU2={43,rS,rT,offset}                        Path(S1535,S1652)
	S1654= IR_EX.Out=>FU.IR_EX                                  Premise(F1046)
	S1655= FU.IR_EX={43,rS,rT,offset}                           Path(S1540,S1654)
	S1656= IR_ID.Out=>FU.IR_ID                                  Premise(F1047)
	S1657= FU.IR_ID={43,rS,rT,offset}                           Path(S1545,S1656)
	S1658= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1048)
	S1659= IR_MEM.Out=>FU.IR_MEM                                Premise(F1049)
	S1660= FU.IR_MEM={43,rS,rT,offset}                          Path(S1550,S1659)
	S1661= IR_WB.Out=>FU.IR_WB                                  Premise(F1050)
	S1662= FU.IR_WB={43,rS,rT,offset}                           Path(S1555,S1661)
	S1663= FU.InDMMU2_WReg=5'b00000                             Premise(F1051)
	S1664= GPR.Rdata1=>FU.InID1                                 Premise(F1052)
	S1665= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1053)
	S1666= FU.InID1_RReg=rS                                     Path(S1547,S1665)
	S1667= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1054)
	S1668= GPR.RReg1=rS                                         Path(S1547,S1667)
	S1669= GPR.Rdata1=base                                      GPR-Read(S1668,S1481)
	S1670= FU.InID1=base                                        Path(S1669,S1664)
	S1671= FU.OutID1=FU(base)                                   FU-Forward(S1670)
	S1672= A_EX.In=FU(base)                                     Path(S1671,S1577)
	S1673= IR_EX.Out25_21=>GPR.RReg2                            Premise(F1055)
	S1674= GPR.RReg2=rS                                         Path(S1542,S1673)
	S1675= GPR.Rdata2=base                                      GPR-Read(S1674,S1481)
	S1676= IMMU.Addr=>IAddrReg.In                               Premise(F1056)
	S1677= PC.Out=>ICache.IEA                                   Premise(F1057)
	S1678= ICache.IEA=addr+4                                    Path(S1565,S1677)
	S1679= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1678)
	S1680= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1679,S1599)
	S1681= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1679,S1649)
	S1682= PC.Out=>ICache.IEA                                   Premise(F1058)
	S1683= IMem.MEM8WordOut=>ICache.WData                       Premise(F1059)
	S1684= ICache.Out=>ICacheReg.In                             Premise(F1060)
	S1685= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1061)
	S1686= IMMEXT.In=offset                                     Path(S1549,S1685)
	S1687= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1686)
	S1688= B_EX.In={16{offset[15]},offset}                      Path(S1687,S1579)
	S1689= PC.Out=>IMMU.IEA                                     Premise(F1062)
	S1690= IMMU.IEA=addr+4                                      Path(S1565,S1689)
	S1691= CP0.ASID=>IMMU.PID                                   Premise(F1063)
	S1692= IMMU.PID=pid                                         Path(S1526,S1691)
	S1693= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1692,S1690)
	S1694= IAddrReg.In={pid,addr+4}                             Path(S1693,S1676)
	S1695= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1692,S1690)
	S1696= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1695,S1600)
	S1697= IAddrReg.Out=>IMem.RAddr                             Premise(F1064)
	S1698= IMem.RAddr={pid,addr}                                Path(S1560,S1697)
	S1699= IMem.Out={43,rS,rT,offset}                           IMem-Read(S1698,S1490)
	S1700= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1698,S1490)
	S1701= ICache.WData=IMemGet8Word({pid,addr})                Path(S1700,S1683)
	S1702= ICacheReg.Out=>IRMux.CacheData                       Premise(F1065)
	S1703= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1066)
	S1704= IMem.Out=>IRMux.MemData                              Premise(F1067)
	S1705= IRMux.MemData={43,rS,rT,offset}                      Path(S1699,S1704)
	S1706= IRMux.Out={43,rS,rT,offset}                          IRMux-Select2(S1705)
	S1707= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1068)
	S1708= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1069)
	S1709= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1550,S1708)
	S1710= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1070)
	S1711= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1530,S1710)
	S1712= IR_ID.Out=>IR_EX.In                                  Premise(F1071)
	S1713= IR_EX.In={43,rS,rT,offset}                           Path(S1545,S1712)
	S1714= ICache.Out=>IR_ID.In                                 Premise(F1072)
	S1715= IRMux.Out=>IR_ID.In                                  Premise(F1073)
	S1716= IR_ID.In={43,rS,rT,offset}                           Path(S1706,S1715)
	S1717= ICache.Out=>IR_IMMU.In                               Premise(F1074)
	S1718= IR_EX.Out=>IR_MEM.In                                 Premise(F1075)
	S1719= IR_MEM.In={43,rS,rT,offset}                          Path(S1540,S1718)
	S1720= IR_DMMU2.Out=>IR_WB.In                               Premise(F1076)
	S1721= IR_WB.In={43,rS,rT,offset}                           Path(S1535,S1720)
	S1722= IR_MEM.Out=>IR_WB.In                                 Premise(F1077)
	S1723= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F1078)
	S1724= GPR.Rdata2=>MemDataSelS.In                           Premise(F1079)
	S1725= MemDataSelS.In=base                                  Path(S1675,S1724)
	S1726= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1080)
	S1727= CU_DMMU1.IRFunc1=rT                                  Path(S1533,S1726)
	S1728= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1081)
	S1729= CU_DMMU1.IRFunc2=rS                                  Path(S1532,S1728)
	S1730= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1082)
	S1731= CU_DMMU1.Op=43                                       Path(S1531,S1730)
	S1732= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1731)
	S1733= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1731)
	S1734= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1083)
	S1735= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1084)
	S1736= CU_DMMU2.IRFunc1=rT                                  Path(S1538,S1735)
	S1737= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1085)
	S1738= CU_DMMU2.IRFunc2=rS                                  Path(S1537,S1737)
	S1739= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1086)
	S1740= CU_DMMU2.Op=43                                       Path(S1536,S1739)
	S1741= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1740)
	S1742= CU_DMMU2.MemDataSelFunc=mds_lha                      CU_DMMU2(S1740)
	S1743= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1087)
	S1744= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1088)
	S1745= CU_EX.IRFunc1=rT                                     Path(S1543,S1744)
	S1746= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1089)
	S1747= CU_EX.IRFunc2=rS                                     Path(S1542,S1746)
	S1748= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1090)
	S1749= CU_EX.Op=43                                          Path(S1541,S1748)
	S1750= CU_EX.Func=alu_add                                   CU_EX(S1749)
	S1751= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1749)
	S1752= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1091)
	S1753= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1092)
	S1754= CU_ID.IRFunc1=rT                                     Path(S1548,S1753)
	S1755= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1093)
	S1756= CU_ID.IRFunc2=rS                                     Path(S1547,S1755)
	S1757= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1094)
	S1758= CU_ID.Op=43                                          Path(S1546,S1757)
	S1759= CU_ID.Func=alu_add                                   CU_ID(S1758)
	S1760= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1758)
	S1761= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1095)
	S1762= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1096)
	S1763= CU_MEM.IRFunc1=rT                                    Path(S1553,S1762)
	S1764= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1097)
	S1765= CU_MEM.IRFunc2=rS                                    Path(S1552,S1764)
	S1766= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1098)
	S1767= CU_MEM.Op=43                                         Path(S1551,S1766)
	S1768= CU_MEM.Func=alu_add                                  CU_MEM(S1767)
	S1769= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1767)
	S1770= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1099)
	S1771= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1100)
	S1772= CU_WB.IRFunc1=rT                                     Path(S1558,S1771)
	S1773= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1101)
	S1774= CU_WB.IRFunc2=rS                                     Path(S1557,S1773)
	S1775= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1102)
	S1776= CU_WB.Op=43                                          Path(S1556,S1775)
	S1777= CU_WB.Func=alu_add                                   CU_WB(S1776)
	S1778= CU_WB.MemDataSelFunc=mds_lha                         CU_WB(S1776)
	S1779= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1103)
	S1780= CtrlA_EX=0                                           Premise(F1104)
	S1781= [A_EX]=FU(base)                                      A_EX-Hold(S1426,S1780)
	S1782= CtrlB_EX=0                                           Premise(F1105)
	S1783= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1428,S1782)
	S1784= CtrlALUOut_MEM=0                                     Premise(F1106)
	S1785= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1430,S1784)
	S1786= CtrlALUOut_DMMU1=0                                   Premise(F1107)
	S1787= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1432,S1786)
	S1788= CtrlALUOut_DMMU2=0                                   Premise(F1108)
	S1789= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1434,S1788)
	S1790= CtrlALUOut_WB=0                                      Premise(F1109)
	S1791= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1436,S1790)
	S1792= CtrlA_MEM=0                                          Premise(F1110)
	S1793= CtrlA_WB=0                                           Premise(F1111)
	S1794= CtrlB_MEM=0                                          Premise(F1112)
	S1795= CtrlB_WB=0                                           Premise(F1113)
	S1796= CtrlICache=0                                         Premise(F1114)
	S1797= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1442,S1796)
	S1798= CtrlIMMU=0                                           Premise(F1115)
	S1799= CtrlDCache=0                                         Premise(F1116)
	S1800= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Hold(S1445,S1799)
	S1801= CtrlDMMU=0                                           Premise(F1117)
	S1802= CtrlDAddrReg_DMMU1=0                                 Premise(F1118)
	S1803= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1448,S1802)
	S1804= CtrlDAddrReg_DMMU2=0                                 Premise(F1119)
	S1805= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1450,S1804)
	S1806= CtrlDAddrReg_MEM=0                                   Premise(F1120)
	S1807= CtrlDAddrReg_WB=0                                    Premise(F1121)
	S1808= CtrlDR_DMMU2=0                                       Premise(F1122)
	S1809= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1454,S1808)
	S1810= CtrlDR_MEM=0                                         Premise(F1123)
	S1811= [DR_MEM]=base                                        DR_MEM-Hold(S1456,S1810)
	S1812= CtrlASIDIn=0                                         Premise(F1124)
	S1813= CtrlCP0=0                                            Premise(F1125)
	S1814= CP0[ASID]=pid                                        CP0-Hold(S1459,S1813)
	S1815= CtrlEPCIn=0                                          Premise(F1126)
	S1816= CtrlExCodeIn=0                                       Premise(F1127)
	S1817= CtrlDMem=0                                           Premise(F1128)
	S1818= CtrlDMem8Word=0                                      Premise(F1129)
	S1819= CtrlDR_DMMU1=0                                       Premise(F1130)
	S1820= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1465,S1819)
	S1821= CtrlDR_WB=0                                          Premise(F1131)
	S1822= CtrlIR_DMMU1=0                                       Premise(F1132)
	S1823= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1468,S1822)
	S1824= CtrlIR_DMMU2=0                                       Premise(F1133)
	S1825= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1470,S1824)
	S1826= CtrlIR_EX=0                                          Premise(F1134)
	S1827= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1472,S1826)
	S1828= CtrlIR_ID=0                                          Premise(F1135)
	S1829= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1474,S1828)
	S1830= CtrlIR_IMMU=0                                        Premise(F1136)
	S1831= CtrlIR_MEM=0                                         Premise(F1137)
	S1832= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1477,S1831)
	S1833= CtrlIR_WB=0                                          Premise(F1138)
	S1834= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1479,S1833)
	S1835= CtrlGPR=0                                            Premise(F1139)
	S1836= GPR[rS]=base                                         GPR-Hold(S1481,S1835)
	S1837= GPR[rT]=a                                            GPR-Hold(S1482,S1835)
	S1838= CtrlIAddrReg=0                                       Premise(F1140)
	S1839= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1484,S1838)
	S1840= CtrlPC=0                                             Premise(F1141)
	S1841= CtrlPCInc=0                                          Premise(F1142)
	S1842= PC[CIA]=addr                                         PC-Hold(S1487,S1841)
	S1843= PC[Out]=addr+4                                       PC-Hold(S1488,S1840,S1841)
	S1844= CtrlIMem=0                                           Premise(F1143)
	S1845= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1490,S1844)
	S1846= CtrlICacheReg=0                                      Premise(F1144)
	S1847= CtrlIRMux=0                                          Premise(F1145)

WB	S1848= A_EX.Out=FU(base)                                    A_EX-Out(S1781)
	S1849= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1781)
	S1850= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1781)
	S1851= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1783)
	S1852= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1783)
	S1853= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1783)
	S1854= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1785)
	S1855= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1785)
	S1856= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1785)
	S1857= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1787)
	S1858= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1787)
	S1859= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1787)
	S1860= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1789)
	S1861= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1789)
	S1862= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1789)
	S1863= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1791)
	S1864= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1791)
	S1865= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1791)
	S1866= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1867= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1868= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1869= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1803)
	S1870= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1803)
	S1871= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1803)
	S1872= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1805)
	S1873= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1805)
	S1874= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1805)
	S1875= DR_DMMU2.Out=base                                    DR_DMMU2-Out(S1809)
	S1876= DR_DMMU2.Out1_0={base}[1:0]                          DR_DMMU2-Out(S1809)
	S1877= DR_DMMU2.Out4_0={base}[4:0]                          DR_DMMU2-Out(S1809)
	S1878= DR_MEM.Out=base                                      DR_MEM-Out(S1811)
	S1879= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1811)
	S1880= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1811)
	S1881= CP0.ASID=pid                                         CP0-Read-ASID(S1814)
	S1882= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1820)
	S1883= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1820)
	S1884= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1820)
	S1885= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1823)
	S1886= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1823)
	S1887= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1823)
	S1888= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1823)
	S1889= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1823)
	S1890= IR_DMMU2.Out={43,rS,rT,offset}                       IR_DMMU2-Out(S1825)
	S1891= IR_DMMU2.Out31_26=43                                 IR_DMMU2-Out(S1825)
	S1892= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1825)
	S1893= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1825)
	S1894= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1825)
	S1895= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1827)
	S1896= IR_EX.Out31_26=43                                    IR_EX-Out(S1827)
	S1897= IR_EX.Out25_21=rS                                    IR_EX-Out(S1827)
	S1898= IR_EX.Out20_16=rT                                    IR_EX-Out(S1827)
	S1899= IR_EX.Out15_0=offset                                 IR_EX-Out(S1827)
	S1900= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1829)
	S1901= IR_ID.Out31_26=43                                    IR-Out(S1829)
	S1902= IR_ID.Out25_21=rS                                    IR-Out(S1829)
	S1903= IR_ID.Out20_16=rT                                    IR-Out(S1829)
	S1904= IR_ID.Out15_0=offset                                 IR-Out(S1829)
	S1905= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1832)
	S1906= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1832)
	S1907= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1832)
	S1908= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1832)
	S1909= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1832)
	S1910= IR_WB.Out={43,rS,rT,offset}                          IR-Out(S1834)
	S1911= IR_WB.Out31_26=43                                    IR-Out(S1834)
	S1912= IR_WB.Out25_21=rS                                    IR-Out(S1834)
	S1913= IR_WB.Out20_16=rT                                    IR-Out(S1834)
	S1914= IR_WB.Out15_0=offset                                 IR-Out(S1834)
	S1915= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1839)
	S1916= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1839)
	S1917= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1839)
	S1918= PC.CIA=addr                                          PC-Out(S1842)
	S1919= PC.CIA31_28=addr[31:28]                              PC-Out(S1842)
	S1920= PC.Out=addr+4                                        PC-Out(S1843)
	S1921= A_EX.Out=>ALU.A                                      Premise(F1146)
	S1922= ALU.A=FU(base)                                       Path(S1848,S1921)
	S1923= B_EX.Out=>ALU.B                                      Premise(F1147)
	S1924= ALU.B={16{offset[15]},offset}                        Path(S1851,S1923)
	S1925= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1148)
	S1926= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1854,S1925)
	S1927= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1149)
	S1928= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1857,S1927)
	S1929= ALU.Out=>ALUOut_MEM.In                               Premise(F1150)
	S1930= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F1151)
	S1931= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1854,S1930)
	S1932= FU.OutID1=>A_EX.In                                   Premise(F1152)
	S1933= A_MEM.Out=>A_WB.In                                   Premise(F1153)
	S1934= IMMEXT.Out=>B_EX.In                                  Premise(F1154)
	S1935= B_MEM.Out=>B_WB.In                                   Premise(F1155)
	S1936= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1156)
	S1937= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1157)
	S1938= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1158)
	S1939= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1159)
	S1940= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1160)
	S1941= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1161)
	S1942= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1162)
	S1943= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1163)
	S1944= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1164)
	S1945= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1165)
	S1946= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1166)
	S1947= FU.Halt_ID=>CU_ID.Halt                               Premise(F1167)
	S1948= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1168)
	S1949= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1169)
	S1950= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1170)
	S1951= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1171)
	S1952= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1172)
	S1953= FU.Halt_IF=>CU_IF.Halt                               Premise(F1173)
	S1954= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1174)
	S1955= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1175)
	S1956= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1176)
	S1957= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1177)
	S1958= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1178)
	S1959= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1179)
	S1960= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1180)
	S1961= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1181)
	S1962= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1182)
	S1963= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1183)
	S1964= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1184)
	S1965= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1185)
	S1966= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1186)
	S1967= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1187)
	S1968= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1188)
	S1969= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1189)
	S1970= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1869,S1969)
	S1971= DAddrReg_MEM.Out=>DAddrReg_WB.In                     Premise(F1190)
	S1972= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1191)
	S1973= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1860,S1972)
	S1974= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1973)
	S1975= DCache.Out=base                                      DCache-Search(S1973,S1800)
	S1976= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1974,S1960)
	S1977= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1192)
	S1978= DR_DMMU2.Out=>DCache.In                              Premise(F1193)
	S1979= DCache.In=base                                       Path(S1875,S1978)
	S1980= DR_MEM.Out=>DCache.In                                Premise(F1194)
	S1981= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1195)
	S1982= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1854,S1981)
	S1983= CP0.ASID=>DMMU.PID                                   Premise(F1196)
	S1984= DMMU.PID=pid                                         Path(S1881,S1983)
	S1985= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1984,S1982)
	S1986= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1985,S1968)
	S1987= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1984,S1982)
	S1988= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1987,S1961)
	S1989= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F1197)
	S1990= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1872,S1989)
	S1991= DR_DMMU2.Out=>DMem.WData                             Premise(F1198)
	S1992= DMem.WData=base                                      Path(S1875,S1991)
	S1993= DCache.Out=>DR_DMMU1.In                              Premise(F1199)
	S1994= DR_DMMU1.In=base                                     Path(S1975,S1993)
	S1995= DR_MEM.Out=>DR_DMMU1.In                              Premise(F1200)
	S1996= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F1201)
	S1997= DR_DMMU2.In=base                                     Path(S1882,S1996)
	S1998= MemDataSelS.Out=>DR_MEM.In                           Premise(F1202)
	S1999= DCache.Out=>DR_WB.In                                 Premise(F1203)
	S2000= DR_WB.In=base                                        Path(S1975,S1999)
	S2001= DCache.Hit=>FU.DCacheHit                             Premise(F1204)
	S2002= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1974,S2001)
	S2003= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1205)
	S2004= ICache.Hit=>FU.ICacheHit                             Premise(F1206)
	S2005= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1207)
	S2006= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1885,S2005)
	S2007= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1208)
	S2008= FU.IR_DMMU2={43,rS,rT,offset}                        Path(S1890,S2007)
	S2009= IR_EX.Out=>FU.IR_EX                                  Premise(F1209)
	S2010= FU.IR_EX={43,rS,rT,offset}                           Path(S1895,S2009)
	S2011= IR_ID.Out=>FU.IR_ID                                  Premise(F1210)
	S2012= FU.IR_ID={43,rS,rT,offset}                           Path(S1900,S2011)
	S2013= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1211)
	S2014= IR_MEM.Out=>FU.IR_MEM                                Premise(F1212)
	S2015= FU.IR_MEM={43,rS,rT,offset}                          Path(S1905,S2014)
	S2016= IR_WB.Out=>FU.IR_WB                                  Premise(F1213)
	S2017= FU.IR_WB={43,rS,rT,offset}                           Path(S1910,S2016)
	S2018= GPR.Rdata1=>FU.InID1                                 Premise(F1214)
	S2019= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1215)
	S2020= FU.InID1_RReg=rS                                     Path(S1902,S2019)
	S2021= FU.InWB_WReg=5'b00000                                Premise(F1216)
	S2022= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1217)
	S2023= GPR.RReg1=rS                                         Path(S1902,S2022)
	S2024= GPR.Rdata1=base                                      GPR-Read(S2023,S1836)
	S2025= FU.InID1=base                                        Path(S2024,S2018)
	S2026= FU.OutID1=FU(base)                                   FU-Forward(S2025)
	S2027= A_EX.In=FU(base)                                     Path(S2026,S1932)
	S2028= IR_EX.Out25_21=>GPR.RReg2                            Premise(F1218)
	S2029= GPR.RReg2=rS                                         Path(S1897,S2028)
	S2030= GPR.Rdata2=base                                      GPR-Read(S2029,S1836)
	S2031= IMMU.Addr=>IAddrReg.In                               Premise(F1219)
	S2032= PC.Out=>ICache.IEA                                   Premise(F1220)
	S2033= ICache.IEA=addr+4                                    Path(S1920,S2032)
	S2034= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S2033)
	S2035= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S2034,S1954)
	S2036= FU.ICacheHit=ICacheHit(addr+4)                       Path(S2034,S2004)
	S2037= PC.Out=>ICache.IEA                                   Premise(F1221)
	S2038= IMem.MEM8WordOut=>ICache.WData                       Premise(F1222)
	S2039= ICache.Out=>ICacheReg.In                             Premise(F1223)
	S2040= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1224)
	S2041= IMMEXT.In=offset                                     Path(S1904,S2040)
	S2042= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S2041)
	S2043= B_EX.In={16{offset[15]},offset}                      Path(S2042,S1934)
	S2044= PC.Out=>IMMU.IEA                                     Premise(F1225)
	S2045= IMMU.IEA=addr+4                                      Path(S1920,S2044)
	S2046= CP0.ASID=>IMMU.PID                                   Premise(F1226)
	S2047= IMMU.PID=pid                                         Path(S1881,S2046)
	S2048= IMMU.Addr={pid,addr+4}                               IMMU-Search(S2047,S2045)
	S2049= IAddrReg.In={pid,addr+4}                             Path(S2048,S2031)
	S2050= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S2047,S2045)
	S2051= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S2050,S1955)
	S2052= IAddrReg.Out=>IMem.RAddr                             Premise(F1227)
	S2053= IMem.RAddr={pid,addr}                                Path(S1915,S2052)
	S2054= IMem.Out={43,rS,rT,offset}                           IMem-Read(S2053,S1845)
	S2055= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S2053,S1845)
	S2056= ICache.WData=IMemGet8Word({pid,addr})                Path(S2055,S2038)
	S2057= ICacheReg.Out=>IRMux.CacheData                       Premise(F1228)
	S2058= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1229)
	S2059= IMem.Out=>IRMux.MemData                              Premise(F1230)
	S2060= IRMux.MemData={43,rS,rT,offset}                      Path(S2054,S2059)
	S2061= IRMux.Out={43,rS,rT,offset}                          IRMux-Select2(S2060)
	S2062= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1231)
	S2063= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1232)
	S2064= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1905,S2063)
	S2065= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1233)
	S2066= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1885,S2065)
	S2067= IR_ID.Out=>IR_EX.In                                  Premise(F1234)
	S2068= IR_EX.In={43,rS,rT,offset}                           Path(S1900,S2067)
	S2069= ICache.Out=>IR_ID.In                                 Premise(F1235)
	S2070= IRMux.Out=>IR_ID.In                                  Premise(F1236)
	S2071= IR_ID.In={43,rS,rT,offset}                           Path(S2061,S2070)
	S2072= ICache.Out=>IR_IMMU.In                               Premise(F1237)
	S2073= IR_EX.Out=>IR_MEM.In                                 Premise(F1238)
	S2074= IR_MEM.In={43,rS,rT,offset}                          Path(S1895,S2073)
	S2075= IR_DMMU2.Out=>IR_WB.In                               Premise(F1239)
	S2076= IR_WB.In={43,rS,rT,offset}                           Path(S1890,S2075)
	S2077= IR_MEM.Out=>IR_WB.In                                 Premise(F1240)
	S2078= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F1241)
	S2079= GPR.Rdata2=>MemDataSelS.In                           Premise(F1242)
	S2080= MemDataSelS.In=base                                  Path(S2030,S2079)
	S2081= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1243)
	S2082= CU_DMMU1.IRFunc1=rT                                  Path(S1888,S2081)
	S2083= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1244)
	S2084= CU_DMMU1.IRFunc2=rS                                  Path(S1887,S2083)
	S2085= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1245)
	S2086= CU_DMMU1.Op=43                                       Path(S1886,S2085)
	S2087= CU_DMMU1.Func=alu_add                                CU_DMMU1(S2086)
	S2088= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S2086)
	S2089= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1246)
	S2090= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1247)
	S2091= CU_DMMU2.IRFunc1=rT                                  Path(S1893,S2090)
	S2092= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1248)
	S2093= CU_DMMU2.IRFunc2=rS                                  Path(S1892,S2092)
	S2094= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1249)
	S2095= CU_DMMU2.Op=43                                       Path(S1891,S2094)
	S2096= CU_DMMU2.Func=alu_add                                CU_DMMU2(S2095)
	S2097= CU_DMMU2.MemDataSelFunc=mds_lha                      CU_DMMU2(S2095)
	S2098= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1250)
	S2099= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1251)
	S2100= CU_EX.IRFunc1=rT                                     Path(S1898,S2099)
	S2101= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1252)
	S2102= CU_EX.IRFunc2=rS                                     Path(S1897,S2101)
	S2103= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1253)
	S2104= CU_EX.Op=43                                          Path(S1896,S2103)
	S2105= CU_EX.Func=alu_add                                   CU_EX(S2104)
	S2106= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S2104)
	S2107= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1254)
	S2108= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1255)
	S2109= CU_ID.IRFunc1=rT                                     Path(S1903,S2108)
	S2110= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1256)
	S2111= CU_ID.IRFunc2=rS                                     Path(S1902,S2110)
	S2112= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1257)
	S2113= CU_ID.Op=43                                          Path(S1901,S2112)
	S2114= CU_ID.Func=alu_add                                   CU_ID(S2113)
	S2115= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S2113)
	S2116= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1258)
	S2117= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1259)
	S2118= CU_MEM.IRFunc1=rT                                    Path(S1908,S2117)
	S2119= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1260)
	S2120= CU_MEM.IRFunc2=rS                                    Path(S1907,S2119)
	S2121= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1261)
	S2122= CU_MEM.Op=43                                         Path(S1906,S2121)
	S2123= CU_MEM.Func=alu_add                                  CU_MEM(S2122)
	S2124= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S2122)
	S2125= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1262)
	S2126= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1263)
	S2127= CU_WB.IRFunc1=rT                                     Path(S1913,S2126)
	S2128= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1264)
	S2129= CU_WB.IRFunc2=rS                                     Path(S1912,S2128)
	S2130= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1265)
	S2131= CU_WB.Op=43                                          Path(S1911,S2130)
	S2132= CU_WB.Func=alu_add                                   CU_WB(S2131)
	S2133= CU_WB.MemDataSelFunc=mds_lha                         CU_WB(S2131)
	S2134= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1266)
	S2135= CtrlA_EX=0                                           Premise(F1267)
	S2136= [A_EX]=FU(base)                                      A_EX-Hold(S1781,S2135)
	S2137= CtrlB_EX=0                                           Premise(F1268)
	S2138= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1783,S2137)
	S2139= CtrlALUOut_MEM=0                                     Premise(F1269)
	S2140= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1785,S2139)
	S2141= CtrlALUOut_DMMU1=0                                   Premise(F1270)
	S2142= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1787,S2141)
	S2143= CtrlALUOut_DMMU2=0                                   Premise(F1271)
	S2144= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1789,S2143)
	S2145= CtrlALUOut_WB=0                                      Premise(F1272)
	S2146= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1791,S2145)
	S2147= CtrlA_MEM=0                                          Premise(F1273)
	S2148= CtrlA_WB=0                                           Premise(F1274)
	S2149= CtrlB_MEM=0                                          Premise(F1275)
	S2150= CtrlB_WB=0                                           Premise(F1276)
	S2151= CtrlICache=0                                         Premise(F1277)
	S2152= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1797,S2151)
	S2153= CtrlIMMU=0                                           Premise(F1278)
	S2154= CtrlDCache=0                                         Premise(F1279)
	S2155= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Hold(S1800,S2154)
	S2156= CtrlDMMU=0                                           Premise(F1280)
	S2157= CtrlDAddrReg_DMMU1=0                                 Premise(F1281)
	S2158= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1803,S2157)
	S2159= CtrlDAddrReg_DMMU2=0                                 Premise(F1282)
	S2160= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1805,S2159)
	S2161= CtrlDAddrReg_MEM=0                                   Premise(F1283)
	S2162= CtrlDAddrReg_WB=0                                    Premise(F1284)
	S2163= CtrlDR_DMMU2=0                                       Premise(F1285)
	S2164= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1809,S2163)
	S2165= CtrlDR_MEM=0                                         Premise(F1286)
	S2166= [DR_MEM]=base                                        DR_MEM-Hold(S1811,S2165)
	S2167= CtrlASIDIn=0                                         Premise(F1287)
	S2168= CtrlCP0=0                                            Premise(F1288)
	S2169= CP0[ASID]=pid                                        CP0-Hold(S1814,S2168)
	S2170= CtrlEPCIn=0                                          Premise(F1289)
	S2171= CtrlExCodeIn=0                                       Premise(F1290)
	S2172= CtrlDMem=0                                           Premise(F1291)
	S2173= CtrlDMem8Word=0                                      Premise(F1292)
	S2174= CtrlDR_DMMU1=0                                       Premise(F1293)
	S2175= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1820,S2174)
	S2176= CtrlDR_WB=0                                          Premise(F1294)
	S2177= CtrlIR_DMMU1=0                                       Premise(F1295)
	S2178= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1823,S2177)
	S2179= CtrlIR_DMMU2=0                                       Premise(F1296)
	S2180= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1825,S2179)
	S2181= CtrlIR_EX=0                                          Premise(F1297)
	S2182= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1827,S2181)
	S2183= CtrlIR_ID=0                                          Premise(F1298)
	S2184= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1829,S2183)
	S2185= CtrlIR_IMMU=0                                        Premise(F1299)
	S2186= CtrlIR_MEM=0                                         Premise(F1300)
	S2187= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1832,S2186)
	S2188= CtrlIR_WB=0                                          Premise(F1301)
	S2189= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1834,S2188)
	S2190= CtrlGPR=0                                            Premise(F1302)
	S2191= GPR[rS]=base                                         GPR-Hold(S1836,S2190)
	S2192= GPR[rT]=a                                            GPR-Hold(S1837,S2190)
	S2193= CtrlIAddrReg=0                                       Premise(F1303)
	S2194= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1839,S2193)
	S2195= CtrlPC=0                                             Premise(F1304)
	S2196= CtrlPCInc=0                                          Premise(F1305)
	S2197= PC[CIA]=addr                                         PC-Hold(S1842,S2196)
	S2198= PC[Out]=addr+4                                       PC-Hold(S1843,S2195,S2196)
	S2199= CtrlIMem=0                                           Premise(F1306)
	S2200= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1845,S2199)
	S2201= CtrlICacheReg=0                                      Premise(F1307)
	S2202= CtrlIRMux=0                                          Premise(F1308)

POST	S2136= [A_EX]=FU(base)                                      A_EX-Hold(S1781,S2135)
	S2138= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1783,S2137)
	S2140= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1785,S2139)
	S2142= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1787,S2141)
	S2144= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1789,S2143)
	S2146= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1791,S2145)
	S2152= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1797,S2151)
	S2155= DCache[FU(base)+{16{offset[15]},offset}]=base        DCache-Hold(S1800,S2154)
	S2158= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1803,S2157)
	S2160= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1805,S2159)
	S2164= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1809,S2163)
	S2166= [DR_MEM]=base                                        DR_MEM-Hold(S1811,S2165)
	S2169= CP0[ASID]=pid                                        CP0-Hold(S1814,S2168)
	S2175= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1820,S2174)
	S2178= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1823,S2177)
	S2180= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1825,S2179)
	S2182= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1827,S2181)
	S2184= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1829,S2183)
	S2187= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1832,S2186)
	S2189= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1834,S2188)
	S2191= GPR[rS]=base                                         GPR-Hold(S1836,S2190)
	S2192= GPR[rT]=a                                            GPR-Hold(S1837,S2190)
	S2194= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1839,S2193)
	S2197= PC[CIA]=addr                                         PC-Hold(S1842,S2196)
	S2198= PC[Out]=addr+4                                       PC-Hold(S1843,S2195,S2196)
	S2200= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1845,S2199)

