// Seed: 1950323413
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    inout supply1 id_7
);
  assign id_7 = id_4;
  assign id_7 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply0 id_4,
    input wand id_5,
    input tri id_6,
    output tri1 id_7,
    output wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri1 id_13,
    output tri0 id_14,
    output tri id_15,
    input tri id_16,
    inout uwire id_17,
    input wire id_18,
    output supply1 id_19,
    input tri1 id_20,
    input wire id_21,
    input wire id_22,
    output supply1 id_23,
    input tri id_24,
    input tri id_25,
    input supply0 id_26,
    output uwire id_27,
    output uwire id_28,
    output uwire id_29,
    input wor id_30,
    output wor id_31,
    input uwire id_32
);
  nor (
      id_14,
      id_26,
      id_5,
      id_25,
      id_11,
      id_20,
      id_32,
      id_22,
      id_6,
      id_17,
      id_16,
      id_2,
      id_12,
      id_18,
      id_9,
      id_24,
      id_21,
      id_1,
      id_10,
      id_30,
      id_0
  );
  module_0(
      id_6, id_22, id_21, id_16, id_9, id_17, id_24, id_17
  );
endmodule
