

================================================================
== Vitis HLS Report for 'write_data'
================================================================
* Date:           Fri Feb 14 14:38:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution6
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_151_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln108_fu_119_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln113_fu_194_p2        |         +|   0|  0|  14|           6|           6|
    |c_fu_145_p2                |         +|   0|  0|  13|           4|           1|
    |ap_condition_223           |       and|   0|  0|   2|           1|           1|
    |ap_condition_84            |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_163_p2       |      icmp|   0|  0|  14|           6|           2|
    |icmp_ln110_fu_157_p2       |      icmp|   0|  0|  13|           4|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |r_fu_133_p3                |    select|   0|  0|   4|           1|           4|
    |select_ln105_fu_125_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  97|          36|          26|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln1104_phi_fu_88_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_c3_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_r2_load               |   9|          2|    4|          8|
    |c3_fu_54                               |   9|          2|    4|          8|
    |indvar_flatten1_fu_46                  |   9|          2|    6|         12|
    |r2_fu_50                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_done_reg                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |  1|   0|    1|          0|
    |c3_fu_54                                          |  4|   0|    4|          0|
    |icmp_ln108_reg_241                                |  1|   0|    1|          0|
    |icmp_ln110_reg_236                                |  1|   0|    1|          0|
    |indvar_flatten1_fu_46                             |  6|   0|    6|          0|
    |r2_fu_50                                          |  4|   0|    4|          0|
    |select_ln105_reg_226                              |  4|   0|    4|          0|
    |trunc_ln113_reg_231                               |  3|   0|    3|          0|
    |zext_ln113_1_reg_245                              |  6|   0|   64|         58|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 36|   0|   94|         58|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|    write_data|  return value|
|buf_r_address0     |  out|    6|   ap_memory|         buf_r|         array|
|buf_r_ce0          |  out|    1|   ap_memory|         buf_r|         array|
|buf_r_q0           |   in|   16|   ap_memory|         buf_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

