srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" into library axi_lite_ipif_v3_0_4 (VHDL-9003)
INFO: analyzing package 'ipif_pkg'

INFO: analyzing package body 'ipif_pkg'

INFO: analyzing entity 'pselect_f' (VHDL-1012)
INFO: analyzing architecture 'imp' of entity 'pselect_f' (VHDL-9006)
INFO: analyzing entity 'address_decoder' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'address_decoder' (VHDL-9006)
INFO: analyzing entity 'slave_attachment' (VHDL-1012)
INFO: analyzing architecture 'imp' of entity 'slave_attachment' (VHDL-9006)
INFO: analyzing entity 'axi_lite_ipif' (VHDL-1012)
INFO: analyzing architecture 'imp' of entity 'axi_lite_ipif' (VHDL-9006)
-- Analyzing VHDL file "/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd" into library mdm_v3_2_21 (VHDL-9003)
INFO: analyzing package 'mdm_funcs'

INFO: analyzing package body 'mdm_funcs'

INFO: analyzing entity 'xil_scan_reset_control' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'xil_scan_reset_control' (VHDL-9006)
INFO: analyzing entity 'MB_BSCANE2' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_bscane2' (VHDL-9006)
INFO: analyzing entity 'MB_BUFG' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_bufg' (VHDL-9006)
INFO: analyzing entity 'MB_BUFGCTRL' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_bufgctrl' (VHDL-9006)
INFO: analyzing entity 'MB_FDRE' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_fdre' (VHDL-9006)
INFO: analyzing entity 'MB_PLLE2_BASE' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_plle2_base' (VHDL-9006)
INFO: analyzing entity 'MB_FDC_1' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_fdc_1' (VHDL-9006)
INFO: analyzing entity 'MB_FDRE_1' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_fdre_1' (VHDL-9006)
INFO: analyzing entity 'MB_SRL16E' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_srl16e' (VHDL-9006)
INFO: analyzing entity 'MB_FDRSE' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_fdrse' (VHDL-9006)
INFO: analyzing entity 'MB_MUXCY_XORCY' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_muxcy_xorcy' (VHDL-9006)
INFO: analyzing entity 'MB_MUXCY' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_muxcy' (VHDL-9006)
INFO: analyzing entity 'MB_XORCY' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_xorcy' (VHDL-9006)
INFO: analyzing entity 'MB_SRLC32E' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_srlc32e' (VHDL-9006)
INFO: analyzing entity 'carry_and' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'carry_and' (VHDL-9006)
INFO: analyzing entity 'carry_or_vec' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'carry_or_vec' (VHDL-9006)
INFO: analyzing entity 'carry_or' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'carry_or' (VHDL-9006)
INFO: analyzing entity 'select_bit' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'select_bit' (VHDL-9006)
INFO: analyzing entity 'MB_LUT1' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mb_lut1' (VHDL-9006)
INFO: analyzing entity 'Arbiter' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'arbiter' (VHDL-9006)
INFO: analyzing entity 'SRL_FIFO' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'srl_fifo' (VHDL-9006)
INFO: analyzing entity 'bus_master' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'bus_master' (VHDL-9006)
INFO: analyzing entity 'JTAG_CONTROL' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'jtag_control' (VHDL-9006)
INFO: analyzing entity 'MDM_Core' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mdm_core' (VHDL-9006)
INFO: analyzing entity 'MDM' (VHDL-1012)
INFO: analyzing architecture 'IMP' of entity 'mdm' (VHDL-9006)
-- Analyzing VHDL file "/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_2/sim/design_1_mdm_1_2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'design_1_mdm_1_2' (VHDL-1012)
INFO: analyzing architecture 'design_1_mdm_1_2_arch' of entity 'design_1_mdm_1_2' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:design_1_mdm_1_2 arch:
VHDLTop: library:xil_defaultlib entity:design_1_mdm_1_2 arch:
END of tops
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_2/sim/design_1_mdm_1_2.vhd(59): INFO: executing 'design_1_mdm_1_2_default(design_1_mdm_1_2_arch)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(12616): INFO: executing '\MDM(c_family="virtexuplus",c_use_bscan=2,c_bscanid=76547328,c_interconnect=2,c_use_uart=0,c_trace_protocol=1)(1,11)(1,0)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(383): INFO: executing '\MB_BUFG(c_target=virtexuplus)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(5734): INFO: executing '\MDM_Core(c_target=virtexuplus,c_jtag_chain=2,c_use_bscan=2,c_use_srl16="yes",c_debug_interface=0,c_mb_dbg_ports=1,c_en_width=1,c_dbg_reg_access=0,c_reg_num_ce=4,c_reg_data_width=8,c_dbg_mem_access=0,c_s_axi_addr_width=4,c_s_axi_aclk_freq_hz=100000000,c_m_axi_addr_width=32,c_m_axi_data_width=32,c_use_cross_trigger=0,c_ext_trig_reset_value="11110001001000110100",c_use_uart=0,c_trace_output=0,c_trace_data_width=32,c_trace_async_reset=0,c_trace_clk_freq_hz=200000000,c_trace_clk_out_phase=90,c_trace_protocol=1,c_trace_id=110,c_m_axis_data_width=32,c_m_axis_id_width=7)(1,3)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(297): INFO: executing 'xil_scan_reset_control_default(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(3017): INFO: executing '\JTAG_CONTROL(c_target=virtexuplus,c_use_bscan=2,c_mb_dbg_ports=1,c_use_config_reset=0,c_use_srl16="yes",c_debug_interface=0,c_dbg_reg_access=0,c_dbg_mem_access=0,c_m_axi_addr_width=32,c_m_axi_data_width=32,c_use_cross_trigger=0,c_ext_trig_reset_value="11110001001000110100",c_use_uart=0,c_trace_output=0,c_trace_protocol=1)(1,3)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(682): INFO: executing '\MB_FDC_1(c_target=virtexuplus)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(741): INFO: executing '\MB_FDRE_1(c_target=virtexuplus)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(804): INFO: executing '\MB_SRL16E(c_target=virtexuplus,c_static=true,init="0000000101100111")(1,3)(15,0)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(804): INFO: executing '\MB_SRL16E(c_target=virtexuplus,c_static=true,init="0100001010000111")(1,3)(15,0)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(804): INFO: executing '\MB_SRL16E(c_target=virtexuplus,c_static=true,init="0100010001000011")(1,3)(15,0)\(IMP)' (VHDL-1067)
/opt/Vivado-Design-Tutorials/Ip_Integrator/Lab_1/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd(804): INFO: executing '\MB_SRL16E(c_target=virtexuplus,c_static=true,init="0101100001001101")(1,3)(15,0)\(IMP)' (VHDL-1067)
srcscan exits with return value 0
