============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 02 2023  10:35:03 am
  Module:                 adder_1d
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-232 ps) Path Delay Check
     Startpoint: (R) b[0]
       Endpoint: (R) sum[3]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     232            
           Slack:=    -232            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       b[0]           
     88      88  FADDX1_RVT  -       g4012/CO       
     81     169  AO21X1_RVT  -       g97/Y          
     32     202  NAND2X0_RVT -       g94/Y          
     30     232  NAND2X0_RVT -       g3967__5107/Y  
      0     232  (port)      -       sum[3]         
#---------------------------------------------------



Path 2: VIOLATED (-229 ps) Path Delay Check
     Startpoint: (R) b[0]
       Endpoint: (F) sum[2]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     229            
           Slack:=    -229            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       b[0]           
     88      88  FADDX1_RVT -       g4012/CO       
     83     171  AO21X1_RVT -       g3971__5526/Y  
     58     229  XOR3X1_RVT -       g3969__2398/Y  
      0     229  (port)     -       sum[2]         
#--------------------------------------------------



Path 3: VIOLATED (-226 ps) Path Delay Check
     Startpoint: (R) b[0]
       Endpoint: (R) c_out

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     226            
           Slack:=    -226            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       b[0]           
     88      88  FADDX1_RVT -       g4012/CO       
     81     169  AO21X1_RVT -       g97/Y          
     56     226  AO22X1_RVT -       g19/Y          
      0     226  (port)     -       c_out          
#--------------------------------------------------



Path 4: VIOLATED (-191 ps) Path Delay Check
     Startpoint: (R) b[1]
       Endpoint: (R) sum[1]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     191            
           Slack:=    -191            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       b[1]           
     48      48  OR2X1_RVT   -       g4020/Y        
     40      88  NAND2X0_RVT -       g88/Y          
     29     117  INVX0_RVT   -       g87/Y          
     74     191  MUX21X1_RVT -       g85/Y          
      0     191  (port)      -       sum[1]         
#---------------------------------------------------



Path 5: VIOLATED (-126 ps) Path Delay Check
     Startpoint: (R) a[0]
       Endpoint: (F) sum[0]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     126            
           Slack:=    -126            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       a[0]           
    126     126  FADDX1_RVT -       g4022/S        
      0     126  (port)     -       sum[0]         
#--------------------------------------------------

