static void F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = F_2 ( V_2 ) ;\r\nvoid T_1 * V_4 = F_3 ( V_2 ) ;\r\nT_2 V_5 = 1 << V_3 ;\r\nF_4 ( V_4 + V_6 , V_5 ) ;\r\nF_5 ( V_4 + V_7 , V_5 ) ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = F_2 ( V_2 ) ;\r\nvoid T_1 * V_4 = F_3 ( V_2 ) ;\r\nF_5 ( V_4 + V_7 , 1 << V_3 ) ;\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = F_2 ( V_2 ) ;\r\nvoid T_1 * V_4 = F_3 ( V_2 ) ;\r\nF_4 ( V_4 + V_6 , 1 << V_3 ) ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = F_2 ( V_2 ) ;\r\nvoid T_1 * V_4 = F_3 ( V_2 ) ;\r\nF_9 ( V_4 + V_6 , 1 << V_3 ) ;\r\n}\r\nstatic int F_10 ( struct V_8 * V_9 , unsigned int V_10 ,\r\nT_3 V_11 )\r\n{\r\nF_11 ( V_10 , V_9 -> V_12 ) ;\r\nF_12 ( V_10 , V_13 ) ;\r\nF_13 ( V_10 , & V_14 , V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( struct V_8 * V_9 , struct V_16 * V_17 )\r\n{\r\nreturn 1 ;\r\n}\r\nstatic void F_15 ( void T_1 * V_4 )\r\n{\r\nF_5 ( V_4 + V_6 , 0x00000000 ) ;\r\nF_5 ( V_4 + V_7 , 0xffffffff ) ;\r\n}\r\nstruct V_8 * T_4 F_16 ( struct V_16 * V_17 )\r\n{\r\nstruct V_16 * V_18 ;\r\nstruct V_8 * V_8 = NULL ;\r\nstruct V_19 V_20 ;\r\nvoid T_1 * V_4 ;\r\nint V_21 ;\r\nV_18 = F_17 ( V_17 ) ;\r\nif ( ! V_18 ) {\r\nF_18 ( L_1 ) ;\r\ngoto V_22;\r\n}\r\nif ( ! F_19 ( V_18 , L_2 ) ) {\r\nF_18 ( L_3 ) ;\r\ngoto V_22;\r\n}\r\nV_21 = F_20 ( V_18 , 0 , & V_20 ) ;\r\nif ( V_21 ) {\r\nF_18 ( L_4 ) ;\r\ngoto V_22;\r\n}\r\nV_4 = F_21 ( V_20 . V_23 , F_22 ( & V_20 ) ) ;\r\nF_23 ( L_5 , V_20 . V_23 , V_4 ) ;\r\nF_15 ( V_4 ) ;\r\nV_8 = F_24 ( V_17 , V_24 , V_25 ,\r\n& V_26 , - 1 ) ;\r\nif ( ! V_8 ) {\r\nF_18 ( L_6 ) ;\r\nreturn NULL ;\r\n}\r\nV_8 -> V_12 = V_4 ;\r\nV_22:\r\nreturn V_8 ;\r\n}\r\nunsigned int F_25 ( void )\r\n{\r\nvoid T_1 * V_4 = V_27 -> V_12 ;\r\nint V_3 ;\r\nT_2 V_28 ;\r\nV_28 = F_26 ( V_4 + V_7 ) &\r\nF_26 ( V_4 + V_6 ) ;\r\nif ( V_28 == 0 )\r\nreturn V_29 ;\r\nV_3 = F_27 ( V_28 ) ;\r\nreturn F_28 ( V_27 , V_3 ) ;\r\n}\r\nvoid T_4 F_29 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nV_17 = F_30 ( NULL , NULL , L_7 ) ;\r\nF_31 ( ! V_17 ) ;\r\nV_27 = F_16 ( V_17 ) ;\r\nF_31 ( ! V_27 ) ;\r\nF_32 ( V_27 ) ;\r\nF_33 ( V_17 ) ;\r\n}\r\nvoid F_34 ( void )\r\n{\r\nvoid T_1 * V_4 = V_27 -> V_12 ;\r\nF_15 ( V_4 ) ;\r\n}\r\nvoid F_35 ( void )\r\n{\r\nvoid T_1 * V_4 ;\r\nif ( V_27 && V_27 -> V_12 ) {\r\nV_4 = V_27 -> V_12 ;\r\nF_36 ( V_4 + V_30 , 0x00 ) ;\r\n}\r\n}\r\nint F_37 ( void )\r\n{\r\nvoid T_1 * V_4 ;\r\nT_2 V_31 ;\r\nif ( V_27 && V_27 -> V_12 ) {\r\nV_4 = V_27 -> V_12 ;\r\nV_31 = F_26 ( V_4 + V_7 ) ;\r\nreturn ! ( V_31 & V_32 ) ;\r\n}\r\nreturn 0 ;\r\n}
