// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_29 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_270_p2;
reg   [0:0] icmp_ln86_reg_1017;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_824_fu_276_p2;
reg   [0:0] icmp_ln86_824_reg_1023;
wire   [0:0] icmp_ln86_825_fu_282_p2;
reg   [0:0] icmp_ln86_825_reg_1028;
reg   [0:0] icmp_ln86_825_reg_1028_pp0_iter1_reg;
reg   [0:0] icmp_ln86_825_reg_1028_pp0_iter2_reg;
wire   [0:0] icmp_ln86_826_fu_288_p2;
reg   [0:0] icmp_ln86_826_reg_1034;
wire   [0:0] icmp_ln86_827_fu_294_p2;
reg   [0:0] icmp_ln86_827_reg_1040;
reg   [0:0] icmp_ln86_827_reg_1040_pp0_iter1_reg;
wire   [0:0] icmp_ln86_828_fu_300_p2;
reg   [0:0] icmp_ln86_828_reg_1046;
reg   [0:0] icmp_ln86_828_reg_1046_pp0_iter1_reg;
reg   [0:0] icmp_ln86_828_reg_1046_pp0_iter2_reg;
wire   [0:0] icmp_ln86_829_fu_306_p2;
reg   [0:0] icmp_ln86_829_reg_1052;
wire   [0:0] icmp_ln86_830_fu_312_p2;
reg   [0:0] icmp_ln86_830_reg_1058;
wire   [0:0] icmp_ln86_831_fu_318_p2;
reg   [0:0] icmp_ln86_831_reg_1064;
reg   [0:0] icmp_ln86_831_reg_1064_pp0_iter1_reg;
reg   [0:0] icmp_ln86_831_reg_1064_pp0_iter2_reg;
wire   [0:0] icmp_ln86_832_fu_324_p2;
reg   [0:0] icmp_ln86_832_reg_1070;
reg   [0:0] icmp_ln86_832_reg_1070_pp0_iter1_reg;
reg   [0:0] icmp_ln86_832_reg_1070_pp0_iter2_reg;
reg   [0:0] icmp_ln86_832_reg_1070_pp0_iter3_reg;
wire   [0:0] icmp_ln86_833_fu_330_p2;
reg   [0:0] icmp_ln86_833_reg_1076;
reg   [0:0] icmp_ln86_833_reg_1076_pp0_iter1_reg;
reg   [0:0] icmp_ln86_833_reg_1076_pp0_iter2_reg;
reg   [0:0] icmp_ln86_833_reg_1076_pp0_iter3_reg;
wire   [0:0] icmp_ln86_834_fu_336_p2;
reg   [0:0] icmp_ln86_834_reg_1082;
reg   [0:0] icmp_ln86_834_reg_1082_pp0_iter1_reg;
reg   [0:0] icmp_ln86_834_reg_1082_pp0_iter2_reg;
reg   [0:0] icmp_ln86_834_reg_1082_pp0_iter3_reg;
reg   [0:0] icmp_ln86_834_reg_1082_pp0_iter4_reg;
reg   [0:0] icmp_ln86_834_reg_1082_pp0_iter5_reg;
wire   [0:0] icmp_ln86_835_fu_342_p2;
reg   [0:0] icmp_ln86_835_reg_1088;
reg   [0:0] icmp_ln86_835_reg_1088_pp0_iter1_reg;
wire   [0:0] icmp_ln86_836_fu_348_p2;
reg   [0:0] icmp_ln86_836_reg_1093;
reg   [0:0] icmp_ln86_836_reg_1093_pp0_iter1_reg;
wire   [0:0] icmp_ln86_837_fu_354_p2;
reg   [0:0] icmp_ln86_837_reg_1098;
reg   [0:0] icmp_ln86_837_reg_1098_pp0_iter1_reg;
reg   [0:0] icmp_ln86_837_reg_1098_pp0_iter2_reg;
wire   [0:0] icmp_ln86_838_fu_360_p2;
reg   [0:0] icmp_ln86_838_reg_1103;
reg   [0:0] icmp_ln86_838_reg_1103_pp0_iter1_reg;
reg   [0:0] icmp_ln86_838_reg_1103_pp0_iter2_reg;
wire   [0:0] icmp_ln86_839_fu_366_p2;
reg   [0:0] icmp_ln86_839_reg_1108;
reg   [0:0] icmp_ln86_839_reg_1108_pp0_iter1_reg;
reg   [0:0] icmp_ln86_839_reg_1108_pp0_iter2_reg;
wire   [0:0] icmp_ln86_840_fu_372_p2;
reg   [0:0] icmp_ln86_840_reg_1113;
reg   [0:0] icmp_ln86_840_reg_1113_pp0_iter1_reg;
reg   [0:0] icmp_ln86_840_reg_1113_pp0_iter2_reg;
reg   [0:0] icmp_ln86_840_reg_1113_pp0_iter3_reg;
wire   [0:0] icmp_ln86_841_fu_378_p2;
reg   [0:0] icmp_ln86_841_reg_1118;
reg   [0:0] icmp_ln86_841_reg_1118_pp0_iter1_reg;
reg   [0:0] icmp_ln86_841_reg_1118_pp0_iter2_reg;
reg   [0:0] icmp_ln86_841_reg_1118_pp0_iter3_reg;
wire   [0:0] icmp_ln86_842_fu_384_p2;
reg   [0:0] icmp_ln86_842_reg_1123;
reg   [0:0] icmp_ln86_842_reg_1123_pp0_iter1_reg;
reg   [0:0] icmp_ln86_842_reg_1123_pp0_iter2_reg;
reg   [0:0] icmp_ln86_842_reg_1123_pp0_iter3_reg;
wire   [0:0] icmp_ln86_843_fu_390_p2;
reg   [0:0] icmp_ln86_843_reg_1128;
reg   [0:0] icmp_ln86_843_reg_1128_pp0_iter1_reg;
reg   [0:0] icmp_ln86_843_reg_1128_pp0_iter2_reg;
reg   [0:0] icmp_ln86_843_reg_1128_pp0_iter3_reg;
reg   [0:0] icmp_ln86_843_reg_1128_pp0_iter4_reg;
wire   [0:0] icmp_ln86_844_fu_396_p2;
reg   [0:0] icmp_ln86_844_reg_1133;
reg   [0:0] icmp_ln86_844_reg_1133_pp0_iter1_reg;
reg   [0:0] icmp_ln86_844_reg_1133_pp0_iter2_reg;
reg   [0:0] icmp_ln86_844_reg_1133_pp0_iter3_reg;
reg   [0:0] icmp_ln86_844_reg_1133_pp0_iter4_reg;
reg   [0:0] icmp_ln86_844_reg_1133_pp0_iter5_reg;
wire   [0:0] and_ln104_fu_408_p2;
reg   [0:0] and_ln104_reg_1138;
wire   [0:0] xor_ln104_fu_414_p2;
reg   [0:0] xor_ln104_reg_1144;
reg   [0:0] xor_ln104_reg_1144_pp0_iter2_reg;
reg   [0:0] xor_ln104_reg_1144_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1144_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1144_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1144_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_419_p2;
reg   [0:0] and_ln102_reg_1150;
wire   [0:0] and_ln102_797_fu_423_p2;
reg   [0:0] and_ln102_797_reg_1155;
reg   [0:0] and_ln102_797_reg_1155_pp0_iter2_reg;
wire   [0:0] and_ln102_801_fu_442_p2;
reg   [0:0] and_ln102_801_reg_1162;
wire   [0:0] and_ln104_166_fu_468_p2;
reg   [0:0] and_ln104_166_reg_1168;
wire   [0:0] or_ln117_fu_474_p2;
reg   [0:0] or_ln117_reg_1174;
wire   [0:0] or_ln117_756_fu_480_p2;
reg   [0:0] or_ln117_756_reg_1179;
wire   [0:0] and_ln102_799_fu_486_p2;
reg   [0:0] and_ln102_799_reg_1186;
wire   [0:0] and_ln104_163_fu_495_p2;
reg   [0:0] and_ln104_163_reg_1192;
reg   [0:0] and_ln104_163_reg_1192_pp0_iter3_reg;
wire   [0:0] and_ln102_803_fu_500_p2;
reg   [0:0] and_ln102_803_reg_1198;
wire   [0:0] or_ln117_760_fu_571_p2;
reg   [0:0] or_ln117_760_reg_1203;
reg   [0:0] or_ln117_760_reg_1203_pp0_iter3_reg;
reg   [0:0] or_ln117_760_reg_1203_pp0_iter4_reg;
reg   [0:0] or_ln117_760_reg_1203_pp0_iter5_reg;
reg   [0:0] or_ln117_760_reg_1203_pp0_iter6_reg;
wire   [2:0] select_ln117_804_fu_584_p3;
reg   [2:0] select_ln117_804_reg_1211;
wire   [0:0] or_ln117_762_fu_592_p2;
reg   [0:0] or_ln117_762_reg_1216;
wire   [0:0] and_ln102_800_fu_608_p2;
reg   [0:0] and_ln102_800_reg_1222;
wire   [0:0] and_ln104_164_fu_618_p2;
reg   [0:0] and_ln104_164_reg_1228;
reg   [0:0] and_ln104_164_reg_1228_pp0_iter4_reg;
reg   [0:0] and_ln104_164_reg_1228_pp0_iter5_reg;
wire   [0:0] and_ln102_805_fu_633_p2;
reg   [0:0] and_ln102_805_reg_1234;
wire   [0:0] or_ln117_766_fu_711_p2;
reg   [0:0] or_ln117_766_reg_1240;
wire   [3:0] select_ln117_810_fu_725_p3;
reg   [3:0] select_ln117_810_reg_1245;
wire   [0:0] or_ln117_768_fu_733_p2;
reg   [0:0] or_ln117_768_reg_1250;
wire   [0:0] or_ln117_772_fu_825_p2;
reg   [0:0] or_ln117_772_reg_1258;
wire   [4:0] select_ln117_816_fu_837_p3;
reg   [4:0] select_ln117_816_reg_1264;
wire   [0:0] or_ln117_774_fu_859_p2;
reg   [0:0] or_ln117_774_reg_1269;
wire   [4:0] select_ln117_818_fu_871_p3;
reg   [4:0] select_ln117_818_reg_1274;
wire   [11:0] tmp_fu_906_p49;
reg   [11:0] tmp_reg_1279;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_397_fu_402_p2;
wire   [0:0] xor_ln104_399_fu_432_p2;
wire   [0:0] and_ln102_798_fu_428_p2;
wire   [0:0] xor_ln104_402_fu_447_p2;
wire   [0:0] and_ln104_162_fu_437_p2;
wire   [0:0] xor_ln104_403_fu_463_p2;
wire   [0:0] and_ln104_165_fu_452_p2;
wire   [0:0] and_ln102_802_fu_458_p2;
wire   [0:0] xor_ln104_400_fu_490_p2;
wire   [0:0] xor_ln117_fu_513_p2;
wire   [1:0] zext_ln117_fu_518_p1;
wire   [0:0] and_ln102_807_fu_505_p2;
wire   [1:0] select_ln117_fu_522_p3;
wire   [1:0] select_ln117_800_fu_534_p3;
wire   [0:0] or_ln117_757_fu_529_p2;
wire   [2:0] zext_ln117_88_fu_541_p1;
wire   [0:0] or_ln117_758_fu_545_p2;
wire   [0:0] and_ln102_808_fu_509_p2;
wire   [2:0] select_ln117_801_fu_549_p3;
wire   [0:0] or_ln117_759_fu_557_p2;
wire   [2:0] select_ln117_802_fu_563_p3;
wire   [2:0] select_ln117_803_fu_576_p3;
wire   [0:0] xor_ln104_398_fu_598_p2;
wire   [0:0] and_ln104_161_fu_603_p2;
wire   [0:0] xor_ln104_401_fu_613_p2;
wire   [0:0] xor_ln104_404_fu_624_p2;
wire   [0:0] and_ln102_817_fu_642_p2;
wire   [0:0] and_ln102_804_fu_629_p2;
wire   [0:0] and_ln102_809_fu_638_p2;
wire   [0:0] or_ln117_761_fu_657_p2;
wire   [3:0] zext_ln117_89_fu_662_p1;
wire   [0:0] and_ln102_810_fu_647_p2;
wire   [3:0] select_ln117_805_fu_665_p3;
wire   [0:0] or_ln117_763_fu_673_p2;
wire   [3:0] select_ln117_806_fu_678_p3;
wire   [0:0] or_ln117_764_fu_685_p2;
wire   [0:0] and_ln102_811_fu_652_p2;
wire   [3:0] select_ln117_807_fu_689_p3;
wire   [0:0] or_ln117_765_fu_697_p2;
wire   [3:0] select_ln117_808_fu_703_p3;
wire   [3:0] select_ln117_809_fu_717_p3;
wire   [0:0] xor_ln104_405_fu_737_p2;
wire   [0:0] and_ln102_818_fu_747_p2;
wire   [0:0] xor_ln104_406_fu_742_p2;
wire   [0:0] and_ln102_819_fu_761_p2;
wire   [0:0] and_ln102_812_fu_752_p2;
wire   [0:0] or_ln117_767_fu_771_p2;
wire   [0:0] and_ln102_813_fu_757_p2;
wire   [3:0] select_ln117_811_fu_776_p3;
wire   [3:0] select_ln117_812_fu_788_p3;
wire   [0:0] or_ln117_769_fu_783_p2;
wire   [4:0] zext_ln117_90_fu_795_p1;
wire   [0:0] or_ln117_770_fu_799_p2;
wire   [0:0] and_ln102_814_fu_766_p2;
wire   [4:0] select_ln117_813_fu_803_p3;
wire   [0:0] or_ln117_771_fu_811_p2;
wire   [4:0] select_ln117_814_fu_817_p3;
wire   [4:0] select_ln117_815_fu_829_p3;
wire   [0:0] and_ln102_806_fu_845_p2;
wire   [0:0] and_ln102_815_fu_849_p2;
wire   [0:0] or_ln117_773_fu_854_p2;
wire   [4:0] select_ln117_817_fu_864_p3;
wire   [0:0] xor_ln104_407_fu_879_p2;
wire   [0:0] and_ln102_820_fu_884_p2;
wire   [0:0] and_ln102_816_fu_889_p2;
wire   [0:0] or_ln117_775_fu_894_p2;
wire   [11:0] tmp_fu_906_p47;
wire   [4:0] tmp_fu_906_p48;
wire   [0:0] or_ln117_776_fu_1006_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
wire   [4:0] tmp_fu_906_p1;
wire   [4:0] tmp_fu_906_p3;
wire   [4:0] tmp_fu_906_p5;
wire   [4:0] tmp_fu_906_p7;
wire   [4:0] tmp_fu_906_p9;
wire   [4:0] tmp_fu_906_p11;
wire   [4:0] tmp_fu_906_p13;
wire   [4:0] tmp_fu_906_p15;
wire   [4:0] tmp_fu_906_p17;
wire   [4:0] tmp_fu_906_p19;
wire   [4:0] tmp_fu_906_p21;
wire   [4:0] tmp_fu_906_p23;
wire   [4:0] tmp_fu_906_p25;
wire   [4:0] tmp_fu_906_p27;
wire   [4:0] tmp_fu_906_p29;
wire   [4:0] tmp_fu_906_p31;
wire  signed [4:0] tmp_fu_906_p33;
wire  signed [4:0] tmp_fu_906_p35;
wire  signed [4:0] tmp_fu_906_p37;
wire  signed [4:0] tmp_fu_906_p39;
wire  signed [4:0] tmp_fu_906_p41;
wire  signed [4:0] tmp_fu_906_p43;
wire  signed [4:0] tmp_fu_906_p45;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_47_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_47_5_12_1_1_U943(
    .din0(12'd1035),
    .din1(12'd260),
    .din2(12'd1160),
    .din3(12'd3935),
    .din4(12'd3619),
    .din5(12'd309),
    .din6(12'd3850),
    .din7(12'd3987),
    .din8(12'd1091),
    .din9(12'd110),
    .din10(12'd352),
    .din11(12'd3540),
    .din12(12'd3872),
    .din13(12'd815),
    .din14(12'd3626),
    .din15(12'd4081),
    .din16(12'd297),
    .din17(12'd3908),
    .din18(12'd4049),
    .din19(12'd94),
    .din20(12'd523),
    .din21(12'd3853),
    .din22(12'd2),
    .def(tmp_fu_906_p47),
    .sel(tmp_fu_906_p48),
    .dout(tmp_fu_906_p49)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_797_reg_1155 <= and_ln102_797_fu_423_p2;
        and_ln102_797_reg_1155_pp0_iter2_reg <= and_ln102_797_reg_1155;
        and_ln102_799_reg_1186 <= and_ln102_799_fu_486_p2;
        and_ln102_800_reg_1222 <= and_ln102_800_fu_608_p2;
        and_ln102_801_reg_1162 <= and_ln102_801_fu_442_p2;
        and_ln102_803_reg_1198 <= and_ln102_803_fu_500_p2;
        and_ln102_805_reg_1234 <= and_ln102_805_fu_633_p2;
        and_ln102_reg_1150 <= and_ln102_fu_419_p2;
        and_ln104_163_reg_1192 <= and_ln104_163_fu_495_p2;
        and_ln104_163_reg_1192_pp0_iter3_reg <= and_ln104_163_reg_1192;
        and_ln104_164_reg_1228 <= and_ln104_164_fu_618_p2;
        and_ln104_164_reg_1228_pp0_iter4_reg <= and_ln104_164_reg_1228;
        and_ln104_164_reg_1228_pp0_iter5_reg <= and_ln104_164_reg_1228_pp0_iter4_reg;
        and_ln104_166_reg_1168 <= and_ln104_166_fu_468_p2;
        and_ln104_reg_1138 <= and_ln104_fu_408_p2;
        icmp_ln86_824_reg_1023 <= icmp_ln86_824_fu_276_p2;
        icmp_ln86_825_reg_1028 <= icmp_ln86_825_fu_282_p2;
        icmp_ln86_825_reg_1028_pp0_iter1_reg <= icmp_ln86_825_reg_1028;
        icmp_ln86_825_reg_1028_pp0_iter2_reg <= icmp_ln86_825_reg_1028_pp0_iter1_reg;
        icmp_ln86_826_reg_1034 <= icmp_ln86_826_fu_288_p2;
        icmp_ln86_827_reg_1040 <= icmp_ln86_827_fu_294_p2;
        icmp_ln86_827_reg_1040_pp0_iter1_reg <= icmp_ln86_827_reg_1040;
        icmp_ln86_828_reg_1046 <= icmp_ln86_828_fu_300_p2;
        icmp_ln86_828_reg_1046_pp0_iter1_reg <= icmp_ln86_828_reg_1046;
        icmp_ln86_828_reg_1046_pp0_iter2_reg <= icmp_ln86_828_reg_1046_pp0_iter1_reg;
        icmp_ln86_829_reg_1052 <= icmp_ln86_829_fu_306_p2;
        icmp_ln86_830_reg_1058 <= icmp_ln86_830_fu_312_p2;
        icmp_ln86_831_reg_1064 <= icmp_ln86_831_fu_318_p2;
        icmp_ln86_831_reg_1064_pp0_iter1_reg <= icmp_ln86_831_reg_1064;
        icmp_ln86_831_reg_1064_pp0_iter2_reg <= icmp_ln86_831_reg_1064_pp0_iter1_reg;
        icmp_ln86_832_reg_1070 <= icmp_ln86_832_fu_324_p2;
        icmp_ln86_832_reg_1070_pp0_iter1_reg <= icmp_ln86_832_reg_1070;
        icmp_ln86_832_reg_1070_pp0_iter2_reg <= icmp_ln86_832_reg_1070_pp0_iter1_reg;
        icmp_ln86_832_reg_1070_pp0_iter3_reg <= icmp_ln86_832_reg_1070_pp0_iter2_reg;
        icmp_ln86_833_reg_1076 <= icmp_ln86_833_fu_330_p2;
        icmp_ln86_833_reg_1076_pp0_iter1_reg <= icmp_ln86_833_reg_1076;
        icmp_ln86_833_reg_1076_pp0_iter2_reg <= icmp_ln86_833_reg_1076_pp0_iter1_reg;
        icmp_ln86_833_reg_1076_pp0_iter3_reg <= icmp_ln86_833_reg_1076_pp0_iter2_reg;
        icmp_ln86_834_reg_1082 <= icmp_ln86_834_fu_336_p2;
        icmp_ln86_834_reg_1082_pp0_iter1_reg <= icmp_ln86_834_reg_1082;
        icmp_ln86_834_reg_1082_pp0_iter2_reg <= icmp_ln86_834_reg_1082_pp0_iter1_reg;
        icmp_ln86_834_reg_1082_pp0_iter3_reg <= icmp_ln86_834_reg_1082_pp0_iter2_reg;
        icmp_ln86_834_reg_1082_pp0_iter4_reg <= icmp_ln86_834_reg_1082_pp0_iter3_reg;
        icmp_ln86_834_reg_1082_pp0_iter5_reg <= icmp_ln86_834_reg_1082_pp0_iter4_reg;
        icmp_ln86_835_reg_1088 <= icmp_ln86_835_fu_342_p2;
        icmp_ln86_835_reg_1088_pp0_iter1_reg <= icmp_ln86_835_reg_1088;
        icmp_ln86_836_reg_1093 <= icmp_ln86_836_fu_348_p2;
        icmp_ln86_836_reg_1093_pp0_iter1_reg <= icmp_ln86_836_reg_1093;
        icmp_ln86_837_reg_1098 <= icmp_ln86_837_fu_354_p2;
        icmp_ln86_837_reg_1098_pp0_iter1_reg <= icmp_ln86_837_reg_1098;
        icmp_ln86_837_reg_1098_pp0_iter2_reg <= icmp_ln86_837_reg_1098_pp0_iter1_reg;
        icmp_ln86_838_reg_1103 <= icmp_ln86_838_fu_360_p2;
        icmp_ln86_838_reg_1103_pp0_iter1_reg <= icmp_ln86_838_reg_1103;
        icmp_ln86_838_reg_1103_pp0_iter2_reg <= icmp_ln86_838_reg_1103_pp0_iter1_reg;
        icmp_ln86_839_reg_1108 <= icmp_ln86_839_fu_366_p2;
        icmp_ln86_839_reg_1108_pp0_iter1_reg <= icmp_ln86_839_reg_1108;
        icmp_ln86_839_reg_1108_pp0_iter2_reg <= icmp_ln86_839_reg_1108_pp0_iter1_reg;
        icmp_ln86_840_reg_1113 <= icmp_ln86_840_fu_372_p2;
        icmp_ln86_840_reg_1113_pp0_iter1_reg <= icmp_ln86_840_reg_1113;
        icmp_ln86_840_reg_1113_pp0_iter2_reg <= icmp_ln86_840_reg_1113_pp0_iter1_reg;
        icmp_ln86_840_reg_1113_pp0_iter3_reg <= icmp_ln86_840_reg_1113_pp0_iter2_reg;
        icmp_ln86_841_reg_1118 <= icmp_ln86_841_fu_378_p2;
        icmp_ln86_841_reg_1118_pp0_iter1_reg <= icmp_ln86_841_reg_1118;
        icmp_ln86_841_reg_1118_pp0_iter2_reg <= icmp_ln86_841_reg_1118_pp0_iter1_reg;
        icmp_ln86_841_reg_1118_pp0_iter3_reg <= icmp_ln86_841_reg_1118_pp0_iter2_reg;
        icmp_ln86_842_reg_1123 <= icmp_ln86_842_fu_384_p2;
        icmp_ln86_842_reg_1123_pp0_iter1_reg <= icmp_ln86_842_reg_1123;
        icmp_ln86_842_reg_1123_pp0_iter2_reg <= icmp_ln86_842_reg_1123_pp0_iter1_reg;
        icmp_ln86_842_reg_1123_pp0_iter3_reg <= icmp_ln86_842_reg_1123_pp0_iter2_reg;
        icmp_ln86_843_reg_1128 <= icmp_ln86_843_fu_390_p2;
        icmp_ln86_843_reg_1128_pp0_iter1_reg <= icmp_ln86_843_reg_1128;
        icmp_ln86_843_reg_1128_pp0_iter2_reg <= icmp_ln86_843_reg_1128_pp0_iter1_reg;
        icmp_ln86_843_reg_1128_pp0_iter3_reg <= icmp_ln86_843_reg_1128_pp0_iter2_reg;
        icmp_ln86_843_reg_1128_pp0_iter4_reg <= icmp_ln86_843_reg_1128_pp0_iter3_reg;
        icmp_ln86_844_reg_1133 <= icmp_ln86_844_fu_396_p2;
        icmp_ln86_844_reg_1133_pp0_iter1_reg <= icmp_ln86_844_reg_1133;
        icmp_ln86_844_reg_1133_pp0_iter2_reg <= icmp_ln86_844_reg_1133_pp0_iter1_reg;
        icmp_ln86_844_reg_1133_pp0_iter3_reg <= icmp_ln86_844_reg_1133_pp0_iter2_reg;
        icmp_ln86_844_reg_1133_pp0_iter4_reg <= icmp_ln86_844_reg_1133_pp0_iter3_reg;
        icmp_ln86_844_reg_1133_pp0_iter5_reg <= icmp_ln86_844_reg_1133_pp0_iter4_reg;
        icmp_ln86_reg_1017 <= icmp_ln86_fu_270_p2;
        or_ln117_756_reg_1179 <= or_ln117_756_fu_480_p2;
        or_ln117_760_reg_1203 <= or_ln117_760_fu_571_p2;
        or_ln117_760_reg_1203_pp0_iter3_reg <= or_ln117_760_reg_1203;
        or_ln117_760_reg_1203_pp0_iter4_reg <= or_ln117_760_reg_1203_pp0_iter3_reg;
        or_ln117_760_reg_1203_pp0_iter5_reg <= or_ln117_760_reg_1203_pp0_iter4_reg;
        or_ln117_760_reg_1203_pp0_iter6_reg <= or_ln117_760_reg_1203_pp0_iter5_reg;
        or_ln117_762_reg_1216 <= or_ln117_762_fu_592_p2;
        or_ln117_766_reg_1240 <= or_ln117_766_fu_711_p2;
        or_ln117_768_reg_1250 <= or_ln117_768_fu_733_p2;
        or_ln117_772_reg_1258 <= or_ln117_772_fu_825_p2;
        or_ln117_774_reg_1269 <= or_ln117_774_fu_859_p2;
        or_ln117_reg_1174 <= or_ln117_fu_474_p2;
        select_ln117_804_reg_1211 <= select_ln117_804_fu_584_p3;
        select_ln117_810_reg_1245 <= select_ln117_810_fu_725_p3;
        select_ln117_816_reg_1264 <= select_ln117_816_fu_837_p3;
        select_ln117_818_reg_1274 <= select_ln117_818_fu_871_p3;
        tmp_reg_1279 <= tmp_fu_906_p49;
        xor_ln104_reg_1144 <= xor_ln104_fu_414_p2;
        xor_ln104_reg_1144_pp0_iter2_reg <= xor_ln104_reg_1144;
        xor_ln104_reg_1144_pp0_iter3_reg <= xor_ln104_reg_1144_pp0_iter2_reg;
        xor_ln104_reg_1144_pp0_iter4_reg <= xor_ln104_reg_1144_pp0_iter3_reg;
        xor_ln104_reg_1144_pp0_iter5_reg <= xor_ln104_reg_1144_pp0_iter4_reg;
        xor_ln104_reg_1144_pp0_iter6_reg <= xor_ln104_reg_1144_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_797_fu_423_p2 = (xor_ln104_fu_414_p2 & icmp_ln86_825_reg_1028);

assign and_ln102_798_fu_428_p2 = (icmp_ln86_826_reg_1034 & and_ln104_reg_1138);

assign and_ln102_799_fu_486_p2 = (icmp_ln86_827_reg_1040_pp0_iter1_reg & and_ln102_797_reg_1155);

assign and_ln102_800_fu_608_p2 = (icmp_ln86_828_reg_1046_pp0_iter2_reg & and_ln104_161_fu_603_p2);

assign and_ln102_801_fu_442_p2 = (icmp_ln86_829_reg_1052 & and_ln102_798_fu_428_p2);

assign and_ln102_802_fu_458_p2 = (icmp_ln86_830_reg_1058 & and_ln104_162_fu_437_p2);

assign and_ln102_803_fu_500_p2 = (icmp_ln86_831_reg_1064_pp0_iter1_reg & and_ln102_799_fu_486_p2);

assign and_ln102_804_fu_629_p2 = (icmp_ln86_832_reg_1070_pp0_iter2_reg & and_ln104_163_reg_1192);

assign and_ln102_805_fu_633_p2 = (icmp_ln86_833_reg_1076_pp0_iter2_reg & and_ln102_800_fu_608_p2);

assign and_ln102_806_fu_845_p2 = (icmp_ln86_834_reg_1082_pp0_iter4_reg & and_ln104_164_reg_1228_pp0_iter4_reg);

assign and_ln102_807_fu_505_p2 = (icmp_ln86_835_reg_1088_pp0_iter1_reg & and_ln102_801_reg_1162);

assign and_ln102_808_fu_509_p2 = (icmp_ln86_836_reg_1093_pp0_iter1_reg & and_ln104_166_reg_1168);

assign and_ln102_809_fu_638_p2 = (icmp_ln86_837_reg_1098_pp0_iter2_reg & and_ln102_803_reg_1198);

assign and_ln102_810_fu_647_p2 = (and_ln102_817_fu_642_p2 & and_ln102_799_reg_1186);

assign and_ln102_811_fu_652_p2 = (icmp_ln86_839_reg_1108_pp0_iter2_reg & and_ln102_804_fu_629_p2);

assign and_ln102_812_fu_752_p2 = (and_ln104_163_reg_1192_pp0_iter3_reg & and_ln102_818_fu_747_p2);

assign and_ln102_813_fu_757_p2 = (icmp_ln86_841_reg_1118_pp0_iter3_reg & and_ln102_805_reg_1234);

assign and_ln102_814_fu_766_p2 = (and_ln102_819_fu_761_p2 & and_ln102_800_reg_1222);

assign and_ln102_815_fu_849_p2 = (icmp_ln86_843_reg_1128_pp0_iter4_reg & and_ln102_806_fu_845_p2);

assign and_ln102_816_fu_889_p2 = (and_ln104_164_reg_1228_pp0_iter5_reg & and_ln102_820_fu_884_p2);

assign and_ln102_817_fu_642_p2 = (xor_ln104_404_fu_624_p2 & icmp_ln86_838_reg_1103_pp0_iter2_reg);

assign and_ln102_818_fu_747_p2 = (xor_ln104_405_fu_737_p2 & icmp_ln86_840_reg_1113_pp0_iter3_reg);

assign and_ln102_819_fu_761_p2 = (xor_ln104_406_fu_742_p2 & icmp_ln86_842_reg_1123_pp0_iter3_reg);

assign and_ln102_820_fu_884_p2 = (xor_ln104_407_fu_879_p2 & icmp_ln86_844_reg_1133_pp0_iter5_reg);

assign and_ln102_fu_419_p2 = (icmp_ln86_reg_1017 & icmp_ln86_824_reg_1023);

assign and_ln104_161_fu_603_p2 = (xor_ln104_reg_1144_pp0_iter2_reg & xor_ln104_398_fu_598_p2);

assign and_ln104_162_fu_437_p2 = (xor_ln104_399_fu_432_p2 & and_ln104_reg_1138);

assign and_ln104_163_fu_495_p2 = (xor_ln104_400_fu_490_p2 & and_ln102_797_reg_1155);

assign and_ln104_164_fu_618_p2 = (xor_ln104_401_fu_613_p2 & and_ln104_161_fu_603_p2);

assign and_ln104_165_fu_452_p2 = (xor_ln104_402_fu_447_p2 & and_ln102_798_fu_428_p2);

assign and_ln104_166_fu_468_p2 = (xor_ln104_403_fu_463_p2 & and_ln104_162_fu_437_p2);

assign and_ln104_fu_408_p2 = (xor_ln104_397_fu_402_p2 & icmp_ln86_fu_270_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_776_fu_1006_p2[0:0] == 1'b1) ? tmp_reg_1279 : 12'd0);

assign icmp_ln86_824_fu_276_p2 = (($signed(p_read6_int_reg) < $signed(18'd259754)) ? 1'b1 : 1'b0);

assign icmp_ln86_825_fu_282_p2 = (($signed(p_read8_int_reg) < $signed(18'd260295)) ? 1'b1 : 1'b0);

assign icmp_ln86_826_fu_288_p2 = (($signed(p_read5_int_reg) < $signed(18'd260559)) ? 1'b1 : 1'b0);

assign icmp_ln86_827_fu_294_p2 = (($signed(p_read10_int_reg) < $signed(18'd1628)) ? 1'b1 : 1'b0);

assign icmp_ln86_828_fu_300_p2 = (($signed(p_read3_int_reg) < $signed(18'd261679)) ? 1'b1 : 1'b0);

assign icmp_ln86_829_fu_306_p2 = (($signed(p_read4_int_reg) < $signed(18'd261800)) ? 1'b1 : 1'b0);

assign icmp_ln86_830_fu_312_p2 = (($signed(p_read5_int_reg) < $signed(18'd260571)) ? 1'b1 : 1'b0);

assign icmp_ln86_831_fu_318_p2 = (($signed(p_read10_int_reg) < $signed(18'd262119)) ? 1'b1 : 1'b0);

assign icmp_ln86_832_fu_324_p2 = (($signed(p_read11_int_reg) < $signed(18'd548)) ? 1'b1 : 1'b0);

assign icmp_ln86_833_fu_330_p2 = (($signed(p_read10_int_reg) < $signed(18'd260842)) ? 1'b1 : 1'b0);

assign icmp_ln86_834_fu_336_p2 = (($signed(p_read10_int_reg) < $signed(18'd261553)) ? 1'b1 : 1'b0);

assign icmp_ln86_835_fu_342_p2 = (($signed(p_read5_int_reg) < $signed(18'd259895)) ? 1'b1 : 1'b0);

assign icmp_ln86_836_fu_348_p2 = (($signed(p_read7_int_reg) < $signed(18'd260626)) ? 1'b1 : 1'b0);

assign icmp_ln86_837_fu_354_p2 = (($signed(p_read9_int_reg) < $signed(18'd261483)) ? 1'b1 : 1'b0);

assign icmp_ln86_838_fu_360_p2 = (($signed(p_read11_int_reg) < $signed(18'd261842)) ? 1'b1 : 1'b0);

assign icmp_ln86_839_fu_366_p2 = (($signed(p_read8_int_reg) < $signed(18'd260195)) ? 1'b1 : 1'b0);

assign icmp_ln86_840_fu_372_p2 = (($signed(p_read5_int_reg) < $signed(18'd260359)) ? 1'b1 : 1'b0);

assign icmp_ln86_841_fu_378_p2 = (($signed(p_read1_int_reg) < $signed(18'd260900)) ? 1'b1 : 1'b0);

assign icmp_ln86_842_fu_384_p2 = (($signed(p_read2_int_reg) < $signed(18'd261276)) ? 1'b1 : 1'b0);

assign icmp_ln86_843_fu_390_p2 = (($signed(p_read2_int_reg) < $signed(18'd261475)) ? 1'b1 : 1'b0);

assign icmp_ln86_844_fu_396_p2 = (($signed(p_read2_int_reg) < $signed(18'd261512)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_270_p2 = (($signed(p_read11_int_reg) < $signed(18'd260661)) ? 1'b1 : 1'b0);

assign or_ln117_756_fu_480_p2 = (or_ln117_fu_474_p2 | and_ln102_802_fu_458_p2);

assign or_ln117_757_fu_529_p2 = (or_ln117_756_reg_1179 | and_ln102_807_fu_505_p2);

assign or_ln117_758_fu_545_p2 = (or_ln117_756_reg_1179 | and_ln102_801_reg_1162);

assign or_ln117_759_fu_557_p2 = (or_ln117_758_fu_545_p2 | and_ln102_808_fu_509_p2);

assign or_ln117_760_fu_571_p2 = (or_ln117_758_fu_545_p2 | and_ln104_166_reg_1168);

assign or_ln117_761_fu_657_p2 = (or_ln117_760_reg_1203 | and_ln102_809_fu_638_p2);

assign or_ln117_762_fu_592_p2 = (or_ln117_760_fu_571_p2 | and_ln102_803_fu_500_p2);

assign or_ln117_763_fu_673_p2 = (or_ln117_762_reg_1216 | and_ln102_810_fu_647_p2);

assign or_ln117_764_fu_685_p2 = (or_ln117_760_reg_1203 | and_ln102_799_reg_1186);

assign or_ln117_765_fu_697_p2 = (or_ln117_764_fu_685_p2 | and_ln102_811_fu_652_p2);

assign or_ln117_766_fu_711_p2 = (or_ln117_764_fu_685_p2 | and_ln102_804_fu_629_p2);

assign or_ln117_767_fu_771_p2 = (or_ln117_766_reg_1240 | and_ln102_812_fu_752_p2);

assign or_ln117_768_fu_733_p2 = (or_ln117_760_reg_1203 | and_ln102_797_reg_1155_pp0_iter2_reg);

assign or_ln117_769_fu_783_p2 = (or_ln117_768_reg_1250 | and_ln102_813_fu_757_p2);

assign or_ln117_770_fu_799_p2 = (or_ln117_768_reg_1250 | and_ln102_805_reg_1234);

assign or_ln117_771_fu_811_p2 = (or_ln117_770_fu_799_p2 | and_ln102_814_fu_766_p2);

assign or_ln117_772_fu_825_p2 = (or_ln117_768_reg_1250 | and_ln102_800_reg_1222);

assign or_ln117_773_fu_854_p2 = (or_ln117_772_reg_1258 | and_ln102_815_fu_849_p2);

assign or_ln117_774_fu_859_p2 = (or_ln117_772_reg_1258 | and_ln102_806_fu_845_p2);

assign or_ln117_775_fu_894_p2 = (or_ln117_774_reg_1269 | and_ln102_816_fu_889_p2);

assign or_ln117_776_fu_1006_p2 = (xor_ln104_reg_1144_pp0_iter6_reg | or_ln117_760_reg_1203_pp0_iter6_reg);

assign or_ln117_fu_474_p2 = (and_ln104_165_fu_452_p2 | and_ln102_fu_419_p2);

assign select_ln117_800_fu_534_p3 = ((or_ln117_756_reg_1179[0:0] == 1'b1) ? select_ln117_fu_522_p3 : 2'd3);

assign select_ln117_801_fu_549_p3 = ((or_ln117_757_fu_529_p2[0:0] == 1'b1) ? zext_ln117_88_fu_541_p1 : 3'd4);

assign select_ln117_802_fu_563_p3 = ((or_ln117_758_fu_545_p2[0:0] == 1'b1) ? select_ln117_801_fu_549_p3 : 3'd5);

assign select_ln117_803_fu_576_p3 = ((or_ln117_759_fu_557_p2[0:0] == 1'b1) ? select_ln117_802_fu_563_p3 : 3'd6);

assign select_ln117_804_fu_584_p3 = ((or_ln117_760_fu_571_p2[0:0] == 1'b1) ? select_ln117_803_fu_576_p3 : 3'd7);

assign select_ln117_805_fu_665_p3 = ((or_ln117_761_fu_657_p2[0:0] == 1'b1) ? zext_ln117_89_fu_662_p1 : 4'd8);

assign select_ln117_806_fu_678_p3 = ((or_ln117_762_reg_1216[0:0] == 1'b1) ? select_ln117_805_fu_665_p3 : 4'd9);

assign select_ln117_807_fu_689_p3 = ((or_ln117_763_fu_673_p2[0:0] == 1'b1) ? select_ln117_806_fu_678_p3 : 4'd10);

assign select_ln117_808_fu_703_p3 = ((or_ln117_764_fu_685_p2[0:0] == 1'b1) ? select_ln117_807_fu_689_p3 : 4'd11);

assign select_ln117_809_fu_717_p3 = ((or_ln117_765_fu_697_p2[0:0] == 1'b1) ? select_ln117_808_fu_703_p3 : 4'd12);

assign select_ln117_810_fu_725_p3 = ((or_ln117_766_fu_711_p2[0:0] == 1'b1) ? select_ln117_809_fu_717_p3 : 4'd13);

assign select_ln117_811_fu_776_p3 = ((or_ln117_767_fu_771_p2[0:0] == 1'b1) ? select_ln117_810_reg_1245 : 4'd14);

assign select_ln117_812_fu_788_p3 = ((or_ln117_768_reg_1250[0:0] == 1'b1) ? select_ln117_811_fu_776_p3 : 4'd15);

assign select_ln117_813_fu_803_p3 = ((or_ln117_769_fu_783_p2[0:0] == 1'b1) ? zext_ln117_90_fu_795_p1 : 5'd16);

assign select_ln117_814_fu_817_p3 = ((or_ln117_770_fu_799_p2[0:0] == 1'b1) ? select_ln117_813_fu_803_p3 : 5'd17);

assign select_ln117_815_fu_829_p3 = ((or_ln117_771_fu_811_p2[0:0] == 1'b1) ? select_ln117_814_fu_817_p3 : 5'd18);

assign select_ln117_816_fu_837_p3 = ((or_ln117_772_fu_825_p2[0:0] == 1'b1) ? select_ln117_815_fu_829_p3 : 5'd19);

assign select_ln117_817_fu_864_p3 = ((or_ln117_773_fu_854_p2[0:0] == 1'b1) ? select_ln117_816_reg_1264 : 5'd20);

assign select_ln117_818_fu_871_p3 = ((or_ln117_774_fu_859_p2[0:0] == 1'b1) ? select_ln117_817_fu_864_p3 : 5'd21);

assign select_ln117_fu_522_p3 = ((or_ln117_reg_1174[0:0] == 1'b1) ? zext_ln117_fu_518_p1 : 2'd2);

assign tmp_fu_906_p47 = 'bx;

assign tmp_fu_906_p48 = ((or_ln117_775_fu_894_p2[0:0] == 1'b1) ? select_ln117_818_reg_1274 : 5'd22);

assign xor_ln104_397_fu_402_p2 = (icmp_ln86_824_fu_276_p2 ^ 1'd1);

assign xor_ln104_398_fu_598_p2 = (icmp_ln86_825_reg_1028_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_399_fu_432_p2 = (icmp_ln86_826_reg_1034 ^ 1'd1);

assign xor_ln104_400_fu_490_p2 = (icmp_ln86_827_reg_1040_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_401_fu_613_p2 = (icmp_ln86_828_reg_1046_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_402_fu_447_p2 = (icmp_ln86_829_reg_1052 ^ 1'd1);

assign xor_ln104_403_fu_463_p2 = (icmp_ln86_830_reg_1058 ^ 1'd1);

assign xor_ln104_404_fu_624_p2 = (icmp_ln86_831_reg_1064_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_405_fu_737_p2 = (icmp_ln86_832_reg_1070_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_406_fu_742_p2 = (icmp_ln86_833_reg_1076_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_407_fu_879_p2 = (icmp_ln86_834_reg_1082_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_414_p2 = (icmp_ln86_reg_1017 ^ 1'd1);

assign xor_ln117_fu_513_p2 = (1'd1 ^ and_ln102_reg_1150);

assign zext_ln117_88_fu_541_p1 = select_ln117_800_fu_534_p3;

assign zext_ln117_89_fu_662_p1 = select_ln117_804_reg_1211;

assign zext_ln117_90_fu_795_p1 = select_ln117_812_fu_788_p3;

assign zext_ln117_fu_518_p1 = xor_ln117_fu_513_p2;

endmodule //conifer_jettag_accelerator_decision_function_29
