

================================================================
== Vitis HLS Report for 'VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4'
================================================================
* Date:           Mon Sep  4 23:43:32 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_271_4  |       18|       18|         8|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_631, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_45 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 13 'read' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc74.6.i.i.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_23 = load i4 %j" [gemm_systolic_array.cpp:271]   --->   Operation 16 'load' 'j_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln271 = icmp_eq  i4 %j_23, i4 12" [gemm_systolic_array.cpp:271]   --->   Operation 17 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_2152 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 18 'speclooptripcount' 'empty_2152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln271 = add i4 %j_23, i4 1" [gemm_systolic_array.cpp:271]   --->   Operation 19 'add' 'add_ln271' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %for.inc74.6.split.i.i.i, void %VITIS_LOOP_271_4_proc64.exit.exitStub" [gemm_systolic_array.cpp:271]   --->   Operation 20 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i4 %j_23" [gemm_systolic_array.cpp:271]   --->   Operation 21 'zext' 'zext_ln271' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln273 = add i10 %tmp_45, i10 %zext_ln271" [gemm_systolic_array.cpp:273]   --->   Operation 22 'add' 'add_ln273' <Predicate = (!icmp_ln271)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i10 %add_ln273" [gemm_systolic_array.cpp:273]   --->   Operation 23 'zext' 'zext_ln273' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i32 %C_6, i64 0, i64 %zext_ln273" [gemm_systolic_array.cpp:273]   --->   Operation 24 'getelementptr' 'C_6_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%C_6_load = load i10 %C_6_addr" [gemm_systolic_array.cpp:273]   --->   Operation 25 'load' 'C_6_load' <Predicate = (!icmp_ln271)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln271 = store i4 %add_ln271, i4 %j" [gemm_systolic_array.cpp:271]   --->   Operation 26 'store' 'store_ln271' <Predicate = (!icmp_ln271)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 27 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'block_C_drainer_631_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%C_6_load = load i10 %C_6_addr" [gemm_systolic_array.cpp:273]   --->   Operation 28 'load' 'C_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %block_C_drainer_631_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [5/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %C_6_load, i32 %tmp" [gemm_systolic_array.cpp:273]   --->   Operation 30 'fadd' 'add73_6_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 31 [4/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %C_6_load, i32 %tmp" [gemm_systolic_array.cpp:273]   --->   Operation 31 'fadd' 'add73_6_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 32 [3/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %C_6_load, i32 %tmp" [gemm_systolic_array.cpp:273]   --->   Operation 32 'fadd' 'add73_6_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 33 [2/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %C_6_load, i32 %tmp" [gemm_systolic_array.cpp:273]   --->   Operation 33 'fadd' 'add73_6_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 34 [1/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %C_6_load, i32 %tmp" [gemm_systolic_array.cpp:273]   --->   Operation 34 'fadd' 'add73_6_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln272 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [gemm_systolic_array.cpp:272]   --->   Operation 35 'specpipeline' 'specpipeline_ln272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [gemm_systolic_array.cpp:271]   --->   Operation 36 'specloopname' 'specloopname_ln271' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln273 = store i32 %add73_6_i_i_i, i10 %C_6_addr" [gemm_systolic_array.cpp:273]   --->   Operation 37 'store' 'store_ln273' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln271 = br void %for.inc74.6.i.i.i" [gemm_systolic_array.cpp:271]   --->   Operation 38 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.98ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j', gemm_systolic_array.cpp:271) on local variable 'j' [10]  (0 ns)
	'add' operation ('add_ln273', gemm_systolic_array.cpp:273) [21]  (1.73 ns)
	'getelementptr' operation ('C_6_addr', gemm_systolic_array.cpp:273) [23]  (0 ns)
	'load' operation ('C_6_load', gemm_systolic_array.cpp:273) on array 'C_6' [24]  (3.25 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read operation ('block_C_drainer_631_read', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'block_C_drainer_631' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [19]  (3.63 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_6_i_i_i', gemm_systolic_array.cpp:273) [25]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_6_i_i_i', gemm_systolic_array.cpp:273) [25]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_6_i_i_i', gemm_systolic_array.cpp:273) [25]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_6_i_i_i', gemm_systolic_array.cpp:273) [25]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_6_i_i_i', gemm_systolic_array.cpp:273) [25]  (7.26 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln273', gemm_systolic_array.cpp:273) of variable 'add73_6_i_i_i', gemm_systolic_array.cpp:273 on array 'C_6' [26]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
