
Prototipo_1.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004160  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  080042e8  080042e8  000142e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004488  08004488  00014488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800448c  0800448c  0001448c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000094  20000000  08004490  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
  7 .bss          00000178  20000098  20000098  00020098  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000210  20000210  00020098  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ad3d  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001bdd  00000000  00000000  0002ae01  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000cc8  00000000  00000000  0002c9e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000bd0  00000000  00000000  0002d6a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004562  00000000  00000000  0002e278  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004144  00000000  00000000  000327da  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003691e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000038f8  00000000  00000000  0003699c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003a294  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000098 	.word	0x20000098
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080042d0 	.word	0x080042d0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000009c 	.word	0x2000009c
 80001c4:	080042d0 	.word	0x080042d0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_d2uiz>:
 8000abc:	004a      	lsls	r2, r1, #1
 8000abe:	d211      	bcs.n	8000ae4 <__aeabi_d2uiz+0x28>
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac4:	d211      	bcs.n	8000aea <__aeabi_d2uiz+0x2e>
 8000ac6:	d50d      	bpl.n	8000ae4 <__aeabi_d2uiz+0x28>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d40e      	bmi.n	8000af0 <__aeabi_d2uiz+0x34>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d102      	bne.n	8000af6 <__aeabi_d2uiz+0x3a>
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	4770      	bx	lr
 8000af6:	f04f 0000 	mov.w	r0, #0
 8000afa:	4770      	bx	lr

08000afc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000b04:	2300      	movs	r3, #0
 8000b06:	73fb      	strb	r3, [r7, #15]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	73bb      	strb	r3, [r7, #14]
 8000b0c:	230f      	movs	r3, #15
 8000b0e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	78db      	ldrb	r3, [r3, #3]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d039      	beq.n	8000b8c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000b18:	4b27      	ldr	r3, [pc, #156]	; (8000bb8 <NVIC_Init+0xbc>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	0a1b      	lsrs	r3, r3, #8
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000b28:	7bfb      	ldrb	r3, [r7, #15]
 8000b2a:	f1c3 0304 	rsb	r3, r3, #4
 8000b2e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000b30:	7b7a      	ldrb	r2, [r7, #13]
 8000b32:	7bfb      	ldrb	r3, [r7, #15]
 8000b34:	fa42 f303 	asr.w	r3, r2, r3
 8000b38:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	785b      	ldrb	r3, [r3, #1]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	7bbb      	ldrb	r3, [r7, #14]
 8000b42:	fa02 f303 	lsl.w	r3, r2, r3
 8000b46:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	789a      	ldrb	r2, [r3, #2]
 8000b4c:	7b7b      	ldrb	r3, [r7, #13]
 8000b4e:	4013      	ands	r3, r2
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	7bfb      	ldrb	r3, [r7, #15]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000b58:	7bfb      	ldrb	r3, [r7, #15]
 8000b5a:	011b      	lsls	r3, r3, #4
 8000b5c:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000b5e:	4a17      	ldr	r2, [pc, #92]	; (8000bbc <NVIC_Init+0xc0>)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	4413      	add	r3, r2
 8000b66:	7bfa      	ldrb	r2, [r7, #15]
 8000b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b6c:	4a13      	ldr	r2, [pc, #76]	; (8000bbc <NVIC_Init+0xc0>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	095b      	lsrs	r3, r3, #5
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	f003 031f 	and.w	r3, r3, #31
 8000b80:	2101      	movs	r1, #1
 8000b82:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b86:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b8a:	e00f      	b.n	8000bac <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b8c:	490b      	ldr	r1, [pc, #44]	; (8000bbc <NVIC_Init+0xc0>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	095b      	lsrs	r3, r3, #5
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	f003 031f 	and.w	r3, r3, #31
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ba4:	f100 0320 	add.w	r3, r0, #32
 8000ba8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bac:	bf00      	nop
 8000bae:	3714      	adds	r7, #20
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	e000ed00 	.word	0xe000ed00
 8000bbc:	e000e100 	.word	0xe000e100

08000bc0 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000bde:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000be2:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	791b      	ldrb	r3, [r3, #4]
 8000be8:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	68fa      	ldr	r2, [r7, #12]
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	4b18      	ldr	r3, [pc, #96]	; (8000c68 <ADC_Init+0xa8>)
 8000c06:	4013      	ands	r3, r2
 8000c08:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c12:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c18:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	795b      	ldrb	r3, [r3, #5]
 8000c1e:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000c20:	4313      	orrs	r3, r2
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c32:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000c3a:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	7d1b      	ldrb	r3, [r3, #20]
 8000c40:	3b01      	subs	r3, #1
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	7afb      	ldrb	r3, [r7, #11]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000c4a:	7afb      	ldrb	r3, [r7, #11]
 8000c4c:	051b      	lsls	r3, r3, #20
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	c0fff7fd 	.word	0xc0fff7fd

08000c6c <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2200      	movs	r2, #0
 8000c84:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	751a      	strb	r2, [r3, #20]
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
	...

08000cac <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <ADC_CommonInit+0x48>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <ADC_CommonInit+0x4c>)
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000cce:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000cd4:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000cda:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000cdc:	68fa      	ldr	r2, [r7, #12]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000ce2:	4a04      	ldr	r2, [pc, #16]	; (8000cf4 <ADC_CommonInit+0x48>)
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	6053      	str	r3, [r2, #4]
}
 8000ce8:	bf00      	nop
 8000cea:	3714      	adds	r7, #20
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	40012300 	.word	0x40012300
 8000cf8:	fffc30e0 	.word	0xfffc30e0

08000cfc <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	60da      	str	r2, [r3, #12]
}
 8000d1c:	bf00      	nop
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	460b      	mov	r3, r1
 8000d32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d34:	78fb      	ldrb	r3, [r7, #3]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d006      	beq.n	8000d48 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f043 0201 	orr.w	r2, r3, #1
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000d46:	e005      	b.n	8000d54 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	f023 0201 	bic.w	r2, r3, #1
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	609a      	str	r2, [r3, #8]
}
 8000d54:	bf00      	nop
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b087      	sub	sp, #28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	4608      	mov	r0, r1
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4603      	mov	r3, r0
 8000d70:	70fb      	strb	r3, [r7, #3]
 8000d72:	460b      	mov	r3, r1
 8000d74:	70bb      	strb	r3, [r7, #2]
 8000d76:	4613      	mov	r3, r2
 8000d78:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	2300      	movs	r3, #0
 8000d80:	613b      	str	r3, [r7, #16]
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000d86:	78fb      	ldrb	r3, [r7, #3]
 8000d88:	2b09      	cmp	r3, #9
 8000d8a:	d923      	bls.n	8000dd4 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8000d92:	78fb      	ldrb	r3, [r7, #3]
 8000d94:	f1a3 020a 	sub.w	r2, r3, #10
 8000d98:	4613      	mov	r3, r2
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	4413      	add	r3, r2
 8000d9e:	2207      	movs	r2, #7
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	43db      	mvns	r3, r3
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	4013      	ands	r3, r2
 8000dae:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8000db0:	7879      	ldrb	r1, [r7, #1]
 8000db2:	78fb      	ldrb	r3, [r7, #3]
 8000db4:	f1a3 020a 	sub.w	r2, r3, #10
 8000db8:	4613      	mov	r3, r2
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	4413      	add	r3, r2
 8000dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc2:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000dc4:	697a      	ldr	r2, [r7, #20]
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	697a      	ldr	r2, [r7, #20]
 8000dd0:	60da      	str	r2, [r3, #12]
 8000dd2:	e01e      	b.n	8000e12 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	691b      	ldr	r3, [r3, #16]
 8000dd8:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000dda:	78fa      	ldrb	r2, [r7, #3]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	4413      	add	r3, r2
 8000de2:	2207      	movs	r2, #7
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	43db      	mvns	r3, r3
 8000dee:	697a      	ldr	r2, [r7, #20]
 8000df0:	4013      	ands	r3, r2
 8000df2:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000df4:	7879      	ldrb	r1, [r7, #1]
 8000df6:	78fa      	ldrb	r2, [r7, #3]
 8000df8:	4613      	mov	r3, r2
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	4413      	add	r3, r2
 8000dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000e02:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000e04:	697a      	ldr	r2, [r7, #20]
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	697a      	ldr	r2, [r7, #20]
 8000e10:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e16:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	0d1b      	lsrs	r3, r3, #20
 8000e1c:	f003 0303 	and.w	r3, r3, #3
 8000e20:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	78ba      	ldrb	r2, [r7, #2]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	3302      	adds	r3, #2
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	461a      	mov	r2, r3
 8000e32:	4613      	mov	r3, r2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	4413      	add	r3, r2
 8000e38:	221f      	movs	r2, #31
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	43db      	mvns	r3, r3
 8000e44:	697a      	ldr	r2, [r7, #20]
 8000e46:	4013      	ands	r3, r2
 8000e48:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000e4a:	78fa      	ldrb	r2, [r7, #3]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	78b9      	ldrb	r1, [r7, #2]
 8000e52:	1acb      	subs	r3, r1, r3
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	3302      	adds	r3, #2
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	440b      	add	r3, r1
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8000e68:	697a      	ldr	r2, [r7, #20]
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	697a      	ldr	r2, [r7, #20]
 8000e74:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000e76:	bf00      	nop
 8000e78:	371c      	adds	r7, #28
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8000e82:	b480      	push	{r7}
 8000e84:	b085      	sub	sp, #20
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
 8000e8a:	460b      	mov	r3, r1
 8000e8c:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000ea2:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8000ea4:	78fb      	ldrb	r3, [r7, #3]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	051b      	lsls	r3, r3, #20
 8000eae:	68fa      	ldr	r2, [r7, #12]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000eba:	bf00      	nop
 8000ebc:	3714      	adds	r7, #20
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b085      	sub	sp, #20
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
 8000ece:	460b      	mov	r3, r1
 8000ed0:	70fb      	strb	r3, [r7, #3]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8000ede:	78fa      	ldrb	r2, [r7, #3]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	883b      	ldrh	r3, [r7, #0]
 8000eec:	6013      	str	r3, [r2, #0]
}
 8000eee:	bf00      	nop
 8000ef0:	3714      	adds	r7, #20
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b085      	sub	sp, #20
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	460b      	mov	r3, r1
 8000f24:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8000f2e:	78fa      	ldrb	r2, [r7, #3]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	4413      	add	r3, r2
 8000f34:	3328      	adds	r3, #40	; 0x28
 8000f36:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	b29b      	uxth	r3, r3
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b085      	sub	sp, #20
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	460b      	mov	r3, r1
 8000f54:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000f56:	2300      	movs	r3, #0
 8000f58:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	78fb      	ldrb	r3, [r7, #3]
 8000f60:	4013      	ands	r3, r2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d002      	beq.n	8000f6c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000f66:	2301      	movs	r3, #1
 8000f68:	73fb      	strb	r3, [r7, #15]
 8000f6a:	e001      	b.n	8000f70 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	b083      	sub	sp, #12
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	460b      	mov	r3, r1
 8000f88:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000f8a:	78fb      	ldrb	r3, [r7, #3]
 8000f8c:	43da      	mvns	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	601a      	str	r2, [r3, #0]
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
	...

08000fa0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000fac:	4b34      	ldr	r3, [pc, #208]	; (8001080 <EXTI_Init+0xe0>)
 8000fae:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	799b      	ldrb	r3, [r3, #6]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d04f      	beq.n	8001058 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fb8:	4931      	ldr	r1, [pc, #196]	; (8001080 <EXTI_Init+0xe0>)
 8000fba:	4b31      	ldr	r3, [pc, #196]	; (8001080 <EXTI_Init+0xe0>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fc8:	492d      	ldr	r1, [pc, #180]	; (8001080 <EXTI_Init+0xe0>)
 8000fca:	4b2d      	ldr	r3, [pc, #180]	; (8001080 <EXTI_Init+0xe0>)
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	791b      	ldrb	r3, [r3, #4]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	6811      	ldr	r1, [r2, #0]
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	6812      	ldr	r2, [r2, #0]
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000ff2:	4923      	ldr	r1, [pc, #140]	; (8001080 <EXTI_Init+0xe0>)
 8000ff4:	4b22      	ldr	r3, [pc, #136]	; (8001080 <EXTI_Init+0xe0>)
 8000ff6:	689a      	ldr	r2, [r3, #8]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	4013      	ands	r3, r2
 8001000:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001002:	491f      	ldr	r1, [pc, #124]	; (8001080 <EXTI_Init+0xe0>)
 8001004:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <EXTI_Init+0xe0>)
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	43db      	mvns	r3, r3
 800100e:	4013      	ands	r3, r2
 8001010:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	795b      	ldrb	r3, [r3, #5]
 8001016:	2b10      	cmp	r3, #16
 8001018:	d10e      	bne.n	8001038 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800101a:	4919      	ldr	r1, [pc, #100]	; (8001080 <EXTI_Init+0xe0>)
 800101c:	4b18      	ldr	r3, [pc, #96]	; (8001080 <EXTI_Init+0xe0>)
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4313      	orrs	r3, r2
 8001026:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001028:	4915      	ldr	r1, [pc, #84]	; (8001080 <EXTI_Init+0xe0>)
 800102a:	4b15      	ldr	r3, [pc, #84]	; (8001080 <EXTI_Init+0xe0>)
 800102c:	68da      	ldr	r2, [r3, #12]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4313      	orrs	r3, r2
 8001034:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8001036:	e01d      	b.n	8001074 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8001038:	4b11      	ldr	r3, [pc, #68]	; (8001080 <EXTI_Init+0xe0>)
 800103a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	795b      	ldrb	r3, [r3, #5]
 8001040:	461a      	mov	r2, r3
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4413      	add	r3, r2
 8001046:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	6811      	ldr	r1, [r2, #0]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	6812      	ldr	r2, [r2, #0]
 8001052:	430a      	orrs	r2, r1
 8001054:	601a      	str	r2, [r3, #0]
}
 8001056:	e00d      	b.n	8001074 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	791b      	ldrb	r3, [r3, #4]
 800105c:	461a      	mov	r2, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4413      	add	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	6811      	ldr	r1, [r2, #0]
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	6812      	ldr	r2, [r2, #0]
 800106e:	43d2      	mvns	r2, r2
 8001070:	400a      	ands	r2, r1
 8001072:	601a      	str	r2, [r3, #0]
}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	40013c00 	.word	0x40013c00

08001084 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001084:	b480      	push	{r7}
 8001086:	b087      	sub	sp, #28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	e076      	b.n	800118e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80010a0:	2201      	movs	r2, #1
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4013      	ands	r3, r2
 80010b2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d165      	bne.n	8001188 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	2103      	movs	r1, #3
 80010c6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ca:	43db      	mvns	r3, r3
 80010cc:	401a      	ands	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	791b      	ldrb	r3, [r3, #4]
 80010da:	4619      	mov	r1, r3
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	fa01 f303 	lsl.w	r3, r1, r3
 80010e4:	431a      	orrs	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	791b      	ldrb	r3, [r3, #4]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d003      	beq.n	80010fa <GPIO_Init+0x76>
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	791b      	ldrb	r3, [r3, #4]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d12e      	bne.n	8001158 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	689a      	ldr	r2, [r3, #8]
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	2103      	movs	r1, #3
 8001104:	fa01 f303 	lsl.w	r3, r1, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	401a      	ands	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689a      	ldr	r2, [r3, #8]
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	795b      	ldrb	r3, [r3, #5]
 8001118:	4619      	mov	r1, r3
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	fa01 f303 	lsl.w	r3, r1, r3
 8001122:	431a      	orrs	r2, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	b29b      	uxth	r3, r3
 8001130:	4619      	mov	r1, r3
 8001132:	2301      	movs	r3, #1
 8001134:	408b      	lsls	r3, r1
 8001136:	43db      	mvns	r3, r3
 8001138:	401a      	ands	r2, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	683a      	ldr	r2, [r7, #0]
 8001144:	7992      	ldrb	r2, [r2, #6]
 8001146:	4611      	mov	r1, r2
 8001148:	697a      	ldr	r2, [r7, #20]
 800114a:	b292      	uxth	r2, r2
 800114c:	fa01 f202 	lsl.w	r2, r1, r2
 8001150:	b292      	uxth	r2, r2
 8001152:	431a      	orrs	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	68da      	ldr	r2, [r3, #12]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	b29b      	uxth	r3, r3
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	2103      	movs	r1, #3
 8001164:	fa01 f303 	lsl.w	r3, r1, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	401a      	ands	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	79db      	ldrb	r3, [r3, #7]
 8001178:	4619      	mov	r1, r3
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	fa01 f303 	lsl.w	r3, r1, r3
 8001182:	431a      	orrs	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	3301      	adds	r3, #1
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	2b0f      	cmp	r3, #15
 8001192:	d985      	bls.n	80010a0 <GPIO_Init+0x1c>
    }
  }
}
 8001194:	bf00      	nop
 8001196:	371c      	adds	r7, #28
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2200      	movs	r2, #0
 80011ba:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	71da      	strb	r2, [r3, #7]
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80011e0:	2300      	movs	r3, #0
 80011e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	691a      	ldr	r2, [r3, #16]
 80011e8:	887b      	ldrh	r3, [r7, #2]
 80011ea:	4013      	ands	r3, r2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d002      	beq.n	80011f6 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80011f0:	2301      	movs	r3, #1
 80011f2:	73fb      	strb	r3, [r7, #15]
 80011f4:	e001      	b.n	80011fa <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80011f6:	2300      	movs	r3, #0
 80011f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	460b      	mov	r3, r1
 8001212:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	887a      	ldrh	r2, [r7, #2]
 8001218:	831a      	strh	r2, [r3, #24]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001226:	b480      	push	{r7}
 8001228:	b083      	sub	sp, #12
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	460b      	mov	r3, r1
 8001230:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	887a      	ldrh	r2, [r7, #2]
 8001236:	835a      	strh	r2, [r3, #26]
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	807b      	strh	r3, [r7, #2]
 8001250:	4613      	mov	r3, r2
 8001252:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8001254:	787b      	ldrb	r3, [r7, #1]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	887a      	ldrh	r2, [r7, #2]
 800125e:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8001260:	e002      	b.n	8001268 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	887a      	ldrh	r2, [r7, #2]
 8001266:	835a      	strh	r2, [r3, #26]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	695a      	ldr	r2, [r3, #20]
 8001284:	887b      	ldrh	r3, [r7, #2]
 8001286:	405a      	eors	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	615a      	str	r2, [r3, #20]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80012a2:	4a04      	ldr	r2, [pc, #16]	; (80012b4 <PWR_BackupAccessCmd+0x1c>)
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	6013      	str	r3, [r2, #0]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	420e0020 	.word	0x420e0020

080012b8 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <RCC_LSEConfig+0x40>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80012c8:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <RCC_LSEConfig+0x40>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d002      	beq.n	80012da <RCC_LSEConfig+0x22>
 80012d4:	2b04      	cmp	r3, #4
 80012d6:	d004      	beq.n	80012e2 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 80012d8:	e007      	b.n	80012ea <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80012da:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <RCC_LSEConfig+0x40>)
 80012dc:	2201      	movs	r2, #1
 80012de:	701a      	strb	r2, [r3, #0]
      break;
 80012e0:	e003      	b.n	80012ea <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <RCC_LSEConfig+0x40>)
 80012e4:	2205      	movs	r2, #5
 80012e6:	701a      	strb	r2, [r3, #0]
      break;
 80012e8:	bf00      	nop
  }
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	40023870 	.word	0x40023870

080012fc <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8001306:	4a04      	ldr	r2, [pc, #16]	; (8001318 <RCC_LSICmd+0x1c>)
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	6013      	str	r3, [r2, #0]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	42470e80 	.word	0x42470e80

0800131c <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800132e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001332:	d111      	bne.n	8001358 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001334:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <RCC_RTCCLKConfig+0x58>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001340:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800134c:	68fa      	ldr	r2, [r7, #12]
 800134e:	4313      	orrs	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8001352:	4a08      	ldr	r2, [pc, #32]	; (8001374 <RCC_RTCCLKConfig+0x58>)
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8001358:	4906      	ldr	r1, [pc, #24]	; (8001374 <RCC_RTCCLKConfig+0x58>)
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <RCC_RTCCLKConfig+0x58>)
 800135c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001364:	4313      	orrs	r3, r2
 8001366:	670b      	str	r3, [r1, #112]	; 0x70
}
 8001368:	bf00      	nop
 800136a:	3714      	adds	r7, #20
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	40023800 	.word	0x40023800

08001378 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8001382:	4a04      	ldr	r2, [pc, #16]	; (8001394 <RCC_RTCCLKCmd+0x1c>)
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	42470e3c 	.word	0x42470e3c

08001398 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80013a4:	78fb      	ldrb	r3, [r7, #3]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d006      	beq.n	80013b8 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80013aa:	490a      	ldr	r1, [pc, #40]	; (80013d4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80013ac:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80013ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80013b6:	e006      	b.n	80013c6 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80013b8:	4906      	ldr	r1, [pc, #24]	; (80013d4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80013bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	4013      	ands	r3, r2
 80013c4:	630b      	str	r3, [r1, #48]	; 0x30
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40023800 	.word	0x40023800

080013d8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80013e4:	78fb      	ldrb	r3, [r7, #3]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d006      	beq.n	80013f8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80013ea:	490a      	ldr	r1, [pc, #40]	; (8001414 <RCC_APB1PeriphClockCmd+0x3c>)
 80013ec:	4b09      	ldr	r3, [pc, #36]	; (8001414 <RCC_APB1PeriphClockCmd+0x3c>)
 80013ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80013f6:	e006      	b.n	8001406 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80013f8:	4906      	ldr	r1, [pc, #24]	; (8001414 <RCC_APB1PeriphClockCmd+0x3c>)
 80013fa:	4b06      	ldr	r3, [pc, #24]	; (8001414 <RCC_APB1PeriphClockCmd+0x3c>)
 80013fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	43db      	mvns	r3, r3
 8001402:	4013      	ands	r3, r2
 8001404:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	40023800 	.word	0x40023800

08001418 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001424:	78fb      	ldrb	r3, [r7, #3]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800142a:	490a      	ldr	r1, [pc, #40]	; (8001454 <RCC_APB2PeriphClockCmd+0x3c>)
 800142c:	4b09      	ldr	r3, [pc, #36]	; (8001454 <RCC_APB2PeriphClockCmd+0x3c>)
 800142e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4313      	orrs	r3, r2
 8001434:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001436:	e006      	b.n	8001446 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001438:	4906      	ldr	r1, [pc, #24]	; (8001454 <RCC_APB2PeriphClockCmd+0x3c>)
 800143a:	4b06      	ldr	r3, [pc, #24]	; (8001454 <RCC_APB2PeriphClockCmd+0x3c>)
 800143c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	43db      	mvns	r3, r3
 8001442:	4013      	ands	r3, r2
 8001444:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40023800 	.word	0x40023800

08001458 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001458:	b480      	push	{r7}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800146a:	2300      	movs	r3, #0
 800146c:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	095b      	lsrs	r3, r3, #5
 8001472:	b2db      	uxtb	r3, r3
 8001474:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d103      	bne.n	8001484 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <RCC_GetFlagStatus+0x70>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	617b      	str	r3, [r7, #20]
 8001482:	e009      	b.n	8001498 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2b02      	cmp	r3, #2
 8001488:	d103      	bne.n	8001492 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800148a:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <RCC_GetFlagStatus+0x70>)
 800148c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800148e:	617b      	str	r3, [r7, #20]
 8001490:	e002      	b.n	8001498 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001492:	4b0d      	ldr	r3, [pc, #52]	; (80014c8 <RCC_GetFlagStatus+0x70>)
 8001494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001496:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	f003 031f 	and.w	r3, r3, #31
 800149e:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80014a0:	697a      	ldr	r2, [r7, #20]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	fa22 f303 	lsr.w	r3, r2, r3
 80014a8:	f003 0301 	and.w	r3, r3, #1
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d002      	beq.n	80014b6 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80014b0:	2301      	movs	r3, #1
 80014b2:	74fb      	strb	r3, [r7, #19]
 80014b4:	e001      	b.n	80014ba <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80014b6:	2300      	movs	r3, #0
 80014b8:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80014ba:	7cfb      	ldrb	r3, [r7, #19]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	371c      	adds	r7, #28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	40023800 	.word	0x40023800

080014cc <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 80014d4:	2300      	movs	r3, #0
 80014d6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80014d8:	4b19      	ldr	r3, [pc, #100]	; (8001540 <RTC_Init+0x74>)
 80014da:	22ca      	movs	r2, #202	; 0xca
 80014dc:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <RTC_Init+0x74>)
 80014e0:	2253      	movs	r2, #83	; 0x53
 80014e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80014e4:	f000 f848 	bl	8001578 <RTC_EnterInitMode>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d102      	bne.n	80014f4 <RTC_Init+0x28>
  {
    status = ERROR;
 80014ee:	2300      	movs	r3, #0
 80014f0:	73fb      	strb	r3, [r7, #15]
 80014f2:	e01c      	b.n	800152e <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 80014f4:	4a12      	ldr	r2, [pc, #72]	; (8001540 <RTC_Init+0x74>)
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <RTC_Init+0x74>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014fe:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8001500:	490f      	ldr	r1, [pc, #60]	; (8001540 <RTC_Init+0x74>)
 8001502:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <RTC_Init+0x74>)
 8001504:	689a      	ldr	r2, [r3, #8]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4313      	orrs	r3, r2
 800150c:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 800150e:	4a0c      	ldr	r2, [pc, #48]	; (8001540 <RTC_Init+0x74>)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8001516:	490a      	ldr	r1, [pc, #40]	; (8001540 <RTC_Init+0x74>)
 8001518:	4b09      	ldr	r3, [pc, #36]	; (8001540 <RTC_Init+0x74>)
 800151a:	691a      	ldr	r2, [r3, #16]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	041b      	lsls	r3, r3, #16
 8001522:	4313      	orrs	r3, r2
 8001524:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8001526:	f000 f861 	bl	80015ec <RTC_ExitInitMode>

    status = SUCCESS;    
 800152a:	2301      	movs	r3, #1
 800152c:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800152e:	4b04      	ldr	r3, [pc, #16]	; (8001540 <RTC_Init+0x74>)
 8001530:	22ff      	movs	r2, #255	; 0xff
 8001532:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001534:	7bfb      	ldrb	r3, [r7, #15]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40002800 	.word	0x40002800

08001544 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d003      	beq.n	800155c <RTC_WriteProtectionCmd+0x18>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <RTC_WriteProtectionCmd+0x30>)
 8001556:	22ff      	movs	r2, #255	; 0xff
 8001558:	625a      	str	r2, [r3, #36]	; 0x24
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
    RTC->WPR = 0x53;    
  }
}
 800155a:	e005      	b.n	8001568 <RTC_WriteProtectionCmd+0x24>
    RTC->WPR = 0xCA;
 800155c:	4b05      	ldr	r3, [pc, #20]	; (8001574 <RTC_WriteProtectionCmd+0x30>)
 800155e:	22ca      	movs	r2, #202	; 0xca
 8001560:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 8001562:	4b04      	ldr	r3, [pc, #16]	; (8001574 <RTC_WriteProtectionCmd+0x30>)
 8001564:	2253      	movs	r2, #83	; 0x53
 8001566:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001568:	bf00      	nop
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	40002800 	.word	0x40002800

08001578 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001582:	2300      	movs	r3, #0
 8001584:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 8001586:	2300      	movs	r3, #0
 8001588:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800158a:	4b17      	ldr	r3, [pc, #92]	; (80015e8 <RTC_EnterInitMode+0x70>)
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001592:	2b00      	cmp	r3, #0
 8001594:	d11e      	bne.n	80015d4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8001596:	4b14      	ldr	r3, [pc, #80]	; (80015e8 <RTC_EnterInitMode+0x70>)
 8001598:	f04f 32ff 	mov.w	r2, #4294967295
 800159c:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 800159e:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <RTC_EnterInitMode+0x70>)
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015a6:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3301      	adds	r3, #1
 80015ac:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015b4:	d002      	beq.n	80015bc <RTC_EnterInitMode+0x44>
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0f0      	beq.n	800159e <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <RTC_EnterInitMode+0x70>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d002      	beq.n	80015ce <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 80015c8:	2301      	movs	r3, #1
 80015ca:	73fb      	strb	r3, [r7, #15]
 80015cc:	e004      	b.n	80015d8 <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 80015ce:	2300      	movs	r3, #0
 80015d0:	73fb      	strb	r3, [r7, #15]
 80015d2:	e001      	b.n	80015d8 <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 80015d4:	2301      	movs	r3, #1
 80015d6:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	40002800 	.word	0x40002800

080015ec <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 80015f0:	4a05      	ldr	r2, [pc, #20]	; (8001608 <RTC_ExitInitMode+0x1c>)
 80015f2:	4b05      	ldr	r3, [pc, #20]	; (8001608 <RTC_ExitInitMode+0x1c>)
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80015fa:	60d3      	str	r3, [r2, #12]
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	40002800 	.word	0x40002800

0800160c <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001616:	2300      	movs	r3, #0
 8001618:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <RTC_WaitForSynchro+0x74>)
 8001620:	22ca      	movs	r2, #202	; 0xca
 8001622:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001624:	4b16      	ldr	r3, [pc, #88]	; (8001680 <RTC_WaitForSynchro+0x74>)
 8001626:	2253      	movs	r2, #83	; 0x53
 8001628:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 800162a:	4a15      	ldr	r2, [pc, #84]	; (8001680 <RTC_WaitForSynchro+0x74>)
 800162c:	4b14      	ldr	r3, [pc, #80]	; (8001680 <RTC_WaitForSynchro+0x74>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001634:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8001636:	4b12      	ldr	r3, [pc, #72]	; (8001680 <RTC_WaitForSynchro+0x74>)
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	f003 0320 	and.w	r3, r3, #32
 800163e:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	3301      	adds	r3, #1
 8001644:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800164c:	d002      	beq.n	8001654 <RTC_WaitForSynchro+0x48>
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f0      	beq.n	8001636 <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8001654:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <RTC_WaitForSynchro+0x74>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	f003 0320 	and.w	r3, r3, #32
 800165c:	2b00      	cmp	r3, #0
 800165e:	d002      	beq.n	8001666 <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 8001660:	2301      	movs	r3, #1
 8001662:	73fb      	strb	r3, [r7, #15]
 8001664:	e001      	b.n	800166a <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 8001666:	2300      	movs	r3, #0
 8001668:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800166a:	4b05      	ldr	r3, [pc, #20]	; (8001680 <RTC_WaitForSynchro+0x74>)
 800166c:	22ff      	movs	r2, #255	; 0xff
 800166e:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 8001670:	7bfb      	ldrb	r3, [r7, #15]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40002800 	.word	0x40002800

08001684 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001684:	b590      	push	{r4, r7, lr}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8001692:	2300      	movs	r3, #0
 8001694:	72fb      	strb	r3, [r7, #11]
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d109      	bne.n	80016b0 <RTC_SetTime+0x2c>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800169c:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <RTC_SetTime+0x110>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d114      	bne.n	80016d2 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	2200      	movs	r2, #0
 80016ac:	70da      	strb	r2, [r3, #3]
 80016ae:	e010      	b.n	80016d2 <RTC_SetTime+0x4e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80016b0:	4b38      	ldr	r3, [pc, #224]	; (8001794 <RTC_SetTime+0x110>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d007      	beq.n	80016cc <RTC_SetTime+0x48>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 fafc 	bl	8001cbe <RTC_Bcd2ToByte>
 80016c6:	4603      	mov	r3, r0
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	e002      	b.n	80016d2 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	2200      	movs	r2, #0
 80016d0:	70da      	strb	r2, [r3, #3]
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d00f      	beq.n	80016f8 <RTC_SetTime+0x74>
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	041a      	lsls	r2, r3, #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	785b      	ldrb	r3, [r3, #1]
 80016e2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016e4:	4313      	orrs	r3, r2
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 80016e6:	683a      	ldr	r2, [r7, #0]
 80016e8:	7892      	ldrb	r2, [r2, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 80016ea:	431a      	orrs	r2, r3
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	78db      	ldrb	r3, [r3, #3]
 80016f0:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016f2:	4313      	orrs	r3, r2
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	e01b      	b.n	8001730 <RTC_SetTime+0xac>
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f000 fac1 	bl	8001c84 <RTC_ByteToBcd2>
 8001702:	4603      	mov	r3, r0
 8001704:	041c      	lsls	r4, r3, #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	785b      	ldrb	r3, [r3, #1]
 800170a:	4618      	mov	r0, r3
 800170c:	f000 faba 	bl	8001c84 <RTC_ByteToBcd2>
 8001710:	4603      	mov	r3, r0
 8001712:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001714:	431c      	orrs	r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	789b      	ldrb	r3, [r3, #2]
 800171a:	4618      	mov	r0, r3
 800171c:	f000 fab2 	bl	8001c84 <RTC_ByteToBcd2>
 8001720:	4603      	mov	r3, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001722:	ea44 0203 	orr.w	r2, r4, r3
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	78db      	ldrb	r3, [r3, #3]
 800172a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 800172c:	4313      	orrs	r3, r2
 800172e:	60fb      	str	r3, [r7, #12]
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <RTC_SetTime+0x110>)
 8001732:	22ca      	movs	r2, #202	; 0xca
 8001734:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <RTC_SetTime+0x110>)
 8001738:	2253      	movs	r2, #83	; 0x53
 800173a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 800173c:	f7ff ff1c 	bl	8001578 <RTC_EnterInitMode>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d102      	bne.n	800174c <RTC_SetTime+0xc8>
  {
    status = ERROR;
 8001746:	2300      	movs	r3, #0
 8001748:	72fb      	strb	r3, [r7, #11]
 800174a:	e01b      	b.n	8001784 <RTC_SetTime+0x100>
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800174c:	4a11      	ldr	r2, [pc, #68]	; (8001794 <RTC_SetTime+0x110>)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001754:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001758:	6013      	str	r3, [r2, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 800175a:	f7ff ff47 	bl	80015ec <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 800175e:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <RTC_SetTime+0x110>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f003 0320 	and.w	r3, r3, #32
 8001766:	2b00      	cmp	r3, #0
 8001768:	d10a      	bne.n	8001780 <RTC_SetTime+0xfc>
    {
    if(RTC_WaitForSynchro() == ERROR)
 800176a:	f7ff ff4f 	bl	800160c <RTC_WaitForSynchro>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d102      	bne.n	800177a <RTC_SetTime+0xf6>
    {
      status = ERROR;
 8001774:	2300      	movs	r3, #0
 8001776:	72fb      	strb	r3, [r7, #11]
 8001778:	e004      	b.n	8001784 <RTC_SetTime+0x100>
    }
    else
    {
      status = SUCCESS;
 800177a:	2301      	movs	r3, #1
 800177c:	72fb      	strb	r3, [r7, #11]
 800177e:	e001      	b.n	8001784 <RTC_SetTime+0x100>
    }
  }
    else
    {
      status = SUCCESS;
 8001780:	2301      	movs	r3, #1
 8001782:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001784:	4b03      	ldr	r3, [pc, #12]	; (8001794 <RTC_SetTime+0x110>)
 8001786:	22ff      	movs	r2, #255	; 0xff
 8001788:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
 800178a:	7afb      	ldrb	r3, [r7, #11]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	bd90      	pop	{r4, r7, pc}
 8001794:	40002800 	.word	0x40002800

08001798 <RTC_GetTime>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 80017a6:	4b24      	ldr	r3, [pc, #144]	; (8001838 <RTC_GetTime+0xa0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80017ae:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80017b2:	60fb      	str	r3, [r7, #12]
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	0c1b      	lsrs	r3, r3, #16
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	0a1b      	lsrs	r3, r3, #8
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	0c1b      	lsrs	r3, r3, #16
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d11a      	bne.n	800182e <RTC_GetTime+0x96>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f000 fa5e 	bl	8001cbe <RTC_Bcd2ToByte>
 8001802:	4603      	mov	r3, r0
 8001804:	461a      	mov	r2, r3
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	701a      	strb	r2, [r3, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	785b      	ldrb	r3, [r3, #1]
 800180e:	4618      	mov	r0, r3
 8001810:	f000 fa55 	bl	8001cbe <RTC_Bcd2ToByte>
 8001814:	4603      	mov	r3, r0
 8001816:	461a      	mov	r2, r3
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	705a      	strb	r2, [r3, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	789b      	ldrb	r3, [r3, #2]
 8001820:	4618      	mov	r0, r3
 8001822:	f000 fa4c 	bl	8001cbe <RTC_Bcd2ToByte>
 8001826:	4603      	mov	r3, r0
 8001828:	461a      	mov	r2, r3
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	709a      	strb	r2, [r3, #2]
  }
}
 800182e:	bf00      	nop
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40002800 	.word	0x40002800

0800183c <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 800184a:	2300      	movs	r3, #0
 800184c:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d10e      	bne.n	8001872 <RTC_SetDate+0x36>
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	785b      	ldrb	r3, [r3, #1]
 8001858:	f003 0310 	and.w	r3, r3, #16
 800185c:	2b00      	cmp	r3, #0
 800185e:	d008      	beq.n	8001872 <RTC_SetDate+0x36>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	785b      	ldrb	r3, [r3, #1]
 8001864:	f023 0310 	bic.w	r3, r3, #16
 8001868:	b2db      	uxtb	r3, r3
 800186a:	330a      	adds	r3, #10
 800186c:	b2da      	uxtb	r2, r3
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	705a      	strb	r2, [r3, #1]
  }  
  if (RTC_Format == RTC_Format_BIN)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d00d      	beq.n	8001894 <RTC_SetDate+0x58>
    assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	785b      	ldrb	r3, [r3, #1]
 800187c:	4618      	mov	r0, r3
 800187e:	f000 fa1e 	bl	8001cbe <RTC_Bcd2ToByte>
 8001882:	4603      	mov	r3, r0
 8001884:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_MONTH(tmpreg));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	789b      	ldrb	r3, [r3, #2]
 800188a:	4618      	mov	r0, r3
 800188c:	f000 fa17 	bl	8001cbe <RTC_Bcd2ToByte>
 8001890:	4603      	mov	r3, r0
 8001892:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_DATE(tmpreg));
  }
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d00f      	beq.n	80018ba <RTC_SetDate+0x7e>
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	78db      	ldrb	r3, [r3, #3]
 800189e:	041a      	lsls	r2, r3, #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	785b      	ldrb	r3, [r3, #1]
 80018a4:	021b      	lsls	r3, r3, #8
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 80018a6:	4313      	orrs	r3, r2
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	7892      	ldrb	r2, [r2, #2]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 80018ac:	431a      	orrs	r2, r3
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	035b      	lsls	r3, r3, #13
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 80018b4:	4313      	orrs	r3, r2
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	e01b      	b.n	80018f2 <RTC_SetDate+0xb6>
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	78db      	ldrb	r3, [r3, #3]
 80018be:	4618      	mov	r0, r3
 80018c0:	f000 f9e0 	bl	8001c84 <RTC_ByteToBcd2>
 80018c4:	4603      	mov	r3, r0
 80018c6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	785b      	ldrb	r3, [r3, #1]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f000 f9d9 	bl	8001c84 <RTC_ByteToBcd2>
 80018d2:	4603      	mov	r3, r0
 80018d4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80018d6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	789b      	ldrb	r3, [r3, #2]
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 f9d1 	bl	8001c84 <RTC_ByteToBcd2>
 80018e2:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 80018e4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	035b      	lsls	r3, r3, #13
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80018ee:	4313      	orrs	r3, r2
 80018f0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80018f2:	4b19      	ldr	r3, [pc, #100]	; (8001958 <RTC_SetDate+0x11c>)
 80018f4:	22ca      	movs	r2, #202	; 0xca
 80018f6:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80018f8:	4b17      	ldr	r3, [pc, #92]	; (8001958 <RTC_SetDate+0x11c>)
 80018fa:	2253      	movs	r2, #83	; 0x53
 80018fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80018fe:	f7ff fe3b 	bl	8001578 <RTC_EnterInitMode>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d102      	bne.n	800190e <RTC_SetDate+0xd2>
  {
    status = ERROR;
 8001908:	2300      	movs	r3, #0
 800190a:	72fb      	strb	r3, [r7, #11]
 800190c:	e01b      	b.n	8001946 <RTC_SetDate+0x10a>
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 800190e:	4a12      	ldr	r2, [pc, #72]	; (8001958 <RTC_SetDate+0x11c>)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001916:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800191a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 800191c:	f7ff fe66 	bl	80015ec <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001920:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <RTC_SetDate+0x11c>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f003 0320 	and.w	r3, r3, #32
 8001928:	2b00      	cmp	r3, #0
 800192a:	d10a      	bne.n	8001942 <RTC_SetDate+0x106>
    {
    if(RTC_WaitForSynchro() == ERROR)
 800192c:	f7ff fe6e 	bl	800160c <RTC_WaitForSynchro>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d102      	bne.n	800193c <RTC_SetDate+0x100>
    {
      status = ERROR;
 8001936:	2300      	movs	r3, #0
 8001938:	72fb      	strb	r3, [r7, #11]
 800193a:	e004      	b.n	8001946 <RTC_SetDate+0x10a>
    }
    else
    {
      status = SUCCESS;
 800193c:	2301      	movs	r3, #1
 800193e:	72fb      	strb	r3, [r7, #11]
 8001940:	e001      	b.n	8001946 <RTC_SetDate+0x10a>
    }
  }
    else
    {
      status = SUCCESS;
 8001942:	2301      	movs	r3, #1
 8001944:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8001946:	4b04      	ldr	r3, [pc, #16]	; (8001958 <RTC_SetDate+0x11c>)
 8001948:	22ff      	movs	r2, #255	; 0xff
 800194a:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 800194c:	7afb      	ldrb	r3, [r7, #11]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3714      	adds	r7, #20
 8001952:	46bd      	mov	sp, r7
 8001954:	bd90      	pop	{r4, r7, pc}
 8001956:	bf00      	nop
 8001958:	40002800 	.word	0x40002800

0800195c <RTC_GetDate>:
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 800196a:	4b22      	ldr	r3, [pc, #136]	; (80019f4 <RTC_GetDate+0x98>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001972:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001976:	60fb      	str	r3, [r7, #12]

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	0c1b      	lsrs	r3, r3, #16
 800197c:	b2da      	uxtb	r2, r3
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	0a1b      	lsrs	r3, r3, #8
 8001986:	b2db      	uxtb	r3, r3
 8001988:	f003 031f 	and.w	r3, r3, #31
 800198c:	b2da      	uxtb	r2, r3
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800199a:	b2da      	uxtb	r2, r3
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	0b5b      	lsrs	r3, r3, #13
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d11a      	bne.n	80019ec <RTC_GetDate+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	78db      	ldrb	r3, [r3, #3]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 f97f 	bl	8001cbe <RTC_Bcd2ToByte>
 80019c0:	4603      	mov	r3, r0
 80019c2:	461a      	mov	r2, r3
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	70da      	strb	r2, [r3, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	785b      	ldrb	r3, [r3, #1]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 f976 	bl	8001cbe <RTC_Bcd2ToByte>
 80019d2:	4603      	mov	r3, r0
 80019d4:	461a      	mov	r2, r3
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	705a      	strb	r2, [r3, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	789b      	ldrb	r3, [r3, #2]
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 f96d 	bl	8001cbe <RTC_Bcd2ToByte>
 80019e4:	4603      	mov	r3, r0
 80019e6:	461a      	mov	r2, r3
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	709a      	strb	r2, [r3, #2]
  }
}
 80019ec:	bf00      	nop
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40002800 	.word	0x40002800

080019f8 <RTC_WakeUpClockConfig>:
  *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
  *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
  * @retval None
  */
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001a00:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <RTC_WakeUpClockConfig+0x40>)
 8001a02:	22ca      	movs	r2, #202	; 0xca
 8001a04:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <RTC_WakeUpClockConfig+0x40>)
 8001a08:	2253      	movs	r2, #83	; 0x53
 8001a0a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8001a0c:	4a0a      	ldr	r2, [pc, #40]	; (8001a38 <RTC_WakeUpClockConfig+0x40>)
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <RTC_WakeUpClockConfig+0x40>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f023 0307 	bic.w	r3, r3, #7
 8001a16:	6093      	str	r3, [r2, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 8001a18:	4907      	ldr	r1, [pc, #28]	; (8001a38 <RTC_WakeUpClockConfig+0x40>)
 8001a1a:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <RTC_WakeUpClockConfig+0x40>)
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	608b      	str	r3, [r1, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001a24:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <RTC_WakeUpClockConfig+0x40>)
 8001a26:	22ff      	movs	r2, #255	; 0xff
 8001a28:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	40002800 	.word	0x40002800

08001a3c <RTC_SetWakeUpCounter>:
  * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
  *          This parameter can be a value from 0x0000 to 0xFFFF. 
  * @retval None
  */
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001a44:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <RTC_SetWakeUpCounter+0x2c>)
 8001a46:	22ca      	movs	r2, #202	; 0xca
 8001a48:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001a4a:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <RTC_SetWakeUpCounter+0x2c>)
 8001a4c:	2253      	movs	r2, #83	; 0x53
 8001a4e:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 8001a50:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <RTC_SetWakeUpCounter+0x2c>)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6153      	str	r3, [r2, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001a56:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <RTC_SetWakeUpCounter+0x2c>)
 8001a58:	22ff      	movs	r2, #255	; 0xff
 8001a5a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	40002800 	.word	0x40002800

08001a6c <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b087      	sub	sp, #28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t wutcounter = 0x00;
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
  uint32_t wutwfstatus = 0x00;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001a82:	4b1e      	ldr	r3, [pc, #120]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001a84:	22ca      	movs	r2, #202	; 0xca
 8001a86:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001a88:	4b1c      	ldr	r3, [pc, #112]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001a8a:	2253      	movs	r2, #83	; 0x53
 8001a8c:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d008      	beq.n	8001aa6 <RTC_WakeUpCmd+0x3a>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8001a94:	4a19      	ldr	r2, [pc, #100]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001a96:	4b19      	ldr	r3, [pc, #100]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a9e:	6093      	str	r3, [r2, #8]
    status = SUCCESS;    
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	75fb      	strb	r3, [r7, #23]
 8001aa4:	e01f      	b.n	8001ae6 <RTC_WakeUpCmd+0x7a>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 8001aa6:	4a15      	ldr	r2, [pc, #84]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001aa8:	4b14      	ldr	r3, [pc, #80]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ab0:	6093      	str	r3, [r2, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	613b      	str	r3, [r7, #16]
      wutcounter++;  
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	60fb      	str	r3, [r7, #12]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ac8:	d002      	beq.n	8001ad0 <RTC_WakeUpCmd+0x64>
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d0f0      	beq.n	8001ab2 <RTC_WakeUpCmd+0x46>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8001ad0:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d102      	bne.n	8001ae2 <RTC_WakeUpCmd+0x76>
    {
      status = ERROR;
 8001adc:	2300      	movs	r3, #0
 8001ade:	75fb      	strb	r3, [r7, #23]
 8001ae0:	e001      	b.n	8001ae6 <RTC_WakeUpCmd+0x7a>
    }
    else
    {
      status = SUCCESS;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	75fb      	strb	r3, [r7, #23]
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001ae6:	4b05      	ldr	r3, [pc, #20]	; (8001afc <RTC_WakeUpCmd+0x90>)
 8001ae8:	22ff      	movs	r2, #255	; 0xff
 8001aea:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	371c      	adds	r7, #28
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40002800 	.word	0x40002800

08001b00 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8001b0e:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <RTC_WriteBackupRegister+0x30>)
 8001b10:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	009a      	lsls	r2, r3, #2
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	4413      	add	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	6013      	str	r3, [r2, #0]
}
 8001b24:	bf00      	nop
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	40002850 	.word	0x40002850

08001b34 <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8001b40:	4b07      	ldr	r3, [pc, #28]	; (8001b60 <RTC_ReadBackupRegister+0x2c>)
 8001b42:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	009a      	lsls	r2, r3, #2
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	60fb      	str	r3, [r7, #12]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40002850 	.word	0x40002850

08001b64 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001b70:	4b1a      	ldr	r3, [pc, #104]	; (8001bdc <RTC_ITConfig+0x78>)
 8001b72:	22ca      	movs	r2, #202	; 0xca
 8001b74:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001b76:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <RTC_ITConfig+0x78>)
 8001b78:	2253      	movs	r2, #83	; 0x53
 8001b7a:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d010      	beq.n	8001ba4 <RTC_ITConfig+0x40>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8001b82:	4916      	ldr	r1, [pc, #88]	; (8001bdc <RTC_ITConfig+0x78>)
 8001b84:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <RTC_ITConfig+0x78>)
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f023 0304 	bic.w	r3, r3, #4
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 8001b92:	4912      	ldr	r1, [pc, #72]	; (8001bdc <RTC_ITConfig+0x78>)
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <RTC_ITConfig+0x78>)
 8001b96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f003 0304 	and.w	r3, r3, #4
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	640b      	str	r3, [r1, #64]	; 0x40
 8001ba2:	e011      	b.n	8001bc8 <RTC_ITConfig+0x64>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 8001ba4:	490d      	ldr	r1, [pc, #52]	; (8001bdc <RTC_ITConfig+0x78>)
 8001ba6:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <RTC_ITConfig+0x78>)
 8001ba8:	689a      	ldr	r2, [r3, #8]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f023 0304 	bic.w	r3, r3, #4
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 8001bb6:	4909      	ldr	r1, [pc, #36]	; (8001bdc <RTC_ITConfig+0x78>)
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <RTC_ITConfig+0x78>)
 8001bba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	640b      	str	r3, [r1, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001bc8:	4b04      	ldr	r3, [pc, #16]	; (8001bdc <RTC_ITConfig+0x78>)
 8001bca:	22ff      	movs	r2, #255	; 0xff
 8001bcc:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001bce:	bf00      	nop
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40002800 	.word	0x40002800

08001be0 <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b087      	sub	sp, #28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	613b      	str	r3, [r7, #16]
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8001bf4:	4b13      	ldr	r3, [pc, #76]	; (8001c44 <RTC_GetITStatus+0x64>)
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8001bfe:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <RTC_GetITStatus+0x64>)
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	401a      	ands	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	0bd9      	lsrs	r1, r3, #15
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	400b      	ands	r3, r1
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8001c12:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <RTC_GetITStatus+0x64>)
 8001c14:	68da      	ldr	r2, [r3, #12]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	091b      	lsrs	r3, r3, #4
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d006      	beq.n	8001c32 <RTC_GetITStatus+0x52>
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d002      	beq.n	8001c32 <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	75fb      	strb	r3, [r7, #23]
 8001c30:	e001      	b.n	8001c36 <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 8001c32:	2300      	movs	r3, #0
 8001c34:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 8001c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	371c      	adds	r7, #28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	40002800 	.word	0x40002800

08001c48 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	091b      	lsrs	r3, r3, #4
 8001c58:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8001c5a:	4909      	ldr	r1, [pc, #36]	; (8001c80 <RTC_ClearITPendingBit+0x38>)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c64:	43da      	mvns	r2, r3
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <RTC_ClearITPendingBit+0x38>)
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	60cb      	str	r3, [r1, #12]
}
 8001c72:	bf00      	nop
 8001c74:	3714      	adds	r7, #20
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40002800 	.word	0x40002800

08001c84 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	73fb      	strb	r3, [r7, #15]
  
  while (Value >= 10)
 8001c92:	e005      	b.n	8001ca0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	3301      	adds	r3, #1
 8001c98:	73fb      	strb	r3, [r7, #15]
    Value -= 10;
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	3b0a      	subs	r3, #10
 8001c9e:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	2b09      	cmp	r3, #9
 8001ca4:	d8f6      	bhi.n	8001c94 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	011b      	lsls	r3, r3, #4
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	b2db      	uxtb	r3, r3
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3714      	adds	r7, #20
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted.
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b085      	sub	sp, #20
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8001ccc:	79fb      	ldrb	r3, [r7, #7]
 8001cce:	091b      	lsrs	r3, r3, #4
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	0092      	lsls	r2, r2, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & (uint8_t)0x0F));
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	f003 030f 	and.w	r3, r3, #15
 8001ce2:	b2da      	uxtb	r2, r3
 8001ce4:	7bfb      	ldrb	r3, [r7, #15]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	b2db      	uxtb	r3, r3
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
	...

08001cf8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a29      	ldr	r2, [pc, #164]	; (8001db4 <TIM_TimeBaseInit+0xbc>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d013      	beq.n	8001d3c <TIM_TimeBaseInit+0x44>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a28      	ldr	r2, [pc, #160]	; (8001db8 <TIM_TimeBaseInit+0xc0>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d00f      	beq.n	8001d3c <TIM_TimeBaseInit+0x44>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d22:	d00b      	beq.n	8001d3c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a25      	ldr	r2, [pc, #148]	; (8001dbc <TIM_TimeBaseInit+0xc4>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d007      	beq.n	8001d3c <TIM_TimeBaseInit+0x44>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4a24      	ldr	r2, [pc, #144]	; (8001dc0 <TIM_TimeBaseInit+0xc8>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d003      	beq.n	8001d3c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a23      	ldr	r2, [pc, #140]	; (8001dc4 <TIM_TimeBaseInit+0xcc>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d108      	bne.n	8001d4e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001d3c:	89fb      	ldrh	r3, [r7, #14]
 8001d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d42:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	885a      	ldrh	r2, [r3, #2]
 8001d48:	89fb      	ldrh	r3, [r7, #14]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a1d      	ldr	r2, [pc, #116]	; (8001dc8 <TIM_TimeBaseInit+0xd0>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d00c      	beq.n	8001d70 <TIM_TimeBaseInit+0x78>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a1c      	ldr	r2, [pc, #112]	; (8001dcc <TIM_TimeBaseInit+0xd4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d008      	beq.n	8001d70 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001d5e:	89fb      	ldrh	r3, [r7, #14]
 8001d60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d64:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	891a      	ldrh	r2, [r3, #8]
 8001d6a:	89fb      	ldrh	r3, [r7, #14]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	89fa      	ldrh	r2, [r7, #14]
 8001d74:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	881a      	ldrh	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a0a      	ldr	r2, [pc, #40]	; (8001db4 <TIM_TimeBaseInit+0xbc>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d003      	beq.n	8001d96 <TIM_TimeBaseInit+0x9e>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a09      	ldr	r2, [pc, #36]	; (8001db8 <TIM_TimeBaseInit+0xc0>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d104      	bne.n	8001da0 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	7a9b      	ldrb	r3, [r3, #10]
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	829a      	strh	r2, [r3, #20]
}
 8001da6:	bf00      	nop
 8001da8:	3714      	adds	r7, #20
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	40010000 	.word	0x40010000
 8001db8:	40010400 	.word	0x40010400
 8001dbc:	40000400 	.word	0x40000400
 8001dc0:	40000800 	.word	0x40000800
 8001dc4:	40000c00 	.word	0x40000c00
 8001dc8:	40001000 	.word	0x40001000
 8001dcc:	40001400 	.word	0x40001400

08001dd0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001ddc:	78fb      	ldrb	r3, [r7, #3]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d008      	beq.n	8001df4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	881b      	ldrh	r3, [r3, #0]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001df2:	e007      	b.n	8001e04 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	881b      	ldrh	r3, [r3, #0]
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	f023 0301 	bic.w	r3, r3, #1
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	801a      	strh	r2, [r3, #0]
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	460b      	mov	r3, r1
 8001e1a:	807b      	strh	r3, [r7, #2]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001e20:	787b      	ldrb	r3, [r7, #1]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d008      	beq.n	8001e38 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	899b      	ldrh	r3, [r3, #12]
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	887b      	ldrh	r3, [r7, #2]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001e36:	e009      	b.n	8001e4c <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	899b      	ldrh	r3, [r3, #12]
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	887b      	ldrh	r3, [r7, #2]
 8001e40:	43db      	mvns	r3, r3
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	4013      	ands	r3, r2
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	819a      	strh	r2, [r3, #12]
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001e64:	2300      	movs	r3, #0
 8001e66:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	81bb      	strh	r3, [r7, #12]
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	8a1b      	ldrh	r3, [r3, #16]
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	887b      	ldrh	r3, [r7, #2]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	899b      	ldrh	r3, [r3, #12]
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	887b      	ldrh	r3, [r7, #2]
 8001e84:	4013      	ands	r3, r2
 8001e86:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001e88:	89bb      	ldrh	r3, [r7, #12]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d005      	beq.n	8001e9a <TIM_GetITStatus+0x42>
 8001e8e:	897b      	ldrh	r3, [r7, #10]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d002      	beq.n	8001e9a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001e94:	2301      	movs	r3, #1
 8001e96:	73fb      	strb	r3, [r7, #15]
 8001e98:	e001      	b.n	8001e9e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001eb8:	887b      	ldrh	r3, [r7, #2]
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	821a      	strh	r2, [r3, #16]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
	...

08001ed0 <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08c      	sub	sp, #48	; 0x30
 8001ed4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	2004      	movs	r0, #4
 8001eda:	f7ff fa5d 	bl	8001398 <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 8001ede:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff f95c 	bl	80011a0 <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1 | GPIO_Pin_2;
 8001ee8:	2306      	movs	r3, #6
 8001eea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 8001eec:	2303      	movs	r3, #3
 8001eee:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 8001ef8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001efc:	4619      	mov	r1, r3
 8001efe:	4821      	ldr	r0, [pc, #132]	; (8001f84 <adc_inicializar+0xb4>)
 8001f00:	f7ff f8c0 	bl	8001084 <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001f04:	2101      	movs	r1, #1
 8001f06:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f0a:	f7ff fa85 	bl	8001418 <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 8001f0e:	463b      	mov	r3, r7
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7fe fef3 	bl	8000cfc <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 8001f16:	2300      	movs	r3, #0
 8001f18:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 8001f1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f1e:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 8001f20:	2300      	movs	r3, #0
 8001f22:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 8001f28:	463b      	mov	r3, r7
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe febe 	bl	8000cac <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 8001f30:	f107 0310 	add.w	r3, r7, #16
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe fe99 	bl	8000c6c <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 8001f54:	f107 0310 	add.w	r3, r7, #16
 8001f58:	4619      	mov	r1, r3
 8001f5a:	480b      	ldr	r0, [pc, #44]	; (8001f88 <adc_inicializar+0xb8>)
 8001f5c:	f7fe fe30 	bl	8000bc0 <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 8001f60:	2101      	movs	r1, #1
 8001f62:	4809      	ldr	r0, [pc, #36]	; (8001f88 <adc_inicializar+0xb8>)
 8001f64:	f7fe ff8d 	bl	8000e82 <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2114      	movs	r1, #20
 8001f6c:	4806      	ldr	r0, [pc, #24]	; (8001f88 <adc_inicializar+0xb8>)
 8001f6e:	f7fe ffaa 	bl	8000ec6 <ADC_SetInjectedOffset>
   

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 8001f72:	2101      	movs	r1, #1
 8001f74:	4804      	ldr	r0, [pc, #16]	; (8001f88 <adc_inicializar+0xb8>)
 8001f76:	f7fe fed7 	bl	8000d28 <ADC_Cmd>
}
 8001f7a:	bf00      	nop
 8001f7c:	3730      	adds	r7, #48	; 0x30
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40020800 	.word	0x40020800
 8001f88:	40012000 	.word	0x40012000

08001f8c <adc_leer_cuentas_ldr>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas_ldr(void) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_12, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 12.
 8001f92:	2307      	movs	r3, #7
 8001f94:	2201      	movs	r2, #1
 8001f96:	210c      	movs	r1, #12
 8001f98:	480e      	ldr	r0, [pc, #56]	; (8001fd4 <adc_leer_cuentas_ldr+0x48>)
 8001f9a:	f7fe fee1 	bl	8000d60 <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8001f9e:	2104      	movs	r1, #4
 8001fa0:	480c      	ldr	r0, [pc, #48]	; (8001fd4 <adc_leer_cuentas_ldr+0x48>)
 8001fa2:	f7fe ffec 	bl	8000f7e <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 8001fa6:	480b      	ldr	r0, [pc, #44]	; (8001fd4 <adc_leer_cuentas_ldr+0x48>)
 8001fa8:	f7fe ffa7 	bl	8000efa <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8001fac:	bf00      	nop
 8001fae:	2104      	movs	r1, #4
 8001fb0:	4808      	ldr	r0, [pc, #32]	; (8001fd4 <adc_leer_cuentas_ldr+0x48>)
 8001fb2:	f7fe ffca 	bl	8000f4a <ADC_GetFlagStatus>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d0f8      	beq.n	8001fae <adc_leer_cuentas_ldr+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8001fbc:	2114      	movs	r1, #20
 8001fbe:	4805      	ldr	r0, [pc, #20]	; (8001fd4 <adc_leer_cuentas_ldr+0x48>)
 8001fc0:	f7fe ffab 	bl	8000f1a <ADC_GetInjectedConversionValue>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	607b      	str	r3, [r7, #4]



    return valor_adc;
 8001fc8:	687b      	ldr	r3, [r7, #4]


}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40012000 	.word	0x40012000

08001fd8 <adc_leer_cuentas_yl69>:

int32_t adc_leer_cuentas_yl69(void) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0

    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 11.
 8001fde:	2307      	movs	r3, #7
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	210b      	movs	r1, #11
 8001fe4:	480e      	ldr	r0, [pc, #56]	; (8002020 <adc_leer_cuentas_yl69+0x48>)
 8001fe6:	f7fe febb 	bl	8000d60 <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8001fea:	2104      	movs	r1, #4
 8001fec:	480c      	ldr	r0, [pc, #48]	; (8002020 <adc_leer_cuentas_yl69+0x48>)
 8001fee:	f7fe ffc6 	bl	8000f7e <ADC_ClearFlag>

    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 8001ff2:	480b      	ldr	r0, [pc, #44]	; (8002020 <adc_leer_cuentas_yl69+0x48>)
 8001ff4:	f7fe ff81 	bl	8000efa <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8001ff8:	bf00      	nop
 8001ffa:	2104      	movs	r1, #4
 8001ffc:	4808      	ldr	r0, [pc, #32]	; (8002020 <adc_leer_cuentas_yl69+0x48>)
 8001ffe:	f7fe ffa4 	bl	8000f4a <ADC_GetFlagStatus>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0f8      	beq.n	8001ffa <adc_leer_cuentas_yl69+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8002008:	2114      	movs	r1, #20
 800200a:	4805      	ldr	r0, [pc, #20]	; (8002020 <adc_leer_cuentas_yl69+0x48>)
 800200c:	f7fe ff85 	bl	8000f1a <ADC_GetInjectedConversionValue>
 8002010:	4603      	mov	r3, r0
 8002012:	607b      	str	r3, [r7, #4]



    return valor_adc;
 8002014:	687b      	ldr	r3, [r7, #4]


}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40012000 	.word	0x40012000

08002024 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	6039      	str	r1, [r7, #0]
 800202e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002034:	2b00      	cmp	r3, #0
 8002036:	da0b      	bge.n	8002050 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002038:	490d      	ldr	r1, [pc, #52]	; (8002070 <NVIC_SetPriority+0x4c>)
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	f003 030f 	and.w	r3, r3, #15
 8002040:	3b04      	subs	r3, #4
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	b2d2      	uxtb	r2, r2
 8002046:	0112      	lsls	r2, r2, #4
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	440b      	add	r3, r1
 800204c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800204e:	e009      	b.n	8002064 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002050:	4908      	ldr	r1, [pc, #32]	; (8002074 <NVIC_SetPriority+0x50>)
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	0112      	lsls	r2, r2, #4
 800205c:	b2d2      	uxtb	r2, r2
 800205e:	440b      	add	r3, r1
 8002060:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	e000ed00 	.word	0xe000ed00
 8002074:	e000e100 	.word	0xe000e100

08002078 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002086:	d301      	bcc.n	800208c <SysTick_Config+0x14>
 8002088:	2301      	movs	r3, #1
 800208a:	e011      	b.n	80020b0 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800208c:	4a0a      	ldr	r2, [pc, #40]	; (80020b8 <SysTick_Config+0x40>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002094:	3b01      	subs	r3, #1
 8002096:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8002098:	210f      	movs	r1, #15
 800209a:	f04f 30ff 	mov.w	r0, #4294967295
 800209e:	f7ff ffc1 	bl	8002024 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80020a2:	4b05      	ldr	r3, [pc, #20]	; (80020b8 <SysTick_Config+0x40>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020a8:	4b03      	ldr	r3, [pc, #12]	; (80020b8 <SysTick_Config+0x40>)
 80020aa:	2207      	movs	r2, #7
 80020ac:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	e000e010 	.word	0xe000e010

080020bc <delay>:
void leer_dht_exterior();

void delay(uint32_t tiempo);
void TIM5_Start(void);

void delay(uint32_t tiempo){
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
	/* Funcion delay()
	 * Realiza un retardo en funcion de la frecuencia de reloj del microcontrolador.
	 * Recibe como parametro el retraso, para este caso, en mS debido a la configuracion del Systick.
	 */

	TimingDelay = tiempo;
 80020c4:	4a06      	ldr	r2, [pc, #24]	; (80020e0 <delay+0x24>)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6013      	str	r3, [r2, #0]
	while(TimingDelay!=0);
 80020ca:	bf00      	nop
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <delay+0x24>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1fb      	bne.n	80020cc <delay+0x10>

}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	200000b4 	.word	0x200000b4

080020e4 <set_gpio_output_interior>:


// DHT INTERIOR

void set_gpio_output_interior(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80020ea:	2101      	movs	r1, #1
 80020ec:	2001      	movs	r0, #1
 80020ee:	f7ff f953 	bl	8001398 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 80020f2:	2380      	movs	r3, #128	; 0x80
 80020f4:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 80020f6:	2301      	movs	r3, #1
 80020f8:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 80020fa:	2303      	movs	r3, #3
 80020fc:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 80020fe:	2300      	movs	r3, #0
 8002100:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002106:	463b      	mov	r3, r7
 8002108:	4619      	mov	r1, r3
 800210a:	4803      	ldr	r0, [pc, #12]	; (8002118 <set_gpio_output_interior+0x34>)
 800210c:	f7fe ffba 	bl	8001084 <GPIO_Init>
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40021000 	.word	0x40021000

0800211c <set_gpio_input_interior>:

void set_gpio_input_interior (void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002122:	2101      	movs	r1, #1
 8002124:	2010      	movs	r0, #16
 8002126:	f7ff f937 	bl	8001398 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 800212a:	2380      	movs	r3, #128	; 0x80
 800212c:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 800212e:	2300      	movs	r3, #0
 8002130:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002132:	2303      	movs	r3, #3
 8002134:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 8002136:	2300      	movs	r3, #0
 8002138:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 800213e:	463b      	mov	r3, r7
 8002140:	4619      	mov	r1, r3
 8002142:	4803      	ldr	r0, [pc, #12]	; (8002150 <set_gpio_input_interior+0x34>)
 8002144:	f7fe ff9e 	bl	8001084 <GPIO_Init>
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40021000 	.word	0x40021000

08002154 <DHT11_start_interior>:

void DHT11_start_interior (void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
	set_gpio_output_interior();  // set the pin as output
 8002158:	f7ff ffc4 	bl	80020e4 <set_gpio_output_interior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_7,0); // pull the pin low
 800215c:	2200      	movs	r2, #0
 800215e:	2180      	movs	r1, #128	; 0x80
 8002160:	4805      	ldr	r0, [pc, #20]	; (8002178 <DHT11_start_interior+0x24>)
 8002162:	f7ff f86f 	bl	8001244 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 8002166:	f244 6050 	movw	r0, #18000	; 0x4650
 800216a:	f7ff ffa7 	bl	80020bc <delay>
	set_gpio_input_interior();   // set as input
 800216e:	f7ff ffd5 	bl	800211c <set_gpio_input_interior>
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40021000 	.word	0x40021000

0800217c <check_response_interior>:

void check_response_interior (void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
	delay(40);
 8002180:	2028      	movs	r0, #40	; 0x28
 8002182:	f7ff ff9b 	bl	80020bc <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)))
 8002186:	2180      	movs	r1, #128	; 0x80
 8002188:	4811      	ldr	r0, [pc, #68]	; (80021d0 <check_response_interior+0x54>)
 800218a:	f7ff f823 	bl	80011d4 <GPIO_ReadInputDataBit>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d10c      	bne.n	80021ae <check_response_interior+0x32>
	{
		delay(80);
 8002194:	2050      	movs	r0, #80	; 0x50
 8002196:	f7ff ff91 	bl	80020bc <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7))) dht_interior.check = 1;
 800219a:	2180      	movs	r1, #128	; 0x80
 800219c:	480c      	ldr	r0, [pc, #48]	; (80021d0 <check_response_interior+0x54>)
 800219e:	f7ff f819 	bl	80011d4 <GPIO_ReadInputDataBit>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d002      	beq.n	80021ae <check_response_interior+0x32>
 80021a8:	4b0a      	ldr	r3, [pc, #40]	; (80021d4 <check_response_interior+0x58>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	725a      	strb	r2, [r3, #9]
	}

	dht_interior.timeout = TIME_TIMEOUT;
 80021ae:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <check_response_interior+0x58>)
 80021b0:	220a      	movs	r2, #10
 80021b2:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7) && !dht_interior.flag_timeout);   // wait for the pin to go low
 80021b4:	bf00      	nop
 80021b6:	2180      	movs	r1, #128	; 0x80
 80021b8:	4805      	ldr	r0, [pc, #20]	; (80021d0 <check_response_interior+0x54>)
 80021ba:	f7ff f80b 	bl	80011d4 <GPIO_ReadInputDataBit>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d003      	beq.n	80021cc <check_response_interior+0x50>
 80021c4:	4b03      	ldr	r3, [pc, #12]	; (80021d4 <check_response_interior+0x58>)
 80021c6:	7c1b      	ldrb	r3, [r3, #16]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0f4      	beq.n	80021b6 <check_response_interior+0x3a>
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40021000 	.word	0x40021000
 80021d4:	200001a8 	.word	0x200001a8

080021d8 <read_data_interior>:

uint8_t read_data_interior (void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80021de:	2300      	movs	r3, #0
 80021e0:	71bb      	strb	r3, [r7, #6]
 80021e2:	e051      	b.n	8002288 <read_data_interior+0xb0>
	{
		dht_interior.timeout = TIME_TIMEOUT;
 80021e4:	4b2c      	ldr	r3, [pc, #176]	; (8002298 <read_data_interior+0xc0>)
 80021e6:	220a      	movs	r2, #10
 80021e8:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);   // wait for the pin to go high
 80021ea:	bf00      	nop
 80021ec:	2180      	movs	r1, #128	; 0x80
 80021ee:	482b      	ldr	r0, [pc, #172]	; (800229c <read_data_interior+0xc4>)
 80021f0:	f7fe fff0 	bl	80011d4 <GPIO_ReadInputDataBit>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d103      	bne.n	8002202 <read_data_interior+0x2a>
 80021fa:	4b27      	ldr	r3, [pc, #156]	; (8002298 <read_data_interior+0xc0>)
 80021fc:	7c1b      	ldrb	r3, [r3, #16]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f4      	beq.n	80021ec <read_data_interior+0x14>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8002202:	4b25      	ldr	r3, [pc, #148]	; (8002298 <read_data_interior+0xc0>)
 8002204:	7c1b      	ldrb	r3, [r3, #16]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <read_data_interior+0x36>
					return 0;
 800220a:	2300      	movs	r3, #0
 800220c:	e040      	b.n	8002290 <read_data_interior+0xb8>

		delay(40);   // wait for 40 us
 800220e:	2028      	movs	r0, #40	; 0x28
 8002210:	f7ff ff54 	bl	80020bc <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) == 0)   // if the pin is low
 8002214:	2180      	movs	r1, #128	; 0x80
 8002216:	4821      	ldr	r0, [pc, #132]	; (800229c <read_data_interior+0xc4>)
 8002218:	f7fe ffdc 	bl	80011d4 <GPIO_ReadInputDataBit>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10e      	bne.n	8002240 <read_data_interior+0x68>
		{
			i&= ~(1<<(7-j));   // write 0
 8002222:	79bb      	ldrb	r3, [r7, #6]
 8002224:	f1c3 0307 	rsb	r3, r3, #7
 8002228:	2201      	movs	r2, #1
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	b25b      	sxtb	r3, r3
 8002230:	43db      	mvns	r3, r3
 8002232:	b25a      	sxtb	r2, r3
 8002234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002238:	4013      	ands	r3, r2
 800223a:	b25b      	sxtb	r3, r3
 800223c:	71fb      	strb	r3, [r7, #7]
 800223e:	e00b      	b.n	8002258 <read_data_interior+0x80>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8002240:	79bb      	ldrb	r3, [r7, #6]
 8002242:	f1c3 0307 	rsb	r3, r3, #7
 8002246:	2201      	movs	r2, #1
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	b25a      	sxtb	r2, r3
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	4313      	orrs	r3, r2
 8002254:	b25b      	sxtb	r3, r3
 8002256:	71fb      	strb	r3, [r7, #7]

		dht_interior.timeout = TIME_TIMEOUT; // set the timeout
 8002258:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <read_data_interior+0xc0>)
 800225a:	220a      	movs	r2, #10
 800225c:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 800225e:	bf00      	nop
 8002260:	2180      	movs	r1, #128	; 0x80
 8002262:	480e      	ldr	r0, [pc, #56]	; (800229c <read_data_interior+0xc4>)
 8002264:	f7fe ffb6 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <read_data_interior+0x9e>
 800226e:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <read_data_interior+0xc0>)
 8002270:	7c1b      	ldrb	r3, [r3, #16]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f4      	beq.n	8002260 <read_data_interior+0x88>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8002276:	4b08      	ldr	r3, [pc, #32]	; (8002298 <read_data_interior+0xc0>)
 8002278:	7c1b      	ldrb	r3, [r3, #16]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <read_data_interior+0xaa>
					return 0;
 800227e:	2300      	movs	r3, #0
 8002280:	e006      	b.n	8002290 <read_data_interior+0xb8>
	for (j=0;j<8;j++)
 8002282:	79bb      	ldrb	r3, [r7, #6]
 8002284:	3301      	adds	r3, #1
 8002286:	71bb      	strb	r3, [r7, #6]
 8002288:	79bb      	ldrb	r3, [r7, #6]
 800228a:	2b07      	cmp	r3, #7
 800228c:	d9aa      	bls.n	80021e4 <read_data_interior+0xc>
	}
	return i;
 800228e:	79fb      	ldrb	r3, [r7, #7]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	200001a8 	.word	0x200001a8
 800229c:	40021000 	.word	0x40021000

080022a0 <leer_dht_interior>:

void leer_dht_interior(){
 80022a0:	b590      	push	{r4, r7, lr}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 80022a6:	2300      	movs	r3, #0
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	2300      	movs	r3, #0
 80022ac:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 80022ae:	2101      	movs	r1, #1
 80022b0:	484a      	ldr	r0, [pc, #296]	; (80023dc <leer_dht_interior+0x13c>)
 80022b2:	f7ff fd8d 	bl	8001dd0 <TIM_Cmd>
	DHT11_start_interior ();
 80022b6:	f7ff ff4d 	bl	8002154 <DHT11_start_interior>


	check_response_interior ();
 80022ba:	f7ff ff5f 	bl	800217c <check_response_interior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80022be:	4b48      	ldr	r3, [pc, #288]	; (80023e0 <leer_dht_interior+0x140>)
 80022c0:	7c1b      	ldrb	r3, [r3, #16]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <leer_dht_interior+0x36>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80022c6:	4b46      	ldr	r3, [pc, #280]	; (80023e0 <leer_dht_interior+0x140>)
 80022c8:	2204      	movs	r2, #4
 80022ca:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80022cc:	2100      	movs	r1, #0
 80022ce:	4843      	ldr	r0, [pc, #268]	; (80023dc <leer_dht_interior+0x13c>)
 80022d0:	f7ff fd7e 	bl	8001dd0 <TIM_Cmd>
		return;
 80022d4:	e07f      	b.n	80023d6 <leer_dht_interior+0x136>
	}

	Rh_byte1 = read_data_interior ();
 80022d6:	f7ff ff7f 	bl	80021d8 <read_data_interior>
 80022da:	4603      	mov	r3, r0
 80022dc:	73fb      	strb	r3, [r7, #15]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80022de:	4b40      	ldr	r3, [pc, #256]	; (80023e0 <leer_dht_interior+0x140>)
 80022e0:	7c1b      	ldrb	r3, [r3, #16]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d007      	beq.n	80022f6 <leer_dht_interior+0x56>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80022e6:	4b3e      	ldr	r3, [pc, #248]	; (80023e0 <leer_dht_interior+0x140>)
 80022e8:	2204      	movs	r2, #4
 80022ea:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80022ec:	2100      	movs	r1, #0
 80022ee:	483b      	ldr	r0, [pc, #236]	; (80023dc <leer_dht_interior+0x13c>)
 80022f0:	f7ff fd6e 	bl	8001dd0 <TIM_Cmd>
		return;
 80022f4:	e06f      	b.n	80023d6 <leer_dht_interior+0x136>
	}

	Rh_byte2 = read_data_interior ();
 80022f6:	f7ff ff6f 	bl	80021d8 <read_data_interior>
 80022fa:	4603      	mov	r3, r0
 80022fc:	73bb      	strb	r3, [r7, #14]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80022fe:	4b38      	ldr	r3, [pc, #224]	; (80023e0 <leer_dht_interior+0x140>)
 8002300:	7c1b      	ldrb	r3, [r3, #16]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d007      	beq.n	8002316 <leer_dht_interior+0x76>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 8002306:	4b36      	ldr	r3, [pc, #216]	; (80023e0 <leer_dht_interior+0x140>)
 8002308:	2204      	movs	r2, #4
 800230a:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 800230c:	2100      	movs	r1, #0
 800230e:	4833      	ldr	r0, [pc, #204]	; (80023dc <leer_dht_interior+0x13c>)
 8002310:	f7ff fd5e 	bl	8001dd0 <TIM_Cmd>
		return;
 8002314:	e05f      	b.n	80023d6 <leer_dht_interior+0x136>
	}

	Temp_byte1 = read_data_interior ();
 8002316:	f7ff ff5f 	bl	80021d8 <read_data_interior>
 800231a:	4603      	mov	r3, r0
 800231c:	737b      	strb	r3, [r7, #13]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 800231e:	4b30      	ldr	r3, [pc, #192]	; (80023e0 <leer_dht_interior+0x140>)
 8002320:	7c1b      	ldrb	r3, [r3, #16]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d007      	beq.n	8002336 <leer_dht_interior+0x96>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 8002326:	4b2e      	ldr	r3, [pc, #184]	; (80023e0 <leer_dht_interior+0x140>)
 8002328:	2204      	movs	r2, #4
 800232a:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 800232c:	2100      	movs	r1, #0
 800232e:	482b      	ldr	r0, [pc, #172]	; (80023dc <leer_dht_interior+0x13c>)
 8002330:	f7ff fd4e 	bl	8001dd0 <TIM_Cmd>
		return;
 8002334:	e04f      	b.n	80023d6 <leer_dht_interior+0x136>
	}

	Temp_byte2 = read_data_interior ();
 8002336:	f7ff ff4f 	bl	80021d8 <read_data_interior>
 800233a:	4603      	mov	r3, r0
 800233c:	733b      	strb	r3, [r7, #12]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 800233e:	4b28      	ldr	r3, [pc, #160]	; (80023e0 <leer_dht_interior+0x140>)
 8002340:	7c1b      	ldrb	r3, [r3, #16]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d007      	beq.n	8002356 <leer_dht_interior+0xb6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 8002346:	4b26      	ldr	r3, [pc, #152]	; (80023e0 <leer_dht_interior+0x140>)
 8002348:	2204      	movs	r2, #4
 800234a:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 800234c:	2100      	movs	r1, #0
 800234e:	4823      	ldr	r0, [pc, #140]	; (80023dc <leer_dht_interior+0x13c>)
 8002350:	f7ff fd3e 	bl	8001dd0 <TIM_Cmd>
		return;
 8002354:	e03f      	b.n	80023d6 <leer_dht_interior+0x136>
	}

	sum = read_data_interior();
 8002356:	f7ff ff3f 	bl	80021d8 <read_data_interior>
 800235a:	4603      	mov	r3, r0
 800235c:	817b      	strh	r3, [r7, #10]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 800235e:	4b20      	ldr	r3, [pc, #128]	; (80023e0 <leer_dht_interior+0x140>)
 8002360:	7c1b      	ldrb	r3, [r3, #16]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <leer_dht_interior+0xd6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 8002366:	4b1e      	ldr	r3, [pc, #120]	; (80023e0 <leer_dht_interior+0x140>)
 8002368:	2204      	movs	r2, #4
 800236a:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 800236c:	2100      	movs	r1, #0
 800236e:	481b      	ldr	r0, [pc, #108]	; (80023dc <leer_dht_interior+0x13c>)
 8002370:	f7ff fd2e 	bl	8001dd0 <TIM_Cmd>
		return;
 8002374:	e02f      	b.n	80023d6 <leer_dht_interior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 8002376:	897a      	ldrh	r2, [r7, #10]
 8002378:	7bf9      	ldrb	r1, [r7, #15]
 800237a:	7bbb      	ldrb	r3, [r7, #14]
 800237c:	4419      	add	r1, r3
 800237e:	7b7b      	ldrb	r3, [r7, #13]
 8002380:	4419      	add	r1, r3
 8002382:	7b3b      	ldrb	r3, [r7, #12]
 8002384:	440b      	add	r3, r1
 8002386:	429a      	cmp	r2, r3
 8002388:	d11e      	bne.n	80023c8 <leer_dht_interior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 800238a:	7b7a      	ldrb	r2, [r7, #13]
 800238c:	7b3b      	ldrb	r3, [r7, #12]
 800238e:	1d38      	adds	r0, r7, #4
 8002390:	4914      	ldr	r1, [pc, #80]	; (80023e4 <leer_dht_interior+0x144>)
 8002392:	f001 ff5b 	bl	800424c <siprintf>
		strcpy(dht_interior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 8002396:	1d3b      	adds	r3, r7, #4
 8002398:	4619      	mov	r1, r3
 800239a:	4813      	ldr	r0, [pc, #76]	; (80023e8 <leer_dht_interior+0x148>)
 800239c:	f001 ff90 	bl	80042c0 <strcpy>
		dht_interior.temperatura = Temp_byte1 + Temp_byte2/10;
 80023a0:	7b7b      	ldrb	r3, [r7, #13]
 80023a2:	7b3a      	ldrb	r2, [r7, #12]
 80023a4:	4911      	ldr	r1, [pc, #68]	; (80023ec <leer_dht_interior+0x14c>)
 80023a6:	fba1 1202 	umull	r1, r2, r1, r2
 80023aa:	08d2      	lsrs	r2, r2, #3
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	4413      	add	r3, r2
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe f85b 	bl	800046c <__aeabi_i2d>
 80023b6:	4603      	mov	r3, r0
 80023b8:	460c      	mov	r4, r1
 80023ba:	4a09      	ldr	r2, [pc, #36]	; (80023e0 <leer_dht_interior+0x140>)
 80023bc:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_interior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 80023c0:	4b07      	ldr	r3, [pc, #28]	; (80023e0 <leer_dht_interior+0x140>)
 80023c2:	2202      	movs	r2, #2
 80023c4:	745a      	strb	r2, [r3, #17]
 80023c6:	e002      	b.n	80023ce <leer_dht_interior+0x12e>
	}
	else
		dht_interior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <leer_dht_interior+0x140>)
 80023ca:	2203      	movs	r2, #3
 80023cc:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 80023ce:	2100      	movs	r1, #0
 80023d0:	4802      	ldr	r0, [pc, #8]	; (80023dc <leer_dht_interior+0x13c>)
 80023d2:	f7ff fcfd 	bl	8001dd0 <TIM_Cmd>

}
 80023d6:	3714      	adds	r7, #20
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd90      	pop	{r4, r7, pc}
 80023dc:	40000c00 	.word	0x40000c00
 80023e0:	200001a8 	.word	0x200001a8
 80023e4:	080042e8 	.word	0x080042e8
 80023e8:	200001ba 	.word	0x200001ba
 80023ec:	cccccccd 	.word	0xcccccccd

080023f0 <set_gpio_output_exterior>:

// DHT Exterior.

void set_gpio_output_exterior(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80023f6:	2101      	movs	r1, #1
 80023f8:	2010      	movs	r0, #16
 80023fa:	f7fe ffcd 	bl	8001398 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_9;
 80023fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002402:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8002404:	2301      	movs	r3, #1
 8002406:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002408:	2303      	movs	r3, #3
 800240a:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 800240c:	2300      	movs	r3, #0
 800240e:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002414:	463b      	mov	r3, r7
 8002416:	4619      	mov	r1, r3
 8002418:	4803      	ldr	r0, [pc, #12]	; (8002428 <set_gpio_output_exterior+0x38>)
 800241a:	f7fe fe33 	bl	8001084 <GPIO_Init>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40021000 	.word	0x40021000

0800242c <set_gpio_input_exterior>:

void set_gpio_input_exterior (void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002432:	2101      	movs	r1, #1
 8002434:	2010      	movs	r0, #16
 8002436:	f7fe ffaf 	bl	8001398 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_9;
 800243a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800243e:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 8002440:	2300      	movs	r3, #0
 8002442:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002444:	2303      	movs	r3, #3
 8002446:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 8002448:	2300      	movs	r3, #0
 800244a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002450:	463b      	mov	r3, r7
 8002452:	4619      	mov	r1, r3
 8002454:	4803      	ldr	r0, [pc, #12]	; (8002464 <set_gpio_input_exterior+0x38>)
 8002456:	f7fe fe15 	bl	8001084 <GPIO_Init>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40021000 	.word	0x40021000

08002468 <DHT11_start_exterior>:

void DHT11_start_exterior (void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	set_gpio_output_exterior();  // set the pin as output
 800246c:	f7ff ffc0 	bl	80023f0 <set_gpio_output_exterior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_9,0); // pull the pin low
 8002470:	2200      	movs	r2, #0
 8002472:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002476:	4805      	ldr	r0, [pc, #20]	; (800248c <DHT11_start_exterior+0x24>)
 8002478:	f7fe fee4 	bl	8001244 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 800247c:	f244 6050 	movw	r0, #18000	; 0x4650
 8002480:	f7ff fe1c 	bl	80020bc <delay>
	set_gpio_input_exterior();   // set as input
 8002484:	f7ff ffd2 	bl	800242c <set_gpio_input_exterior>
}
 8002488:	bf00      	nop
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40021000 	.word	0x40021000

08002490 <check_response_exterior>:

void check_response_exterior (void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
	delay(40);
 8002494:	2028      	movs	r0, #40	; 0x28
 8002496:	f7ff fe11 	bl	80020bc <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)))
 800249a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800249e:	4813      	ldr	r0, [pc, #76]	; (80024ec <check_response_exterior+0x5c>)
 80024a0:	f7fe fe98 	bl	80011d4 <GPIO_ReadInputDataBit>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10d      	bne.n	80024c6 <check_response_exterior+0x36>
	{
		delay(80);
 80024aa:	2050      	movs	r0, #80	; 0x50
 80024ac:	f7ff fe06 	bl	80020bc <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9))) dht_exterior.check = 1;
 80024b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024b4:	480d      	ldr	r0, [pc, #52]	; (80024ec <check_response_exterior+0x5c>)
 80024b6:	f7fe fe8d 	bl	80011d4 <GPIO_ReadInputDataBit>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d002      	beq.n	80024c6 <check_response_exterior+0x36>
 80024c0:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <check_response_exterior+0x60>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	725a      	strb	r2, [r3, #9]
	}

	dht_exterior.timeout = TIME_TIMEOUT;
 80024c6:	4b0a      	ldr	r3, [pc, #40]	; (80024f0 <check_response_exterior+0x60>)
 80024c8:	220a      	movs	r2, #10
 80024ca:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9) && !dht_exterior.flag_timeout);   // wait for the pin to go low
 80024cc:	bf00      	nop
 80024ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024d2:	4806      	ldr	r0, [pc, #24]	; (80024ec <check_response_exterior+0x5c>)
 80024d4:	f7fe fe7e 	bl	80011d4 <GPIO_ReadInputDataBit>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <check_response_exterior+0x56>
 80024de:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <check_response_exterior+0x60>)
 80024e0:	7c1b      	ldrb	r3, [r3, #16]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0f3      	beq.n	80024ce <check_response_exterior+0x3e>
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40021000 	.word	0x40021000
 80024f0:	20000160 	.word	0x20000160

080024f4 <read_data_exterior>:

uint8_t read_data_exterior (void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80024fa:	2300      	movs	r3, #0
 80024fc:	71bb      	strb	r3, [r7, #6]
 80024fe:	e054      	b.n	80025aa <read_data_exterior+0xb6>
	{
		dht_exterior.timeout = TIME_TIMEOUT;
 8002500:	4b2e      	ldr	r3, [pc, #184]	; (80025bc <read_data_exterior+0xc8>)
 8002502:	220a      	movs	r2, #10
 8002504:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) && !dht_exterior.flag_timeout);   // wait for the pin to go high
 8002506:	bf00      	nop
 8002508:	f44f 7100 	mov.w	r1, #512	; 0x200
 800250c:	482c      	ldr	r0, [pc, #176]	; (80025c0 <read_data_exterior+0xcc>)
 800250e:	f7fe fe61 	bl	80011d4 <GPIO_ReadInputDataBit>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d103      	bne.n	8002520 <read_data_exterior+0x2c>
 8002518:	4b28      	ldr	r3, [pc, #160]	; (80025bc <read_data_exterior+0xc8>)
 800251a:	7c1b      	ldrb	r3, [r3, #16]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0f3      	beq.n	8002508 <read_data_exterior+0x14>
		if(dht_exterior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8002520:	4b26      	ldr	r3, [pc, #152]	; (80025bc <read_data_exterior+0xc8>)
 8002522:	7c1b      	ldrb	r3, [r3, #16]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <read_data_exterior+0x38>
			return 0;
 8002528:	2300      	movs	r3, #0
 800252a:	e042      	b.n	80025b2 <read_data_exterior+0xbe>

		delay(40);   // wait for 40 us
 800252c:	2028      	movs	r0, #40	; 0x28
 800252e:	f7ff fdc5 	bl	80020bc <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) == 0)   // if the pin is low
 8002532:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002536:	4822      	ldr	r0, [pc, #136]	; (80025c0 <read_data_exterior+0xcc>)
 8002538:	f7fe fe4c 	bl	80011d4 <GPIO_ReadInputDataBit>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10e      	bne.n	8002560 <read_data_exterior+0x6c>
		{
			i&= ~(1<<(7-j));   // write 0
 8002542:	79bb      	ldrb	r3, [r7, #6]
 8002544:	f1c3 0307 	rsb	r3, r3, #7
 8002548:	2201      	movs	r2, #1
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	b25b      	sxtb	r3, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	b25a      	sxtb	r2, r3
 8002554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002558:	4013      	ands	r3, r2
 800255a:	b25b      	sxtb	r3, r3
 800255c:	71fb      	strb	r3, [r7, #7]
 800255e:	e00b      	b.n	8002578 <read_data_exterior+0x84>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8002560:	79bb      	ldrb	r3, [r7, #6]
 8002562:	f1c3 0307 	rsb	r3, r3, #7
 8002566:	2201      	movs	r2, #1
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	b25a      	sxtb	r2, r3
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	4313      	orrs	r3, r2
 8002574:	b25b      	sxtb	r3, r3
 8002576:	71fb      	strb	r3, [r7, #7]

		dht_exterior.timeout = TIME_TIMEOUT; // set the timeout
 8002578:	4b10      	ldr	r3, [pc, #64]	; (80025bc <read_data_exterior+0xc8>)
 800257a:	220a      	movs	r2, #10
 800257c:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) && !dht_exterior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 800257e:	bf00      	nop
 8002580:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002584:	480e      	ldr	r0, [pc, #56]	; (80025c0 <read_data_exterior+0xcc>)
 8002586:	f7fe fe25 	bl	80011d4 <GPIO_ReadInputDataBit>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <read_data_exterior+0xa4>
 8002590:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <read_data_exterior+0xc8>)
 8002592:	7c1b      	ldrb	r3, [r3, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d0f3      	beq.n	8002580 <read_data_exterior+0x8c>
		if(dht_exterior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8002598:	4b08      	ldr	r3, [pc, #32]	; (80025bc <read_data_exterior+0xc8>)
 800259a:	7c1b      	ldrb	r3, [r3, #16]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <read_data_exterior+0xb0>
			return 0;
 80025a0:	2300      	movs	r3, #0
 80025a2:	e006      	b.n	80025b2 <read_data_exterior+0xbe>
	for (j=0;j<8;j++)
 80025a4:	79bb      	ldrb	r3, [r7, #6]
 80025a6:	3301      	adds	r3, #1
 80025a8:	71bb      	strb	r3, [r7, #6]
 80025aa:	79bb      	ldrb	r3, [r7, #6]
 80025ac:	2b07      	cmp	r3, #7
 80025ae:	d9a7      	bls.n	8002500 <read_data_exterior+0xc>
	}
	return i;
 80025b0:	79fb      	ldrb	r3, [r7, #7]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000160 	.word	0x20000160
 80025c0:	40021000 	.word	0x40021000

080025c4 <leer_dht_exterior>:

void leer_dht_exterior(){
 80025c4:	b590      	push	{r4, r7, lr}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 80025ca:	2300      	movs	r3, #0
 80025cc:	607b      	str	r3, [r7, #4]
 80025ce:	2300      	movs	r3, #0
 80025d0:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 80025d2:	2101      	movs	r1, #1
 80025d4:	484a      	ldr	r0, [pc, #296]	; (8002700 <leer_dht_exterior+0x13c>)
 80025d6:	f7ff fbfb 	bl	8001dd0 <TIM_Cmd>
	DHT11_start_exterior ();
 80025da:	f7ff ff45 	bl	8002468 <DHT11_start_exterior>


	check_response_exterior ();
 80025de:	f7ff ff57 	bl	8002490 <check_response_exterior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80025e2:	4b48      	ldr	r3, [pc, #288]	; (8002704 <leer_dht_exterior+0x140>)
 80025e4:	7c1b      	ldrb	r3, [r3, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d007      	beq.n	80025fa <leer_dht_exterior+0x36>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 80025ea:	4b46      	ldr	r3, [pc, #280]	; (8002704 <leer_dht_exterior+0x140>)
 80025ec:	2204      	movs	r2, #4
 80025ee:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80025f0:	2100      	movs	r1, #0
 80025f2:	4843      	ldr	r0, [pc, #268]	; (8002700 <leer_dht_exterior+0x13c>)
 80025f4:	f7ff fbec 	bl	8001dd0 <TIM_Cmd>
		return;
 80025f8:	e07f      	b.n	80026fa <leer_dht_exterior+0x136>
	}

	Rh_byte1 = read_data_exterior ();
 80025fa:	f7ff ff7b 	bl	80024f4 <read_data_exterior>
 80025fe:	4603      	mov	r3, r0
 8002600:	73fb      	strb	r3, [r7, #15]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002602:	4b40      	ldr	r3, [pc, #256]	; (8002704 <leer_dht_exterior+0x140>)
 8002604:	7c1b      	ldrb	r3, [r3, #16]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d007      	beq.n	800261a <leer_dht_exterior+0x56>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 800260a:	4b3e      	ldr	r3, [pc, #248]	; (8002704 <leer_dht_exterior+0x140>)
 800260c:	2204      	movs	r2, #4
 800260e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002610:	2100      	movs	r1, #0
 8002612:	483b      	ldr	r0, [pc, #236]	; (8002700 <leer_dht_exterior+0x13c>)
 8002614:	f7ff fbdc 	bl	8001dd0 <TIM_Cmd>
		return;
 8002618:	e06f      	b.n	80026fa <leer_dht_exterior+0x136>
	}

	Rh_byte2 = read_data_exterior ();
 800261a:	f7ff ff6b 	bl	80024f4 <read_data_exterior>
 800261e:	4603      	mov	r3, r0
 8002620:	73bb      	strb	r3, [r7, #14]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002622:	4b38      	ldr	r3, [pc, #224]	; (8002704 <leer_dht_exterior+0x140>)
 8002624:	7c1b      	ldrb	r3, [r3, #16]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d007      	beq.n	800263a <leer_dht_exterior+0x76>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 800262a:	4b36      	ldr	r3, [pc, #216]	; (8002704 <leer_dht_exterior+0x140>)
 800262c:	2204      	movs	r2, #4
 800262e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002630:	2100      	movs	r1, #0
 8002632:	4833      	ldr	r0, [pc, #204]	; (8002700 <leer_dht_exterior+0x13c>)
 8002634:	f7ff fbcc 	bl	8001dd0 <TIM_Cmd>
		return;
 8002638:	e05f      	b.n	80026fa <leer_dht_exterior+0x136>
	}

	Temp_byte1 = read_data_exterior ();
 800263a:	f7ff ff5b 	bl	80024f4 <read_data_exterior>
 800263e:	4603      	mov	r3, r0
 8002640:	737b      	strb	r3, [r7, #13]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002642:	4b30      	ldr	r3, [pc, #192]	; (8002704 <leer_dht_exterior+0x140>)
 8002644:	7c1b      	ldrb	r3, [r3, #16]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d007      	beq.n	800265a <leer_dht_exterior+0x96>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 800264a:	4b2e      	ldr	r3, [pc, #184]	; (8002704 <leer_dht_exterior+0x140>)
 800264c:	2204      	movs	r2, #4
 800264e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002650:	2100      	movs	r1, #0
 8002652:	482b      	ldr	r0, [pc, #172]	; (8002700 <leer_dht_exterior+0x13c>)
 8002654:	f7ff fbbc 	bl	8001dd0 <TIM_Cmd>
		return;
 8002658:	e04f      	b.n	80026fa <leer_dht_exterior+0x136>
	}

	Temp_byte2 = read_data_exterior ();
 800265a:	f7ff ff4b 	bl	80024f4 <read_data_exterior>
 800265e:	4603      	mov	r3, r0
 8002660:	733b      	strb	r3, [r7, #12]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002662:	4b28      	ldr	r3, [pc, #160]	; (8002704 <leer_dht_exterior+0x140>)
 8002664:	7c1b      	ldrb	r3, [r3, #16]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d007      	beq.n	800267a <leer_dht_exterior+0xb6>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 800266a:	4b26      	ldr	r3, [pc, #152]	; (8002704 <leer_dht_exterior+0x140>)
 800266c:	2204      	movs	r2, #4
 800266e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002670:	2100      	movs	r1, #0
 8002672:	4823      	ldr	r0, [pc, #140]	; (8002700 <leer_dht_exterior+0x13c>)
 8002674:	f7ff fbac 	bl	8001dd0 <TIM_Cmd>
		return;
 8002678:	e03f      	b.n	80026fa <leer_dht_exterior+0x136>
	}

	sum = read_data_exterior();
 800267a:	f7ff ff3b 	bl	80024f4 <read_data_exterior>
 800267e:	4603      	mov	r3, r0
 8002680:	817b      	strh	r3, [r7, #10]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002682:	4b20      	ldr	r3, [pc, #128]	; (8002704 <leer_dht_exterior+0x140>)
 8002684:	7c1b      	ldrb	r3, [r3, #16]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d007      	beq.n	800269a <leer_dht_exterior+0xd6>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 800268a:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <leer_dht_exterior+0x140>)
 800268c:	2204      	movs	r2, #4
 800268e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002690:	2100      	movs	r1, #0
 8002692:	481b      	ldr	r0, [pc, #108]	; (8002700 <leer_dht_exterior+0x13c>)
 8002694:	f7ff fb9c 	bl	8001dd0 <TIM_Cmd>
		return;
 8002698:	e02f      	b.n	80026fa <leer_dht_exterior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 800269a:	897a      	ldrh	r2, [r7, #10]
 800269c:	7bf9      	ldrb	r1, [r7, #15]
 800269e:	7bbb      	ldrb	r3, [r7, #14]
 80026a0:	4419      	add	r1, r3
 80026a2:	7b7b      	ldrb	r3, [r7, #13]
 80026a4:	4419      	add	r1, r3
 80026a6:	7b3b      	ldrb	r3, [r7, #12]
 80026a8:	440b      	add	r3, r1
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d11e      	bne.n	80026ec <leer_dht_exterior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 80026ae:	7b7a      	ldrb	r2, [r7, #13]
 80026b0:	7b3b      	ldrb	r3, [r7, #12]
 80026b2:	1d38      	adds	r0, r7, #4
 80026b4:	4914      	ldr	r1, [pc, #80]	; (8002708 <leer_dht_exterior+0x144>)
 80026b6:	f001 fdc9 	bl	800424c <siprintf>
		strcpy(dht_exterior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	4619      	mov	r1, r3
 80026be:	4813      	ldr	r0, [pc, #76]	; (800270c <leer_dht_exterior+0x148>)
 80026c0:	f001 fdfe 	bl	80042c0 <strcpy>
		dht_exterior.temperatura = Temp_byte1 + Temp_byte2/10;;
 80026c4:	7b7b      	ldrb	r3, [r7, #13]
 80026c6:	7b3a      	ldrb	r2, [r7, #12]
 80026c8:	4911      	ldr	r1, [pc, #68]	; (8002710 <leer_dht_exterior+0x14c>)
 80026ca:	fba1 1202 	umull	r1, r2, r1, r2
 80026ce:	08d2      	lsrs	r2, r2, #3
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	4413      	add	r3, r2
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fd fec9 	bl	800046c <__aeabi_i2d>
 80026da:	4603      	mov	r3, r0
 80026dc:	460c      	mov	r4, r1
 80026de:	4a09      	ldr	r2, [pc, #36]	; (8002704 <leer_dht_exterior+0x140>)
 80026e0:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_exterior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 80026e4:	4b07      	ldr	r3, [pc, #28]	; (8002704 <leer_dht_exterior+0x140>)
 80026e6:	2202      	movs	r2, #2
 80026e8:	745a      	strb	r2, [r3, #17]
 80026ea:	e002      	b.n	80026f2 <leer_dht_exterior+0x12e>
	}
	else
		dht_exterior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 80026ec:	4b05      	ldr	r3, [pc, #20]	; (8002704 <leer_dht_exterior+0x140>)
 80026ee:	2203      	movs	r2, #3
 80026f0:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 80026f2:	2100      	movs	r1, #0
 80026f4:	4802      	ldr	r0, [pc, #8]	; (8002700 <leer_dht_exterior+0x13c>)
 80026f6:	f7ff fb6b 	bl	8001dd0 <TIM_Cmd>

}
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd90      	pop	{r4, r7, pc}
 8002700:	40000c00 	.word	0x40000c00
 8002704:	20000160 	.word	0x20000160
 8002708:	080042e8 	.word	0x080042e8
 800270c:	20000172 	.word	0x20000172
 8002710:	cccccccd 	.word	0xcccccccd

08002714 <TIM5_Init>:



/////////////////////////// TIMER 5/////////////////////////////
void TIM5_Init(void){
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 800271a:	2300      	movs	r3, #0
 800271c:	82fb      	strh	r3, [r7, #22]
	uint32_t frecuencia = 10e6; // Frecuencia del contador a 10kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 800271e:	4b12      	ldr	r3, [pc, #72]	; (8002768 <TIM5_Init+0x54>)
 8002720:	613b      	str	r3, [r7, #16]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 8002722:	4b12      	ldr	r3, [pc, #72]	; (800276c <TIM5_Init+0x58>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	085a      	lsrs	r2, r3, #1
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	fbb2 f3f3 	udiv	r3, r2, r3
 800272e:	b29b      	uxth	r3, r3
 8002730:	3b01      	subs	r3, #1
 8002732:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Period = 10; // 321.5uS (10e3 = 1 seg --> 3.215 = 321.5uS) de periodo.
 8002734:	230a      	movs	r3, #10
 8002736:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8002738:	8afb      	ldrh	r3, [r7, #22]
 800273a:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002740:	2300      	movs	r3, #0
 8002742:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 8002744:	1d3b      	adds	r3, r7, #4
 8002746:	4619      	mov	r1, r3
 8002748:	4809      	ldr	r0, [pc, #36]	; (8002770 <TIM5_Init+0x5c>)
 800274a:	f7ff fad5 	bl	8001cf8 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM5, TIM_IT_CC1, ENABLE); // habilitacion de las interrupciones por el timer 5.
 800274e:	2201      	movs	r2, #1
 8002750:	2102      	movs	r1, #2
 8002752:	4807      	ldr	r0, [pc, #28]	; (8002770 <TIM5_Init+0x5c>)
 8002754:	f7ff fb5c 	bl	8001e10 <TIM_ITConfig>
	TIM_Cmd(TIM5, ENABLE); // Habilita el contador para el timer 5.
 8002758:	2101      	movs	r1, #1
 800275a:	4805      	ldr	r0, [pc, #20]	; (8002770 <TIM5_Init+0x5c>)
 800275c:	f7ff fb38 	bl	8001dd0 <TIM_Cmd>

}
 8002760:	bf00      	nop
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	00989680 	.word	0x00989680
 800276c:	20000090 	.word	0x20000090
 8002770:	40000c00 	.word	0x40000c00

08002774 <TIM5_Config>:

void TIM5_Config(void){
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE); // Se habilita el reloj.
 800277a:	2101      	movs	r1, #1
 800277c:	2008      	movs	r0, #8
 800277e:	f7fe fe2b 	bl	80013d8 <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8002782:	2332      	movs	r3, #50	; 0x32
 8002784:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 10;
 8002786:	230a      	movs	r3, #10
 8002788:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800278a:	2301      	movs	r3, #1
 800278c:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800278e:	2301      	movs	r3, #1
 8002790:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002792:	1d3b      	adds	r3, r7, #4
 8002794:	4618      	mov	r0, r3
 8002796:	f7fe f9b1 	bl	8000afc <NVIC_Init>

}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <TIM5_Start>:

void TIM5_Start(void){
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM5_Config(); // Configuracion del timer.
 80027a8:	f7ff ffe4 	bl	8002774 <TIM5_Config>
	TIM5_Init(); // Inicializacion del timer.
 80027ac:	f7ff ffb2 	bl	8002714 <TIM5_Init>
	TIM_Cmd(TIM5, DISABLE);
 80027b0:	2100      	movs	r1, #0
 80027b2:	4802      	ldr	r0, [pc, #8]	; (80027bc <TIM5_Start+0x18>)
 80027b4:	f7ff fb0c 	bl	8001dd0 <TIM_Cmd>
}
 80027b8:	bf00      	nop
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40000c00 	.word	0x40000c00

080027c0 <TIM5_IRQHandler>:

void TIM5_IRQHandler (void)  {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
	/* TIM5_IRQHandler rutina de interrupcion del timer 5.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM5, TIM_IT_CC1) != RESET)
 80027c4:	2102      	movs	r1, #2
 80027c6:	480a      	ldr	r0, [pc, #40]	; (80027f0 <TIM5_IRQHandler+0x30>)
 80027c8:	f7ff fb46 	bl	8001e58 <TIM_GetITStatus>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00c      	beq.n	80027ec <TIM5_IRQHandler+0x2c>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 80027d2:	2102      	movs	r1, #2
 80027d4:	4806      	ldr	r0, [pc, #24]	; (80027f0 <TIM5_IRQHandler+0x30>)
 80027d6:	f7ff fb69 	bl	8001eac <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 80027da:	4b06      	ldr	r3, [pc, #24]	; (80027f4 <TIM5_IRQHandler+0x34>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d004      	beq.n	80027ec <TIM5_IRQHandler+0x2c>
		{
			TimingDelay--;
 80027e2:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <TIM5_IRQHandler+0x34>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	4a02      	ldr	r2, [pc, #8]	; (80027f4 <TIM5_IRQHandler+0x34>)
 80027ea:	6013      	str	r3, [r2, #0]
		}

	}
}
 80027ec:	bf00      	nop
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40000c00 	.word	0x40000c00
 80027f4:	200000b4 	.word	0x200000b4

080027f8 <main>:
#include "main.h"

int main(void){
 80027f8:	b598      	push	{r3, r4, r7, lr}
 80027fa:	af00      	add	r7, sp, #0

	/*	PP3 Ejercicio 1
	 *	Se debe mostrar un cartel, en un display LCD.
	 *
	 */
	UB_LCD_2x16_Init(); // Inicializacion del display.
 80027fc:	f001 f942 	bl	8003a84 <UB_LCD_2x16_Init>
	inicializar_leds();
 8002800:	f000 f900 	bl	8002a04 <inicializar_leds>
	adc_inicializar();
 8002804:	f7ff fb64 	bl	8001ed0 <adc_inicializar>
	TIM5_Start(); // Inicializa el timer del DHT.
 8002808:	f7ff ffcc 	bl	80027a4 <TIM5_Start>

	cargar_datos(); // Se cargan los datos por default.
 800280c:	f000 fc9a 	bl	8003144 <cargar_datos>

	TM_RTC_Init(TM_RTC_ClockSource_External); // Se inicializa el RTC.
 8002810:	2001      	movs	r0, #1
 8002812:	f000 fcf3 	bl	80031fc <TM_RTC_Init>
	TM_RTC_Interrupts(TM_RTC_Int_1s); //Se activan las interrupciones del RTC.
 8002816:	2007      	movs	r0, #7
 8002818:	f000 ff4e 	bl	80036b8 <TM_RTC_Interrupts>

	SystemInit(); // Activa el systick.
 800281c:	f001 fb8c 	bl	8003f38 <SystemInit>
	SysTick_Config(SystemCoreClock / 1e3); // Configuracion del tiempo de la interrupcion (cada 1us).
 8002820:	4b0b      	ldr	r3, [pc, #44]	; (8002850 <main+0x58>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f7fd fe11 	bl	800044c <__aeabi_ui2d>
 800282a:	f04f 0200 	mov.w	r2, #0
 800282e:	4b09      	ldr	r3, [pc, #36]	; (8002854 <main+0x5c>)
 8002830:	f7fd ffac 	bl	800078c <__aeabi_ddiv>
 8002834:	4603      	mov	r3, r0
 8002836:	460c      	mov	r4, r1
 8002838:	4618      	mov	r0, r3
 800283a:	4621      	mov	r1, r4
 800283c:	f7fe f93e 	bl	8000abc <__aeabi_d2uiz>
 8002840:	4603      	mov	r3, r0
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff fc18 	bl	8002078 <SysTick_Config>

	while(1){
		task_manager();
 8002848:	f000 f8fa 	bl	8002a40 <task_manager>
 800284c:	e7fc      	b.n	8002848 <main+0x50>
 800284e:	bf00      	nop
 8002850:	20000090 	.word	0x20000090
 8002854:	408f4000 	.word	0x408f4000

08002858 <task_scheduler>:
	}
}

void task_scheduler(void){
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
	*	contador se resetea cada vez q una tarea finaliza, en las no ciclicas el contador
	*	se setea solo cuando es necesario.
	*/

	// Rutina DHT
	if(dht_interior.flag){
 800285c:	4b62      	ldr	r3, [pc, #392]	; (80029e8 <task_scheduler+0x190>)
 800285e:	7a1b      	ldrb	r3, [r3, #8]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00f      	beq.n	8002884 <task_scheduler+0x2c>
		if(dht_interior.timeout >= 1){
 8002864:	4b60      	ldr	r3, [pc, #384]	; (80029e8 <task_scheduler+0x190>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d004      	beq.n	8002876 <task_scheduler+0x1e>
			dht_interior.timeout--;
 800286c:	4b5e      	ldr	r3, [pc, #376]	; (80029e8 <task_scheduler+0x190>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	3b01      	subs	r3, #1
 8002872:	4a5d      	ldr	r2, [pc, #372]	; (80029e8 <task_scheduler+0x190>)
 8002874:	60d3      	str	r3, [r2, #12]
		}

		if(dht_interior.timeout <= 0){
 8002876:	4b5c      	ldr	r3, [pc, #368]	; (80029e8 <task_scheduler+0x190>)
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d102      	bne.n	8002884 <task_scheduler+0x2c>
			dht_interior.flag_timeout = 1;
 800287e:	4b5a      	ldr	r3, [pc, #360]	; (80029e8 <task_scheduler+0x190>)
 8002880:	2201      	movs	r2, #1
 8002882:	741a      	strb	r2, [r3, #16]
		}
	}

	if(dht_interior.contador >= 1){
 8002884:	4b58      	ldr	r3, [pc, #352]	; (80029e8 <task_scheduler+0x190>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d005      	beq.n	8002898 <task_scheduler+0x40>
		dht_interior.contador--;
 800288c:	4b56      	ldr	r3, [pc, #344]	; (80029e8 <task_scheduler+0x190>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	3b01      	subs	r3, #1
 8002892:	4a55      	ldr	r2, [pc, #340]	; (80029e8 <task_scheduler+0x190>)
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	e00d      	b.n	80028b4 <task_scheduler+0x5c>
	}
	else{
		dht_interior.flag = 1;
 8002898:	4b53      	ldr	r3, [pc, #332]	; (80029e8 <task_scheduler+0x190>)
 800289a:	2201      	movs	r2, #1
 800289c:	721a      	strb	r2, [r3, #8]
		dht_interior.contador = 2000;
 800289e:	4b52      	ldr	r3, [pc, #328]	; (80029e8 <task_scheduler+0x190>)
 80028a0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80028a4:	601a      	str	r2, [r3, #0]
		dht_interior.flag_timeout = 0;
 80028a6:	4b50      	ldr	r3, [pc, #320]	; (80029e8 <task_scheduler+0x190>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	741a      	strb	r2, [r3, #16]
		dht_interior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 80028ac:	4b4e      	ldr	r3, [pc, #312]	; (80029e8 <task_scheduler+0x190>)
 80028ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028b2:	60da      	str	r2, [r3, #12]
	}

	if(dht_exterior.flag){
 80028b4:	4b4d      	ldr	r3, [pc, #308]	; (80029ec <task_scheduler+0x194>)
 80028b6:	7a1b      	ldrb	r3, [r3, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00f      	beq.n	80028dc <task_scheduler+0x84>
		if(dht_exterior.timeout >= 1){
 80028bc:	4b4b      	ldr	r3, [pc, #300]	; (80029ec <task_scheduler+0x194>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d004      	beq.n	80028ce <task_scheduler+0x76>
			dht_exterior.timeout--;
 80028c4:	4b49      	ldr	r3, [pc, #292]	; (80029ec <task_scheduler+0x194>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	4a48      	ldr	r2, [pc, #288]	; (80029ec <task_scheduler+0x194>)
 80028cc:	60d3      	str	r3, [r2, #12]
		}

		if(dht_exterior.timeout <= 0){
 80028ce:	4b47      	ldr	r3, [pc, #284]	; (80029ec <task_scheduler+0x194>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d102      	bne.n	80028dc <task_scheduler+0x84>
			dht_exterior.flag_timeout = 1;
 80028d6:	4b45      	ldr	r3, [pc, #276]	; (80029ec <task_scheduler+0x194>)
 80028d8:	2201      	movs	r2, #1
 80028da:	741a      	strb	r2, [r3, #16]
		}
	}

	if(dht_exterior.contador >= 1){
 80028dc:	4b43      	ldr	r3, [pc, #268]	; (80029ec <task_scheduler+0x194>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <task_scheduler+0x98>
		dht_exterior.contador--;
 80028e4:	4b41      	ldr	r3, [pc, #260]	; (80029ec <task_scheduler+0x194>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	3b01      	subs	r3, #1
 80028ea:	4a40      	ldr	r2, [pc, #256]	; (80029ec <task_scheduler+0x194>)
 80028ec:	6013      	str	r3, [r2, #0]
 80028ee:	e00d      	b.n	800290c <task_scheduler+0xb4>
	}
	else{
		dht_exterior.flag = 1;
 80028f0:	4b3e      	ldr	r3, [pc, #248]	; (80029ec <task_scheduler+0x194>)
 80028f2:	2201      	movs	r2, #1
 80028f4:	721a      	strb	r2, [r3, #8]
		dht_exterior.contador = 2000;
 80028f6:	4b3d      	ldr	r3, [pc, #244]	; (80029ec <task_scheduler+0x194>)
 80028f8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80028fc:	601a      	str	r2, [r3, #0]
		dht_exterior.flag_timeout = 0;
 80028fe:	4b3b      	ldr	r3, [pc, #236]	; (80029ec <task_scheduler+0x194>)
 8002900:	2200      	movs	r2, #0
 8002902:	741a      	strb	r2, [r3, #16]
		dht_exterior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 8002904:	4b39      	ldr	r3, [pc, #228]	; (80029ec <task_scheduler+0x194>)
 8002906:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800290a:	60da      	str	r2, [r3, #12]
	}

	// Rutina LDR
	if(ldr.contador >= 1){
 800290c:	4b38      	ldr	r3, [pc, #224]	; (80029f0 <task_scheduler+0x198>)
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d006      	beq.n	8002922 <task_scheduler+0xca>
		ldr.contador--;
 8002914:	4b36      	ldr	r3, [pc, #216]	; (80029f0 <task_scheduler+0x198>)
 8002916:	881b      	ldrh	r3, [r3, #0]
 8002918:	3b01      	subs	r3, #1
 800291a:	b29a      	uxth	r2, r3
 800291c:	4b34      	ldr	r3, [pc, #208]	; (80029f0 <task_scheduler+0x198>)
 800291e:	801a      	strh	r2, [r3, #0]
 8002920:	e007      	b.n	8002932 <task_scheduler+0xda>
	}
	else{
		ldr.flag.fin_contador = 1;
 8002922:	4a33      	ldr	r2, [pc, #204]	; (80029f0 <task_scheduler+0x198>)
 8002924:	7a13      	ldrb	r3, [r2, #8]
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	7213      	strb	r3, [r2, #8]
		ldr.contador = 100;
 800292c:	4b30      	ldr	r3, [pc, #192]	; (80029f0 <task_scheduler+0x198>)
 800292e:	2264      	movs	r2, #100	; 0x64
 8002930:	801a      	strh	r2, [r3, #0]
	}

	// Ruitna YL-69
	if(yl.contador >= 1){
 8002932:	4b30      	ldr	r3, [pc, #192]	; (80029f4 <task_scheduler+0x19c>)
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d006      	beq.n	8002948 <task_scheduler+0xf0>
		yl.contador--;
 800293a:	4b2e      	ldr	r3, [pc, #184]	; (80029f4 <task_scheduler+0x19c>)
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	3b01      	subs	r3, #1
 8002940:	b29a      	uxth	r2, r3
 8002942:	4b2c      	ldr	r3, [pc, #176]	; (80029f4 <task_scheduler+0x19c>)
 8002944:	801a      	strh	r2, [r3, #0]
 8002946:	e006      	b.n	8002956 <task_scheduler+0xfe>
	}
	else{
		yl.flag = 1;
 8002948:	4b2a      	ldr	r3, [pc, #168]	; (80029f4 <task_scheduler+0x19c>)
 800294a:	2201      	movs	r2, #1
 800294c:	719a      	strb	r2, [r3, #6]
		yl.contador = 500;
 800294e:	4b29      	ldr	r3, [pc, #164]	; (80029f4 <task_scheduler+0x19c>)
 8002950:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002954:	801a      	strh	r2, [r3, #0]
	}

	// Rutina del LED.
	if(led.contador >= 1){
 8002956:	4b28      	ldr	r3, [pc, #160]	; (80029f8 <task_scheduler+0x1a0>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d005      	beq.n	800296a <task_scheduler+0x112>
		led.contador--;
 800295e:	4b26      	ldr	r3, [pc, #152]	; (80029f8 <task_scheduler+0x1a0>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	3b01      	subs	r3, #1
 8002964:	4a24      	ldr	r2, [pc, #144]	; (80029f8 <task_scheduler+0x1a0>)
 8002966:	6013      	str	r3, [r2, #0]
 8002968:	e012      	b.n	8002990 <task_scheduler+0x138>
	}
	else{
		led.flag.fin_contador = (led.flag.fin_contador) ? 0 : 1;
 800296a:	4b23      	ldr	r3, [pc, #140]	; (80029f8 <task_scheduler+0x1a0>)
 800296c:	791b      	ldrb	r3, [r3, #4]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	bf0c      	ite	eq
 8002978:	2301      	moveq	r3, #1
 800297a:	2300      	movne	r3, #0
 800297c:	b2d9      	uxtb	r1, r3
 800297e:	4a1e      	ldr	r2, [pc, #120]	; (80029f8 <task_scheduler+0x1a0>)
 8002980:	7913      	ldrb	r3, [r2, #4]
 8002982:	f361 0300 	bfi	r3, r1, #0, #1
 8002986:	7113      	strb	r3, [r2, #4]
		led.contador = 1000;
 8002988:	4b1b      	ldr	r3, [pc, #108]	; (80029f8 <task_scheduler+0x1a0>)
 800298a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800298e:	601a      	str	r2, [r3, #0]
	}

	// Rutina display.
	if(display.contador >= 1){
 8002990:	4b1a      	ldr	r3, [pc, #104]	; (80029fc <task_scheduler+0x1a4>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d005      	beq.n	80029a4 <task_scheduler+0x14c>
		display.contador--;
 8002998:	4b18      	ldr	r3, [pc, #96]	; (80029fc <task_scheduler+0x1a4>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	3b01      	subs	r3, #1
 800299e:	4a17      	ldr	r2, [pc, #92]	; (80029fc <task_scheduler+0x1a4>)
 80029a0:	6013      	str	r3, [r2, #0]
 80029a2:	e006      	b.n	80029b2 <task_scheduler+0x15a>
	}
	else{
		display.flag = 1;
 80029a4:	4b15      	ldr	r3, [pc, #84]	; (80029fc <task_scheduler+0x1a4>)
 80029a6:	2201      	movs	r2, #1
 80029a8:	711a      	strb	r2, [r3, #4]
		display.contador = 2000;
 80029aa:	4b14      	ldr	r3, [pc, #80]	; (80029fc <task_scheduler+0x1a4>)
 80029ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80029b0:	601a      	str	r2, [r3, #0]
	}

	// Rutina cultivo
	if(cultivo.contador >= 1){
 80029b2:	4b13      	ldr	r3, [pc, #76]	; (8002a00 <task_scheduler+0x1a8>)
 80029b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d008      	beq.n	80029ce <task_scheduler+0x176>
		cultivo.contador--;
 80029bc:	4b10      	ldr	r3, [pc, #64]	; (8002a00 <task_scheduler+0x1a8>)
 80029be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	4b0e      	ldr	r3, [pc, #56]	; (8002a00 <task_scheduler+0x1a8>)
 80029c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	}
	else{
		cultivo.flag.control_activo = 1;
	}
}
 80029cc:	e006      	b.n	80029dc <task_scheduler+0x184>
		cultivo.flag.control_activo = 1;
 80029ce:	4a0c      	ldr	r2, [pc, #48]	; (8002a00 <task_scheduler+0x1a8>)
 80029d0:	f892 306c 	ldrb.w	r3, [r2, #108]	; 0x6c
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	f882 306c 	strb.w	r3, [r2, #108]	; 0x6c
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	200001a8 	.word	0x200001a8
 80029ec:	20000160 	.word	0x20000160
 80029f0:	20000198 	.word	0x20000198
 80029f4:	200001e8 	.word	0x200001e8
 80029f8:	200000d4 	.word	0x200000d4
 80029fc:	200000cc 	.word	0x200000cc
 8002a00:	200000dc 	.word	0x200000dc

08002a04 <inicializar_leds>:

void inicializar_leds(){
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	2008      	movs	r0, #8
 8002a0e:	f7fe fcc3 	bl	8001398 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_15 |GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14;
 8002a12:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002a16:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002a20:	2300      	movs	r3, #0
 8002a22:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002a28:	463b      	mov	r3, r7
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4803      	ldr	r0, [pc, #12]	; (8002a3c <inicializar_leds+0x38>)
 8002a2e:	f7fe fb29 	bl	8001084 <GPIO_Init>

}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40020c00 	.word	0x40020c00

08002a40 <task_manager>:

void task_manager(void){
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
	 * 	Se encarga de llamar a las distintas tareas del programa.
	 *	Estas tareas se realizan o no dependiendo de su flag de evento.
	 */

	// Lectura de datos
	dht_interior_task();
 8002a44:	f000 f81a 	bl	8002a7c <dht_interior_task>
	dht_exterior_task();
 8002a48:	f000 f828 	bl	8002a9c <dht_exterior_task>
	ldr_task();
 8002a4c:	f000 f85a 	bl	8002b04 <ldr_task>
	yl69_task();
 8002a50:	f000 f890 	bl	8002b74 <yl69_task>

	// Manejo de la interfaz de usuario.
	display_task();
 8002a54:	f000 f8a2 	bl	8002b9c <display_task>

	// Otras tareas.
	led_task();
 8002a58:	f000 f830 	bl	8002abc <led_task>

	check_cultivo_task();
 8002a5c:	f000 fb24 	bl	80030a8 <check_cultivo_task>

	if(cultivo.flag.control_activo){
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <task_manager+0x38>)
 8002a62:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <task_manager+0x34>
		control_temp_task();
 8002a70:	f000 fa94 	bl	8002f9c <control_temp_task>
	}
}
 8002a74:	bf00      	nop
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	200000dc 	.word	0x200000dc

08002a7c <dht_interior_task>:

void dht_interior_task(){
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
	/*	Funcion dht_interior_task()
	*	No recive ni devuelve un valor.
	*	Tarea que se encarga de leer los datos del sensor 
	*	DHT11 de temperatura interior.
	*/
	if(dht_interior.flag){
 8002a80:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <dht_interior_task+0x1c>)
 8002a82:	7a1b      	ldrb	r3, [r3, #8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d004      	beq.n	8002a92 <dht_interior_task+0x16>
		leer_dht_interior();
 8002a88:	f7ff fc0a 	bl	80022a0 <leer_dht_interior>
		dht_interior.flag = 0;
 8002a8c:	4b02      	ldr	r3, [pc, #8]	; (8002a98 <dht_interior_task+0x1c>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	721a      	strb	r2, [r3, #8]
	}
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	200001a8 	.word	0x200001a8

08002a9c <dht_exterior_task>:

void dht_exterior_task(){
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
	/*	Funcion dht_exterior_task()
	*	No recive ni devuelve un valor.
	*	Tarea que se encarga de leer los datos del sensor 
	*	DHT11 de temperatura eterior.
	*/
	if(dht_exterior.flag){
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <dht_exterior_task+0x1c>)
 8002aa2:	7a1b      	ldrb	r3, [r3, #8]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d004      	beq.n	8002ab2 <dht_exterior_task+0x16>
		leer_dht_exterior();
 8002aa8:	f7ff fd8c 	bl	80025c4 <leer_dht_exterior>
		dht_exterior.flag = 0;
 8002aac:	4b02      	ldr	r3, [pc, #8]	; (8002ab8 <dht_exterior_task+0x1c>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	721a      	strb	r2, [r3, #8]
	}
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20000160 	.word	0x20000160

08002abc <led_task>:

void led_task(){
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
	/*	Funcion led_task()
	*	No recive ni devuelve un valor.
	*	Tarea que se concentra en el parpadeo 
	*	de un led de control de programa.
	*/
	switch(led.flag.fin_contador){
 8002ac0:	4b0e      	ldr	r3, [pc, #56]	; (8002afc <led_task+0x40>)
 8002ac2:	791b      	ldrb	r3, [r3, #4]
 8002ac4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d002      	beq.n	8002ad4 <led_task+0x18>
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d006      	beq.n	8002ae0 <led_task+0x24>
 8002ad2:	e00b      	b.n	8002aec <led_task+0x30>
	case 0: GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8002ad4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ad8:	4809      	ldr	r0, [pc, #36]	; (8002b00 <led_task+0x44>)
 8002ada:	f7fe fba4 	bl	8001226 <GPIO_ResetBits>
 8002ade:	e00b      	b.n	8002af8 <led_task+0x3c>
	case 1:	GPIO_SetBits(GPIOD,GPIO_Pin_13);break;
 8002ae0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ae4:	4806      	ldr	r0, [pc, #24]	; (8002b00 <led_task+0x44>)
 8002ae6:	f7fe fb8f 	bl	8001208 <GPIO_SetBits>
 8002aea:	e005      	b.n	8002af8 <led_task+0x3c>
	default:GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8002aec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002af0:	4803      	ldr	r0, [pc, #12]	; (8002b00 <led_task+0x44>)
 8002af2:	f7fe fb98 	bl	8001226 <GPIO_ResetBits>
 8002af6:	bf00      	nop
	}
}
 8002af8:	bf00      	nop
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	200000d4 	.word	0x200000d4
 8002b00:	40020c00 	.word	0x40020c00

08002b04 <ldr_task>:

void ldr_task(){
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
	/*	Funcion ldr_task()
	*	No recive ni devuelve un valor.
	*	Tarea que lee un valor de ADC establecido en adc.h.
	*/

	if(ldr.flag.fin_contador){
 8002b08:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <ldr_task+0x68>)
 8002b0a:	7a1b      	ldrb	r3, [r3, #8]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d028      	beq.n	8002b68 <ldr_task+0x64>
		ldr.contador_promedio++; 
 8002b16:	4b15      	ldr	r3, [pc, #84]	; (8002b6c <ldr_task+0x68>)
 8002b18:	885b      	ldrh	r3, [r3, #2]
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	4b13      	ldr	r3, [pc, #76]	; (8002b6c <ldr_task+0x68>)
 8002b20:	805a      	strh	r2, [r3, #2]

		if(ldr.contador_promedio <= 10){
 8002b22:	4b12      	ldr	r3, [pc, #72]	; (8002b6c <ldr_task+0x68>)
 8002b24:	885b      	ldrh	r3, [r3, #2]
 8002b26:	2b0a      	cmp	r3, #10
 8002b28:	d80a      	bhi.n	8002b40 <ldr_task+0x3c>
			ldr.adc_cuentas_temp += adc_leer_cuentas_ldr(); // Se agrega el valor leido a la suma del promedio.
 8002b2a:	f7ff fa2f 	bl	8001f8c <adc_leer_cuentas_ldr>
 8002b2e:	4601      	mov	r1, r0
 8002b30:	4b0e      	ldr	r3, [pc, #56]	; (8002b6c <ldr_task+0x68>)
 8002b32:	88da      	ldrh	r2, [r3, #6]
 8002b34:	b28b      	uxth	r3, r1
 8002b36:	4413      	add	r3, r2
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <ldr_task+0x68>)
 8002b3c:	80da      	strh	r2, [r3, #6]
 8002b3e:	e00e      	b.n	8002b5e <ldr_task+0x5a>
		}
		else{
			ldr.adc_cuentas = ldr.adc_cuentas_temp/10; // Se obtiene el promedio.
 8002b40:	4b0a      	ldr	r3, [pc, #40]	; (8002b6c <ldr_task+0x68>)
 8002b42:	88db      	ldrh	r3, [r3, #6]
 8002b44:	4a0a      	ldr	r2, [pc, #40]	; (8002b70 <ldr_task+0x6c>)
 8002b46:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4a:	08db      	lsrs	r3, r3, #3
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	4b07      	ldr	r3, [pc, #28]	; (8002b6c <ldr_task+0x68>)
 8002b50:	809a      	strh	r2, [r3, #4]
			ldr.contador_promedio = 0; // Reset del contador.
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <ldr_task+0x68>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	805a      	strh	r2, [r3, #2]
			ldr.adc_cuentas_temp = 0; // Reset de la suma del promedio.
 8002b58:	4b04      	ldr	r3, [pc, #16]	; (8002b6c <ldr_task+0x68>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	80da      	strh	r2, [r3, #6]
		}
		ldr.flag.fin_contador = 0;
 8002b5e:	4a03      	ldr	r2, [pc, #12]	; (8002b6c <ldr_task+0x68>)
 8002b60:	7a13      	ldrb	r3, [r2, #8]
 8002b62:	f36f 0300 	bfc	r3, #0, #1
 8002b66:	7213      	strb	r3, [r2, #8]
	}
}
 8002b68:	bf00      	nop
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	20000198 	.word	0x20000198
 8002b70:	cccccccd 	.word	0xcccccccd

08002b74 <yl69_task>:

void yl69_task(){
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
	/*	Funcion yl_69_task()
	*	No recive ni devuelve un valor.
	*	Tarea que lee un valor de ADC establecido en adc.h
	*/
	if(yl.flag){
 8002b78:	4b07      	ldr	r3, [pc, #28]	; (8002b98 <yl69_task+0x24>)
 8002b7a:	799b      	ldrb	r3, [r3, #6]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <yl69_task+0x1e>
		yl.adc_cuentas = adc_leer_cuentas_yl69();
 8002b80:	f7ff fa2a 	bl	8001fd8 <adc_leer_cuentas_yl69>
 8002b84:	4603      	mov	r3, r0
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <yl69_task+0x24>)
 8002b8a:	809a      	strh	r2, [r3, #4]
		yl.flag = 0;
 8002b8c:	4b02      	ldr	r3, [pc, #8]	; (8002b98 <yl69_task+0x24>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	719a      	strb	r2, [r3, #6]
	}
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200001e8 	.word	0x200001e8

08002b9c <display_task>:

void display_task(){
 8002b9c:	b590      	push	{r4, r7, lr}
 8002b9e:	b08d      	sub	sp, #52	; 0x34
 8002ba0:	af02      	add	r7, sp, #8
	/*	Funcion ldr_task()
	*	No recive ni devuelve un valor.
	*	Tarea que lee un valor de ADC establecido en adc.h
	*/
	
	if(display.flag){
 8002ba2:	4bbb      	ldr	r3, [pc, #748]	; (8002e90 <display_task+0x2f4>)
 8002ba4:	791b      	ldrb	r3, [r3, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 81e3 	beq.w	8002f72 <display_task+0x3d6>
		char buffer[16];

		if(display.estado <6){
 8002bac:	4bb8      	ldr	r3, [pc, #736]	; (8002e90 <display_task+0x2f4>)
 8002bae:	795b      	ldrb	r3, [r3, #5]
 8002bb0:	2b05      	cmp	r3, #5
 8002bb2:	d806      	bhi.n	8002bc2 <display_task+0x26>
			display.estado++;
 8002bb4:	4bb6      	ldr	r3, [pc, #728]	; (8002e90 <display_task+0x2f4>)
 8002bb6:	795b      	ldrb	r3, [r3, #5]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	4bb4      	ldr	r3, [pc, #720]	; (8002e90 <display_task+0x2f4>)
 8002bbe:	715a      	strb	r2, [r3, #5]
 8002bc0:	e002      	b.n	8002bc8 <display_task+0x2c>
		}
		else{
			display.estado = 0;
 8002bc2:	4bb3      	ldr	r3, [pc, #716]	; (8002e90 <display_task+0x2f4>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	715a      	strb	r2, [r3, #5]
		}

		switch(display.estado){ // Se muestran distintos carteles cada vez que se vence el contador del display.
 8002bc8:	4bb1      	ldr	r3, [pc, #708]	; (8002e90 <display_task+0x2f4>)
 8002bca:	795b      	ldrb	r3, [r3, #5]
 8002bcc:	2b06      	cmp	r3, #6
 8002bce:	f200 81bf 	bhi.w	8002f50 <display_task+0x3b4>
 8002bd2:	a201      	add	r2, pc, #4	; (adr r2, 8002bd8 <display_task+0x3c>)
 8002bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd8:	08002bf5 	.word	0x08002bf5
 8002bdc:	08002c2b 	.word	0x08002c2b
 8002be0:	08002c57 	.word	0x08002c57
 8002be4:	08002d11 	.word	0x08002d11
 8002be8:	08002dc9 	.word	0x08002dc9
 8002bec:	08002e45 	.word	0x08002e45
 8002bf0:	08002efd 	.word	0x08002efd
		case 0:{
			// Se muestra el valor del LDR.
			sprintf(buffer,"%d   ",ldr.adc_cuentas);
 8002bf4:	4ba7      	ldr	r3, [pc, #668]	; (8002e94 <display_task+0x2f8>)
 8002bf6:	889b      	ldrh	r3, [r3, #4]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	f107 0314 	add.w	r3, r7, #20
 8002bfe:	49a6      	ldr	r1, [pc, #664]	; (8002e98 <display_task+0x2fc>)
 8002c00:	4618      	mov	r0, r3
 8002c02:	f001 fb23 	bl	800424c <siprintf>
			UB_LCD_2x16_String(0,0,"LDR:       ");
 8002c06:	4aa5      	ldr	r2, [pc, #660]	; (8002e9c <display_task+0x300>)
 8002c08:	2100      	movs	r1, #0
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	f000 ff58 	bl	8003ac0 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(12,0,buffer);
 8002c10:	f107 0314 	add.w	r3, r7, #20
 8002c14:	461a      	mov	r2, r3
 8002c16:	2100      	movs	r1, #0
 8002c18:	200c      	movs	r0, #12
 8002c1a:	f000 ff51 	bl	8003ac0 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"                ");
 8002c1e:	4aa0      	ldr	r2, [pc, #640]	; (8002ea0 <display_task+0x304>)
 8002c20:	2101      	movs	r1, #1
 8002c22:	2000      	movs	r0, #0
 8002c24:	f000 ff4c 	bl	8003ac0 <UB_LCD_2x16_String>
		};break;
 8002c28:	e1a0      	b.n	8002f6c <display_task+0x3d0>

		case 1:{
			// Se muestra el valor del YL-69.
			sprintf(buffer,"%d   ",yl.adc_cuentas);
 8002c2a:	4b9e      	ldr	r3, [pc, #632]	; (8002ea4 <display_task+0x308>)
 8002c2c:	889b      	ldrh	r3, [r3, #4]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	f107 0314 	add.w	r3, r7, #20
 8002c34:	4998      	ldr	r1, [pc, #608]	; (8002e98 <display_task+0x2fc>)
 8002c36:	4618      	mov	r0, r3
 8002c38:	f001 fb08 	bl	800424c <siprintf>
			UB_LCD_2x16_String(0,0,"YL-69:     ");
 8002c3c:	4a9a      	ldr	r2, [pc, #616]	; (8002ea8 <display_task+0x30c>)
 8002c3e:	2100      	movs	r1, #0
 8002c40:	2000      	movs	r0, #0
 8002c42:	f000 ff3d 	bl	8003ac0 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(12,0,buffer);
 8002c46:	f107 0314 	add.w	r3, r7, #20
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	200c      	movs	r0, #12
 8002c50:	f000 ff36 	bl	8003ac0 <UB_LCD_2x16_String>
		};break;
 8002c54:	e18a      	b.n	8002f6c <display_task+0x3d0>

		case 2:{
			// Se muestra el valot del dht exterior.
			switch(dht_exterior.estado){
 8002c56:	4b95      	ldr	r3, [pc, #596]	; (8002eac <display_task+0x310>)
 8002c58:	7c5b      	ldrb	r3, [r3, #17]
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	2b03      	cmp	r3, #3
 8002c5e:	d848      	bhi.n	8002cf2 <display_task+0x156>
 8002c60:	a201      	add	r2, pc, #4	; (adr r2, 8002c68 <display_task+0xcc>)
 8002c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c66:	bf00      	nop
 8002c68:	08002cbb 	.word	0x08002cbb
 8002c6c:	08002c79 	.word	0x08002c79
 8002c70:	08002c9f 	.word	0x08002c9f
 8002c74:	08002cd7 	.word	0x08002cd7
			case STATE_DHT_CHECKSUM_GOOD:{
				UB_LCD_2x16_String(0,0,"Temp:       "); // Texto en la linea 1
 8002c78:	4a8d      	ldr	r2, [pc, #564]	; (8002eb0 <display_task+0x314>)
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f000 ff1f 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(12,0,dht_exterior.temperatura_string); // Texto en la linea 1
 8002c82:	4a8c      	ldr	r2, [pc, #560]	; (8002eb4 <display_task+0x318>)
 8002c84:	2100      	movs	r1, #0
 8002c86:	200c      	movs	r0, #12
 8002c88:	f000 ff1a 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exter  "); // Texto en la linea 1
 8002c8c:	4a8a      	ldr	r2, [pc, #552]	; (8002eb8 <display_task+0x31c>)
 8002c8e:	2101      	movs	r1, #1
 8002c90:	2000      	movs	r0, #0
 8002c92:	f000 ff15 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002c96:	4b7e      	ldr	r3, [pc, #504]	; (8002e90 <display_task+0x2f4>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	711a      	strb	r2, [r3, #4]
			};break;
 8002c9c:	e037      	b.n	8002d0e <display_task+0x172>
			case STATE_DHT_CHECKSUM_BAD:{
				UB_LCD_2x16_String(0,0,"Error de CHEcK  "); // Texto en la linea 1
 8002c9e:	4a87      	ldr	r2, [pc, #540]	; (8002ebc <display_task+0x320>)
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	f000 ff0c 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exterior        "); // Texto en la linea 1
 8002ca8:	4a85      	ldr	r2, [pc, #532]	; (8002ec0 <display_task+0x324>)
 8002caa:	2101      	movs	r1, #1
 8002cac:	2000      	movs	r0, #0
 8002cae:	f000 ff07 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002cb2:	4b77      	ldr	r3, [pc, #476]	; (8002e90 <display_task+0x2f4>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	711a      	strb	r2, [r3, #4]
			};break;
 8002cb8:	e029      	b.n	8002d0e <display_task+0x172>
			case STATE_DHT_DESCONECTADO:{
				UB_LCD_2x16_String(0,0,"DHT desconectado"); // Texto en la linea 1
 8002cba:	4a82      	ldr	r2, [pc, #520]	; (8002ec4 <display_task+0x328>)
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	f000 fefe 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exterior        "); // Texto en la linea 1
 8002cc4:	4a7e      	ldr	r2, [pc, #504]	; (8002ec0 <display_task+0x324>)
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	2000      	movs	r0, #0
 8002cca:	f000 fef9 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002cce:	4b70      	ldr	r3, [pc, #448]	; (8002e90 <display_task+0x2f4>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	711a      	strb	r2, [r3, #4]
			};break;
 8002cd4:	e01b      	b.n	8002d0e <display_task+0x172>
			case STATE_DHT_TIMEOUT:{
				UB_LCD_2x16_String(0,0,"DHT Timeout     "); // Texto en la linea 1
 8002cd6:	4a7c      	ldr	r2, [pc, #496]	; (8002ec8 <display_task+0x32c>)
 8002cd8:	2100      	movs	r1, #0
 8002cda:	2000      	movs	r0, #0
 8002cdc:	f000 fef0 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exterior        "); // Texto en la linea 1
 8002ce0:	4a77      	ldr	r2, [pc, #476]	; (8002ec0 <display_task+0x324>)
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	2000      	movs	r0, #0
 8002ce6:	f000 feeb 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002cea:	4b69      	ldr	r3, [pc, #420]	; (8002e90 <display_task+0x2f4>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	711a      	strb	r2, [r3, #4]
			};break;
 8002cf0:	e00d      	b.n	8002d0e <display_task+0x172>
			default:{
				UB_LCD_2x16_String(0,0,"Err  desconocido"); // Texto en la linea 1
 8002cf2:	4a76      	ldr	r2, [pc, #472]	; (8002ecc <display_task+0x330>)
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	2000      	movs	r0, #0
 8002cf8:	f000 fee2 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Exterior        "); // Texto en la linea
 8002cfc:	4a70      	ldr	r2, [pc, #448]	; (8002ec0 <display_task+0x324>)
 8002cfe:	2101      	movs	r1, #1
 8002d00:	2000      	movs	r0, #0
 8002d02:	f000 fedd 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002d06:	4b62      	ldr	r3, [pc, #392]	; (8002e90 <display_task+0x2f4>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	711a      	strb	r2, [r3, #4]
			};break;}
 8002d0c:	bf00      	nop

		};break;
 8002d0e:	e12d      	b.n	8002f6c <display_task+0x3d0>

		case 3:{
			// Se muestra el valor del dht interior.
			switch(dht_interior.estado){
 8002d10:	4b6f      	ldr	r3, [pc, #444]	; (8002ed0 <display_task+0x334>)
 8002d12:	7c5b      	ldrb	r3, [r3, #17]
 8002d14:	3b01      	subs	r3, #1
 8002d16:	2b03      	cmp	r3, #3
 8002d18:	d847      	bhi.n	8002daa <display_task+0x20e>
 8002d1a:	a201      	add	r2, pc, #4	; (adr r2, 8002d20 <display_task+0x184>)
 8002d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d20:	08002d73 	.word	0x08002d73
 8002d24:	08002d31 	.word	0x08002d31
 8002d28:	08002d57 	.word	0x08002d57
 8002d2c:	08002d8f 	.word	0x08002d8f
			case STATE_DHT_CHECKSUM_GOOD:{
				UB_LCD_2x16_String(0,0,"Temp:       "); // Texto en la linea 1
 8002d30:	4a5f      	ldr	r2, [pc, #380]	; (8002eb0 <display_task+0x314>)
 8002d32:	2100      	movs	r1, #0
 8002d34:	2000      	movs	r0, #0
 8002d36:	f000 fec3 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(12,0,dht_interior.temperatura_string); // Texto en la linea 1
 8002d3a:	4a66      	ldr	r2, [pc, #408]	; (8002ed4 <display_task+0x338>)
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	200c      	movs	r0, #12
 8002d40:	f000 febe 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Inter       "); // Texto en la linea 1
 8002d44:	4a64      	ldr	r2, [pc, #400]	; (8002ed8 <display_task+0x33c>)
 8002d46:	2101      	movs	r1, #1
 8002d48:	2000      	movs	r0, #0
 8002d4a:	f000 feb9 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002d4e:	4b50      	ldr	r3, [pc, #320]	; (8002e90 <display_task+0x2f4>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	711a      	strb	r2, [r3, #4]
			};break;
 8002d54:	e037      	b.n	8002dc6 <display_task+0x22a>
			case STATE_DHT_CHECKSUM_BAD:{
				UB_LCD_2x16_String(0,0,"Error de CHEcK  "); // Texto en la linea 1
 8002d56:	4a59      	ldr	r2, [pc, #356]	; (8002ebc <display_task+0x320>)
 8002d58:	2100      	movs	r1, #0
 8002d5a:	2000      	movs	r0, #0
 8002d5c:	f000 feb0 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Interior        "); // Texto en la linea 1
 8002d60:	4a5e      	ldr	r2, [pc, #376]	; (8002edc <display_task+0x340>)
 8002d62:	2101      	movs	r1, #1
 8002d64:	2000      	movs	r0, #0
 8002d66:	f000 feab 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002d6a:	4b49      	ldr	r3, [pc, #292]	; (8002e90 <display_task+0x2f4>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	711a      	strb	r2, [r3, #4]
			};break;
 8002d70:	e029      	b.n	8002dc6 <display_task+0x22a>
			case STATE_DHT_DESCONECTADO:{
				UB_LCD_2x16_String(0,0,"DHT desconectado"); // Texto en la linea 1
 8002d72:	4a54      	ldr	r2, [pc, #336]	; (8002ec4 <display_task+0x328>)
 8002d74:	2100      	movs	r1, #0
 8002d76:	2000      	movs	r0, #0
 8002d78:	f000 fea2 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Interior        "); // Texto en la linea 1
 8002d7c:	4a57      	ldr	r2, [pc, #348]	; (8002edc <display_task+0x340>)
 8002d7e:	2101      	movs	r1, #1
 8002d80:	2000      	movs	r0, #0
 8002d82:	f000 fe9d 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002d86:	4b42      	ldr	r3, [pc, #264]	; (8002e90 <display_task+0x2f4>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	711a      	strb	r2, [r3, #4]
			};break;
 8002d8c:	e01b      	b.n	8002dc6 <display_task+0x22a>
			case STATE_DHT_TIMEOUT:{
				UB_LCD_2x16_String(0,0,"DHT Timeout     "); // Texto en la linea 1
 8002d8e:	4a4e      	ldr	r2, [pc, #312]	; (8002ec8 <display_task+0x32c>)
 8002d90:	2100      	movs	r1, #0
 8002d92:	2000      	movs	r0, #0
 8002d94:	f000 fe94 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Interior        "); // Texto en la linea 1
 8002d98:	4a50      	ldr	r2, [pc, #320]	; (8002edc <display_task+0x340>)
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	2000      	movs	r0, #0
 8002d9e:	f000 fe8f 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002da2:	4b3b      	ldr	r3, [pc, #236]	; (8002e90 <display_task+0x2f4>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	711a      	strb	r2, [r3, #4]
			};break;
 8002da8:	e00d      	b.n	8002dc6 <display_task+0x22a>
			default:{
				UB_LCD_2x16_String(0,0,"Err  desconocido"); // Texto en la linea 1
 8002daa:	4a48      	ldr	r2, [pc, #288]	; (8002ecc <display_task+0x330>)
 8002dac:	2100      	movs	r1, #0
 8002dae:	2000      	movs	r0, #0
 8002db0:	f000 fe86 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Interior        "); // Texto en la linea
 8002db4:	4a49      	ldr	r2, [pc, #292]	; (8002edc <display_task+0x340>)
 8002db6:	2101      	movs	r1, #1
 8002db8:	2000      	movs	r0, #0
 8002dba:	f000 fe81 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002dbe:	4b34      	ldr	r3, [pc, #208]	; (8002e90 <display_task+0x2f4>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	711a      	strb	r2, [r3, #4]
			};break;}
 8002dc4:	bf00      	nop
		};break;
 8002dc6:	e0d1      	b.n	8002f6c <display_task+0x3d0>

		case 4:{
			// Se muestra la diferencia de temperatura entre el dht interior y el exterior.
			if(dht_interior.estado == STATE_DHT_CHECKSUM_GOOD && dht_exterior.estado == STATE_DHT_CHECKSUM_GOOD){
 8002dc8:	4b41      	ldr	r3, [pc, #260]	; (8002ed0 <display_task+0x334>)
 8002dca:	7c5b      	ldrb	r3, [r3, #17]
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d12b      	bne.n	8002e28 <display_task+0x28c>
 8002dd0:	4b36      	ldr	r3, [pc, #216]	; (8002eac <display_task+0x310>)
 8002dd2:	7c5b      	ldrb	r3, [r3, #17]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d127      	bne.n	8002e28 <display_task+0x28c>
				char aux[16];
				uint16_t diferencia = dht_exterior.temperatura - dht_interior.temperatura;
 8002dd8:	4b34      	ldr	r3, [pc, #208]	; (8002eac <display_task+0x310>)
 8002dda:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002dde:	4b3c      	ldr	r3, [pc, #240]	; (8002ed0 <display_task+0x334>)
 8002de0:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8002de4:	461a      	mov	r2, r3
 8002de6:	4623      	mov	r3, r4
 8002de8:	f7fd f9f2 	bl	80001d0 <__aeabi_dsub>
 8002dec:	4603      	mov	r3, r0
 8002dee:	460c      	mov	r4, r1
 8002df0:	4618      	mov	r0, r3
 8002df2:	4621      	mov	r1, r4
 8002df4:	f7fd fe62 	bl	8000abc <__aeabi_d2uiz>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	84fb      	strh	r3, [r7, #38]	; 0x26
				//				uint16_t numerador = diferencia/10;
				//				uint16_t decimal = diferencia/100;
				sprintf(aux,"Temp:%d         ",diferencia);
 8002dfc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002dfe:	1d3b      	adds	r3, r7, #4
 8002e00:	4937      	ldr	r1, [pc, #220]	; (8002ee0 <display_task+0x344>)
 8002e02:	4618      	mov	r0, r3
 8002e04:	f001 fa22 	bl	800424c <siprintf>
				UB_LCD_2x16_String(0,0,"Diferencia      "); // Texto en la linea 1
 8002e08:	4a36      	ldr	r2, [pc, #216]	; (8002ee4 <display_task+0x348>)
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	2000      	movs	r0, #0
 8002e0e:	f000 fe57 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,aux); // Texto en la linea 1
 8002e12:	1d3b      	adds	r3, r7, #4
 8002e14:	461a      	mov	r2, r3
 8002e16:	2101      	movs	r1, #1
 8002e18:	2000      	movs	r0, #0
 8002e1a:	f000 fe51 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <display_task+0x2f4>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	711a      	strb	r2, [r3, #4]
			if(dht_interior.estado == STATE_DHT_CHECKSUM_GOOD && dht_exterior.estado == STATE_DHT_CHECKSUM_GOOD){
 8002e24:	bf00      	nop
			else{
				UB_LCD_2x16_String(0,0,"Diferencia      "); // Texto en la linea 1
				UB_LCD_2x16_String(0,1,"DHT fail        "); // Texto en la linea 1
				display.flag = 0;
			}
		};break;
 8002e26:	e0a1      	b.n	8002f6c <display_task+0x3d0>
				UB_LCD_2x16_String(0,0,"Diferencia      "); // Texto en la linea 1
 8002e28:	4a2e      	ldr	r2, [pc, #184]	; (8002ee4 <display_task+0x348>)
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	f000 fe47 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"DHT fail        "); // Texto en la linea 1
 8002e32:	4a2d      	ldr	r2, [pc, #180]	; (8002ee8 <display_task+0x34c>)
 8002e34:	2101      	movs	r1, #1
 8002e36:	2000      	movs	r0, #0
 8002e38:	f000 fe42 	bl	8003ac0 <UB_LCD_2x16_String>
				display.flag = 0;
 8002e3c:	4b14      	ldr	r3, [pc, #80]	; (8002e90 <display_task+0x2f4>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	711a      	strb	r2, [r3, #4]
		};break;
 8002e42:	e093      	b.n	8002f6c <display_task+0x3d0>

		case 5:{
			// Se muestra la hora actual.
			UB_LCD_2x16_String(0,0,"Hora           "); // Texto en la linea 1
 8002e44:	4a29      	ldr	r2, [pc, #164]	; (8002eec <display_task+0x350>)
 8002e46:	2100      	movs	r1, #0
 8002e48:	2000      	movs	r0, #0
 8002e4a:	f000 fe39 	bl	8003ac0 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"     ");
 8002e4e:	4a28      	ldr	r2, [pc, #160]	; (8002ef0 <display_task+0x354>)
 8002e50:	2101      	movs	r1, #1
 8002e52:	2000      	movs	r0, #0
 8002e54:	f000 fe34 	bl	8003ac0 <UB_LCD_2x16_String>
			TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN); // Se obtiene la hora actual.
 8002e58:	2100      	movs	r1, #0
 8002e5a:	4826      	ldr	r0, [pc, #152]	; (8002ef4 <display_task+0x358>)
 8002e5c:	f000 fba0 	bl	80035a0 <TM_RTC_GetDateTime>
			sprintf(buffer,"%d:%d:%d",datatime.hours,datatime.minutes,datatime.seconds);
 8002e60:	4b24      	ldr	r3, [pc, #144]	; (8002ef4 <display_task+0x358>)
 8002e62:	795b      	ldrb	r3, [r3, #5]
 8002e64:	461a      	mov	r2, r3
 8002e66:	4b23      	ldr	r3, [pc, #140]	; (8002ef4 <display_task+0x358>)
 8002e68:	791b      	ldrb	r3, [r3, #4]
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4b21      	ldr	r3, [pc, #132]	; (8002ef4 <display_task+0x358>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	f107 0014 	add.w	r0, r7, #20
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	460b      	mov	r3, r1
 8002e78:	491f      	ldr	r1, [pc, #124]	; (8002ef8 <display_task+0x35c>)
 8002e7a:	f001 f9e7 	bl	800424c <siprintf>
			UB_LCD_2x16_String(5,1,buffer); // Texto en la linea 1
 8002e7e:	f107 0314 	add.w	r3, r7, #20
 8002e82:	461a      	mov	r2, r3
 8002e84:	2101      	movs	r1, #1
 8002e86:	2005      	movs	r0, #5
 8002e88:	f000 fe1a 	bl	8003ac0 <UB_LCD_2x16_String>
		};break;
 8002e8c:	e06e      	b.n	8002f6c <display_task+0x3d0>
 8002e8e:	bf00      	nop
 8002e90:	200000cc 	.word	0x200000cc
 8002e94:	20000198 	.word	0x20000198
 8002e98:	080042f0 	.word	0x080042f0
 8002e9c:	080042f8 	.word	0x080042f8
 8002ea0:	08004304 	.word	0x08004304
 8002ea4:	200001e8 	.word	0x200001e8
 8002ea8:	08004318 	.word	0x08004318
 8002eac:	20000160 	.word	0x20000160
 8002eb0:	08004324 	.word	0x08004324
 8002eb4:	20000172 	.word	0x20000172
 8002eb8:	08004334 	.word	0x08004334
 8002ebc:	0800433c 	.word	0x0800433c
 8002ec0:	08004350 	.word	0x08004350
 8002ec4:	08004364 	.word	0x08004364
 8002ec8:	08004378 	.word	0x08004378
 8002ecc:	0800438c 	.word	0x0800438c
 8002ed0:	200001a8 	.word	0x200001a8
 8002ed4:	200001ba 	.word	0x200001ba
 8002ed8:	080043a0 	.word	0x080043a0
 8002edc:	080043b0 	.word	0x080043b0
 8002ee0:	080043c4 	.word	0x080043c4
 8002ee4:	080043d8 	.word	0x080043d8
 8002ee8:	080043ec 	.word	0x080043ec
 8002eec:	08004400 	.word	0x08004400
 8002ef0:	08004410 	.word	0x08004410
 8002ef4:	2000014c 	.word	0x2000014c
 8002ef8:	08004418 	.word	0x08004418

		case 6:{
			// Se muestra el estado del cultivo.
			if(cultivo.flag.control_activo){
 8002efc:	4b1f      	ldr	r3, [pc, #124]	; (8002f7c <display_task+0x3e0>)
 8002efe:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d016      	beq.n	8002f3a <display_task+0x39e>
				UB_LCD_2x16_String(0,0,cultivo.nombre); // Texto en la linea 1
 8002f0c:	4a1c      	ldr	r2, [pc, #112]	; (8002f80 <display_task+0x3e4>)
 8002f0e:	2100      	movs	r1, #0
 8002f10:	2000      	movs	r0, #0
 8002f12:	f000 fdd5 	bl	8003ac0 <UB_LCD_2x16_String>
				sprintf(buffer,"Etapa %d         ",cultivo.etapa_actual);
 8002f16:	4b19      	ldr	r3, [pc, #100]	; (8002f7c <display_task+0x3e0>)
 8002f18:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	f107 0314 	add.w	r3, r7, #20
 8002f22:	4918      	ldr	r1, [pc, #96]	; (8002f84 <display_task+0x3e8>)
 8002f24:	4618      	mov	r0, r3
 8002f26:	f001 f991 	bl	800424c <siprintf>
				UB_LCD_2x16_String(0,1,buffer);
 8002f2a:	f107 0314 	add.w	r3, r7, #20
 8002f2e:	461a      	mov	r2, r3
 8002f30:	2101      	movs	r1, #1
 8002f32:	2000      	movs	r0, #0
 8002f34:	f000 fdc4 	bl	8003ac0 <UB_LCD_2x16_String>
			else{
				UB_LCD_2x16_String(0,0,"Ningun cultivo  "); // Texto en la linea 1
				UB_LCD_2x16_String(0,1,"Activo          ");
			}

		};break;
 8002f38:	e018      	b.n	8002f6c <display_task+0x3d0>
				UB_LCD_2x16_String(0,0,"Ningun cultivo  "); // Texto en la linea 1
 8002f3a:	4a13      	ldr	r2, [pc, #76]	; (8002f88 <display_task+0x3ec>)
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	2000      	movs	r0, #0
 8002f40:	f000 fdbe 	bl	8003ac0 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"Activo          ");
 8002f44:	4a11      	ldr	r2, [pc, #68]	; (8002f8c <display_task+0x3f0>)
 8002f46:	2101      	movs	r1, #1
 8002f48:	2000      	movs	r0, #0
 8002f4a:	f000 fdb9 	bl	8003ac0 <UB_LCD_2x16_String>
		};break;
 8002f4e:	e00d      	b.n	8002f6c <display_task+0x3d0>

		default:{
			UB_LCD_2x16_String(0,0,"Display-fail");
 8002f50:	4a0f      	ldr	r2, [pc, #60]	; (8002f90 <display_task+0x3f4>)
 8002f52:	2100      	movs	r1, #0
 8002f54:	2000      	movs	r0, #0
 8002f56:	f000 fdb3 	bl	8003ac0 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"            ");
 8002f5a:	4a0e      	ldr	r2, [pc, #56]	; (8002f94 <display_task+0x3f8>)
 8002f5c:	2101      	movs	r1, #1
 8002f5e:	2000      	movs	r0, #0
 8002f60:	f000 fdae 	bl	8003ac0 <UB_LCD_2x16_String>
			display.flag = 0;
 8002f64:	4b0c      	ldr	r3, [pc, #48]	; (8002f98 <display_task+0x3fc>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	711a      	strb	r2, [r3, #4]
		};break;
 8002f6a:	bf00      	nop
		}
		display.flag = 0;
 8002f6c:	4b0a      	ldr	r3, [pc, #40]	; (8002f98 <display_task+0x3fc>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	711a      	strb	r2, [r3, #4]

	}
}
 8002f72:	bf00      	nop
 8002f74:	372c      	adds	r7, #44	; 0x2c
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd90      	pop	{r4, r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	200000dc 	.word	0x200000dc
 8002f80:	20000130 	.word	0x20000130
 8002f84:	08004424 	.word	0x08004424
 8002f88:	08004438 	.word	0x08004438
 8002f8c:	0800444c 	.word	0x0800444c
 8002f90:	08004460 	.word	0x08004460
 8002f94:	08004470 	.word	0x08004470
 8002f98:	200000cc 	.word	0x200000cc

08002f9c <control_temp_task>:

void control_temp_task(){
 8002f9c:	b5b0      	push	{r4, r5, r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
	/*	Control de temperatura
	 * 	Esta funcion controla la temperatura interna del invernadero.
	 */

	if(abs(dht_exterior.temperatura - dht_interior.temperatura) < control.limite_delta_temp){
 8002fa0:	4b3d      	ldr	r3, [pc, #244]	; (8003098 <control_temp_task+0xfc>)
 8002fa2:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002fa6:	4b3d      	ldr	r3, [pc, #244]	; (800309c <control_temp_task+0x100>)
 8002fa8:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8002fac:	461a      	mov	r2, r3
 8002fae:	4623      	mov	r3, r4
 8002fb0:	f7fd f90e 	bl	80001d0 <__aeabi_dsub>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	460c      	mov	r4, r1
 8002fb8:	4618      	mov	r0, r3
 8002fba:	4621      	mov	r1, r4
 8002fbc:	f7fd fd56 	bl	8000a6c <__aeabi_d2iz>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	bfb8      	it	lt
 8002fc6:	425b      	neglt	r3, r3
 8002fc8:	4a35      	ldr	r2, [pc, #212]	; (80030a0 <control_temp_task+0x104>)
 8002fca:	7812      	ldrb	r2, [r2, #0]
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	da5b      	bge.n	8003088 <control_temp_task+0xec>
		// Si se tiene una diferencia de temperatura razonable entre el interior y el exterior se puede abrir la ventana.

		if(dht_interior.temperatura >= control.max_temp_fan){
 8002fd0:	4b32      	ldr	r3, [pc, #200]	; (800309c <control_temp_task+0x100>)
 8002fd2:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002fd6:	4b32      	ldr	r3, [pc, #200]	; (80030a0 <control_temp_task+0x104>)
 8002fd8:	785b      	ldrb	r3, [r3, #1]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fd fa46 	bl	800046c <__aeabi_i2d>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4620      	mov	r0, r4
 8002fe6:	4629      	mov	r1, r5
 8002fe8:	f7fd fd2c 	bl	8000a44 <__aeabi_dcmpge>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d005      	beq.n	8002ffe <control_temp_task+0x62>
			GPIO_SetBits(GPIOD,GPIO_Pin_14); // Se enciende el fan y la ventana.
 8002ff2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ff6:	482b      	ldr	r0, [pc, #172]	; (80030a4 <control_temp_task+0x108>)
 8002ff8:	f7fe f906 	bl	8001208 <GPIO_SetBits>
 8002ffc:	e015      	b.n	800302a <control_temp_task+0x8e>
		}
		else if(dht_exterior.temperatura <= control.min_temp_fan){
 8002ffe:	4b26      	ldr	r3, [pc, #152]	; (8003098 <control_temp_task+0xfc>)
 8003000:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8003004:	4b26      	ldr	r3, [pc, #152]	; (80030a0 <control_temp_task+0x104>)
 8003006:	789b      	ldrb	r3, [r3, #2]
 8003008:	4618      	mov	r0, r3
 800300a:	f7fd fa2f 	bl	800046c <__aeabi_i2d>
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4620      	mov	r0, r4
 8003014:	4629      	mov	r1, r5
 8003016:	f7fd fd0b 	bl	8000a30 <__aeabi_dcmple>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d004      	beq.n	800302a <control_temp_task+0x8e>
			GPIO_ResetBits(GPIOD,GPIO_Pin_14);
 8003020:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003024:	481f      	ldr	r0, [pc, #124]	; (80030a4 <control_temp_task+0x108>)
 8003026:	f7fe f8fe 	bl	8001226 <GPIO_ResetBits>
		}

		if(dht_interior.temperatura <= control.max_temp_calentador){
 800302a:	4b1c      	ldr	r3, [pc, #112]	; (800309c <control_temp_task+0x100>)
 800302c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8003030:	4b1b      	ldr	r3, [pc, #108]	; (80030a0 <control_temp_task+0x104>)
 8003032:	791b      	ldrb	r3, [r3, #4]
 8003034:	4618      	mov	r0, r3
 8003036:	f7fd fa19 	bl	800046c <__aeabi_i2d>
 800303a:	4602      	mov	r2, r0
 800303c:	460b      	mov	r3, r1
 800303e:	4620      	mov	r0, r4
 8003040:	4629      	mov	r1, r5
 8003042:	f7fd fcf5 	bl	8000a30 <__aeabi_dcmple>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <control_temp_task+0xbc>
			GPIO_SetBits(GPIOD,GPIO_Pin_12); // Se enciende el calentador.
 800304c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003050:	4814      	ldr	r0, [pc, #80]	; (80030a4 <control_temp_task+0x108>)
 8003052:	f7fe f8d9 	bl	8001208 <GPIO_SetBits>
	}
	else{
		// Si no se tiene una diferencia de temperatura razonable, es mejor no abrir la ventana.
		GPIO_ResetBits(GPIOD,GPIO_Pin_14 | GPIO_Pin_12);
	}
}
 8003056:	e01c      	b.n	8003092 <control_temp_task+0xf6>
		else if(dht_exterior.temperatura >= control.min_temp_calentador){
 8003058:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <control_temp_task+0xfc>)
 800305a:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 800305e:	4b10      	ldr	r3, [pc, #64]	; (80030a0 <control_temp_task+0x104>)
 8003060:	78db      	ldrb	r3, [r3, #3]
 8003062:	4618      	mov	r0, r3
 8003064:	f7fd fa02 	bl	800046c <__aeabi_i2d>
 8003068:	4602      	mov	r2, r0
 800306a:	460b      	mov	r3, r1
 800306c:	4620      	mov	r0, r4
 800306e:	4629      	mov	r1, r5
 8003070:	f7fd fce8 	bl	8000a44 <__aeabi_dcmpge>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d100      	bne.n	800307c <control_temp_task+0xe0>
}
 800307a:	e00a      	b.n	8003092 <control_temp_task+0xf6>
			GPIO_ResetBits(GPIOD,GPIO_Pin_12);
 800307c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003080:	4808      	ldr	r0, [pc, #32]	; (80030a4 <control_temp_task+0x108>)
 8003082:	f7fe f8d0 	bl	8001226 <GPIO_ResetBits>
}
 8003086:	e004      	b.n	8003092 <control_temp_task+0xf6>
		GPIO_ResetBits(GPIOD,GPIO_Pin_14 | GPIO_Pin_12);
 8003088:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 800308c:	4805      	ldr	r0, [pc, #20]	; (80030a4 <control_temp_task+0x108>)
 800308e:	f7fe f8ca 	bl	8001226 <GPIO_ResetBits>
}
 8003092:	bf00      	nop
 8003094:	bdb0      	pop	{r4, r5, r7, pc}
 8003096:	bf00      	nop
 8003098:	20000160 	.word	0x20000160
 800309c:	200001a8 	.word	0x200001a8
 80030a0:	200000c0 	.word	0x200000c0
 80030a4:	40020c00 	.word	0x40020c00

080030a8 <check_cultivo_task>:

void check_cultivo_task(){
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
	/*	cecck_cultivo_task()
	 * 	Esta funcion se encarga de cambiar los parametros del control del cultivo
	 * 	segun la etapa en la que se encuentre.
	 * 	Por Ej, en germinacion se situan ciertos parametros distintos que en cosecha.
	 */
	uint8_t i = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	71fb      	strb	r3, [r7, #7]

	if(cultivo.flag.control_activo){
 80030b2:	4b22      	ldr	r3, [pc, #136]	; (800313c <check_cultivo_task+0x94>)
 80030b4:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d038      	beq.n	8003134 <check_cultivo_task+0x8c>
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN); // Se obtiene la hora actual.
 80030c2:	2100      	movs	r1, #0
 80030c4:	481e      	ldr	r0, [pc, #120]	; (8003140 <check_cultivo_task+0x98>)
 80030c6:	f000 fa6b 	bl	80035a0 <TM_RTC_GetDateTime>

		for(i=0;i<2;i++){
 80030ca:	2300      	movs	r3, #0
 80030cc:	71fb      	strb	r3, [r7, #7]
 80030ce:	e02e      	b.n	800312e <check_cultivo_task+0x86>

			if(cultivo.etapa[i].year == datatime.year && cultivo.etapa[i].month == datatime.month && cultivo.etapa[i].date == datatime.date
 80030d0:	79fb      	ldrb	r3, [r7, #7]
 80030d2:	4a1a      	ldr	r2, [pc, #104]	; (800313c <check_cultivo_task+0x94>)
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	4413      	add	r3, r2
 80030d8:	3309      	adds	r3, #9
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	4b18      	ldr	r3, [pc, #96]	; (8003140 <check_cultivo_task+0x98>)
 80030de:	7a5b      	ldrb	r3, [r3, #9]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d121      	bne.n	8003128 <check_cultivo_task+0x80>
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	4a15      	ldr	r2, [pc, #84]	; (800313c <check_cultivo_task+0x94>)
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	4413      	add	r3, r2
 80030ec:	3308      	adds	r3, #8
 80030ee:	781a      	ldrb	r2, [r3, #0]
 80030f0:	4b13      	ldr	r3, [pc, #76]	; (8003140 <check_cultivo_task+0x98>)
 80030f2:	7a1b      	ldrb	r3, [r3, #8]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d117      	bne.n	8003128 <check_cultivo_task+0x80>
 80030f8:	79fb      	ldrb	r3, [r7, #7]
 80030fa:	4a10      	ldr	r2, [pc, #64]	; (800313c <check_cultivo_task+0x94>)
 80030fc:	011b      	lsls	r3, r3, #4
 80030fe:	4413      	add	r3, r2
 8003100:	3307      	adds	r3, #7
 8003102:	781a      	ldrb	r2, [r3, #0]
 8003104:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <check_cultivo_task+0x98>)
 8003106:	79db      	ldrb	r3, [r3, #7]
 8003108:	429a      	cmp	r2, r3
 800310a:	d10d      	bne.n	8003128 <check_cultivo_task+0x80>
					&& cultivo.etapa[i].hours == datatime.hours){
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	4a0b      	ldr	r2, [pc, #44]	; (800313c <check_cultivo_task+0x94>)
 8003110:	011b      	lsls	r3, r3, #4
 8003112:	4413      	add	r3, r2
 8003114:	3305      	adds	r3, #5
 8003116:	781a      	ldrb	r2, [r3, #0]
 8003118:	4b09      	ldr	r3, [pc, #36]	; (8003140 <check_cultivo_task+0x98>)
 800311a:	795b      	ldrb	r3, [r3, #5]
 800311c:	429a      	cmp	r2, r3
 800311e:	d103      	bne.n	8003128 <check_cultivo_task+0x80>
				// Se establecen los valores de control de la etapa cuando se llega al dia.
				cultivo.etapa_actual = i;
 8003120:	4a06      	ldr	r2, [pc, #24]	; (800313c <check_cultivo_task+0x94>)
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
		for(i=0;i<2;i++){
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	3301      	adds	r3, #1
 800312c:	71fb      	strb	r3, [r7, #7]
 800312e:	79fb      	ldrb	r3, [r7, #7]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d9cd      	bls.n	80030d0 <check_cultivo_task+0x28>
//				GPIO_ToggleBits(GPIOD,GPIO_Pin_15);
			}
		}
	}
}
 8003134:	bf00      	nop
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	200000dc 	.word	0x200000dc
 8003140:	2000014c 	.word	0x2000014c

08003144 <cargar_datos>:

void cargar_datos(){
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0

	//Temperatura
	control.limite_delta_temp = 5;
 8003148:	4b28      	ldr	r3, [pc, #160]	; (80031ec <cargar_datos+0xa8>)
 800314a:	2205      	movs	r2, #5
 800314c:	701a      	strb	r2, [r3, #0]
	control.max_temp_fan = 26;
 800314e:	4b27      	ldr	r3, [pc, #156]	; (80031ec <cargar_datos+0xa8>)
 8003150:	221a      	movs	r2, #26
 8003152:	705a      	strb	r2, [r3, #1]
	control.min_temp_fan = 25;
 8003154:	4b25      	ldr	r3, [pc, #148]	; (80031ec <cargar_datos+0xa8>)
 8003156:	2219      	movs	r2, #25
 8003158:	709a      	strb	r2, [r3, #2]
	control.max_temp_calentador = 18;
 800315a:	4b24      	ldr	r3, [pc, #144]	; (80031ec <cargar_datos+0xa8>)
 800315c:	2212      	movs	r2, #18
 800315e:	711a      	strb	r2, [r3, #4]
	control.min_temp_calentador = 17;
 8003160:	4b22      	ldr	r3, [pc, #136]	; (80031ec <cargar_datos+0xa8>)
 8003162:	2211      	movs	r2, #17
 8003164:	70da      	strb	r2, [r3, #3]
	control.flag.bomba_encendida = 0;
 8003166:	4a21      	ldr	r2, [pc, #132]	; (80031ec <cargar_datos+0xa8>)
 8003168:	7a13      	ldrb	r3, [r2, #8]
 800316a:	f36f 0300 	bfc	r3, #0, #1
 800316e:	7213      	strb	r3, [r2, #8]
	control.flag.fan_encendido = 0;
 8003170:	4a1e      	ldr	r2, [pc, #120]	; (80031ec <cargar_datos+0xa8>)
 8003172:	7a13      	ldrb	r3, [r2, #8]
 8003174:	f36f 0382 	bfc	r3, #2, #1
 8003178:	7213      	strb	r3, [r2, #8]
	control.flag.calentador_encendido = 0;
 800317a:	4a1c      	ldr	r2, [pc, #112]	; (80031ec <cargar_datos+0xa8>)
 800317c:	7a13      	ldrb	r3, [r2, #8]
 800317e:	f36f 0341 	bfc	r3, #1, #1
 8003182:	7213      	strb	r3, [r2, #8]

	//Cultivo
	cultivo.etapa[0].year = 18;
 8003184:	4b1a      	ldr	r3, [pc, #104]	; (80031f0 <cargar_datos+0xac>)
 8003186:	2212      	movs	r2, #18
 8003188:	725a      	strb	r2, [r3, #9]
	cultivo.etapa[0].month = 9;
 800318a:	4b19      	ldr	r3, [pc, #100]	; (80031f0 <cargar_datos+0xac>)
 800318c:	2209      	movs	r2, #9
 800318e:	721a      	strb	r2, [r3, #8]
	cultivo.etapa[0].date = 25;
 8003190:	4b17      	ldr	r3, [pc, #92]	; (80031f0 <cargar_datos+0xac>)
 8003192:	2219      	movs	r2, #25
 8003194:	71da      	strb	r2, [r3, #7]
	cultivo.etapa[0].hours = 11;
 8003196:	4b16      	ldr	r3, [pc, #88]	; (80031f0 <cargar_datos+0xac>)
 8003198:	220b      	movs	r2, #11
 800319a:	715a      	strb	r2, [r3, #5]

	cultivo.etapa[1].year = 18;
 800319c:	4b14      	ldr	r3, [pc, #80]	; (80031f0 <cargar_datos+0xac>)
 800319e:	2212      	movs	r2, #18
 80031a0:	765a      	strb	r2, [r3, #25]
	cultivo.etapa[1].month = 9;
 80031a2:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <cargar_datos+0xac>)
 80031a4:	2209      	movs	r2, #9
 80031a6:	761a      	strb	r2, [r3, #24]
	cultivo.etapa[1].date = 25;
 80031a8:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <cargar_datos+0xac>)
 80031aa:	2219      	movs	r2, #25
 80031ac:	75da      	strb	r2, [r3, #23]
	cultivo.etapa[1].hours = 12;
 80031ae:	4b10      	ldr	r3, [pc, #64]	; (80031f0 <cargar_datos+0xac>)
 80031b0:	220c      	movs	r2, #12
 80031b2:	755a      	strb	r2, [r3, #21]
	cultivo.contador = 14000;
 80031b4:	4b0e      	ldr	r3, [pc, #56]	; (80031f0 <cargar_datos+0xac>)
 80031b6:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80031ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	cultivo.flag.control_activo = 0;
 80031be:	4a0c      	ldr	r2, [pc, #48]	; (80031f0 <cargar_datos+0xac>)
 80031c0:	f892 306c 	ldrb.w	r3, [r2, #108]	; 0x6c
 80031c4:	f36f 0300 	bfc	r3, #0, #1
 80031c8:	f882 306c 	strb.w	r3, [r2, #108]	; 0x6c
	strcpy(cultivo.nombre,"Tomate");
 80031cc:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <cargar_datos+0xb0>)
 80031ce:	4a0a      	ldr	r2, [pc, #40]	; (80031f8 <cargar_datos+0xb4>)
 80031d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031d4:	6018      	str	r0, [r3, #0]
 80031d6:	3304      	adds	r3, #4
 80031d8:	8019      	strh	r1, [r3, #0]
 80031da:	3302      	adds	r3, #2
 80031dc:	0c0a      	lsrs	r2, r1, #16
 80031de:	701a      	strb	r2, [r3, #0]
}
 80031e0:	bf00      	nop
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	200000c0 	.word	0x200000c0
 80031f0:	200000dc 	.word	0x200000dc
 80031f4:	20000130 	.word	0x20000130
 80031f8:	08004480 	.word	0x08004480

080031fc <TM_RTC_Init>:
uint8_t TM_RTC_Months[2][12] = {
		{31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},	/* Not leap year */
		{31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}	/* Leap year */
};

uint32_t TM_RTC_Init(TM_RTC_ClockSource_t source) {
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	71fb      	strb	r3, [r7, #7]
	uint32_t status;
	uint8_t stat = 1;
 8003206:	2301      	movs	r3, #1
 8003208:	77fb      	strb	r3, [r7, #31]
	TM_RTC_t datatime;

	/* Enable PWR peripheral clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 800320a:	2101      	movs	r1, #1
 800320c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003210:	f7fe f8e2 	bl	80013d8 <RCC_APB1PeriphClockCmd>

	/* Allow access to BKP Domain */
	PWR_BackupAccessCmd(ENABLE);
 8003214:	2001      	movs	r0, #1
 8003216:	f7fe f83f 	bl	8001298 <PWR_BackupAccessCmd>

	/* Get RTC status */
	status = RTC_ReadBackupRegister(RTC_STATUS_REG);
 800321a:	2013      	movs	r0, #19
 800321c:	f7fe fc8a 	bl	8001b34 <RTC_ReadBackupRegister>
 8003220:	61b8      	str	r0, [r7, #24]

	if (status == RTC_STATUS_TIME_OK) {
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	f244 3221 	movw	r2, #17185	; 0x4321
 8003228:	4293      	cmp	r3, r2
 800322a:	d120      	bne.n	800326e <TM_RTC_Init+0x72>
		TM_RTC_Status = RTC_STATUS_TIME_OK;
 800322c:	4b39      	ldr	r3, [pc, #228]	; (8003314 <TM_RTC_Init+0x118>)
 800322e:	f244 3221 	movw	r2, #17185	; 0x4321
 8003232:	601a      	str	r2, [r3, #0]

		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d102      	bne.n	8003240 <TM_RTC_Init+0x44>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 800323a:	2000      	movs	r0, #0
 800323c:	f000 fa00 	bl	8003640 <TM_RTC_Config>
		}

		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8003240:	2000      	movs	r0, #0
 8003242:	f7fe f97f 	bl	8001544 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8003246:	f7fe f9e1 	bl	800160c <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 800324a:	2001      	movs	r0, #1
 800324c:	f7fe f97a 	bl	8001544 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8003250:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003254:	f7fe fcf8 	bl	8001c48 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8003258:	4b2f      	ldr	r3, [pc, #188]	; (8003318 <TM_RTC_Init+0x11c>)
 800325a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800325e:	615a      	str	r2, [r3, #20]

		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8003260:	f107 0308 	add.w	r3, r7, #8
 8003264:	2100      	movs	r1, #0
 8003266:	4618      	mov	r0, r3
 8003268:	f000 f99a 	bl	80035a0 <TM_RTC_GetDateTime>
 800326c:	e046      	b.n	80032fc <TM_RTC_Init+0x100>
	} else if (status == RTC_STATUS_INIT_OK) {
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	f241 2234 	movw	r2, #4660	; 0x1234
 8003274:	4293      	cmp	r3, r2
 8003276:	d120      	bne.n	80032ba <TM_RTC_Init+0xbe>
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8003278:	4b26      	ldr	r3, [pc, #152]	; (8003314 <TM_RTC_Init+0x118>)
 800327a:	f241 2234 	movw	r2, #4660	; 0x1234
 800327e:	601a      	str	r2, [r3, #0]

		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8003280:	79fb      	ldrb	r3, [r7, #7]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d102      	bne.n	800328c <TM_RTC_Init+0x90>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8003286:	2000      	movs	r0, #0
 8003288:	f000 f9da 	bl	8003640 <TM_RTC_Config>
		}

		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 800328c:	2000      	movs	r0, #0
 800328e:	f7fe f959 	bl	8001544 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8003292:	f7fe f9bb 	bl	800160c <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8003296:	2001      	movs	r0, #1
 8003298:	f7fe f954 	bl	8001544 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 800329c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80032a0:	f7fe fcd2 	bl	8001c48 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 80032a4:	4b1c      	ldr	r3, [pc, #112]	; (8003318 <TM_RTC_Init+0x11c>)
 80032a6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80032aa:	615a      	str	r2, [r3, #20]

		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 80032ac:	f107 0308 	add.w	r3, r7, #8
 80032b0:	2100      	movs	r1, #0
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 f974 	bl	80035a0 <TM_RTC_GetDateTime>
 80032b8:	e020      	b.n	80032fc <TM_RTC_Init+0x100>
	} else {
		TM_RTC_Status = RTC_STATUS_ZERO;
 80032ba:	4b16      	ldr	r3, [pc, #88]	; (8003314 <TM_RTC_Init+0x118>)
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]
		/* Return status = 0 -> RTC Never initialized before */
		stat = RTC_STATUS_ZERO;
 80032c0:	2300      	movs	r3, #0
 80032c2:	77fb      	strb	r3, [r7, #31]
		/* Config RTC */
		TM_RTC_Config(source);
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f000 f9ba 	bl	8003640 <TM_RTC_Config>

		/* Set date and time */
		datatime.date = 24;    //Dia de la semana
 80032cc:	2318      	movs	r3, #24
 80032ce:	73fb      	strb	r3, [r7, #15]
		datatime.month = 9;
 80032d0:	2309      	movs	r3, #9
 80032d2:	743b      	strb	r3, [r7, #16]
		datatime.year = 18;
 80032d4:	2312      	movs	r3, #18
 80032d6:	747b      	strb	r3, [r7, #17]
		datatime.hours = 10;
 80032d8:	230a      	movs	r3, #10
 80032da:	737b      	strb	r3, [r7, #13]
		datatime.minutes = 47;
 80032dc:	232f      	movs	r3, #47	; 0x2f
 80032de:	733b      	strb	r3, [r7, #12]
		datatime.seconds = 0;
 80032e0:	2300      	movs	r3, #0
 80032e2:	723b      	strb	r3, [r7, #8]
		datatime.day = 1;      //1: Lunes
 80032e4:	2301      	movs	r3, #1
 80032e6:	73bb      	strb	r3, [r7, #14]

		/* Set date and time */
		TM_RTC_SetDateTime(&datatime, TM_RTC_Format_BIN);
 80032e8:	f107 0308 	add.w	r3, r7, #8
 80032ec:	2100      	movs	r1, #0
 80032ee:	4618      	mov	r0, r3
 80032f0:	f000 f814 	bl	800331c <TM_RTC_SetDateTime>

		/* Initialized OK */
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 80032f4:	4b07      	ldr	r3, [pc, #28]	; (8003314 <TM_RTC_Init+0x118>)
 80032f6:	f241 2234 	movw	r2, #4660	; 0x1234
 80032fa:	601a      	str	r2, [r3, #0]
	}
	/* If first time initialized */
	if (stat == RTC_STATUS_ZERO) {
 80032fc:	7ffb      	ldrb	r3, [r7, #31]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <TM_RTC_Init+0x10a>
		return 0;
 8003302:	2300      	movs	r3, #0
 8003304:	e001      	b.n	800330a <TM_RTC_Init+0x10e>
	}
	return TM_RTC_Status;
 8003306:	4b03      	ldr	r3, [pc, #12]	; (8003314 <TM_RTC_Init+0x118>)
 8003308:	681b      	ldr	r3, [r3, #0]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3720      	adds	r7, #32
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	200000b8 	.word	0x200000b8
 8003318:	40013c00 	.word	0x40013c00

0800331c <TM_RTC_SetDateTime>:

TM_RTC_Result_t TM_RTC_SetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	b087      	sub	sp, #28
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	460b      	mov	r3, r1
 8003326:	70fb      	strb	r3, [r7, #3]
	TM_RTC_t tmp;

	/* Check date and time validation */
	if (format == TM_RTC_Format_BCD) {
 8003328:	78fb      	ldrb	r3, [r7, #3]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d177      	bne.n	800341e <TM_RTC_SetDateTime+0x102>
		tmp.date = RTC_BCD2BIN(data->date);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	79db      	ldrb	r3, [r3, #7]
 8003332:	091b      	lsrs	r3, r3, #4
 8003334:	b2db      	uxtb	r3, r3
 8003336:	461a      	mov	r2, r3
 8003338:	0092      	lsls	r2, r2, #2
 800333a:	4413      	add	r3, r2
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	b2da      	uxtb	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	79db      	ldrb	r3, [r3, #7]
 8003344:	f003 030f 	and.w	r3, r3, #15
 8003348:	b2db      	uxtb	r3, r3
 800334a:	4413      	add	r3, r2
 800334c:	b2db      	uxtb	r3, r3
 800334e:	73fb      	strb	r3, [r7, #15]
		tmp.month = RTC_BCD2BIN(data->month);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	7a1b      	ldrb	r3, [r3, #8]
 8003354:	091b      	lsrs	r3, r3, #4
 8003356:	b2db      	uxtb	r3, r3
 8003358:	461a      	mov	r2, r3
 800335a:	0092      	lsls	r2, r2, #2
 800335c:	4413      	add	r3, r2
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	b2da      	uxtb	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	7a1b      	ldrb	r3, [r3, #8]
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	b2db      	uxtb	r3, r3
 800336c:	4413      	add	r3, r2
 800336e:	b2db      	uxtb	r3, r3
 8003370:	743b      	strb	r3, [r7, #16]
		tmp.year = RTC_BCD2BIN(data->year);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	7a5b      	ldrb	r3, [r3, #9]
 8003376:	091b      	lsrs	r3, r3, #4
 8003378:	b2db      	uxtb	r3, r3
 800337a:	461a      	mov	r2, r3
 800337c:	0092      	lsls	r2, r2, #2
 800337e:	4413      	add	r3, r2
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	b2da      	uxtb	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	7a5b      	ldrb	r3, [r3, #9]
 8003388:	f003 030f 	and.w	r3, r3, #15
 800338c:	b2db      	uxtb	r3, r3
 800338e:	4413      	add	r3, r2
 8003390:	b2db      	uxtb	r3, r3
 8003392:	747b      	strb	r3, [r7, #17]
		tmp.hours = RTC_BCD2BIN(data->hours);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	795b      	ldrb	r3, [r3, #5]
 8003398:	091b      	lsrs	r3, r3, #4
 800339a:	b2db      	uxtb	r3, r3
 800339c:	461a      	mov	r2, r3
 800339e:	0092      	lsls	r2, r2, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	b2da      	uxtb	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	795b      	ldrb	r3, [r3, #5]
 80033aa:	f003 030f 	and.w	r3, r3, #15
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	4413      	add	r3, r2
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	737b      	strb	r3, [r7, #13]
		tmp.minutes = RTC_BCD2BIN(data->minutes);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	791b      	ldrb	r3, [r3, #4]
 80033ba:	091b      	lsrs	r3, r3, #4
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	461a      	mov	r2, r3
 80033c0:	0092      	lsls	r2, r2, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	791b      	ldrb	r3, [r3, #4]
 80033cc:	f003 030f 	and.w	r3, r3, #15
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	4413      	add	r3, r2
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	733b      	strb	r3, [r7, #12]
		tmp.seconds = RTC_BCD2BIN(data->seconds);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	091b      	lsrs	r3, r3, #4
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	461a      	mov	r2, r3
 80033e2:	0092      	lsls	r2, r2, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	b2da      	uxtb	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	f003 030f 	and.w	r3, r3, #15
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	4413      	add	r3, r2
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	723b      	strb	r3, [r7, #8]
		tmp.day = RTC_BCD2BIN(data->day);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	799b      	ldrb	r3, [r3, #6]
 80033fe:	091b      	lsrs	r3, r3, #4
 8003400:	b2db      	uxtb	r3, r3
 8003402:	461a      	mov	r2, r3
 8003404:	0092      	lsls	r2, r2, #2
 8003406:	4413      	add	r3, r2
 8003408:	005b      	lsls	r3, r3, #1
 800340a:	b2da      	uxtb	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	799b      	ldrb	r3, [r3, #6]
 8003410:	f003 030f 	and.w	r3, r3, #15
 8003414:	b2db      	uxtb	r3, r3
 8003416:	4413      	add	r3, r2
 8003418:	b2db      	uxtb	r3, r3
 800341a:	73bb      	strb	r3, [r7, #14]
 800341c:	e014      	b.n	8003448 <TM_RTC_SetDateTime+0x12c>
	} else {
		tmp.date = data->date;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	79db      	ldrb	r3, [r3, #7]
 8003422:	73fb      	strb	r3, [r7, #15]
		tmp.month = data->month;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	7a1b      	ldrb	r3, [r3, #8]
 8003428:	743b      	strb	r3, [r7, #16]
		tmp.year = data->year;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	7a5b      	ldrb	r3, [r3, #9]
 800342e:	747b      	strb	r3, [r7, #17]
		tmp.hours = data->hours;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	795b      	ldrb	r3, [r3, #5]
 8003434:	737b      	strb	r3, [r7, #13]
		tmp.minutes = data->minutes;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	791b      	ldrb	r3, [r3, #4]
 800343a:	733b      	strb	r3, [r7, #12]
		tmp.seconds = data->seconds;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	723b      	strb	r3, [r7, #8]
		tmp.day = data->day;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	799b      	ldrb	r3, [r3, #6]
 8003446:	73bb      	strb	r3, [r7, #14]
	}

	/* Check year and month */
	if (
			tmp.year > 99 ||
 8003448:	7c7b      	ldrb	r3, [r7, #17]
	if (
 800344a:	2b63      	cmp	r3, #99	; 0x63
 800344c:	d84b      	bhi.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.month == 0 ||
 800344e:	7c3b      	ldrb	r3, [r7, #16]
			tmp.year > 99 ||
 8003450:	2b00      	cmp	r3, #0
 8003452:	d048      	beq.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.month > 12 ||
 8003454:	7c3b      	ldrb	r3, [r7, #16]
			tmp.month == 0 ||
 8003456:	2b0c      	cmp	r3, #12
 8003458:	d845      	bhi.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.date == 0 ||
 800345a:	7bfb      	ldrb	r3, [r7, #15]
			tmp.month > 12 ||
 800345c:	2b00      	cmp	r3, #0
 800345e:	d042      	beq.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8003460:	7bf9      	ldrb	r1, [r7, #15]
 8003462:	7c7b      	ldrb	r3, [r7, #17]
 8003464:	f003 0303 	and.w	r3, r3, #3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10e      	bne.n	800348a <TM_RTC_SetDateTime+0x16e>
 800346c:	7c7b      	ldrb	r3, [r7, #17]
 800346e:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8003472:	4b45      	ldr	r3, [pc, #276]	; (8003588 <TM_RTC_SetDateTime+0x26c>)
 8003474:	fb83 0302 	smull	r0, r3, r3, r2
 8003478:	1158      	asrs	r0, r3, #5
 800347a:	17d3      	asrs	r3, r2, #31
 800347c:	1ac3      	subs	r3, r0, r3
 800347e:	2064      	movs	r0, #100	; 0x64
 8003480:	fb00 f303 	mul.w	r3, r0, r3
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10f      	bne.n	80034aa <TM_RTC_SetDateTime+0x18e>
 800348a:	7c7b      	ldrb	r3, [r7, #17]
 800348c:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8003490:	4b3d      	ldr	r3, [pc, #244]	; (8003588 <TM_RTC_SetDateTime+0x26c>)
 8003492:	fb83 0302 	smull	r0, r3, r3, r2
 8003496:	11d8      	asrs	r0, r3, #7
 8003498:	17d3      	asrs	r3, r2, #31
 800349a:	1ac3      	subs	r3, r0, r3
 800349c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80034a0:	fb00 f303 	mul.w	r3, r0, r3
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <TM_RTC_SetDateTime+0x192>
 80034aa:	2201      	movs	r2, #1
 80034ac:	e000      	b.n	80034b0 <TM_RTC_SetDateTime+0x194>
 80034ae:	2200      	movs	r2, #0
 80034b0:	7c3b      	ldrb	r3, [r7, #16]
 80034b2:	1e58      	subs	r0, r3, #1
 80034b4:	4c35      	ldr	r4, [pc, #212]	; (800358c <TM_RTC_SetDateTime+0x270>)
 80034b6:	4613      	mov	r3, r2
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	4413      	add	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4423      	add	r3, r4
 80034c0:	4403      	add	r3, r0
 80034c2:	781b      	ldrb	r3, [r3, #0]
			tmp.date == 0 ||
 80034c4:	4299      	cmp	r1, r3
 80034c6:	d80e      	bhi.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.hours > 23 ||
 80034c8:	7b7b      	ldrb	r3, [r7, #13]
			tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 80034ca:	2b17      	cmp	r3, #23
 80034cc:	d80b      	bhi.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.minutes > 59 ||
 80034ce:	7b3b      	ldrb	r3, [r7, #12]
			tmp.hours > 23 ||
 80034d0:	2b3b      	cmp	r3, #59	; 0x3b
 80034d2:	d808      	bhi.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.seconds > 59 ||
 80034d4:	7a3b      	ldrb	r3, [r7, #8]
			tmp.minutes > 59 ||
 80034d6:	2b3b      	cmp	r3, #59	; 0x3b
 80034d8:	d805      	bhi.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.day == 0 ||
 80034da:	7bbb      	ldrb	r3, [r7, #14]
			tmp.seconds > 59 ||
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d002      	beq.n	80034e6 <TM_RTC_SetDateTime+0x1ca>
			tmp.day > 7
 80034e0:	7bbb      	ldrb	r3, [r7, #14]
			tmp.day == 0 ||
 80034e2:	2b07      	cmp	r3, #7
 80034e4:	d901      	bls.n	80034ea <TM_RTC_SetDateTime+0x1ce>
	) {
		/* Invalid date */
		return TM_RTC_Result_Error; 
 80034e6:	2301      	movs	r3, #1
 80034e8:	e04a      	b.n	8003580 <TM_RTC_SetDateTime+0x264>
	}

	/* Fill time */
	RTC_TimeStruct.RTC_Hours = data->hours;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	795a      	ldrb	r2, [r3, #5]
 80034ee:	4b28      	ldr	r3, [pc, #160]	; (8003590 <TM_RTC_SetDateTime+0x274>)
 80034f0:	701a      	strb	r2, [r3, #0]
	RTC_TimeStruct.RTC_Minutes = data->minutes;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	791a      	ldrb	r2, [r3, #4]
 80034f6:	4b26      	ldr	r3, [pc, #152]	; (8003590 <TM_RTC_SetDateTime+0x274>)
 80034f8:	705a      	strb	r2, [r3, #1]
	RTC_TimeStruct.RTC_Seconds = data->seconds;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	781a      	ldrb	r2, [r3, #0]
 80034fe:	4b24      	ldr	r3, [pc, #144]	; (8003590 <TM_RTC_SetDateTime+0x274>)
 8003500:	709a      	strb	r2, [r3, #2]
	/* Fill date */
	RTC_DateStruct.RTC_Date = data->date;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	79da      	ldrb	r2, [r3, #7]
 8003506:	4b23      	ldr	r3, [pc, #140]	; (8003594 <TM_RTC_SetDateTime+0x278>)
 8003508:	709a      	strb	r2, [r3, #2]
	RTC_DateStruct.RTC_Month = data->month;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	7a1a      	ldrb	r2, [r3, #8]
 800350e:	4b21      	ldr	r3, [pc, #132]	; (8003594 <TM_RTC_SetDateTime+0x278>)
 8003510:	705a      	strb	r2, [r3, #1]
	RTC_DateStruct.RTC_Year = data->year;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	7a5a      	ldrb	r2, [r3, #9]
 8003516:	4b1f      	ldr	r3, [pc, #124]	; (8003594 <TM_RTC_SetDateTime+0x278>)
 8003518:	70da      	strb	r2, [r3, #3]
	RTC_DateStruct.RTC_WeekDay = data->day;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	799a      	ldrb	r2, [r3, #6]
 800351e:	4b1d      	ldr	r3, [pc, #116]	; (8003594 <TM_RTC_SetDateTime+0x278>)
 8003520:	701a      	strb	r2, [r3, #0]

	/* Set the RTC time base to 1s and hours format to 24h */
	RTC_InitStruct.RTC_HourFormat = RTC_HourFormat_24;
 8003522:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <TM_RTC_SetDateTime+0x27c>)
 8003524:	2200      	movs	r2, #0
 8003526:	601a      	str	r2, [r3, #0]
	RTC_InitStruct.RTC_AsynchPrediv = RTC_ASYNC_PREDIV;
 8003528:	4b1b      	ldr	r3, [pc, #108]	; (8003598 <TM_RTC_SetDateTime+0x27c>)
 800352a:	221f      	movs	r2, #31
 800352c:	605a      	str	r2, [r3, #4]
	RTC_InitStruct.RTC_SynchPrediv = RTC_SYNC_PREDIV;
 800352e:	4b1a      	ldr	r3, [pc, #104]	; (8003598 <TM_RTC_SetDateTime+0x27c>)
 8003530:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8003534:	609a      	str	r2, [r3, #8]
	RTC_Init(&RTC_InitStruct);
 8003536:	4818      	ldr	r0, [pc, #96]	; (8003598 <TM_RTC_SetDateTime+0x27c>)
 8003538:	f7fd ffc8 	bl	80014cc <RTC_Init>

	/* Set time */
	if (format == TM_RTC_Format_BCD) {
 800353c:	78fb      	ldrb	r3, [r7, #3]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d104      	bne.n	800354c <TM_RTC_SetDateTime+0x230>
		RTC_SetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8003542:	4913      	ldr	r1, [pc, #76]	; (8003590 <TM_RTC_SetDateTime+0x274>)
 8003544:	2001      	movs	r0, #1
 8003546:	f7fe f89d 	bl	8001684 <RTC_SetTime>
 800354a:	e003      	b.n	8003554 <TM_RTC_SetDateTime+0x238>
	} else {
		RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 800354c:	4910      	ldr	r1, [pc, #64]	; (8003590 <TM_RTC_SetDateTime+0x274>)
 800354e:	2000      	movs	r0, #0
 8003550:	f7fe f898 	bl	8001684 <RTC_SetTime>
	}

	/* Set date */
	if (format == TM_RTC_Format_BCD) {
 8003554:	78fb      	ldrb	r3, [r7, #3]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d104      	bne.n	8003564 <TM_RTC_SetDateTime+0x248>
		RTC_SetDate(RTC_Format_BCD, &RTC_DateStruct);
 800355a:	490e      	ldr	r1, [pc, #56]	; (8003594 <TM_RTC_SetDateTime+0x278>)
 800355c:	2001      	movs	r0, #1
 800355e:	f7fe f96d 	bl	800183c <RTC_SetDate>
 8003562:	e003      	b.n	800356c <TM_RTC_SetDateTime+0x250>
	} else {
		RTC_SetDate(RTC_Format_BIN, &RTC_DateStruct);
 8003564:	490b      	ldr	r1, [pc, #44]	; (8003594 <TM_RTC_SetDateTime+0x278>)
 8003566:	2000      	movs	r0, #0
 8003568:	f7fe f968 	bl	800183c <RTC_SetDate>
	}	

	if (TM_RTC_Status != RTC_STATUS_ZERO) {
 800356c:	4b0b      	ldr	r3, [pc, #44]	; (800359c <TM_RTC_SetDateTime+0x280>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d004      	beq.n	800357e <TM_RTC_SetDateTime+0x262>
		/* Write backup registers */
		RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_TIME_OK);
 8003574:	f244 3121 	movw	r1, #17185	; 0x4321
 8003578:	2013      	movs	r0, #19
 800357a:	f7fe fac1 	bl	8001b00 <RTC_WriteBackupRegister>
	}

	/* Return OK */
	return TM_RTC_Result_Ok;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	371c      	adds	r7, #28
 8003584:	46bd      	mov	sp, r7
 8003586:	bd90      	pop	{r4, r7, pc}
 8003588:	51eb851f 	.word	0x51eb851f
 800358c:	20000000 	.word	0x20000000
 8003590:	200001f0 	.word	0x200001f0
 8003594:	20000200 	.word	0x20000200
 8003598:	200001f4 	.word	0x200001f4
 800359c:	200000b8 	.word	0x200000b8

080035a0 <TM_RTC_GetDateTime>:

	/* Return status from set date time function */
	return TM_RTC_SetDateTime(&tmp, TM_RTC_Format_BIN);
}

void TM_RTC_GetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	460b      	mov	r3, r1
 80035aa:	70fb      	strb	r3, [r7, #3]
	uint32_t unix;

	/* Get time */
	if (format == TM_RTC_Format_BIN) {
 80035ac:	78fb      	ldrb	r3, [r7, #3]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d104      	bne.n	80035bc <TM_RTC_GetDateTime+0x1c>
		RTC_GetTime(RTC_Format_BIN, &RTC_TimeStruct);
 80035b2:	4920      	ldr	r1, [pc, #128]	; (8003634 <TM_RTC_GetDateTime+0x94>)
 80035b4:	2000      	movs	r0, #0
 80035b6:	f7fe f8ef 	bl	8001798 <RTC_GetTime>
 80035ba:	e003      	b.n	80035c4 <TM_RTC_GetDateTime+0x24>
	} else {
		RTC_GetTime(RTC_Format_BCD, &RTC_TimeStruct);
 80035bc:	491d      	ldr	r1, [pc, #116]	; (8003634 <TM_RTC_GetDateTime+0x94>)
 80035be:	2001      	movs	r0, #1
 80035c0:	f7fe f8ea 	bl	8001798 <RTC_GetTime>
	}

	/* Format hours */
	data->hours = RTC_TimeStruct.RTC_Hours;
 80035c4:	4b1b      	ldr	r3, [pc, #108]	; (8003634 <TM_RTC_GetDateTime+0x94>)
 80035c6:	781a      	ldrb	r2, [r3, #0]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	715a      	strb	r2, [r3, #5]
	data->minutes = RTC_TimeStruct.RTC_Minutes;
 80035cc:	4b19      	ldr	r3, [pc, #100]	; (8003634 <TM_RTC_GetDateTime+0x94>)
 80035ce:	785a      	ldrb	r2, [r3, #1]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	711a      	strb	r2, [r3, #4]
	data->seconds = RTC_TimeStruct.RTC_Seconds;
 80035d4:	4b17      	ldr	r3, [pc, #92]	; (8003634 <TM_RTC_GetDateTime+0x94>)
 80035d6:	789a      	ldrb	r2, [r3, #2]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	701a      	strb	r2, [r3, #0]

	/* Get subseconds */
	data->subseconds = RTC->SSR;
 80035dc:	4b16      	ldr	r3, [pc, #88]	; (8003638 <TM_RTC_GetDateTime+0x98>)
 80035de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	805a      	strh	r2, [r3, #2]

	/* Get date */
	if (format == TM_RTC_Format_BIN) {
 80035e6:	78fb      	ldrb	r3, [r7, #3]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d104      	bne.n	80035f6 <TM_RTC_GetDateTime+0x56>
		RTC_GetDate(RTC_Format_BIN, &RTC_DateStruct);
 80035ec:	4913      	ldr	r1, [pc, #76]	; (800363c <TM_RTC_GetDateTime+0x9c>)
 80035ee:	2000      	movs	r0, #0
 80035f0:	f7fe f9b4 	bl	800195c <RTC_GetDate>
 80035f4:	e003      	b.n	80035fe <TM_RTC_GetDateTime+0x5e>
	} else {
		RTC_GetDate(RTC_Format_BCD, &RTC_DateStruct);
 80035f6:	4911      	ldr	r1, [pc, #68]	; (800363c <TM_RTC_GetDateTime+0x9c>)
 80035f8:	2001      	movs	r0, #1
 80035fa:	f7fe f9af 	bl	800195c <RTC_GetDate>
	}

	/* Format date */
	data->year = RTC_DateStruct.RTC_Year;
 80035fe:	4b0f      	ldr	r3, [pc, #60]	; (800363c <TM_RTC_GetDateTime+0x9c>)
 8003600:	78da      	ldrb	r2, [r3, #3]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	725a      	strb	r2, [r3, #9]
	data->month = RTC_DateStruct.RTC_Month;
 8003606:	4b0d      	ldr	r3, [pc, #52]	; (800363c <TM_RTC_GetDateTime+0x9c>)
 8003608:	785a      	ldrb	r2, [r3, #1]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	721a      	strb	r2, [r3, #8]
	data->date = RTC_DateStruct.RTC_Date;
 800360e:	4b0b      	ldr	r3, [pc, #44]	; (800363c <TM_RTC_GetDateTime+0x9c>)
 8003610:	789a      	ldrb	r2, [r3, #2]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	71da      	strb	r2, [r3, #7]
	data->day = RTC_DateStruct.RTC_WeekDay;
 8003616:	4b09      	ldr	r3, [pc, #36]	; (800363c <TM_RTC_GetDateTime+0x9c>)
 8003618:	781a      	ldrb	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	719a      	strb	r2, [r3, #6]

	/* Calculate unix offset */
	unix = TM_RTC_GetUnixTimeStamp(data);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f8ec 	bl	80037fc <TM_RTC_GetUnixTimeStamp>
 8003624:	60f8      	str	r0, [r7, #12]
	data->unix = unix;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	60da      	str	r2, [r3, #12]
}
 800362c:	bf00      	nop
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	200001f0 	.word	0x200001f0
 8003638:	40002800 	.word	0x40002800
 800363c:	20000200 	.word	0x20000200

08003640 <TM_RTC_Config>:
uint16_t TM_RTC_GetDaysInYear(uint8_t year) {
	/* Return days in year */
	return RTC_DAYS_IN_YEAR(2000 + year);
}

void TM_RTC_Config(TM_RTC_ClockSource_t source) {
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	71fb      	strb	r3, [r7, #7]
	if (source == TM_RTC_ClockSource_Internal) {
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10e      	bne.n	800366e <TM_RTC_Config+0x2e>
		/* Enable the LSI OSC */
		RCC_LSICmd(ENABLE);
 8003650:	2001      	movs	r0, #1
 8003652:	f7fd fe53 	bl	80012fc <RCC_LSICmd>

		/* Wait till LSI is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET);
 8003656:	bf00      	nop
 8003658:	2061      	movs	r0, #97	; 0x61
 800365a:	f7fd fefd 	bl	8001458 <RCC_GetFlagStatus>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0f9      	beq.n	8003658 <TM_RTC_Config+0x18>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSI);
 8003664:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003668:	f7fd fe58 	bl	800131c <RCC_RTCCLKConfig>
 800366c:	e010      	b.n	8003690 <TM_RTC_Config+0x50>
	} else if (source == TM_RTC_ClockSource_External) {
 800366e:	79fb      	ldrb	r3, [r7, #7]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d10d      	bne.n	8003690 <TM_RTC_Config+0x50>
		/* Enable the LSE OSC */
		RCC_LSEConfig(RCC_LSE_ON);
 8003674:	2001      	movs	r0, #1
 8003676:	f7fd fe1f 	bl	80012b8 <RCC_LSEConfig>

		/* Wait till LSE is ready */ 
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET);
 800367a:	bf00      	nop
 800367c:	2041      	movs	r0, #65	; 0x41
 800367e:	f7fd feeb 	bl	8001458 <RCC_GetFlagStatus>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d0f9      	beq.n	800367c <TM_RTC_Config+0x3c>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 8003688:	f44f 7080 	mov.w	r0, #256	; 0x100
 800368c:	f7fd fe46 	bl	800131c <RCC_RTCCLKConfig>
	}

	/* Enable the RTC Clock */
	RCC_RTCCLKCmd(ENABLE);
 8003690:	2001      	movs	r0, #1
 8003692:	f7fd fe71 	bl	8001378 <RCC_RTCCLKCmd>

	/* Disable write protection */
	RTC_WriteProtectionCmd(DISABLE);
 8003696:	2000      	movs	r0, #0
 8003698:	f7fd ff54 	bl	8001544 <RTC_WriteProtectionCmd>

	/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
	RTC_WaitForSynchro();
 800369c:	f7fd ffb6 	bl	800160c <RTC_WaitForSynchro>

	/* Enable write protection */
	RTC_WriteProtectionCmd(ENABLE);
 80036a0:	2001      	movs	r0, #1
 80036a2:	f7fd ff4f 	bl	8001544 <RTC_WriteProtectionCmd>

	/* Write status */
	RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_INIT_OK);
 80036a6:	f241 2134 	movw	r1, #4660	; 0x1234
 80036aa:	2013      	movs	r0, #19
 80036ac:	f7fe fa28 	bl	8001b00 <RTC_WriteBackupRegister>
}
 80036b0:	bf00      	nop
 80036b2:	3708      	adds	r7, #8
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <TM_RTC_Interrupts>:

void TM_RTC_Interrupts(TM_RTC_Int_t int_value) {
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	71fb      	strb	r3, [r7, #7]
	uint32_t int_val;

	/* Clear pending bit */
	EXTI->PR = 0x00400000;
 80036c2:	4b49      	ldr	r3, [pc, #292]	; (80037e8 <TM_RTC_Interrupts+0x130>)
 80036c4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80036c8:	615a      	str	r2, [r3, #20]

	/* Disable wakeup interrupt */
	RTC_WakeUpCmd(DISABLE);
 80036ca:	2000      	movs	r0, #0
 80036cc:	f7fe f9ce 	bl	8001a6c <RTC_WakeUpCmd>

	/* Disable RTC interrupt flag */
	RTC_ITConfig(RTC_IT_WUT, DISABLE);
 80036d0:	2100      	movs	r1, #0
 80036d2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80036d6:	f7fe fa45 	bl	8001b64 <RTC_ITConfig>

	/* NVIC init for RTC */
	NVIC_InitStruct.NVIC_IRQChannel = RTC_WKUP_IRQn;
 80036da:	4b44      	ldr	r3, [pc, #272]	; (80037ec <TM_RTC_Interrupts+0x134>)
 80036dc:	2203      	movs	r2, #3
 80036de:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = RTC_PRIORITY;
 80036e0:	4b42      	ldr	r3, [pc, #264]	; (80037ec <TM_RTC_Interrupts+0x134>)
 80036e2:	2204      	movs	r2, #4
 80036e4:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = RTC_WAKEUP_SUBPRIORITY;
 80036e6:	4b41      	ldr	r3, [pc, #260]	; (80037ec <TM_RTC_Interrupts+0x134>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	709a      	strb	r2, [r3, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = DISABLE;
 80036ec:	4b3f      	ldr	r3, [pc, #252]	; (80037ec <TM_RTC_Interrupts+0x134>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&NVIC_InitStruct); 
 80036f2:	483e      	ldr	r0, [pc, #248]	; (80037ec <TM_RTC_Interrupts+0x134>)
 80036f4:	f7fd fa02 	bl	8000afc <NVIC_Init>

	/* RTC connected to EXTI_Line22 */
	EXTI_InitStruct.EXTI_Line = EXTI_Line22;
 80036f8:	4b3d      	ldr	r3, [pc, #244]	; (80037f0 <TM_RTC_Interrupts+0x138>)
 80036fa:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80036fe:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8003700:	4b3b      	ldr	r3, [pc, #236]	; (80037f0 <TM_RTC_Interrupts+0x138>)
 8003702:	2200      	movs	r2, #0
 8003704:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8003706:	4b3a      	ldr	r3, [pc, #232]	; (80037f0 <TM_RTC_Interrupts+0x138>)
 8003708:	2208      	movs	r2, #8
 800370a:	715a      	strb	r2, [r3, #5]
	EXTI_InitStruct.EXTI_LineCmd = DISABLE;
 800370c:	4b38      	ldr	r3, [pc, #224]	; (80037f0 <TM_RTC_Interrupts+0x138>)
 800370e:	2200      	movs	r2, #0
 8003710:	719a      	strb	r2, [r3, #6]
	EXTI_Init(&EXTI_InitStruct);
 8003712:	4837      	ldr	r0, [pc, #220]	; (80037f0 <TM_RTC_Interrupts+0x138>)
 8003714:	f7fd fc44 	bl	8000fa0 <EXTI_Init>

	if (int_value != TM_RTC_Int_Disable) {
 8003718:	79fb      	ldrb	r3, [r7, #7]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d05f      	beq.n	80037de <TM_RTC_Interrupts+0x126>
		/* Enable NVIC */
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 800371e:	4b33      	ldr	r3, [pc, #204]	; (80037ec <TM_RTC_Interrupts+0x134>)
 8003720:	2201      	movs	r2, #1
 8003722:	70da      	strb	r2, [r3, #3]
		NVIC_Init(&NVIC_InitStruct); 
 8003724:	4831      	ldr	r0, [pc, #196]	; (80037ec <TM_RTC_Interrupts+0x134>)
 8003726:	f7fd f9e9 	bl	8000afc <NVIC_Init>
		/* Enable EXT1 interrupt */
		EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 800372a:	4b31      	ldr	r3, [pc, #196]	; (80037f0 <TM_RTC_Interrupts+0x138>)
 800372c:	2201      	movs	r2, #1
 800372e:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStruct);
 8003730:	482f      	ldr	r0, [pc, #188]	; (80037f0 <TM_RTC_Interrupts+0x138>)
 8003732:	f7fd fc35 	bl	8000fa0 <EXTI_Init>

		/* First disable wake up command */
		RTC_WakeUpCmd(DISABLE);
 8003736:	2000      	movs	r0, #0
 8003738:	f7fe f998 	bl	8001a6c <RTC_WakeUpCmd>

		if (int_value == TM_RTC_Int_60s) {
 800373c:	79fb      	ldrb	r3, [r7, #7]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d102      	bne.n	8003748 <TM_RTC_Interrupts+0x90>
			int_val = 0x3BFFF; 		/* 60 seconds = 60 * 4096 / 1 = 245760 */
 8003742:	4b2c      	ldr	r3, [pc, #176]	; (80037f4 <TM_RTC_Interrupts+0x13c>)
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	e03c      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_30s) {
 8003748:	79fb      	ldrb	r3, [r7, #7]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d102      	bne.n	8003754 <TM_RTC_Interrupts+0x9c>
			int_val = 0x1DFFF;		/* 30 seconds */
 800374e:	4b2a      	ldr	r3, [pc, #168]	; (80037f8 <TM_RTC_Interrupts+0x140>)
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	e036      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_15s) {
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	2b03      	cmp	r3, #3
 8003758:	d103      	bne.n	8003762 <TM_RTC_Interrupts+0xaa>
			int_val = 0xEFFF;		/* 15 seconds */
 800375a:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	e02f      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_10s) {
 8003762:	79fb      	ldrb	r3, [r7, #7]
 8003764:	2b04      	cmp	r3, #4
 8003766:	d103      	bne.n	8003770 <TM_RTC_Interrupts+0xb8>
			int_val = 0x9FFF;		/* 10 seconds */
 8003768:	f649 73ff 	movw	r3, #40959	; 0x9fff
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	e028      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_5s) {
 8003770:	79fb      	ldrb	r3, [r7, #7]
 8003772:	2b05      	cmp	r3, #5
 8003774:	d103      	bne.n	800377e <TM_RTC_Interrupts+0xc6>
			int_val = 0x4FFF;		/* 5 seconds */
 8003776:	f644 73ff 	movw	r3, #20479	; 0x4fff
 800377a:	60fb      	str	r3, [r7, #12]
 800377c:	e021      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_2s) {
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	2b06      	cmp	r3, #6
 8003782:	d103      	bne.n	800378c <TM_RTC_Interrupts+0xd4>
			int_val = 0x1FFF;		/* 2 seconds */
 8003784:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8003788:	60fb      	str	r3, [r7, #12]
 800378a:	e01a      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_1s) {
 800378c:	79fb      	ldrb	r3, [r7, #7]
 800378e:	2b07      	cmp	r3, #7
 8003790:	d103      	bne.n	800379a <TM_RTC_Interrupts+0xe2>
			int_val = 0x0FFF;		/* 1 second */
 8003792:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003796:	60fb      	str	r3, [r7, #12]
 8003798:	e013      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_500ms) {
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	2b08      	cmp	r3, #8
 800379e:	d103      	bne.n	80037a8 <TM_RTC_Interrupts+0xf0>
			int_val = 0x7FF;		/* 500 ms */
 80037a0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	e00c      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_250ms) {
 80037a8:	79fb      	ldrb	r3, [r7, #7]
 80037aa:	2b09      	cmp	r3, #9
 80037ac:	d103      	bne.n	80037b6 <TM_RTC_Interrupts+0xfe>
			int_val = 0x3FF;		/* 250 ms */
 80037ae:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	e005      	b.n	80037c2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_125ms) {
 80037b6:	79fb      	ldrb	r3, [r7, #7]
 80037b8:	2b0a      	cmp	r3, #10
 80037ba:	d102      	bne.n	80037c2 <TM_RTC_Interrupts+0x10a>
			int_val = 0x1FF;		/* 125 ms */
 80037bc:	f240 13ff 	movw	r3, #511	; 0x1ff
 80037c0:	60fb      	str	r3, [r7, #12]
		}		

		/* Clock divided by 8, 32768 / 8 = 4096 */
		/* 4096 ticks for 1second interrupt */
		RTC_WakeUpClockConfig(RTC_WakeUpClock_RTCCLK_Div8);
 80037c2:	2001      	movs	r0, #1
 80037c4:	f7fe f918 	bl	80019f8 <RTC_WakeUpClockConfig>

		/* Set RTC wakeup counter */
		RTC_SetWakeUpCounter(int_val);
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f7fe f937 	bl	8001a3c <RTC_SetWakeUpCounter>
		/* Enable wakeup interrupt */
		RTC_ITConfig(RTC_IT_WUT, ENABLE);
 80037ce:	2101      	movs	r1, #1
 80037d0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80037d4:	f7fe f9c6 	bl	8001b64 <RTC_ITConfig>
		/* Enable wakeup command */
		RTC_WakeUpCmd(ENABLE);
 80037d8:	2001      	movs	r0, #1
 80037da:	f7fe f947 	bl	8001a6c <RTC_WakeUpCmd>
	}
}
 80037de:	bf00      	nop
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40013c00 	.word	0x40013c00
 80037ec:	20000204 	.word	0x20000204
 80037f0:	20000208 	.word	0x20000208
 80037f4:	0003bfff 	.word	0x0003bfff
 80037f8:	0001dfff 	.word	0x0001dfff

080037fc <TM_RTC_GetUnixTimeStamp>:

uint32_t TM_RTC_GetUnixTimeStamp(TM_RTC_t* data) {
 80037fc:	b480      	push	{r7}
 80037fe:	b087      	sub	sp, #28
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
	uint32_t days = 0, seconds = 0;
 8003804:	2300      	movs	r3, #0
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	2300      	movs	r3, #0
 800380a:	60fb      	str	r3, [r7, #12]
	uint16_t i;
	uint16_t year = (uint16_t) (data->year + 2000);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	7a5b      	ldrb	r3, [r3, #9]
 8003810:	b29b      	uxth	r3, r3
 8003812:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003816:	817b      	strh	r3, [r7, #10]
	/* Year is below offset year */
	if (year < RTC_OFFSET_YEAR) {
 8003818:	897b      	ldrh	r3, [r7, #10]
 800381a:	f240 72b1 	movw	r2, #1969	; 0x7b1
 800381e:	4293      	cmp	r3, r2
 8003820:	d801      	bhi.n	8003826 <TM_RTC_GetUnixTimeStamp+0x2a>
		return 0;
 8003822:	2300      	movs	r3, #0
 8003824:	e096      	b.n	8003954 <TM_RTC_GetUnixTimeStamp+0x158>
	}
	/* Days in back years */
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 8003826:	f240 73b2 	movw	r3, #1970	; 0x7b2
 800382a:	827b      	strh	r3, [r7, #18]
 800382c:	e029      	b.n	8003882 <TM_RTC_GetUnixTimeStamp+0x86>
		days += RTC_DAYS_IN_YEAR(i);
 800382e:	8a7b      	ldrh	r3, [r7, #18]
 8003830:	f003 0303 	and.w	r3, r3, #3
 8003834:	b29b      	uxth	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d10b      	bne.n	8003852 <TM_RTC_GetUnixTimeStamp+0x56>
 800383a:	8a7b      	ldrh	r3, [r7, #18]
 800383c:	4a48      	ldr	r2, [pc, #288]	; (8003960 <TM_RTC_GetUnixTimeStamp+0x164>)
 800383e:	fba2 1203 	umull	r1, r2, r2, r3
 8003842:	0952      	lsrs	r2, r2, #5
 8003844:	2164      	movs	r1, #100	; 0x64
 8003846:	fb01 f202 	mul.w	r2, r1, r2
 800384a:	1a9b      	subs	r3, r3, r2
 800384c:	b29b      	uxth	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10c      	bne.n	800386c <TM_RTC_GetUnixTimeStamp+0x70>
 8003852:	8a7b      	ldrh	r3, [r7, #18]
 8003854:	4a42      	ldr	r2, [pc, #264]	; (8003960 <TM_RTC_GetUnixTimeStamp+0x164>)
 8003856:	fba2 1203 	umull	r1, r2, r2, r3
 800385a:	09d2      	lsrs	r2, r2, #7
 800385c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003860:	fb01 f202 	mul.w	r2, r1, r2
 8003864:	1a9b      	subs	r3, r3, r2
 8003866:	b29b      	uxth	r3, r3
 8003868:	2b00      	cmp	r3, #0
 800386a:	d102      	bne.n	8003872 <TM_RTC_GetUnixTimeStamp+0x76>
 800386c:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8003870:	e001      	b.n	8003876 <TM_RTC_GetUnixTimeStamp+0x7a>
 8003872:	f240 136d 	movw	r3, #365	; 0x16d
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4413      	add	r3, r2
 800387a:	617b      	str	r3, [r7, #20]
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 800387c:	8a7b      	ldrh	r3, [r7, #18]
 800387e:	3301      	adds	r3, #1
 8003880:	827b      	strh	r3, [r7, #18]
 8003882:	8a7a      	ldrh	r2, [r7, #18]
 8003884:	897b      	ldrh	r3, [r7, #10]
 8003886:	429a      	cmp	r2, r3
 8003888:	d3d1      	bcc.n	800382e <TM_RTC_GetUnixTimeStamp+0x32>
	}
	/* Days in current year */
	for (i = 1; i < data->month; i++) {
 800388a:	2301      	movs	r3, #1
 800388c:	827b      	strh	r3, [r7, #18]
 800388e:	e032      	b.n	80038f6 <TM_RTC_GetUnixTimeStamp+0xfa>
		days += TM_RTC_Months[RTC_LEAP_YEAR(year)][i - 1];
 8003890:	897b      	ldrh	r3, [r7, #10]
 8003892:	f003 0303 	and.w	r3, r3, #3
 8003896:	b29b      	uxth	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10b      	bne.n	80038b4 <TM_RTC_GetUnixTimeStamp+0xb8>
 800389c:	897b      	ldrh	r3, [r7, #10]
 800389e:	4a30      	ldr	r2, [pc, #192]	; (8003960 <TM_RTC_GetUnixTimeStamp+0x164>)
 80038a0:	fba2 1203 	umull	r1, r2, r2, r3
 80038a4:	0952      	lsrs	r2, r2, #5
 80038a6:	2164      	movs	r1, #100	; 0x64
 80038a8:	fb01 f202 	mul.w	r2, r1, r2
 80038ac:	1a9b      	subs	r3, r3, r2
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10c      	bne.n	80038ce <TM_RTC_GetUnixTimeStamp+0xd2>
 80038b4:	897b      	ldrh	r3, [r7, #10]
 80038b6:	4a2a      	ldr	r2, [pc, #168]	; (8003960 <TM_RTC_GetUnixTimeStamp+0x164>)
 80038b8:	fba2 1203 	umull	r1, r2, r2, r3
 80038bc:	09d2      	lsrs	r2, r2, #7
 80038be:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80038c2:	fb01 f202 	mul.w	r2, r1, r2
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <TM_RTC_GetUnixTimeStamp+0xd6>
 80038ce:	2201      	movs	r2, #1
 80038d0:	e000      	b.n	80038d4 <TM_RTC_GetUnixTimeStamp+0xd8>
 80038d2:	2200      	movs	r2, #0
 80038d4:	8a7b      	ldrh	r3, [r7, #18]
 80038d6:	1e59      	subs	r1, r3, #1
 80038d8:	4822      	ldr	r0, [pc, #136]	; (8003964 <TM_RTC_GetUnixTimeStamp+0x168>)
 80038da:	4613      	mov	r3, r2
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	4413      	add	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4403      	add	r3, r0
 80038e4:	440b      	add	r3, r1
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	461a      	mov	r2, r3
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	4413      	add	r3, r2
 80038ee:	617b      	str	r3, [r7, #20]
	for (i = 1; i < data->month; i++) {
 80038f0:	8a7b      	ldrh	r3, [r7, #18]
 80038f2:	3301      	adds	r3, #1
 80038f4:	827b      	strh	r3, [r7, #18]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	7a1b      	ldrb	r3, [r3, #8]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	8a7a      	ldrh	r2, [r7, #18]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d3c6      	bcc.n	8003890 <TM_RTC_GetUnixTimeStamp+0x94>
	}
	/* Day starts with 1 */
	days += data->date - 1;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	79db      	ldrb	r3, [r3, #7]
 8003906:	461a      	mov	r2, r3
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	4413      	add	r3, r2
 800390c:	3b01      	subs	r3, #1
 800390e:	617b      	str	r3, [r7, #20]
	seconds = days * RTC_SECONDS_PER_DAY;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	4a15      	ldr	r2, [pc, #84]	; (8003968 <TM_RTC_GetUnixTimeStamp+0x16c>)
 8003914:	fb02 f303 	mul.w	r3, r2, r3
 8003918:	60fb      	str	r3, [r7, #12]
	seconds += data->hours * RTC_SECONDS_PER_HOUR;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	795b      	ldrb	r3, [r3, #5]
 800391e:	461a      	mov	r2, r3
 8003920:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003924:	fb03 f302 	mul.w	r3, r3, r2
 8003928:	461a      	mov	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	4413      	add	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]
	seconds += data->minutes * RTC_SECONDS_PER_MINUTE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	791b      	ldrb	r3, [r3, #4]
 8003934:	461a      	mov	r2, r3
 8003936:	4613      	mov	r3, r2
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	461a      	mov	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4413      	add	r3, r2
 8003944:	60fb      	str	r3, [r7, #12]
	seconds += data->seconds;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	461a      	mov	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4413      	add	r3, r2
 8003950:	60fb      	str	r3, [r7, #12]

	/* seconds = days * 86400; */
	return seconds;
 8003952:	68fb      	ldr	r3, [r7, #12]
}
 8003954:	4618      	mov	r0, r3
 8003956:	371c      	adds	r7, #28
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	51eb851f 	.word	0x51eb851f
 8003964:	20000000 	.word	0x20000000
 8003968:	00015180 	.word	0x00015180

0800396c <TM_RTC_RequestHandler>:
	return *(uint32_t *)((&RTC->BKP0R) + 4 * location);
}

/* Callbacks */
void TM_RTC_RequestHandler(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
	sprintf(texto2, "   %d:%d:%d          ",datatime.hours,datatime.minutes,datatime.seconds);

	//UB_LCD_2x16_String(0,0,texto1); // Texto en la linea 1
	UB_LCD_2x16_String(0,1,texto2); // Texto en la linea 2
*/
}
 8003970:	bf00      	nop
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
	...

0800397c <TM_RTC_AlarmAHandler>:

void TM_RTC_AlarmAHandler(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
 8003980:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003984:	4807      	ldr	r0, [pc, #28]	; (80039a4 <TM_RTC_AlarmAHandler+0x28>)
 8003986:	f7fd fc75 	bl	8001274 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_13);
 800398a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800398e:	4805      	ldr	r0, [pc, #20]	; (80039a4 <TM_RTC_AlarmAHandler+0x28>)
 8003990:	f7fd fc70 	bl	8001274 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 8003994:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003998:	4802      	ldr	r0, [pc, #8]	; (80039a4 <TM_RTC_AlarmAHandler+0x28>)
 800399a:	f7fd fc6b 	bl	8001274 <GPIO_ToggleBits>
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40020c00 	.word	0x40020c00

080039a8 <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 80039ac:	bf00      	nop
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
	...

080039b8 <RTC_WKUP_IRQHandler>:

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 80039bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80039c0:	f7fe f90e 	bl	8001be0 <RTC_GetITStatus>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d005      	beq.n	80039d6 <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 80039ca:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80039ce:	f7fe f93b 	bl	8001c48 <RTC_ClearITPendingBit>

		/* Call user function */
		TM_RTC_RequestHandler();
 80039d2:	f7ff ffcb 	bl	800396c <TM_RTC_RequestHandler>
	}

	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 80039d6:	4b03      	ldr	r3, [pc, #12]	; (80039e4 <RTC_WKUP_IRQHandler+0x2c>)
 80039d8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80039dc:	615a      	str	r2, [r3, #20]
}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	40013c00 	.word	0x40013c00

080039e8 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 80039ec:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039f0:	f7fe f8f6 	bl	8001be0 <RTC_GetITStatus>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d005      	beq.n	8003a06 <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 80039fa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039fe:	f7fe f923 	bl	8001c48 <RTC_ClearITPendingBit>

		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 8003a02:	f7ff ffbb 	bl	800397c <TM_RTC_AlarmAHandler>
	}

	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 8003a06:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a0a:	f7fe f8e9 	bl	8001be0 <RTC_GetITStatus>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d005      	beq.n	8003a20 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 8003a14:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a18:	f7fe f916 	bl	8001c48 <RTC_ClearITPendingBit>

		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 8003a1c:	f7ff ffc4 	bl	80039a8 <TM_RTC_AlarmBHandler>
	}

	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 8003a20:	4b02      	ldr	r3, [pc, #8]	; (8003a2c <RTC_Alarm_IRQHandler+0x44>)
 8003a22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a26:	615a      	str	r2, [r3, #20]
}
 8003a28:	bf00      	nop
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40013c00 	.word	0x40013c00

08003a30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003a34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003a36:	e003      	b.n	8003a40 <LoopCopyDataInit>

08003a38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003a38:	4b0c      	ldr	r3, [pc, #48]	; (8003a6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003a3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003a3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003a3e:	3104      	adds	r1, #4

08003a40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003a40:	480b      	ldr	r0, [pc, #44]	; (8003a70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003a42:	4b0c      	ldr	r3, [pc, #48]	; (8003a74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003a44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003a46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003a48:	d3f6      	bcc.n	8003a38 <CopyDataInit>
  ldr  r2, =_sbss
 8003a4a:	4a0b      	ldr	r2, [pc, #44]	; (8003a78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003a4c:	e002      	b.n	8003a54 <LoopFillZerobss>

08003a4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003a4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003a50:	f842 3b04 	str.w	r3, [r2], #4

08003a54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003a54:	4b09      	ldr	r3, [pc, #36]	; (8003a7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003a56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003a58:	d3f9      	bcc.n	8003a4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003a5a:	f000 fa6d 	bl	8003f38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a5e:	f000 fc0b 	bl	8004278 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a62:	f7fe fec9 	bl	80027f8 <main>
  bx  lr    
 8003a66:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a68:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003a6c:	08004490 	.word	0x08004490
  ldr  r0, =_sdata
 8003a70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003a74:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8003a78:	20000098 	.word	0x20000098
  ldr  r3, = _ebss
 8003a7c:	20000210 	.word	0x20000210

08003a80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a80:	e7fe      	b.n	8003a80 <ADC_IRQHandler>
	...

08003a84 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 8003a88:	f000 f83a 	bl	8003b00 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 8003a8c:	480b      	ldr	r0, [pc, #44]	; (8003abc <UB_LCD_2x16_Init+0x38>)
 8003a8e:	f000 fa14 	bl	8003eba <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 8003a92:	f000 f8db 	bl	8003c4c <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 8003a96:	2028      	movs	r0, #40	; 0x28
 8003a98:	f000 f90c 	bl	8003cb4 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 8003a9c:	2006      	movs	r0, #6
 8003a9e:	f000 f909 	bl	8003cb4 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 8003aa2:	200c      	movs	r0, #12
 8003aa4:	f000 f906 	bl	8003cb4 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	f000 f903 	bl	8003cb4 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8003aae:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ab2:	f000 fa02 	bl	8003eba <P_LCD_2x16_Delay>
}
 8003ab6:	bf00      	nop
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	000186a0 	.word	0x000186a0

08003ac0 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	603a      	str	r2, [r7, #0]
 8003aca:	71fb      	strb	r3, [r7, #7]
 8003acc:	460b      	mov	r3, r1
 8003ace:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8003ad0:	79ba      	ldrb	r2, [r7, #6]
 8003ad2:	79fb      	ldrb	r3, [r7, #7]
 8003ad4:	4611      	mov	r1, r2
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f000 f9ca 	bl	8003e70 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8003adc:	e007      	b.n	8003aee <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 f955 	bl	8003d92 <P_LCD_2x16_Data>
    ptr++;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	3301      	adds	r3, #1
 8003aec:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f3      	bne.n	8003ade <UB_LCD_2x16_String+0x1e>
  }
}
 8003af6:	bf00      	nop
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
	...

08003b00 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8003b06:	2300      	movs	r3, #0
 8003b08:	73fb      	strb	r3, [r7, #15]
 8003b0a:	e043      	b.n	8003b94 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 8003b0c:	7bfa      	ldrb	r2, [r7, #15]
 8003b0e:	4925      	ldr	r1, [pc, #148]	; (8003ba4 <P_LCD_2x16_InitIO+0xa4>)
 8003b10:	4613      	mov	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4413      	add	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	330c      	adds	r3, #12
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2101      	movs	r1, #1
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7fd fc39 	bl	8001398 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 8003b26:	7bfa      	ldrb	r2, [r7, #15]
 8003b28:	491e      	ldr	r1, [pc, #120]	; (8003ba4 <P_LCD_2x16_InitIO+0xa4>)
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	3308      	adds	r3, #8
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003b42:	2301      	movs	r3, #1
 8003b44:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003b46:	2302      	movs	r3, #2
 8003b48:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8003b4a:	7bfa      	ldrb	r2, [r7, #15]
 8003b4c:	4915      	ldr	r1, [pc, #84]	; (8003ba4 <P_LCD_2x16_InitIO+0xa4>)
 8003b4e:	4613      	mov	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	440b      	add	r3, r1
 8003b58:	3304      	adds	r3, #4
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	1d3a      	adds	r2, r7, #4
 8003b5e:	4611      	mov	r1, r2
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fd fa8f 	bl	8001084 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 8003b66:	7bfa      	ldrb	r2, [r7, #15]
 8003b68:	490e      	ldr	r1, [pc, #56]	; (8003ba4 <P_LCD_2x16_InitIO+0xa4>)
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	4413      	add	r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	440b      	add	r3, r1
 8003b74:	3310      	adds	r3, #16
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d104      	bne.n	8003b86 <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 8003b7c:	7bfb      	ldrb	r3, [r7, #15]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f000 f812 	bl	8003ba8 <P_LCD_2x16_PinLo>
 8003b84:	e003      	b.n	8003b8e <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 8003b86:	7bfb      	ldrb	r3, [r7, #15]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f000 f82d 	bl	8003be8 <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8003b8e:	7bfb      	ldrb	r3, [r7, #15]
 8003b90:	3301      	adds	r3, #1
 8003b92:	73fb      	strb	r3, [r7, #15]
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	2b05      	cmp	r3, #5
 8003b98:	d9b8      	bls.n	8003b0c <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 8003b9a:	bf00      	nop
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20000018 	.word	0x20000018

08003ba8 <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 8003bb2:	79fa      	ldrb	r2, [r7, #7]
 8003bb4:	490b      	ldr	r1, [pc, #44]	; (8003be4 <P_LCD_2x16_PinLo+0x3c>)
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	4413      	add	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	6819      	ldr	r1, [r3, #0]
 8003bc4:	79fa      	ldrb	r2, [r7, #7]
 8003bc6:	4807      	ldr	r0, [pc, #28]	; (8003be4 <P_LCD_2x16_PinLo+0x3c>)
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	4403      	add	r3, r0
 8003bd2:	3308      	adds	r3, #8
 8003bd4:	881b      	ldrh	r3, [r3, #0]
 8003bd6:	834b      	strh	r3, [r1, #26]
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	20000018 	.word	0x20000018

08003be8 <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8003bf2:	79fa      	ldrb	r2, [r7, #7]
 8003bf4:	490b      	ldr	r1, [pc, #44]	; (8003c24 <P_LCD_2x16_PinHi+0x3c>)
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	4413      	add	r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	440b      	add	r3, r1
 8003c00:	3304      	adds	r3, #4
 8003c02:	6819      	ldr	r1, [r3, #0]
 8003c04:	79fa      	ldrb	r2, [r7, #7]
 8003c06:	4807      	ldr	r0, [pc, #28]	; (8003c24 <P_LCD_2x16_PinHi+0x3c>)
 8003c08:	4613      	mov	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4413      	add	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4403      	add	r3, r0
 8003c12:	3308      	adds	r3, #8
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	830b      	strh	r3, [r1, #24]
}
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr
 8003c24:	20000018 	.word	0x20000018

08003c28 <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8003c2c:	2001      	movs	r0, #1
 8003c2e:	f7ff ffdb 	bl	8003be8 <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 8003c32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c36:	f000 f940 	bl	8003eba <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 8003c3a:	2001      	movs	r0, #1
 8003c3c:	f7ff ffb4 	bl	8003ba8 <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8003c40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c44:	f000 f939 	bl	8003eba <P_LCD_2x16_Delay>
}
 8003c48:	bf00      	nop
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8003c50:	2002      	movs	r0, #2
 8003c52:	f7ff ffc9 	bl	8003be8 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 8003c56:	2003      	movs	r0, #3
 8003c58:	f7ff ffc6 	bl	8003be8 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8003c5c:	2004      	movs	r0, #4
 8003c5e:	f7ff ffa3 	bl	8003ba8 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8003c62:	2005      	movs	r0, #5
 8003c64:	f7ff ffa0 	bl	8003ba8 <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 8003c68:	f7ff ffde 	bl	8003c28 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8003c6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c70:	f000 f923 	bl	8003eba <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 8003c74:	f7ff ffd8 	bl	8003c28 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8003c78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c7c:	f000 f91d 	bl	8003eba <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 8003c80:	f7ff ffd2 	bl	8003c28 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8003c84:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c88:	f000 f917 	bl	8003eba <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 8003c8c:	2002      	movs	r0, #2
 8003c8e:	f7ff ff8b 	bl	8003ba8 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 8003c92:	2003      	movs	r0, #3
 8003c94:	f7ff ffa8 	bl	8003be8 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8003c98:	2004      	movs	r0, #4
 8003c9a:	f7ff ff85 	bl	8003ba8 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8003c9e:	2005      	movs	r0, #5
 8003ca0:	f7ff ff82 	bl	8003ba8 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8003ca4:	f7ff ffc0 	bl	8003c28 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8003ca8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003cac:	f000 f905 	bl	8003eba <P_LCD_2x16_Delay>
}
 8003cb0:	bf00      	nop
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	f7ff ff72 	bl	8003ba8 <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8003cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	da03      	bge.n	8003cd4 <P_LCD_2x16_Cmd+0x20>
 8003ccc:	2005      	movs	r0, #5
 8003cce:	f7ff ff8b 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003cd2:	e002      	b.n	8003cda <P_LCD_2x16_Cmd+0x26>
 8003cd4:	2005      	movs	r0, #5
 8003cd6:	f7ff ff67 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <P_LCD_2x16_Cmd+0x38>
 8003ce4:	2004      	movs	r0, #4
 8003ce6:	f7ff ff7f 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003cea:	e002      	b.n	8003cf2 <P_LCD_2x16_Cmd+0x3e>
 8003cec:	2004      	movs	r0, #4
 8003cee:	f7ff ff5b 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8003cf2:	79fb      	ldrb	r3, [r7, #7]
 8003cf4:	f003 0320 	and.w	r3, r3, #32
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <P_LCD_2x16_Cmd+0x50>
 8003cfc:	2003      	movs	r0, #3
 8003cfe:	f7ff ff73 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003d02:	e002      	b.n	8003d0a <P_LCD_2x16_Cmd+0x56>
 8003d04:	2003      	movs	r0, #3
 8003d06:	f7ff ff4f 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	f003 0310 	and.w	r3, r3, #16
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d003      	beq.n	8003d1c <P_LCD_2x16_Cmd+0x68>
 8003d14:	2002      	movs	r0, #2
 8003d16:	f7ff ff67 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003d1a:	e002      	b.n	8003d22 <P_LCD_2x16_Cmd+0x6e>
 8003d1c:	2002      	movs	r0, #2
 8003d1e:	f7ff ff43 	bl	8003ba8 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8003d22:	f7ff ff81 	bl	8003c28 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <P_LCD_2x16_Cmd+0x84>
 8003d30:	2005      	movs	r0, #5
 8003d32:	f7ff ff59 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003d36:	e002      	b.n	8003d3e <P_LCD_2x16_Cmd+0x8a>
 8003d38:	2005      	movs	r0, #5
 8003d3a:	f7ff ff35 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8003d3e:	79fb      	ldrb	r3, [r7, #7]
 8003d40:	f003 0304 	and.w	r3, r3, #4
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <P_LCD_2x16_Cmd+0x9c>
 8003d48:	2004      	movs	r0, #4
 8003d4a:	f7ff ff4d 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003d4e:	e002      	b.n	8003d56 <P_LCD_2x16_Cmd+0xa2>
 8003d50:	2004      	movs	r0, #4
 8003d52:	f7ff ff29 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8003d56:	79fb      	ldrb	r3, [r7, #7]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d003      	beq.n	8003d68 <P_LCD_2x16_Cmd+0xb4>
 8003d60:	2003      	movs	r0, #3
 8003d62:	f7ff ff41 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003d66:	e002      	b.n	8003d6e <P_LCD_2x16_Cmd+0xba>
 8003d68:	2003      	movs	r0, #3
 8003d6a:	f7ff ff1d 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8003d6e:	79fb      	ldrb	r3, [r7, #7]
 8003d70:	f003 0301 	and.w	r3, r3, #1
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <P_LCD_2x16_Cmd+0xcc>
 8003d78:	2002      	movs	r0, #2
 8003d7a:	f7ff ff35 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003d7e:	e002      	b.n	8003d86 <P_LCD_2x16_Cmd+0xd2>
 8003d80:	2002      	movs	r0, #2
 8003d82:	f7ff ff11 	bl	8003ba8 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8003d86:	f7ff ff4f 	bl	8003c28 <P_LCD_2x16_Clk>
}
 8003d8a:	bf00      	nop
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b082      	sub	sp, #8
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	4603      	mov	r3, r0
 8003d9a:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	f7ff ff23 	bl	8003be8 <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8003da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	da03      	bge.n	8003db2 <P_LCD_2x16_Data+0x20>
 8003daa:	2005      	movs	r0, #5
 8003dac:	f7ff ff1c 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003db0:	e002      	b.n	8003db8 <P_LCD_2x16_Data+0x26>
 8003db2:	2005      	movs	r0, #5
 8003db4:	f7ff fef8 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d003      	beq.n	8003dca <P_LCD_2x16_Data+0x38>
 8003dc2:	2004      	movs	r0, #4
 8003dc4:	f7ff ff10 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003dc8:	e002      	b.n	8003dd0 <P_LCD_2x16_Data+0x3e>
 8003dca:	2004      	movs	r0, #4
 8003dcc:	f7ff feec 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8003dd0:	79fb      	ldrb	r3, [r7, #7]
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <P_LCD_2x16_Data+0x50>
 8003dda:	2003      	movs	r0, #3
 8003ddc:	f7ff ff04 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003de0:	e002      	b.n	8003de8 <P_LCD_2x16_Data+0x56>
 8003de2:	2003      	movs	r0, #3
 8003de4:	f7ff fee0 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8003de8:	79fb      	ldrb	r3, [r7, #7]
 8003dea:	f003 0310 	and.w	r3, r3, #16
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <P_LCD_2x16_Data+0x68>
 8003df2:	2002      	movs	r0, #2
 8003df4:	f7ff fef8 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003df8:	e002      	b.n	8003e00 <P_LCD_2x16_Data+0x6e>
 8003dfa:	2002      	movs	r0, #2
 8003dfc:	f7ff fed4 	bl	8003ba8 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8003e00:	f7ff ff12 	bl	8003c28 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8003e04:	79fb      	ldrb	r3, [r7, #7]
 8003e06:	f003 0308 	and.w	r3, r3, #8
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d003      	beq.n	8003e16 <P_LCD_2x16_Data+0x84>
 8003e0e:	2005      	movs	r0, #5
 8003e10:	f7ff feea 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003e14:	e002      	b.n	8003e1c <P_LCD_2x16_Data+0x8a>
 8003e16:	2005      	movs	r0, #5
 8003e18:	f7ff fec6 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	f003 0304 	and.w	r3, r3, #4
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <P_LCD_2x16_Data+0x9c>
 8003e26:	2004      	movs	r0, #4
 8003e28:	f7ff fede 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003e2c:	e002      	b.n	8003e34 <P_LCD_2x16_Data+0xa2>
 8003e2e:	2004      	movs	r0, #4
 8003e30:	f7ff feba 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <P_LCD_2x16_Data+0xb4>
 8003e3e:	2003      	movs	r0, #3
 8003e40:	f7ff fed2 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003e44:	e002      	b.n	8003e4c <P_LCD_2x16_Data+0xba>
 8003e46:	2003      	movs	r0, #3
 8003e48:	f7ff feae 	bl	8003ba8 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8003e4c:	79fb      	ldrb	r3, [r7, #7]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <P_LCD_2x16_Data+0xcc>
 8003e56:	2002      	movs	r0, #2
 8003e58:	f7ff fec6 	bl	8003be8 <P_LCD_2x16_PinHi>
 8003e5c:	e002      	b.n	8003e64 <P_LCD_2x16_Data+0xd2>
 8003e5e:	2002      	movs	r0, #2
 8003e60:	f7ff fea2 	bl	8003ba8 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8003e64:	f7ff fee0 	bl	8003c28 <P_LCD_2x16_Clk>
}
 8003e68:	bf00      	nop
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	460a      	mov	r2, r1
 8003e7a:	71fb      	strb	r3, [r7, #7]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 8003e80:	79fb      	ldrb	r3, [r7, #7]
 8003e82:	2b0f      	cmp	r3, #15
 8003e84:	d901      	bls.n	8003e8a <P_LCD_2x16_Cursor+0x1a>
 8003e86:	2300      	movs	r3, #0
 8003e88:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 8003e8a:	79bb      	ldrb	r3, [r7, #6]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d901      	bls.n	8003e94 <P_LCD_2x16_Cursor+0x24>
 8003e90:	2300      	movs	r3, #0
 8003e92:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 8003e94:	79bb      	ldrb	r3, [r7, #6]
 8003e96:	019b      	lsls	r3, r3, #6
 8003e98:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 8003e9a:	7bfa      	ldrb	r2, [r7, #15]
 8003e9c:	79fb      	ldrb	r3, [r7, #7]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
 8003ea4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ea8:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 8003eaa:	7bfb      	ldrb	r3, [r7, #15]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff ff01 	bl	8003cb4 <P_LCD_2x16_Cmd>
}
 8003eb2:	bf00      	nop
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8003ec2:	bf00      	nop
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	1e5a      	subs	r2, r3, #1
 8003ec8:	607a      	str	r2, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1fa      	bne.n	8003ec4 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr

08003eda <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003eda:	b480      	push	{r7}
 8003edc:	af00      	add	r7, sp, #0
}
 8003ede:	bf00      	nop
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003eec:	e7fe      	b.n	8003eec <HardFault_Handler+0x4>

08003eee <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003ef2:	e7fe      	b.n	8003ef2 <MemManage_Handler+0x4>

08003ef4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003ef8:	e7fe      	b.n	8003ef8 <BusFault_Handler+0x4>

08003efa <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003efa:	b480      	push	{r7}
 8003efc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003efe:	e7fe      	b.n	8003efe <UsageFault_Handler+0x4>

08003f00 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
}
 8003f04:	bf00      	nop
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr

08003f0e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	af00      	add	r7, sp, #0
}
 8003f12:	bf00      	nop
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0
}
 8003f20:	bf00      	nop
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	af00      	add	r7, sp, #0
	task_scheduler();
 8003f2e:	f7fe fc93 	bl	8002858 <task_scheduler>
}
 8003f32:	bf00      	nop
 8003f34:	bd80      	pop	{r7, pc}
	...

08003f38 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003f3c:	4a12      	ldr	r2, [pc, #72]	; (8003f88 <SystemInit+0x50>)
 8003f3e:	4b12      	ldr	r3, [pc, #72]	; (8003f88 <SystemInit+0x50>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f043 0301 	orr.w	r3, r3, #1
 8003f46:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003f48:	4b0f      	ldr	r3, [pc, #60]	; (8003f88 <SystemInit+0x50>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003f4e:	4a0e      	ldr	r2, [pc, #56]	; (8003f88 <SystemInit+0x50>)
 8003f50:	4b0d      	ldr	r3, [pc, #52]	; (8003f88 <SystemInit+0x50>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003f58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f5c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003f5e:	4b0a      	ldr	r3, [pc, #40]	; (8003f88 <SystemInit+0x50>)
 8003f60:	4a0a      	ldr	r2, [pc, #40]	; (8003f8c <SystemInit+0x54>)
 8003f62:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003f64:	4a08      	ldr	r2, [pc, #32]	; (8003f88 <SystemInit+0x50>)
 8003f66:	4b08      	ldr	r3, [pc, #32]	; (8003f88 <SystemInit+0x50>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f6e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003f70:	4b05      	ldr	r3, [pc, #20]	; (8003f88 <SystemInit+0x50>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003f76:	f000 f80d 	bl	8003f94 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f7a:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <SystemInit+0x58>)
 8003f7c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f80:	609a      	str	r2, [r3, #8]
#endif
}
 8003f82:	bf00      	nop
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	40023800 	.word	0x40023800
 8003f8c:	24003010 	.word	0x24003010
 8003f90:	e000ed00 	.word	0xe000ed00

08003f94 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	607b      	str	r3, [r7, #4]
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003fa2:	4a36      	ldr	r2, [pc, #216]	; (800407c <SetSysClock+0xe8>)
 8003fa4:	4b35      	ldr	r3, [pc, #212]	; (800407c <SetSysClock+0xe8>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fac:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003fae:	4b33      	ldr	r3, [pc, #204]	; (800407c <SetSysClock+0xe8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d103      	bne.n	8003fcc <SetSysClock+0x38>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003fca:	d1f0      	bne.n	8003fae <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003fcc:	4b2b      	ldr	r3, [pc, #172]	; (800407c <SetSysClock+0xe8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	603b      	str	r3, [r7, #0]
 8003fdc:	e001      	b.n	8003fe2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d142      	bne.n	800406e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003fe8:	4a24      	ldr	r2, [pc, #144]	; (800407c <SetSysClock+0xe8>)
 8003fea:	4b24      	ldr	r3, [pc, #144]	; (800407c <SetSysClock+0xe8>)
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ff2:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8003ff4:	4a22      	ldr	r2, [pc, #136]	; (8004080 <SetSysClock+0xec>)
 8003ff6:	4b22      	ldr	r3, [pc, #136]	; (8004080 <SetSysClock+0xec>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ffe:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8004000:	4a1e      	ldr	r2, [pc, #120]	; (800407c <SetSysClock+0xe8>)
 8004002:	4b1e      	ldr	r3, [pc, #120]	; (800407c <SetSysClock+0xe8>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8004008:	4a1c      	ldr	r2, [pc, #112]	; (800407c <SetSysClock+0xe8>)
 800400a:	4b1c      	ldr	r3, [pc, #112]	; (800407c <SetSysClock+0xe8>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004012:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8004014:	4a19      	ldr	r2, [pc, #100]	; (800407c <SetSysClock+0xe8>)
 8004016:	4b19      	ldr	r3, [pc, #100]	; (800407c <SetSysClock+0xe8>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800401e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8004020:	4b16      	ldr	r3, [pc, #88]	; (800407c <SetSysClock+0xe8>)
 8004022:	4a18      	ldr	r2, [pc, #96]	; (8004084 <SetSysClock+0xf0>)
 8004024:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8004026:	4a15      	ldr	r2, [pc, #84]	; (800407c <SetSysClock+0xe8>)
 8004028:	4b14      	ldr	r3, [pc, #80]	; (800407c <SetSysClock+0xe8>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004030:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8004032:	bf00      	nop
 8004034:	4b11      	ldr	r3, [pc, #68]	; (800407c <SetSysClock+0xe8>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d0f9      	beq.n	8004034 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8004040:	4b11      	ldr	r3, [pc, #68]	; (8004088 <SetSysClock+0xf4>)
 8004042:	f240 6205 	movw	r2, #1541	; 0x605
 8004046:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8004048:	4a0c      	ldr	r2, [pc, #48]	; (800407c <SetSysClock+0xe8>)
 800404a:	4b0c      	ldr	r3, [pc, #48]	; (800407c <SetSysClock+0xe8>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f023 0303 	bic.w	r3, r3, #3
 8004052:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8004054:	4a09      	ldr	r2, [pc, #36]	; (800407c <SetSysClock+0xe8>)
 8004056:	4b09      	ldr	r3, [pc, #36]	; (800407c <SetSysClock+0xe8>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f043 0302 	orr.w	r3, r3, #2
 800405e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8004060:	bf00      	nop
 8004062:	4b06      	ldr	r3, [pc, #24]	; (800407c <SetSysClock+0xe8>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 030c 	and.w	r3, r3, #12
 800406a:	2b08      	cmp	r3, #8
 800406c:	d1f9      	bne.n	8004062 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40023800 	.word	0x40023800
 8004080:	40007000 	.word	0x40007000
 8004084:	07405408 	.word	0x07405408
 8004088:	40023c00 	.word	0x40023c00

0800408c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
	int div = 1;
 8004098:	2301      	movs	r3, #1
 800409a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800409c:	e004      	b.n	80040a8 <ts_itoa+0x1c>
		div *= base;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	fb02 f303 	mul.w	r3, r2, r3
 80040a6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d2f3      	bcs.n	800409e <ts_itoa+0x12>

	while (div != 0)
 80040b6:	e029      	b.n	800410c <ts_itoa+0x80>
	{
		int num = d/div;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c0:	613b      	str	r3, [r7, #16]
		d = d%div;
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80040ca:	fb02 f201 	mul.w	r2, r2, r1
 80040ce:	1a9b      	subs	r3, r3, r2
 80040d0:	60bb      	str	r3, [r7, #8]
		div /= base;
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80040da:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	2b09      	cmp	r3, #9
 80040e0:	dd0a      	ble.n	80040f8 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	1c59      	adds	r1, r3, #1
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	6011      	str	r1, [r2, #0]
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	b2d2      	uxtb	r2, r2
 80040f0:	3237      	adds	r2, #55	; 0x37
 80040f2:	b2d2      	uxtb	r2, r2
 80040f4:	701a      	strb	r2, [r3, #0]
 80040f6:	e009      	b.n	800410c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	1c59      	adds	r1, r3, #1
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	6011      	str	r1, [r2, #0]
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	b2d2      	uxtb	r2, r2
 8004106:	3230      	adds	r2, #48	; 0x30
 8004108:	b2d2      	uxtb	r2, r2
 800410a:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1d2      	bne.n	80040b8 <ts_itoa+0x2c>
	}
}
 8004112:	bf00      	nop
 8004114:	371c      	adds	r7, #28
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr

0800411e <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b088      	sub	sp, #32
 8004122:	af00      	add	r7, sp, #0
 8004124:	60f8      	str	r0, [r7, #12]
 8004126:	60b9      	str	r1, [r7, #8]
 8004128:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800412e:	e07d      	b.n	800422c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	2b25      	cmp	r3, #37	; 0x25
 8004136:	d171      	bne.n	800421c <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	3301      	adds	r3, #1
 800413c:	60bb      	str	r3, [r7, #8]
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b64      	cmp	r3, #100	; 0x64
 8004144:	d01e      	beq.n	8004184 <ts_formatstring+0x66>
 8004146:	2b64      	cmp	r3, #100	; 0x64
 8004148:	dc06      	bgt.n	8004158 <ts_formatstring+0x3a>
 800414a:	2b58      	cmp	r3, #88	; 0x58
 800414c:	d050      	beq.n	80041f0 <ts_formatstring+0xd2>
 800414e:	2b63      	cmp	r3, #99	; 0x63
 8004150:	d00e      	beq.n	8004170 <ts_formatstring+0x52>
 8004152:	2b25      	cmp	r3, #37	; 0x25
 8004154:	d058      	beq.n	8004208 <ts_formatstring+0xea>
 8004156:	e05d      	b.n	8004214 <ts_formatstring+0xf6>
 8004158:	2b73      	cmp	r3, #115	; 0x73
 800415a:	d02b      	beq.n	80041b4 <ts_formatstring+0x96>
 800415c:	2b73      	cmp	r3, #115	; 0x73
 800415e:	dc02      	bgt.n	8004166 <ts_formatstring+0x48>
 8004160:	2b69      	cmp	r3, #105	; 0x69
 8004162:	d00f      	beq.n	8004184 <ts_formatstring+0x66>
 8004164:	e056      	b.n	8004214 <ts_formatstring+0xf6>
 8004166:	2b75      	cmp	r3, #117	; 0x75
 8004168:	d037      	beq.n	80041da <ts_formatstring+0xbc>
 800416a:	2b78      	cmp	r3, #120	; 0x78
 800416c:	d040      	beq.n	80041f0 <ts_formatstring+0xd2>
 800416e:	e051      	b.n	8004214 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	1c5a      	adds	r2, r3, #1
 8004174:	60fa      	str	r2, [r7, #12]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	1d11      	adds	r1, r2, #4
 800417a:	6079      	str	r1, [r7, #4]
 800417c:	6812      	ldr	r2, [r2, #0]
 800417e:	b2d2      	uxtb	r2, r2
 8004180:	701a      	strb	r2, [r3, #0]
				break;
 8004182:	e047      	b.n	8004214 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	1d1a      	adds	r2, r3, #4
 8004188:	607a      	str	r2, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	2b00      	cmp	r3, #0
 8004192:	da07      	bge.n	80041a4 <ts_formatstring+0x86>
					{
						val *= -1;
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	425b      	negs	r3, r3
 8004198:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	1c5a      	adds	r2, r3, #1
 800419e:	60fa      	str	r2, [r7, #12]
 80041a0:	222d      	movs	r2, #45	; 0x2d
 80041a2:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80041a4:	69f9      	ldr	r1, [r7, #28]
 80041a6:	f107 030c 	add.w	r3, r7, #12
 80041aa:	220a      	movs	r2, #10
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff ff6d 	bl	800408c <ts_itoa>
				}
				break;
 80041b2:	e02f      	b.n	8004214 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	1d1a      	adds	r2, r3, #4
 80041b8:	607a      	str	r2, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80041be:	e007      	b.n	80041d0 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	1c5a      	adds	r2, r3, #1
 80041c4:	60fa      	str	r2, [r7, #12]
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	1c51      	adds	r1, r2, #1
 80041ca:	61b9      	str	r1, [r7, #24]
 80041cc:	7812      	ldrb	r2, [r2, #0]
 80041ce:	701a      	strb	r2, [r3, #0]
					while (*arg)
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1f3      	bne.n	80041c0 <ts_formatstring+0xa2>
					}
				}
				break;
 80041d8:	e01c      	b.n	8004214 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	1d1a      	adds	r2, r3, #4
 80041de:	607a      	str	r2, [r7, #4]
 80041e0:	6819      	ldr	r1, [r3, #0]
 80041e2:	f107 030c 	add.w	r3, r7, #12
 80041e6:	220a      	movs	r2, #10
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7ff ff4f 	bl	800408c <ts_itoa>
				break;
 80041ee:	e011      	b.n	8004214 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	1d1a      	adds	r2, r3, #4
 80041f4:	607a      	str	r2, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4619      	mov	r1, r3
 80041fa:	f107 030c 	add.w	r3, r7, #12
 80041fe:	2210      	movs	r2, #16
 8004200:	4618      	mov	r0, r3
 8004202:	f7ff ff43 	bl	800408c <ts_itoa>
				break;
 8004206:	e005      	b.n	8004214 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	60fa      	str	r2, [r7, #12]
 800420e:	2225      	movs	r2, #37	; 0x25
 8004210:	701a      	strb	r2, [r3, #0]
				  break;
 8004212:	bf00      	nop
			}
			fmt++;
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	3301      	adds	r3, #1
 8004218:	60bb      	str	r3, [r7, #8]
 800421a:	e007      	b.n	800422c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	1c5a      	adds	r2, r3, #1
 8004220:	60fa      	str	r2, [r7, #12]
 8004222:	68ba      	ldr	r2, [r7, #8]
 8004224:	1c51      	adds	r1, r2, #1
 8004226:	60b9      	str	r1, [r7, #8]
 8004228:	7812      	ldrb	r2, [r2, #0]
 800422a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	f47f af7d 	bne.w	8004130 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	461a      	mov	r2, r3
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	1ad3      	subs	r3, r2, r3
}
 8004244:	4618      	mov	r0, r3
 8004246:	3720      	adds	r7, #32
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 800424c:	b40e      	push	{r1, r2, r3}
 800424e:	b580      	push	{r7, lr}
 8004250:	b085      	sub	sp, #20
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8004256:	f107 0320 	add.w	r3, r7, #32
 800425a:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 800425c:	68ba      	ldr	r2, [r7, #8]
 800425e:	69f9      	ldr	r1, [r7, #28]
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff ff5c 	bl	800411e <ts_formatstring>
 8004266:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8004268:	68fb      	ldr	r3, [r7, #12]
}
 800426a:	4618      	mov	r0, r3
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004274:	b003      	add	sp, #12
 8004276:	4770      	bx	lr

08004278 <__libc_init_array>:
 8004278:	b570      	push	{r4, r5, r6, lr}
 800427a:	4e0d      	ldr	r6, [pc, #52]	; (80042b0 <__libc_init_array+0x38>)
 800427c:	4c0d      	ldr	r4, [pc, #52]	; (80042b4 <__libc_init_array+0x3c>)
 800427e:	1ba4      	subs	r4, r4, r6
 8004280:	10a4      	asrs	r4, r4, #2
 8004282:	2500      	movs	r5, #0
 8004284:	42a5      	cmp	r5, r4
 8004286:	d109      	bne.n	800429c <__libc_init_array+0x24>
 8004288:	4e0b      	ldr	r6, [pc, #44]	; (80042b8 <__libc_init_array+0x40>)
 800428a:	4c0c      	ldr	r4, [pc, #48]	; (80042bc <__libc_init_array+0x44>)
 800428c:	f000 f820 	bl	80042d0 <_init>
 8004290:	1ba4      	subs	r4, r4, r6
 8004292:	10a4      	asrs	r4, r4, #2
 8004294:	2500      	movs	r5, #0
 8004296:	42a5      	cmp	r5, r4
 8004298:	d105      	bne.n	80042a6 <__libc_init_array+0x2e>
 800429a:	bd70      	pop	{r4, r5, r6, pc}
 800429c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042a0:	4798      	blx	r3
 80042a2:	3501      	adds	r5, #1
 80042a4:	e7ee      	b.n	8004284 <__libc_init_array+0xc>
 80042a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042aa:	4798      	blx	r3
 80042ac:	3501      	adds	r5, #1
 80042ae:	e7f2      	b.n	8004296 <__libc_init_array+0x1e>
 80042b0:	08004488 	.word	0x08004488
 80042b4:	08004488 	.word	0x08004488
 80042b8:	08004488 	.word	0x08004488
 80042bc:	0800448c 	.word	0x0800448c

080042c0 <strcpy>:
 80042c0:	4603      	mov	r3, r0
 80042c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042c6:	f803 2b01 	strb.w	r2, [r3], #1
 80042ca:	2a00      	cmp	r2, #0
 80042cc:	d1f9      	bne.n	80042c2 <strcpy+0x2>
 80042ce:	4770      	bx	lr

080042d0 <_init>:
 80042d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042d2:	bf00      	nop
 80042d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042d6:	bc08      	pop	{r3}
 80042d8:	469e      	mov	lr, r3
 80042da:	4770      	bx	lr

080042dc <_fini>:
 80042dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042de:	bf00      	nop
 80042e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042e2:	bc08      	pop	{r3}
 80042e4:	469e      	mov	lr, r3
 80042e6:	4770      	bx	lr
