INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_prj/xilinx_axi/ip_repo/axi_wr/axi_wr/axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_a70e_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_a70e_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_prj/xilinx_axi/ip_repo/axi_wr/axi_wr/axi_wr.srcs/sources_1/bd/axi_wr/ip/axi_wr_proc_sys_reset_0_1/sim/axi_wr_proc_sys_reset_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_wr_proc_sys_reset_0_1'
