// Seed: 4103500227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
);
  wor id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4['b0] = id_3;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5
  );
  wire id_6;
endmodule
