<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: dw_uart_reg Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">dw_uart_reg Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DesignWare UART register structure.  
 <a href="structdw__uart__reg.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dw__uart_8h_source.html">dw_uart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aad20077939fb7b9e145416f55028ea37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#aad20077939fb7b9e145416f55028ea37">DATA</a></td></tr>
<tr class="separator:aad20077939fb7b9e145416f55028ea37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a888131095f231df40e9d29e2aff7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ae1a888131095f231df40e9d29e2aff7b">IER</a></td></tr>
<tr class="separator:ae1a888131095f231df40e9d29e2aff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b665c4a83d71cac8728a7477f0d0d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ab7b665c4a83d71cac8728a7477f0d0d8">IIR</a></td></tr>
<tr class="separator:ab7b665c4a83d71cac8728a7477f0d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1530fd0be4e0c111b1d4bf36f1a18df4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a1530fd0be4e0c111b1d4bf36f1a18df4">LCR</a></td></tr>
<tr class="separator:a1530fd0be4e0c111b1d4bf36f1a18df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab603c8e2ca1916ef6262af4b6a969e17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ab603c8e2ca1916ef6262af4b6a969e17">MCR</a></td></tr>
<tr class="separator:ab603c8e2ca1916ef6262af4b6a969e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3296c52c3dad186c71ec2f6161ab9488"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a3296c52c3dad186c71ec2f6161ab9488">LSR</a></td></tr>
<tr class="separator:a3296c52c3dad186c71ec2f6161ab9488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89d83ea780350ef78b31a40a02d2aa7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ab89d83ea780350ef78b31a40a02d2aa7">MSR</a></td></tr>
<tr class="separator:ab89d83ea780350ef78b31a40a02d2aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8be4c7ecd536e90e559a151e92539b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#adb8be4c7ecd536e90e559a151e92539b">SCRATCHPAD</a></td></tr>
<tr class="separator:adb8be4c7ecd536e90e559a151e92539b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d307e39981797c6e00f8de73edcdd8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a6d307e39981797c6e00f8de73edcdd8a">LPDLL</a></td></tr>
<tr class="separator:a6d307e39981797c6e00f8de73edcdd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a377195913a3bc9176b4fd69f66b5ca04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a377195913a3bc9176b4fd69f66b5ca04">LPDLH</a></td></tr>
<tr class="separator:a377195913a3bc9176b4fd69f66b5ca04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3c0e977cf513e3f18af873a9663b92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#aed3c0e977cf513e3f18af873a9663b92">RES1</a> [2]</td></tr>
<tr class="separator:aed3c0e977cf513e3f18af873a9663b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686be4ba8e46150cfd1492cc68ae401f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a686be4ba8e46150cfd1492cc68ae401f">SHR</a> [16]</td></tr>
<tr class="separator:a686be4ba8e46150cfd1492cc68ae401f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada72a3312265239cc89c490fbdaccc21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ada72a3312265239cc89c490fbdaccc21">FAR</a></td></tr>
<tr class="separator:ada72a3312265239cc89c490fbdaccc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e90c3468c864dfb7035f04fb85dd5d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a9e90c3468c864dfb7035f04fb85dd5d3">TFR</a></td></tr>
<tr class="separator:a9e90c3468c864dfb7035f04fb85dd5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af467f0c0b84ce9adae6317f98ea567ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#af467f0c0b84ce9adae6317f98ea567ac">RFW</a></td></tr>
<tr class="separator:af467f0c0b84ce9adae6317f98ea567ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b61f14d19f005381f6d2c8b9b554738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a4b61f14d19f005381f6d2c8b9b554738">USR</a></td></tr>
<tr class="separator:a4b61f14d19f005381f6d2c8b9b554738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234d0d891b4584bf501b821d27ec08f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a234d0d891b4584bf501b821d27ec08f5">TFL</a></td></tr>
<tr class="separator:a234d0d891b4584bf501b821d27ec08f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612808b373f86a323ac43164173572af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a612808b373f86a323ac43164173572af">RFL</a></td></tr>
<tr class="separator:a612808b373f86a323ac43164173572af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c5eb588122a4296e3acb0504d3367b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a55c5eb588122a4296e3acb0504d3367b">SRR</a></td></tr>
<tr class="separator:a55c5eb588122a4296e3acb0504d3367b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c76196bd1ad4c0ce185440e770d687"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a18c76196bd1ad4c0ce185440e770d687">SRTS</a></td></tr>
<tr class="separator:a18c76196bd1ad4c0ce185440e770d687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1b3ac258d16d8a4805c181ae99a53a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a7b1b3ac258d16d8a4805c181ae99a53a">SBCR</a></td></tr>
<tr class="separator:a7b1b3ac258d16d8a4805c181ae99a53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1eaa3eb27a8f48f818d55abdaa11cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#abf1eaa3eb27a8f48f818d55abdaa11cd">SDMAM</a></td></tr>
<tr class="separator:abf1eaa3eb27a8f48f818d55abdaa11cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa539bfa14c629e52d1935344e43d6308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#aa539bfa14c629e52d1935344e43d6308">SFE</a></td></tr>
<tr class="separator:aa539bfa14c629e52d1935344e43d6308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ff9567b011ee7b32c5a43de74f72b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a69ff9567b011ee7b32c5a43de74f72b8">SRT</a></td></tr>
<tr class="separator:a69ff9567b011ee7b32c5a43de74f72b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1bdd540df9043a0402e52c7dd129d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a0e1bdd540df9043a0402e52c7dd129d3">STET</a></td></tr>
<tr class="separator:a0e1bdd540df9043a0402e52c7dd129d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9aa0098a4479023bb8a7ab2306c237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#acf9aa0098a4479023bb8a7ab2306c237">HTX</a></td></tr>
<tr class="separator:acf9aa0098a4479023bb8a7ab2306c237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37677a286520ed9cb13c3095728d57ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#a37677a286520ed9cb13c3095728d57ae">DMASA</a></td></tr>
<tr class="separator:a37677a286520ed9cb13c3095728d57ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc984d2ed93fd8bc3734032e6f08a07d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#abc984d2ed93fd8bc3734032e6f08a07d">RES2</a> [18]</td></tr>
<tr class="separator:abc984d2ed93fd8bc3734032e6f08a07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af498f51978caef054e5bf903c2295d14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#af498f51978caef054e5bf903c2295d14">CPR</a></td></tr>
<tr class="separator:af498f51978caef054e5bf903c2295d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28b59b424b5c81048b963c31378176d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ae28b59b424b5c81048b963c31378176d">UCV</a></td></tr>
<tr class="separator:ae28b59b424b5c81048b963c31378176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d3cffdd1badbf38e318f9ff0e84386"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__uart__reg.html#ae5d3cffdd1badbf38e318f9ff0e84386">CTR</a></td></tr>
<tr class="separator:ae5d3cffdd1badbf38e318f9ff0e84386"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DesignWare UART register structure. </p>
<p>Detailed struct description of DesignWare UART block register information, implementation of dev_uart_info::uart_regs </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af498f51978caef054e5bf903c2295d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af498f51978caef054e5bf903c2295d14">&#9670;&nbsp;</a></span>CPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Camponent parameter register </p>

</div>
</div>
<a id="ae5d3cffdd1badbf38e318f9ff0e84386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d3cffdd1badbf38e318f9ff0e84386">&#9670;&nbsp;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Component typw register </p>

</div>
</div>
<a id="aad20077939fb7b9e145416f55028ea37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad20077939fb7b9e145416f55028ea37">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>data in/out and DLL </p>

</div>
</div>
<a id="a37677a286520ed9cb13c3095728d57ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37677a286520ed9cb13c3095728d57ae">&#9670;&nbsp;</a></span>DMASA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMASA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Software ACK </p>

</div>
</div>
<a id="ada72a3312265239cc89c490fbdaccc21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada72a3312265239cc89c490fbdaccc21">&#9670;&nbsp;</a></span>FAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Access register </p>

</div>
</div>
<a id="acf9aa0098a4479023bb8a7ab2306c237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9aa0098a4479023bb8a7ab2306c237">&#9670;&nbsp;</a></span>HTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HTX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Halt TX </p>

</div>
</div>
<a id="ae1a888131095f231df40e9d29e2aff7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a888131095f231df40e9d29e2aff7b">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable register and DLH </p>

</div>
</div>
<a id="ab7b665c4a83d71cac8728a7477f0d0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b665c4a83d71cac8728a7477f0d0d8">&#9670;&nbsp;</a></span>IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Id register and FCR </p>

</div>
</div>
<a id="a1530fd0be4e0c111b1d4bf36f1a18df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1530fd0be4e0c111b1d4bf36f1a18df4">&#9670;&nbsp;</a></span>LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line control Register </p>

</div>
</div>
<a id="a377195913a3bc9176b4fd69f66b5ca04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a377195913a3bc9176b4fd69f66b5ca04">&#9670;&nbsp;</a></span>LPDLH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPDLH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Divisor Latch (High) Reg </p>

</div>
</div>
<a id="a6d307e39981797c6e00f8de73edcdd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d307e39981797c6e00f8de73edcdd8a">&#9670;&nbsp;</a></span>LPDLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LPDLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low Power Divisor Latch (Low) Reg </p>

</div>
</div>
<a id="a3296c52c3dad186c71ec2f6161ab9488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3296c52c3dad186c71ec2f6161ab9488">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line Status Register </p>

</div>
</div>
<a id="ab603c8e2ca1916ef6262af4b6a969e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab603c8e2ca1916ef6262af4b6a969e17">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem control register </p>

</div>
</div>
<a id="ab89d83ea780350ef78b31a40a02d2aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89d83ea780350ef78b31a40a02d2aa7">&#9670;&nbsp;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem status Register </p>

</div>
</div>
<a id="aed3c0e977cf513e3f18af873a9663b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed3c0e977cf513e3f18af873a9663b92">&#9670;&nbsp;</a></span>RES1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RES1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="abc984d2ed93fd8bc3734032e6f08a07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc984d2ed93fd8bc3734032e6f08a07d">&#9670;&nbsp;</a></span>RES2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RES2[18]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="a612808b373f86a323ac43164173572af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612808b373f86a323ac43164173572af">&#9670;&nbsp;</a></span>RFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO level </p>

</div>
</div>
<a id="af467f0c0b84ce9adae6317f98ea567ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af467f0c0b84ce9adae6317f98ea567ac">&#9670;&nbsp;</a></span>RFW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RFW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO write </p>

</div>
</div>
<a id="a7b1b3ac258d16d8a4805c181ae99a53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b1b3ac258d16d8a4805c181ae99a53a">&#9670;&nbsp;</a></span>SBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SBCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow break control </p>

</div>
</div>
<a id="adb8be4c7ecd536e90e559a151e92539b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8be4c7ecd536e90e559a151e92539b">&#9670;&nbsp;</a></span>SCRATCHPAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SCRATCHPAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Uart scratch pad register </p>

</div>
</div>
<a id="abf1eaa3eb27a8f48f818d55abdaa11cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1eaa3eb27a8f48f818d55abdaa11cd">&#9670;&nbsp;</a></span>SDMAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SDMAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow DMA mode </p>

</div>
</div>
<a id="aa539bfa14c629e52d1935344e43d6308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa539bfa14c629e52d1935344e43d6308">&#9670;&nbsp;</a></span>SFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow FIFO enable </p>

</div>
</div>
<a id="a686be4ba8e46150cfd1492cc68ae401f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686be4ba8e46150cfd1492cc68ae401f">&#9670;&nbsp;</a></span>SHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SHR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow data register(SRBR and STHR) </p>

</div>
</div>
<a id="a55c5eb588122a4296e3acb0504d3367b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c5eb588122a4296e3acb0504d3367b">&#9670;&nbsp;</a></span>SRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software reset register </p>

</div>
</div>
<a id="a69ff9567b011ee7b32c5a43de74f72b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ff9567b011ee7b32c5a43de74f72b8">&#9670;&nbsp;</a></span>SRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow RCVR Trigger </p>

</div>
</div>
<a id="a18c76196bd1ad4c0ce185440e770d687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c76196bd1ad4c0ce185440e770d687">&#9670;&nbsp;</a></span>SRTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SRTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow request to send </p>

</div>
</div>
<a id="a0e1bdd540df9043a0402e52c7dd129d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e1bdd540df9043a0402e52c7dd129d3">&#9670;&nbsp;</a></span>STET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> STET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shadow TX empty register </p>

</div>
</div>
<a id="a234d0d891b4584bf501b821d27ec08f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a234d0d891b4584bf501b821d27ec08f5">&#9670;&nbsp;</a></span>TFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO level </p>

</div>
</div>
<a id="a9e90c3468c864dfb7035f04fb85dd5d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e90c3468c864dfb7035f04fb85dd5d3">&#9670;&nbsp;</a></span>TFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Read </p>

</div>
</div>
<a id="ae28b59b424b5c81048b963c31378176d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28b59b424b5c81048b963c31378176d">&#9670;&nbsp;</a></span>UCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> UCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Component Version </p>

</div>
</div>
<a id="a4b61f14d19f005381f6d2c8b9b554738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b61f14d19f005381f6d2c8b9b554738">&#9670;&nbsp;</a></span>USR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> USR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART status register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>openthread-master/third_party/synopsys/embarc_emsk_bsp/device/designware/uart/<a class="el" href="dw__uart_8h_source.html">dw_uart.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:08 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
