Array size: 16 x 16 logic blocks.

Routing:The folding stage: 1

Net 0 (rst)

SOURCE (17,9)  Pad: 2  
  OPIN (17,9)  Pad: 2  
 CHANY (16,8) to (16,9)  Track: 2  
 CHANX (15,9) to (16,9)  Track: 2  
 CHANX (13,9) to (14,9)  Track: 2  
 CHANX (11,9) to (12,9)  Track: 2  
 CHANX (9,9) to (10,9)  Track: 2  
  IPIN (9,9)  Pin: 12  
  SINK (9,9)  Class: 0  


Net 1 (clk): global net connecting:

Block clk (#1) at (2, 17), Pin class -1.
Block Block_1 (#2) at (8, 6), Pin class 2.
Block Block_2 (#3) at (8, 9), Pin class 2.
Block Block_4 (#4) at (9, 6), Pin class 2.
Block Block_3 (#5) at (9, 9), Pin class 2.
Block Block_5 (#6) at (11, 10), Pin class 2.
Block Block_6 (#7) at (10, 11), Pin class 2.
Block Block_7 (#8) at (9, 7), Pin class 2.
Block Block_8 (#9) at (10, 10), Pin class 2.
Block Block_9 (#10) at (1, 6), Pin class 2.
Block Block_10 (#11) at (2, 7), Pin class 2.
Block Block_11 (#12) at (2, 5), Pin class 2.
Block Block_12 (#13) at (2, 6), Pin class 2.
Block Block_13 (#14) at (2, 8), Pin class 2.
Block Block_14 (#15) at (10, 8), Pin class 2.
Block Block_15 (#16) at (1, 7), Pin class 2.
Block Block_16 (#17) at (10, 5), Pin class 2.
Block Block_17 (#18) at (11, 11), Pin class 2.
Block Block_18 (#19) at (8, 8), Pin class 2.
Block Block_19 (#20) at (9, 5), Pin class 2.
Block Block_20 (#21) at (8, 10), Pin class 2.
Block Block_21 (#22) at (1, 11), Pin class 2.
Block Block_22 (#23) at (9, 12), Pin class 2.
Block Block_23 (#24) at (2, 9), Pin class 2.
Block Block_24 (#25) at (9, 11), Pin class 2.
Block Block_25 (#26) at (1, 12), Pin class 2.
Block Block_26 (#27) at (2, 11), Pin class 2.
Block Block_27 (#28) at (9, 10), Pin class 2.
Block Block_28 (#29) at (8, 12), Pin class 2.
Block Block_29 (#30) at (2, 10), Pin class 2.
Block Block_30 (#31) at (8, 11), Pin class 2.
Block Block_31 (#32) at (1, 9), Pin class 2.
Block Block_32 (#33) at (1, 10), Pin class 2.
Block Block_33 (#34) at (9, 8), Pin class 2.
Block Block_34 (#35) at (8, 7), Pin class 2.
Block Block_35 (#36) at (11, 5), Pin class 2.
Block Block_36 (#37) at (11, 4), Pin class 2.
Block Block_37 (#38) at (2, 12), Pin class 2.
Block Block_38 (#39) at (11, 8), Pin class 2.
Block Block_39 (#40) at (10, 7), Pin class 2.
Block Block_40 (#41) at (10, 9), Pin class 2.
Block Block_41 (#42) at (10, 6), Pin class 2.
Block Block_42 (#43) at (11, 9), Pin class 2.
Block Block_43 (#44) at (1, 8), Pin class 2.
Block Block_44 (#45) at (1, 5), Pin class 2.
Block Block_45 (#46) at (11, 7), Pin class 2.
Block Block_46 (#47) at (2, 4), Pin class 2.
Block Block_47 (#48) at (8, 5), Pin class 2.
Block Block_48 (#49) at (11, 6), Pin class 2.
Block Block_49 (#50) at (1, 4), Pin class 2.
Block Block_50 (#51) at (9, 13), Pin class 2.
Block Block_51 (#52) at (2, 14), Pin class 2.
Block Block_52 (#53) at (8, 15), Pin class 2.
Block Block_53 (#54) at (2, 13), Pin class 2.
Block Block_54 (#55) at (5, 16), Pin class 2.
Block Block_55 (#56) at (9, 15), Pin class 2.
Block Block_56 (#57) at (10, 13), Pin class 2.
Block Block_57 (#58) at (4, 16), Pin class 2.
Block Block_58 (#59) at (9, 3), Pin class 2.
Block Block_59 (#60) at (8, 3), Pin class 2.
Block Block_60 (#61) at (10, 4), Pin class 2.
Block Block_61 (#62) at (11, 2), Pin class 2.
Block Block_62 (#63) at (2, 3), Pin class 2.
Block Block_63 (#64) at (11, 13), Pin class 2.
Block Block_64 (#65) at (10, 2), Pin class 2.
Block Block_65 (#66) at (10, 12), Pin class 2.
Block Block_66 (#67) at (2, 2), Pin class 2.
Block Block_67 (#68) at (11, 12), Pin class 2.
Block Block_68 (#69) at (10, 3), Pin class 2.
Block Block_69 (#70) at (1, 3), Pin class 2.
Block Block_70 (#71) at (11, 3), Pin class 2.
Block Block_71 (#72) at (8, 4), Pin class 2.
Block Block_72 (#73) at (8, 2), Pin class 2.
Block Block_73 (#74) at (9, 4), Pin class 2.
Block Block_74 (#75) at (9, 14), Pin class 2.
Block Block_75 (#76) at (7, 16), Pin class 2.
Block Block_76 (#77) at (10, 15), Pin class 2.
Block Block_77 (#78) at (8, 13), Pin class 2.
Block Block_78 (#79) at (3, 16), Pin class 2.
Block Block_79 (#80) at (6, 16), Pin class 2.
Block Block_80 (#81) at (8, 14), Pin class 2.
Block DSP_Block_2 (#82) at (3, 11), Pin class -1.
Block DSP_Block_3 (#83) at (3, 6), Pin class -1.


Net 2 (PAULIN_STATE[1])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 24  
 DIREY (8,8)  Track: 0  
  IPIN (8,8)  Pin: 12  
  OPIN (8,8)  Pin: 24  
 DIREY (8,7)  Track: 0  
  IPIN (8,7)  Pin: 12  
  OPIN (8,7)  Pin: 24  
 CHANX (8,6) to (9,6)  Track: 2  
  IPIN (9,6)  Pin: 12  
  SINK (9,6)  Class: 0  
  OPIN (8,7)  Pin: 24  
 DIREY (8,6)  Track: 0  
  IPIN (8,6)  Pin: 12  
  SINK (8,6)  Class: 0  


Net 3 (PAULIN_STATE[0])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 28  
 DIREY (8,6)  Track: 0  
  IPIN (8,7)  Pin: 8  
  OPIN (8,7)  Pin: 31  
 DIREY (8,7)  Track: 3  
  IPIN (8,8)  Pin: 11  
  OPIN (8,8)  Pin: 30  
 DIREY (8,8)  Track: 2  
  IPIN (8,9)  Pin: 10  
  OPIN (8,9)  Pin: 20  
 DIREX (8,9)  Track: 0  
  IPIN (9,9)  Pin: 0  
  SINK (9,9)  Class: 0  
SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 24  
 CHANX (8,5) to (9,5)  Track: 0  
  IPIN (9,6)  Pin: 8  
  SINK (9,6)  Class: 0  
  OPIN (8,8)  Pin: 30  
 CHANX (7,8) to (8,8)  Track: 0  
  IPIN (8,9)  Pin: 8  
  SINK (8,9)  Class: 0  


Net 4 (PAULIN_STATE[2])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 20  
 DIREX (8,6)  Track: 0  
  IPIN (9,6)  Pin: 32  
  OPIN (9,6)  Pin: 31  
 DIREY (9,6)  Track: 3  
  IPIN (9,7)  Pin: 11  
  OPIN (9,7)  Pin: 30  
 DIREY (9,7)  Track: 2  
  IPIN (9,8)  Pin: 10  
  OPIN (9,8)  Pin: 28  
 DIREY (9,8)  Track: 0  
  IPIN (9,9)  Pin: 8  
  SINK (9,9)  Class: 0  
 DIREX (8,6)  Track: 0  
  IPIN (9,6)  Pin: 0  
  SINK (9,6)  Class: 0  


Net 5 (l6)

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  OPIN (9,8)  Pin: 16  
 DIREX (8,8)  Track: 0  
  IPIN (8,8)  Pin: 4  
  OPIN (8,8)  Pin: 26  
 DIREY (8,7)  Track: 2  
  IPIN (8,7)  Pin: 14  
  OPIN (8,7)  Pin: 25  
 CHANX (7,6) to (8,6)  Track: 3  
 CHANX (5,6) to (6,6)  Track: 3  
 CHANX (3,6) to (4,6)  Track: 3  
 CHANY (2,5) to (2,6)  Track: 3  
  IPIN (3,6)  Pad: 5  
  SINK (3,6)  Pad: 0  
SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 28  
 DIREY (9,9)  Track: 0  
  IPIN (9,10)  Pin: 8  
  OPIN (9,10)  Pin: 17  
 DIREX (8,10)  Track: 1  
  IPIN (8,10)  Pin: 5  
  OPIN (8,10)  Pin: 31  
 DIREY (8,10)  Track: 3  
  IPIN (8,11)  Pin: 11  
  OPIN (8,11)  Pin: 28  
 CHANX (7,11) to (8,11)  Track: 2  
 CHANX (5,11) to (6,11)  Track: 2  
 CHANX (3,11) to (4,11)  Track: 2  
 CHANY (2,10) to (2,11)  Track: 2  
  IPIN (3,11)  Pad: 5  
  SINK (3,11)  Pad: 0  
The folding stage: 2

Net 6 (clk): global net connecting:

Block clk (#84) at (2, 17), Pin class -1.
Block Block_4 (#85) at (9, 6), Pin class 2.
Block Block_18 (#86) at (8, 8), Pin class 2.
Block Block_10 (#87) at (2, 7), Pin class 2.
Block Block_19 (#88) at (9, 5), Pin class 2.
Block Block_5 (#89) at (11, 10), Pin class 2.
Block Block_11 (#90) at (2, 5), Pin class 2.
Block Block_6 (#91) at (10, 11), Pin class 2.
Block Block_7 (#92) at (9, 7), Pin class 2.
Block Block_8 (#93) at (10, 10), Pin class 2.
Block Block_9 (#94) at (1, 6), Pin class 2.
Block Block_17 (#95) at (11, 11), Pin class 2.
Block Block_16 (#96) at (10, 5), Pin class 2.
Block Block_15 (#97) at (1, 7), Pin class 2.
Block Block_14 (#98) at (10, 8), Pin class 2.
Block Block_13 (#99) at (2, 8), Pin class 2.
Block Block_12 (#100) at (2, 6), Pin class 2.
Block Block_1 (#101) at (8, 6), Pin class 2.
Block Block_21 (#102) at (1, 11), Pin class 2.
Block Block_22 (#103) at (9, 12), Pin class 2.
Block Block_23 (#104) at (2, 9), Pin class 2.
Block Block_24 (#105) at (9, 11), Pin class 2.
Block Block_25 (#106) at (1, 12), Pin class 2.
Block Block_43 (#107) at (1, 8), Pin class 2.
Block Block_26 (#108) at (2, 11), Pin class 2.
Block Block_27 (#109) at (9, 10), Pin class 2.
Block Block_28 (#110) at (8, 12), Pin class 2.
Block Block_29 (#111) at (2, 10), Pin class 2.
Block Block_30 (#112) at (8, 11), Pin class 2.
Block Block_31 (#113) at (1, 9), Pin class 2.
Block Block_32 (#114) at (1, 10), Pin class 2.
Block Block_20 (#115) at (8, 10), Pin class 2.
Block Block_37 (#116) at (2, 12), Pin class 2.
Block Block_2 (#117) at (8, 9), Pin class 2.
Block Block_3 (#118) at (9, 9), Pin class 2.
Block Block_33 (#119) at (9, 8), Pin class 2.
Block Block_34 (#120) at (8, 7), Pin class 2.
Block Block_35 (#121) at (11, 5), Pin class 2.
Block Block_36 (#122) at (11, 4), Pin class 2.
Block Block_38 (#123) at (11, 8), Pin class 2.
Block Block_39 (#124) at (10, 7), Pin class 2.
Block Block_42 (#125) at (11, 9), Pin class 2.
Block Block_41 (#126) at (10, 6), Pin class 2.
Block Block_40 (#127) at (10, 9), Pin class 2.
Block Block_48 (#128) at (11, 6), Pin class 2.
Block Block_47 (#129) at (8, 5), Pin class 2.
Block Block_46 (#130) at (2, 4), Pin class 2.
Block Block_45 (#131) at (11, 7), Pin class 2.
Block Block_44 (#132) at (1, 5), Pin class 2.
Block Block_49 (#133) at (1, 4), Pin class 2.
Block Block_50 (#134) at (9, 13), Pin class 2.
Block Block_51 (#135) at (2, 14), Pin class 2.
Block Block_52 (#136) at (8, 15), Pin class 2.
Block Block_53 (#137) at (2, 13), Pin class 2.
Block Block_54 (#138) at (5, 16), Pin class 2.
Block Block_55 (#139) at (9, 15), Pin class 2.
Block Block_56 (#140) at (10, 13), Pin class 2.
Block Block_57 (#141) at (4, 16), Pin class 2.
Block Block_58 (#142) at (9, 3), Pin class 2.
Block Block_59 (#143) at (8, 3), Pin class 2.
Block Block_60 (#144) at (10, 4), Pin class 2.
Block Block_61 (#145) at (11, 2), Pin class 2.
Block Block_62 (#146) at (2, 3), Pin class 2.
Block Block_63 (#147) at (11, 13), Pin class 2.
Block Block_64 (#148) at (10, 2), Pin class 2.
Block Block_65 (#149) at (10, 12), Pin class 2.
Block Block_66 (#150) at (2, 2), Pin class 2.
Block Block_67 (#151) at (11, 12), Pin class 2.
Block Block_68 (#152) at (10, 3), Pin class 2.
Block Block_69 (#153) at (1, 3), Pin class 2.
Block Block_70 (#154) at (11, 3), Pin class 2.
Block Block_71 (#155) at (8, 4), Pin class 2.
Block Block_72 (#156) at (8, 2), Pin class 2.
Block Block_73 (#157) at (9, 4), Pin class 2.
Block Block_74 (#158) at (9, 14), Pin class 2.
Block Block_75 (#159) at (7, 16), Pin class 2.
Block Block_76 (#160) at (10, 15), Pin class 2.
Block Block_77 (#161) at (8, 13), Pin class 2.
Block Block_78 (#162) at (3, 16), Pin class 2.
Block Block_79 (#163) at (6, 16), Pin class 2.
Block Block_80 (#164) at (8, 14), Pin class 2.
Block DSP_Block_1 (#165) at (12, 11), Pin class -1.
Block DSP_Block_2 (#166) at (3, 11), Pin class -1.
Block DSP_Block_3 (#167) at (3, 6), Pin class -1.


Net 7 (out_port1[0])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 16  
 CHANY (8,6) to (8,9)  Track: 5  
  IPIN (9,6)  Pin: 0  
  SINK (9,6)  Class: 0  


Net 8 (m6)

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 20  
 CHANY (9,5) to (9,6)  Track: 2  
 CHANY (9,7) to (9,8)  Track: 2  
 CHANY (9,9) to (9,10)  Track: 2  
 CHANX (10,10) to (11,10)  Track: 2  
  IPIN (11,11)  Pin: 8  
  SINK (11,11)  Class: 0  
SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 28  
 CHANX (6,6) to (9,6)  Track: 6  
 CHANX (2,6) to (5,6)  Track: 6  
  IPIN (2,7)  Pin: 11  
  OPIN (2,7)  Pin: 28  
 CHANX (1,7) to (2,7)  Track: 5  
  IPIN (1,7)  Pin: 12  
  SINK (1,7)  Class: 0  
 CHANX (2,6) to (5,6)  Track: 6  
  IPIN (2,6)  Pin: 15  
  OPIN (2,6)  Pin: 24  
 CHANX (2,5) to (3,5)  Track: 3  
  IPIN (2,5)  Pin: 12  
  SINK (2,5)  Class: 0  
 CHANX (1,7) to (2,7)  Track: 5  
  IPIN (2,8)  Pin: 8  
  SINK (2,8)  Class: 0  
 CHANX (10,10) to (11,10)  Track: 2  
  IPIN (10,11)  Pin: 8  
  SINK (10,11)  Class: 0  
 CHANX (10,10) to (11,10)  Track: 2  
  IPIN (11,10)  Pin: 12  
  SINK (11,10)  Class: 0  
 CHANY (9,9) to (9,10)  Track: 2  
  IPIN (10,10)  Pin: 0  
  SINK (10,10)  Class: 0  
 CHANX (2,6) to (5,6)  Track: 6  
 CHANX (1,6)  Track: 6  
  IPIN (1,6)  Pin: 12  
  SINK (1,6)  Class: 0  
 CHANX (2,6) to (5,6)  Track: 6  
  IPIN (2,6)  Pin: 12  
  SINK (2,6)  Class: 0  
 CHANX (2,6) to (5,6)  Track: 6  
  IPIN (2,7)  Pin: 8  
  SINK (2,7)  Class: 0  
  OPIN (9,6)  Pin: 28  
 CHANX (8,6) to (9,6)  Track: 1  
 CHANY (7,7) to (7,8)  Track: 1  
  IPIN (8,8)  Pin: 0  
  SINK (8,8)  Class: 0  
 CHANY (9,7) to (9,8)  Track: 2  
  IPIN (10,8)  Pin: 0  
  SINK (10,8)  Class: 0  
 CHANX (8,6) to (9,6)  Track: 1  
  IPIN (9,7)  Pin: 8  
  SINK (9,7)  Class: 0  
SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 24  
 CHANX (9,5) to (10,5)  Track: 2  
  IPIN (10,5)  Pin: 12  
  SINK (10,5)  Class: 0  
 CHANX (9,5) to (10,5)  Track: 2  
  IPIN (9,5)  Pin: 12  
  SINK (9,5)  Class: 0  


Net 9 (out_port1[1])

SOURCE (9,3)  Class: 1  
  OPIN (9,3)  Pin: 16  
 CHANY (8,3) to (8,4)  Track: 0  
 CHANY (8,5) to (8,6)  Track: 0  
 CHANY (8,7) to (8,8)  Track: 0  
  IPIN (8,8)  Pin: 4  
  SINK (8,8)  Class: 0  


Net 10 (out_port1[2])

SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 28  
 CHANX (5,3) to (8,3)  Track: 6  
 CHANY (4,4) to (4,7)  Track: 6  
 CHANX (1,7) to (4,7)  Track: 6  
  IPIN (2,7)  Pin: 12  
  SINK (2,7)  Class: 0  


Net 11 (out_port1[3])

SOURCE (10,4)  Class: 1  
  OPIN (10,4)  Pin: 16  
 CHANY (9,4) to (9,5)  Track: 3  
  IPIN (9,5)  Pin: 4  
  SINK (9,5)  Class: 0  


Net 12 (out_port1[4])

SOURCE (11,2)  Class: 1  
  OPIN (11,2)  Pin: 28  
 DIREY (11,2)  Track: 0  
  IPIN (11,3)  Pin: 8  
  OPIN (11,3)  Pin: 21  
 CHANY (11,3) to (11,6)  Track: 5  
 CHANY (11,7) to (11,10)  Track: 5  
  IPIN (11,10)  Pin: 4  
  SINK (11,10)  Class: 0  


Net 13 (out_port1[5])

SOURCE (2,3)  Class: 1  
  OPIN (2,3)  Pin: 20  
 CHANY (2,3) to (2,6)  Track: 4  
  IPIN (2,5)  Pin: 4  
  SINK (2,5)  Class: 0  


Net 14 (out_port1[6])

SOURCE (11,13)  Class: 1  
  OPIN (11,13)  Pin: 16  
 CHANY (10,11) to (10,14)  Track: 4  
  IPIN (10,11)  Pin: 4  
  SINK (10,11)  Class: 0  


Net 15 (out_port1[7])

SOURCE (10,2)  Class: 1  
  OPIN (10,2)  Pin: 16  
 CHANY (9,1) to (9,3)  Track: 4  
 CHANY (9,4) to (9,7)  Track: 4  
  IPIN (9,7)  Pin: 4  
  SINK (9,7)  Class: 0  


Net 16 (out_port1[8])

SOURCE (10,12)  Class: 1  
  OPIN (10,12)  Pin: 20  
 CHANY (10,10) to (10,13)  Track: 6  
  IPIN (10,10)  Pin: 4  
  SINK (10,10)  Class: 0  


Net 17 (out_port1[9])

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 28  
 CHANX (2,2) to (3,2)  Track: 2  
 CHANY (1,3) to (1,4)  Track: 2  
 CHANY (1,5) to (1,6)  Track: 2  
  IPIN (1,6)  Pin: 4  
  SINK (1,6)  Class: 0  


Net 18 (out_port1[10])

SOURCE (11,12)  Class: 1  
  OPIN (11,12)  Pin: 24  
 DIREY (11,11)  Track: 0  
  IPIN (11,11)  Pin: 12  
  SINK (11,11)  Class: 0  


Net 19 (out_port1[11])

SOURCE (10,3)  Class: 1  
  OPIN (10,3)  Pin: 16  
 CHANY (9,3) to (9,6)  Track: 6  
  IPIN (10,5)  Pin: 0  
  SINK (10,5)  Class: 0  


Net 20 (out_port1[12])

SOURCE (1,3)  Class: 1  
  OPIN (1,3)  Pin: 28  
 CHANX (1,3)  Track: 4  
 CHANY (1,4) to (1,7)  Track: 4  
  IPIN (1,7)  Pin: 4  
  SINK (1,7)  Class: 0  


Net 21 (out_port1[13])

SOURCE (11,3)  Class: 1  
  OPIN (11,3)  Pin: 16  
 CHANY (10,3) to (10,4)  Track: 0  
 CHANY (10,5) to (10,6)  Track: 0  
 CHANY (10,7) to (10,8)  Track: 0  
  IPIN (10,8)  Pin: 4  
  SINK (10,8)  Class: 0  


Net 22 (out_port1[14])

SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 28  
 CHANX (6,4) to (9,4)  Track: 5  
 CHANY (5,5) to (5,8)  Track: 5  
 CHANX (2,8) to (5,8)  Track: 5  
  IPIN (2,8)  Pin: 12  
  SINK (2,8)  Class: 0  


Net 23 (out_port1[15])

SOURCE (8,2)  Class: 1  
  OPIN (8,2)  Pin: 28  
 CHANX (6,2) to (9,2)  Track: 6  
 CHANX (2,2) to (5,2)  Track: 6  
 CHANY (1,3) to (1,6)  Track: 6  
  IPIN (2,6)  Pin: 0  
  SINK (2,6)  Class: 0  


Net 24 (reg6_out[0])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 150  
 CHANX (6,5) to (7,5)  Track: 0  
 CHANX (8,5) to (9,5)  Track: 0  
  IPIN (8,6)  Pin: 8  
  SINK (8,6)  Class: 0  
 CHANX (8,5) to (9,5)  Track: 0  
  IPIN (8,6)  Pin: 10  
  OPIN (8,6)  Pin: 29  
 DIREY (8,6)  Track: 1  
  IPIN (8,7)  Pin: 9  
  OPIN (8,7)  Pin: 30  
 DIREY (8,7)  Track: 2  
  IPIN (8,8)  Pin: 10  
  OPIN (8,8)  Pin: 28  
 DIREY (8,8)  Track: 0  
  IPIN (8,9)  Pin: 8  
  SINK (8,9)  Class: 0  


Net 25 (out_port2[0])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 16  
 CHANY (7,6) to (7,9)  Track: 4  
  IPIN (8,6)  Pin: 0  
  SINK (8,6)  Class: 0  


Net 26 (mux10_out[0])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 16  
 CHANY (7,6) to (7,7)  Track: 0  
 CHANX (6,7) to (7,7)  Track: 0  
 CHANX (4,7) to (5,7)  Track: 0  
 CHANY (3,8) to (3,9)  Track: 0  
 CHANY (3,10) to (3,11)  Track: 0  
 CHANX (3,10) to (4,10)  Track: 0  
  IPIN (3,11)  Pad: 87  
  SINK (3,11)  Pad: 0  


Net 27 (m4)

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 20  
 CHANY (8,5) to (8,8)  Track: 4  
 CHANX (5,8) to (8,8)  Track: 4  
 CHANX (1,8) to (4,8)  Track: 4  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (1,11)  Pin: 4  
  SINK (1,11)  Class: 0  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (2,11)  Pin: 0  
  SINK (2,11)  Class: 0  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (1,10)  Pin: 4  
  SINK (1,10)  Class: 0  
 CHANY (8,5) to (8,8)  Track: 4  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (8,12)  Pin: 4  
  SINK (8,12)  Class: 0  
 CHANX (1,8) to (4,8)  Track: 4  
  IPIN (2,9)  Pin: 8  
  SINK (2,9)  Class: 0  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (8,10)  Pin: 4  
  SINK (8,10)  Class: 0  
 CHANX (1,8) to (4,8)  Track: 4  
  IPIN (1,8)  Pin: 12  
  SINK (1,8)  Class: 0  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (9,12)  Pin: 0  
  SINK (9,12)  Class: 0  
 CHANX (1,8) to (4,8)  Track: 4  
  IPIN (1,9)  Pin: 11  
  OPIN (1,9)  Pin: 23  
 CHANY (1,9) to (1,12)  Track: 5  
  IPIN (1,12)  Pin: 4  
  SINK (1,12)  Class: 0  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (9,10)  Pin: 0  
  SINK (9,10)  Class: 0  
 CHANX (1,8) to (4,8)  Track: 4  
  IPIN (1,9)  Pin: 8  
  SINK (1,9)  Class: 0  
  OPIN (1,9)  Pin: 23  
 CHANY (1,9) to (1,10)  Track: 2  
  IPIN (2,10)  Pin: 0  
  SINK (2,10)  Class: 0  
 CHANY (1,9) to (1,12)  Track: 5  
  IPIN (2,12)  Pin: 0  
  SINK (2,12)  Class: 0  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (9,11)  Pin: 0  
  SINK (9,11)  Class: 0  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (8,11)  Pin: 4  
  SINK (8,11)  Class: 0  


Net 28 (reg6_out[1])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 133  
 CHANY (7,8) to (7,9)  Track: 3  
  IPIN (8,9)  Pin: 3  
  OPIN (8,9)  Pin: 20  
 DIREX (8,9)  Track: 0  
  IPIN (9,9)  Pin: 0  
  SINK (9,9)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 104  
 CHANY (2,9) to (2,10)  Track: 3  
 CHANX (1,10) to (2,10)  Track: 3  
  IPIN (1,11)  Pin: 8  
  SINK (1,11)  Class: 0  


Net 29 (mux10_out[1])

SOURCE (1,11)  Class: 1  
  OPIN (1,11)  Pin: 20  
 DIREX (1,11)  Track: 0  
  IPIN (2,11)  Pin: 32  
  OPIN (2,11)  Pin: 31  
 DIREY (2,11)  Track: 3  
  IPIN (2,12)  Pin: 11  
  OPIN (2,12)  Pin: 23  
 CHANY (2,12) to (2,13)  Track: 1  
  IPIN (3,11)  Pad: 18  
  SINK (3,11)  Pad: 0  


Net 30 (reg6_out[2])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 140  
 CHANY (7,10) to (7,11)  Track: 0  
 CHANX (8,11) to (9,11)  Track: 0  
  IPIN (9,12)  Pin: 8  
  SINK (9,12)  Class: 0  
 CHANY (7,10) to (7,11)  Track: 0  
  IPIN (8,10)  Pin: 3  
  OPIN (8,10)  Pin: 26  
 DIREY (8,9)  Track: 2  
  IPIN (8,9)  Pin: 14  
  OPIN (8,9)  Pin: 22  
 DIREX (8,9)  Track: 2  
  IPIN (9,9)  Pin: 2  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  SINK (9,8)  Class: 0  


Net 31 (mux10_out[2])

SOURCE (9,12)  Class: 1  
  OPIN (9,12)  Pin: 28  
 CHANX (8,12) to (9,12)  Track: 2  
 CHANX (6,12) to (7,12)  Track: 2  
 CHANY (5,11) to (5,12)  Track: 2  
 CHANX (4,10) to (5,10)  Track: 2  
  IPIN (3,11)  Pad: 97  
  SINK (3,11)  Pad: 0  


Net 32 (reg6_out[3])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 147  
 CHANX (5,5) to (6,5)  Track: 1  
 CHANY (6,6) to (6,7)  Track: 1  
 CHANX (7,7) to (8,7)  Track: 1  
  IPIN (8,7)  Pin: 12  
  SINK (8,7)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 99  
 CHANY (2,8) to (2,9)  Track: 1  
  IPIN (2,9)  Pin: 4  
  SINK (2,9)  Class: 0  


Net 33 (mux10_out[3])

SOURCE (2,9)  Class: 1  
  OPIN (2,9)  Pin: 28  
 DIREY (2,9)  Track: 0  
  IPIN (2,10)  Pin: 8  
  OPIN (2,10)  Pin: 31  
 DIREY (2,10)  Track: 3  
  IPIN (2,11)  Pin: 11  
  OPIN (2,11)  Pin: 21  
 CHANY (2,11) to (2,14)  Track: 4  
  IPIN (3,11)  Pad: 22  
  SINK (3,11)  Pad: 0  


Net 34 (reg6_out[4])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 154  
 CHANX (6,5) to (7,5)  Track: 3  
 CHANX (8,5) to (9,5)  Track: 3  
 CHANX (10,5) to (11,5)  Track: 3  
  IPIN (11,5)  Pin: 12  
  SINK (11,5)  Class: 0  
 CHANX (8,5) to (9,5)  Track: 3  
 CHANY (9,6) to (9,7)  Track: 3  
 CHANY (9,8) to (9,9)  Track: 3  
 CHANY (9,10) to (9,11)  Track: 3  
  IPIN (9,11)  Pin: 4  
  SINK (9,11)  Class: 0  


Net 35 (mux10_out[4])

SOURCE (9,11)  Class: 1  
  OPIN (9,11)  Pin: 28  
 CHANX (8,11) to (9,11)  Track: 3  
 CHANY (7,12) to (7,13)  Track: 3  
  IPIN (3,11)  Pad: 66  
  SINK (3,11)  Pad: 0  


Net 36 (reg6_out[5])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 163  
 CHANX (7,5) to (8,5)  Track: 1  
 CHANX (9,5) to (10,5)  Track: 1  
 CHANY (10,4) to (10,5)  Track: 1  
 CHANX (11,3) to (12,3)  Track: 1  
  IPIN (11,4)  Pin: 8  
  SINK (11,4)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 110  
 CHANY (2,10) to (2,11)  Track: 2  
 CHANX (1,11) to (2,11)  Track: 2  
  IPIN (1,12)  Pin: 8  
  SINK (1,12)  Class: 0  


Net 37 (mux10_out[5])

SOURCE (1,12)  Class: 1  
  OPIN (1,12)  Pin: 20  
 DIREX (1,12)  Track: 0  
  IPIN (2,12)  Pin: 32  
  OPIN (2,12)  Pin: 22  
 CHANY (2,11) to (2,12)  Track: 0  
  IPIN (3,11)  Pad: 14  
  SINK (3,11)  Pad: 0  


Net 38 (reg6_out[6])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 156  
 CHANX (5,5) to (8,5)  Track: 5  
  IPIN (8,6)  Pin: 11  
  OPIN (8,6)  Pin: 21  
 DIREX (8,6)  Track: 1  
  IPIN (9,6)  Pin: 1  
  OPIN (9,6)  Pin: 29  
 DIREY (9,6)  Track: 1  
  IPIN (9,7)  Pin: 9  
  OPIN (9,7)  Pin: 22  
 DIREX (9,7)  Track: 2  
  IPIN (10,7)  Pin: 2  
  OPIN (10,7)  Pin: 20  
 CHANY (10,7) to (10,8)  Track: 3  
  IPIN (11,8)  Pin: 0  
  SINK (11,8)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 102  
 CHANY (2,8) to (2,9)  Track: 2  
 CHANX (1,7) to (2,7)  Track: 2  
  IPIN (1,8)  Pin: 8  
  SINK (1,8)  Class: 0  


Net 39 (mux10_out[6])

SOURCE (1,8)  Class: 1  
  OPIN (1,8)  Pin: 20  
 DIREX (1,8)  Track: 0  
  IPIN (2,8)  Pin: 0  
  OPIN (2,8)  Pin: 28  
 CHANX (2,8) to (3,8)  Track: 1  
 CHANY (3,9) to (3,10)  Track: 1  
 CHANX (4,10) to (5,10)  Track: 1  
  IPIN (3,11)  Pad: 96  
  SINK (3,11)  Pad: 0  


Net 40 (reg6_out[7])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 101  
 CHANY (2,8) to (2,11)  Track: 5  
 CHANX (3,7) to (6,7)  Track: 5  
 CHANX (7,7) to (10,7)  Track: 5  
  IPIN (9,7)  Pin: 12  
  OPIN (9,7)  Pin: 20  
 DIREX (9,7)  Track: 0  
  IPIN (10,7)  Pin: 0  
  SINK (10,7)  Class: 0  
 CHANY (2,8) to (2,11)  Track: 5  
  IPIN (2,11)  Pin: 4  
  SINK (2,11)  Class: 0  


Net 41 (mux10_out[7])

SOURCE (2,11)  Class: 1  
  OPIN (2,11)  Pin: 28  
 DIREY (2,11)  Track: 0  
  IPIN (2,12)  Pin: 8  
  OPIN (2,12)  Pin: 21  
 CHANY (2,12) to (2,13)  Track: 2  
  IPIN (3,11)  Pad: 20  
  SINK (3,11)  Pad: 0  


Net 42 (reg6_out[8])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 132  
 CHANY (7,8) to (7,9)  Track: 0  
 CHANX (8,9) to (9,9)  Track: 0  
  IPIN (9,10)  Pin: 8  
  SINK (9,10)  Class: 0  
 CHANX (8,9) to (9,9)  Track: 0  
 CHANX (10,9) to (11,9)  Track: 0  
  IPIN (11,9)  Pin: 12  
  SINK (11,9)  Class: 0  


Net 43 (mux10_out[8])

SOURCE (9,10)  Class: 1  
  OPIN (9,10)  Pin: 24  
 CHANX (8,9) to (9,9)  Track: 3  
 CHANX (6,9) to (7,9)  Track: 3  
 CHANX (4,9) to (5,9)  Track: 3  
 CHANY (3,10) to (3,11)  Track: 3  
 CHANX (3,10) to (4,10)  Track: 3  
  IPIN (3,11)  Pad: 89  
  SINK (3,11)  Pad: 0  


Net 44 (reg6_out[9])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 153  
 CHANX (4,5) to (7,5)  Track: 4  
 CHANX (8,5) to (11,5)  Track: 4  
  IPIN (10,6)  Pin: 8  
  SINK (10,6)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 144  
 CHANY (7,10) to (7,13)  Track: 4  
  IPIN (8,12)  Pin: 0  
  SINK (8,12)  Class: 0  


Net 45 (mux10_out[9])

SOURCE (8,12)  Class: 1  
  OPIN (8,12)  Pin: 24  
 CHANX (7,11) to (8,11)  Track: 1  
 CHANX (5,11) to (6,11)  Track: 1  
 CHANX (3,11) to (4,11)  Track: 1  
 CHANY (2,10) to (2,11)  Track: 1  
  IPIN (3,11)  Pad: 7  
  SINK (3,11)  Pad: 0  


Net 46 (reg6_out[10])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 139  
 CHANY (7,9) to (7,12)  Track: 6  
 CHANX (7,9) to (10,9)  Track: 6  
  IPIN (10,9)  Pin: 12  
  SINK (10,9)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 107  
 CHANY (2,9) to (2,10)  Track: 0  
  IPIN (2,10)  Pin: 4  
  SINK (2,10)  Class: 0  


Net 47 (mux10_out[10])

SOURCE (2,10)  Class: 1  
  OPIN (2,10)  Pin: 28  
 CHANX (2,10) to (5,10)  Track: 6  
  IPIN (3,11)  Pad: 92  
  SINK (3,11)  Pad: 0  


Net 48 (reg6_out[11])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 157  
 CHANX (7,5) to (10,5)  Track: 6  
  IPIN (10,6)  Pin: 11  
  OPIN (10,6)  Pin: 20  
 DIREX (10,6)  Track: 0  
  IPIN (11,6)  Pin: 0  
  SINK (11,6)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 142  
 CHANY (7,10) to (7,11)  Track: 3  
  IPIN (8,11)  Pin: 0  
  SINK (8,11)  Class: 0  


Net 49 (mux10_out[11])

SOURCE (8,11)  Class: 1  
  OPIN (8,11)  Pin: 16  
 CHANY (7,11) to (7,12)  Track: 2  
  IPIN (3,11)  Pad: 55  
  SINK (3,11)  Pad: 0  


Net 50 (reg6_out[12])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 155  
 CHANX (7,5) to (8,5)  Track: 2  
 CHANY (8,4) to (8,5)  Track: 2  
  IPIN (8,5)  Pin: 4  
  SINK (8,5)  Class: 0  
 CHANX (7,5) to (8,5)  Track: 2  
 CHANY (6,6) to (6,7)  Track: 2  
 CHANY (6,8) to (6,9)  Track: 2  
 CHANX (5,9) to (6,9)  Track: 2  
 CHANX (3,9) to (4,9)  Track: 2  
 CHANX (1,9) to (2,9)  Track: 2  
  IPIN (1,9)  Pin: 12  
  SINK (1,9)  Class: 0  


Net 51 (mux10_out[12])

SOURCE (1,9)  Class: 1  
  OPIN (1,9)  Pin: 20  
 CHANY (1,9) to (1,10)  Track: 1  
 CHANX (2,10) to (3,10)  Track: 1  
  IPIN (3,11)  Pad: 81  
  SINK (3,11)  Pad: 0  


Net 52 (reg6_out[13])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 151  
 CHANX (5,5) to (6,5)  Track: 2  
 CHANX (3,5) to (4,5)  Track: 2  
 CHANY (2,4) to (2,5)  Track: 2  
  IPIN (2,4)  Pin: 4  
  SINK (2,4)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 103  
 CHANY (2,6) to (2,9)  Track: 6  
 CHANX (1,9) to (2,9)  Track: 6  
  IPIN (1,10)  Pin: 8  
  SINK (1,10)  Class: 0  


Net 53 (mux10_out[13])

SOURCE (1,10)  Class: 1  
  OPIN (1,10)  Pin: 28  
 CHANX (1,10) to (3,10)  Track: 5  
  IPIN (3,11)  Pad: 80  
  SINK (3,11)  Pad: 0  


Net 54 (reg6_out[14])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 143  
 CHANY (7,9) to (7,10)  Track: 1  
 CHANX (8,8) to (9,8)  Track: 1  
 CHANY (9,7) to (9,8)  Track: 1  
 CHANX (10,6) to (11,6)  Track: 1  
  IPIN (11,7)  Pin: 8  
  SINK (11,7)  Class: 0  
 CHANY (7,9) to (7,10)  Track: 1  
  IPIN (8,10)  Pin: 0  
  SINK (8,10)  Class: 0  


Net 55 (mux10_out[14])

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 28  
 DIREY (8,10)  Track: 0  
  IPIN (8,11)  Pin: 8  
  OPIN (8,11)  Pin: 30  
 CHANX (7,11) to (8,11)  Track: 2  
 CHANX (5,11) to (6,11)  Track: 2  
 CHANX (3,11) to (4,11)  Track: 2  
 CHANY (3,11) to (3,12)  Track: 2  
 CHANX (2,10) to (3,10)  Track: 2  
  IPIN (3,11)  Pad: 79  
  SINK (3,11)  Pad: 0  


Net 56 (reg6_out[15])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 148  
 CHANX (3,5) to (6,5)  Track: 6  
 CHANX (1,5) to (2,5)  Track: 6  
  IPIN (1,5)  Pin: 12  
  SINK (1,5)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 108  
 CHANY (2,10) to (2,13)  Track: 6  
  IPIN (2,12)  Pin: 4  
  SINK (2,12)  Class: 0  


Net 57 (mux10_out[15])

SOURCE (2,12)  Class: 1  
  OPIN (2,12)  Pin: 20  
 CHANY (2,11) to (2,12)  Track: 3  
  IPIN (3,11)  Pad: 11  
  SINK (3,11)  Pad: 0  


Net 58 (reg7_out[0])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 138  
 CHANY (7,13) to (7,16)  Track: 6  
  IPIN (8,13)  Pin: 2  
  OPIN (8,13)  Pin: 25  
 DIREY (8,12)  Track: 1  
  IPIN (8,12)  Pin: 13  
  OPIN (8,12)  Pin: 26  
 DIREY (8,11)  Track: 2  
  IPIN (8,11)  Pin: 14  
  OPIN (8,11)  Pin: 25  
 DIREY (8,10)  Track: 1  
  IPIN (8,10)  Pin: 13  
  OPIN (8,10)  Pin: 24  
 DIREY (8,9)  Track: 0  
  IPIN (8,9)  Pin: 12  
  SINK (8,9)  Class: 0  


Net 59 (mux11_out[0])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 28  
 DIREY (8,9)  Track: 0  
  IPIN (8,10)  Pin: 8  
  OPIN (8,10)  Pin: 21  
 DIREX (8,10)  Track: 1  
  IPIN (9,10)  Pin: 1  
  OPIN (9,10)  Pin: 20  
 DIREX (9,10)  Track: 0  
  IPIN (10,10)  Pin: 32  
  OPIN (10,10)  Pin: 28  
 CHANX (10,10) to (13,10)  Track: 6  
  IPIN (12,11)  Pad: 81  
  SINK (12,11)  Pad: 0  


Net 60 (m5)

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 24  
 DIREY (8,8)  Track: 0  
  IPIN (8,8)  Pin: 12  
  OPIN (8,8)  Pin: 26  
 DIREY (8,7)  Track: 2  
  IPIN (8,7)  Pin: 14  
  OPIN (8,7)  Pin: 26  
 DIREY (8,6)  Track: 2  
  IPIN (8,6)  Pin: 14  
  OPIN (8,6)  Pin: 25  
 DIREY (8,5)  Track: 1  
  IPIN (8,5)  Pin: 13  
  OPIN (8,5)  Pin: 24  
 CHANX (5,4) to (8,4)  Track: 4  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (1,4)  Pin: 15  
  OPIN (1,4)  Pin: 20  
 DIREX (1,4)  Track: 0  
  IPIN (2,4)  Pin: 0  
  SINK (2,4)  Class: 0  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (1,5)  Pin: 8  
  SINK (1,5)  Class: 0  
  OPIN (8,8)  Pin: 26  
 CHANX (8,7) to (9,7)  Track: 0  
 CHANX (10,7) to (11,7)  Track: 0  
  IPIN (11,7)  Pin: 15  
  OPIN (11,7)  Pin: 20  
 CHANY (11,6) to (11,7)  Track: 3  
  IPIN (11,6)  Pin: 4  
  SINK (11,6)  Class: 0  
  OPIN (8,5)  Pin: 24  
 CHANX (7,4) to (8,4)  Track: 0  
  IPIN (8,5)  Pin: 8  
  SINK (8,5)  Class: 0  
  OPIN (8,7)  Pin: 26  
 CHANX (8,6) to (9,6)  Track: 2  
 CHANX (10,6) to (11,6)  Track: 2  
 CHANY (11,5) to (11,6)  Track: 2  
  IPIN (11,5)  Pin: 4  
  SINK (11,5)  Class: 0  
  OPIN (8,5)  Pin: 24  
 CHANX (8,4) to (11,4)  Track: 6  
  IPIN (11,4)  Pin: 12  
  SINK (11,4)  Class: 0  
 CHANX (8,7) to (9,7)  Track: 0  
 CHANY (9,6) to (9,7)  Track: 0  
  IPIN (10,6)  Pin: 0  
  SINK (10,6)  Class: 0  
  OPIN (8,8)  Pin: 26  
 CHANX (7,7) to (8,7)  Track: 2  
 CHANX (9,7) to (10,7)  Track: 2  
 CHANY (10,6) to (10,7)  Track: 2  
  IPIN (10,7)  Pin: 4  
  SINK (10,7)  Class: 0  
 CHANX (10,7) to (11,7)  Track: 0  
  IPIN (11,7)  Pin: 12  
  SINK (11,7)  Class: 0  
  OPIN (8,7)  Pin: 26  
 CHANX (7,6) to (8,6)  Track: 3  
  IPIN (8,7)  Pin: 8  
  SINK (8,7)  Class: 0  
 CHANX (10,7) to (11,7)  Track: 0  
  IPIN (11,8)  Pin: 8  
  SINK (11,8)  Class: 0  
  OPIN (8,9)  Pin: 24  
 CHANX (8,8) to (11,8)  Track: 6  
  IPIN (10,9)  Pin: 8  
  SINK (10,9)  Class: 0  
  OPIN (8,9)  Pin: 24  
 CHANX (8,8) to (9,8)  Track: 2  
  IPIN (9,9)  Pin: 8  
  SINK (9,9)  Class: 0  
 CHANX (8,7) to (9,7)  Track: 0  
  IPIN (9,8)  Pin: 8  
  SINK (9,8)  Class: 0  
 CHANX (8,8) to (11,8)  Track: 6  
  IPIN (11,9)  Pin: 8  
  SINK (11,9)  Class: 0  


Net 61 (reg7_out[1])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 142  
 CHANY (7,14) to (7,15)  Track: 0  
 CHANY (7,12) to (7,13)  Track: 0  
  IPIN (8,12)  Pin: 3  
  OPIN (8,12)  Pin: 21  
 DIREX (8,12)  Track: 1  
  IPIN (9,12)  Pin: 1  
  OPIN (9,12)  Pin: 20  
 CHANY (9,9) to (9,12)  Track: 5  
  IPIN (9,9)  Pin: 4  
  SINK (9,9)  Class: 0  


Net 62 (mux11_out[1])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 20  
 DIREX (9,9)  Track: 0  
  IPIN (10,9)  Pin: 32  
  OPIN (10,9)  Pin: 21  
 DIREX (10,9)  Track: 1  
  IPIN (11,9)  Pin: 1  
  OPIN (11,9)  Pin: 28  
 DIREY (11,9)  Track: 0  
  IPIN (11,10)  Pin: 8  
  OPIN (11,10)  Pin: 30  
 DIREY (11,10)  Track: 2  
  IPIN (11,11)  Pin: 10  
  OPIN (11,11)  Pin: 21  
 CHANY (11,11) to (11,14)  Track: 5  
  IPIN (12,11)  Pad: 23  
  SINK (12,11)  Pad: 0  


Net 63 (reg7_out[2])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 137  
 CHANY (7,13) to (7,14)  Track: 1  
 CHANY (7,11) to (7,12)  Track: 1  
  IPIN (8,11)  Pin: 3  
  OPIN (8,11)  Pin: 21  
 CHANY (8,8) to (8,11)  Track: 6  
  IPIN (9,8)  Pin: 0  
  SINK (9,8)  Class: 0  


Net 64 (mux11_out[2])

SOURCE (9,8)  Class: 1  
  OPIN (9,8)  Pin: 20  
 DIREX (9,8)  Track: 0  
  IPIN (10,8)  Pin: 32  
  OPIN (10,8)  Pin: 21  
 DIREX (10,8)  Track: 1  
  IPIN (11,8)  Pin: 1  
  OPIN (11,8)  Pin: 31  
 CHANX (11,8) to (12,8)  Track: 0  
 CHANY (12,9) to (12,10)  Track: 0  
 CHANX (13,10) to (14,10)  Track: 0  
  IPIN (12,11)  Pad: 97  
  SINK (12,11)  Pad: 0  


Net 65 (reg7_out[3])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 154  
 CHANX (6,10) to (7,10)  Track: 2  
 CHANY (7,9) to (7,10)  Track: 2  
 CHANY (7,7) to (7,8)  Track: 2  
  IPIN (8,7)  Pin: 0  
  SINK (8,7)  Class: 0  


Net 66 (mux11_out[3])

SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 20  
 DIREX (8,7)  Track: 0  
  IPIN (9,7)  Pin: 32  
  OPIN (9,7)  Pin: 29  
 DIREY (9,7)  Track: 1  
  IPIN (9,8)  Pin: 9  
  OPIN (9,8)  Pin: 23  
 DIREX (9,8)  Track: 3  
  IPIN (10,8)  Pin: 3  
  OPIN (10,8)  Pin: 20  
 DIREX (10,8)  Track: 0  
  IPIN (11,8)  Pin: 32  
  OPIN (11,8)  Pin: 28  
 CHANX (11,8) to (12,8)  Track: 3  
 CHANY (12,9) to (12,10)  Track: 3  
 CHANX (13,10) to (14,10)  Track: 3  
  IPIN (12,11)  Pad: 96  
  SINK (12,11)  Pad: 0  


Net 67 (reg7_out[4])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 139  
 CHANY (7,14) to (7,16)  Track: 4  
  IPIN (8,14)  Pin: 3  
  OPIN (8,14)  Pin: 24  
 DIREY (8,13)  Track: 0  
  IPIN (8,13)  Pin: 12  
  OPIN (8,13)  Pin: 27  
 DIREY (8,12)  Track: 3  
  IPIN (8,12)  Pin: 15  
  OPIN (8,12)  Pin: 20  
 DIREX (8,12)  Track: 0  
  IPIN (9,12)  Pin: 32  
  OPIN (9,12)  Pin: 26  
 DIREY (9,11)  Track: 2  
  IPIN (9,11)  Pin: 14  
  OPIN (9,11)  Pin: 24  
 DIREY (9,10)  Track: 0  
  IPIN (9,10)  Pin: 12  
  OPIN (9,10)  Pin: 27  
 DIREY (9,9)  Track: 3  
  IPIN (9,9)  Pin: 15  
  OPIN (9,9)  Pin: 27  
 DIREY (9,8)  Track: 3  
  IPIN (9,8)  Pin: 15  
  OPIN (9,8)  Pin: 26  
 DIREY (9,7)  Track: 2  
  IPIN (9,7)  Pin: 14  
  OPIN (9,7)  Pin: 23  
 DIREX (9,7)  Track: 3  
  IPIN (10,7)  Pin: 3  
  OPIN (10,7)  Pin: 25  
 DIREY (10,6)  Track: 1  
  IPIN (10,6)  Pin: 13  
  OPIN (10,6)  Pin: 25  
 DIREY (10,5)  Track: 1  
  IPIN (10,5)  Pin: 13  
  OPIN (10,5)  Pin: 20  
 DIREX (10,5)  Track: 0  
  IPIN (11,5)  Pin: 0  
  SINK (11,5)  Class: 0  


Net 68 (mux11_out[4])

SOURCE (11,5)  Class: 1  
  OPIN (11,5)  Pin: 28  
 DIREY (11,5)  Track: 0  
  IPIN (11,6)  Pin: 8  
  OPIN (11,6)  Pin: 30  
 DIREY (11,6)  Track: 2  
  IPIN (11,7)  Pin: 10  
  OPIN (11,7)  Pin: 31  
 DIREY (11,7)  Track: 3  
  IPIN (11,8)  Pin: 11  
  OPIN (11,8)  Pin: 30  
 DIREY (11,8)  Track: 2  
  IPIN (11,9)  Pin: 10  
  OPIN (11,9)  Pin: 30  
 DIREY (11,9)  Track: 2  
  IPIN (11,10)  Pin: 10  
  OPIN (11,10)  Pin: 28  
 CHANX (11,10) to (12,10)  Track: 3  
  IPIN (12,11)  Pad: 79  
  SINK (12,11)  Pad: 0  


Net 69 (reg7_out[5])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 158  
 CHANX (7,10) to (10,10)  Track: 4  
  IPIN (10,10)  Pin: 14  
  OPIN (10,10)  Pin: 25  
 DIREY (10,9)  Track: 1  
  IPIN (10,9)  Pin: 13  
  OPIN (10,9)  Pin: 27  
 DIREY (10,8)  Track: 3  
  IPIN (10,8)  Pin: 15  
  OPIN (10,8)  Pin: 27  
 DIREY (10,7)  Track: 3  
  IPIN (10,7)  Pin: 15  
  OPIN (10,7)  Pin: 27  
 DIREY (10,6)  Track: 3  
  IPIN (10,6)  Pin: 15  
  OPIN (10,6)  Pin: 27  
 DIREY (10,5)  Track: 3  
  IPIN (10,5)  Pin: 15  
  OPIN (10,5)  Pin: 25  
 DIREY (10,4)  Track: 1  
  IPIN (10,4)  Pin: 13  
  OPIN (10,4)  Pin: 20  
 DIREX (10,4)  Track: 0  
  IPIN (11,4)  Pin: 0  
  SINK (11,4)  Class: 0  


Net 70 (mux11_out[5])

SOURCE (11,4)  Class: 1  
  OPIN (11,4)  Pin: 28  
 DIREY (11,4)  Track: 0  
  IPIN (11,5)  Pin: 8  
  OPIN (11,5)  Pin: 30  
 DIREY (11,5)  Track: 2  
  IPIN (11,6)  Pin: 10  
  OPIN (11,6)  Pin: 29  
 DIREY (11,6)  Track: 1  
  IPIN (11,7)  Pin: 9  
  OPIN (11,7)  Pin: 29  
 DIREY (11,7)  Track: 1  
  IPIN (11,8)  Pin: 9  
  OPIN (11,8)  Pin: 29  
 DIREY (11,8)  Track: 1  
  IPIN (11,9)  Pin: 9  
  OPIN (11,9)  Pin: 29  
 DIREY (11,9)  Track: 1  
  IPIN (11,10)  Pin: 9  
  OPIN (11,10)  Pin: 31  
 CHANX (11,10) to (12,10)  Track: 0  
  IPIN (12,11)  Pad: 80  
  SINK (12,11)  Pad: 0  


Net 71 (reg7_out[6])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 160  
 CHANX (4,10) to (7,10)  Track: 5  
 CHANX (8,10) to (11,10)  Track: 5  
  IPIN (11,10)  Pin: 15  
  OPIN (11,10)  Pin: 25  
 DIREY (11,9)  Track: 1  
  IPIN (11,9)  Pin: 13  
  OPIN (11,9)  Pin: 24  
 DIREY (11,8)  Track: 0  
  IPIN (11,8)  Pin: 12  
  SINK (11,8)  Class: 0  


Net 72 (mux11_out[6])

SOURCE (11,8)  Class: 1  
  OPIN (11,8)  Pin: 20  
 CHANY (11,8) to (11,9)  Track: 3  
 CHANY (11,10) to (11,11)  Track: 3  
  IPIN (12,11)  Pad: 5  
  SINK (12,11)  Pad: 0  


Net 73 (reg7_out[7])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 150  
 CHANX (6,10) to (9,10)  Track: 6  
  IPIN (9,10)  Pin: 15  
  OPIN (9,10)  Pin: 26  
 DIREY (9,9)  Track: 2  
  IPIN (9,9)  Pin: 14  
  OPIN (9,9)  Pin: 25  
 DIREY (9,8)  Track: 1  
  IPIN (9,8)  Pin: 13  
  OPIN (9,8)  Pin: 21  
 DIREX (9,8)  Track: 1  
  IPIN (10,8)  Pin: 1  
  OPIN (10,8)  Pin: 24  
 DIREY (10,7)  Track: 0  
  IPIN (10,7)  Pin: 12  
  SINK (10,7)  Class: 0  


Net 74 (mux11_out[7])

SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 28  
 DIREY (10,7)  Track: 0  
  IPIN (10,8)  Pin: 8  
  OPIN (10,8)  Pin: 30  
 DIREY (10,8)  Track: 2  
  IPIN (10,9)  Pin: 10  
  OPIN (10,9)  Pin: 30  
 DIREY (10,9)  Track: 2  
  IPIN (10,10)  Pin: 10  
  OPIN (10,10)  Pin: 21  
 DIREX (10,10)  Track: 1  
  IPIN (11,10)  Pin: 1  
  OPIN (11,10)  Pin: 29  
 CHANX (11,10) to (14,10)  Track: 4  
  IPIN (12,11)  Pad: 92  
  SINK (12,11)  Pad: 0  


Net 75 (reg7_out[8])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 148  
 CHANX (5,10) to (6,10)  Track: 0  
 CHANY (6,9) to (6,10)  Track: 0  
 CHANX (7,8) to (8,8)  Track: 0  
 CHANX (9,8) to (10,8)  Track: 0  
  IPIN (10,9)  Pin: 11  
  OPIN (10,9)  Pin: 20  
 DIREX (10,9)  Track: 0  
  IPIN (11,9)  Pin: 0  
  SINK (11,9)  Class: 0  


Net 76 (mux11_out[8])

SOURCE (11,9)  Class: 1  
  OPIN (11,9)  Pin: 20  
 CHANY (11,9) to (11,10)  Track: 2  
 CHANX (12,10) to (13,10)  Track: 2  
  IPIN (12,11)  Pad: 88  
  SINK (12,11)  Pad: 0  


Net 77 (reg7_out[9])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 136  
 CHANY (7,13) to (7,14)  Track: 2  
  IPIN (8,13)  Pin: 3  
  OPIN (8,13)  Pin: 24  
 DIREY (8,12)  Track: 0  
  IPIN (8,12)  Pin: 12  
  OPIN (8,12)  Pin: 25  
 DIREY (8,11)  Track: 1  
  IPIN (8,11)  Pin: 13  
  OPIN (8,11)  Pin: 26  
 DIREY (8,10)  Track: 2  
  IPIN (8,10)  Pin: 14  
  OPIN (8,10)  Pin: 25  
 DIREY (8,9)  Track: 1  
  IPIN (8,9)  Pin: 13  
  OPIN (8,9)  Pin: 25  
 DIREY (8,8)  Track: 1  
  IPIN (8,8)  Pin: 13  
  OPIN (8,8)  Pin: 27  
 DIREY (8,7)  Track: 3  
  IPIN (8,7)  Pin: 15  
  OPIN (8,7)  Pin: 21  
 DIREX (8,7)  Track: 1  
  IPIN (9,7)  Pin: 1  
  OPIN (9,7)  Pin: 21  
 DIREX (9,7)  Track: 1  
  IPIN (10,7)  Pin: 1  
  OPIN (10,7)  Pin: 24  
 DIREY (10,6)  Track: 0  
  IPIN (10,6)  Pin: 12  
  SINK (10,6)  Class: 0  


Net 78 (mux11_out[9])

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 28  
 DIREY (10,6)  Track: 0  
  IPIN (10,7)  Pin: 8  
  OPIN (10,7)  Pin: 30  
 DIREY (10,7)  Track: 2  
  IPIN (10,8)  Pin: 10  
  OPIN (10,8)  Pin: 29  
 DIREY (10,8)  Track: 1  
  IPIN (10,9)  Pin: 9  
  OPIN (10,9)  Pin: 22  
 DIREX (10,9)  Track: 2  
  IPIN (11,9)  Pin: 2  
  OPIN (11,9)  Pin: 31  
 CHANX (11,9) to (12,9)  Track: 1  
 CHANY (12,10) to (12,11)  Track: 1  
 CHANX (12,10) to (13,10)  Track: 1  
  IPIN (12,11)  Pad: 86  
  SINK (12,11)  Pad: 0  


Net 79 (reg7_out[10])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 157  
 CHANX (6,10) to (7,10)  Track: 1  
 CHANX (8,10) to (9,10)  Track: 1  
 CHANY (9,9) to (9,10)  Track: 1  
  IPIN (10,9)  Pin: 0  
  SINK (10,9)  Class: 0  


Net 80 (mux11_out[10])

SOURCE (10,9)  Class: 1  
  OPIN (10,9)  Pin: 28  
 DIREY (10,9)  Track: 0  
  IPIN (10,10)  Pin: 8  
  OPIN (10,10)  Pin: 23  
 DIREX (10,10)  Track: 3  
  IPIN (11,10)  Pin: 3  
  OPIN (11,10)  Pin: 20  
 CHANY (11,10) to (11,13)  Track: 4  
  IPIN (12,11)  Pad: 21  
  SINK (12,11)  Pad: 0  


Net 81 (reg7_out[11])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 135  
 CHANY (7,11) to (7,14)  Track: 5  
 CHANY (7,7) to (7,10)  Track: 5  
 CHANX (8,6) to (11,6)  Track: 5  
  IPIN (11,6)  Pin: 12  
  SINK (11,6)  Class: 0  


Net 82 (mux11_out[11])

SOURCE (11,6)  Class: 1  
  OPIN (11,6)  Pin: 20  
 CHANY (11,6) to (11,7)  Track: 0  
 CHANY (11,8) to (11,9)  Track: 0  
 CHANY (11,10) to (11,11)  Track: 0  
  IPIN (12,11)  Pad: 4  
  SINK (12,11)  Pad: 0  


Net 83 (reg7_out[12])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 162  
 CHANX (7,10) to (8,10)  Track: 3  
  IPIN (8,10)  Pin: 15  
  OPIN (8,10)  Pin: 27  
 DIREY (8,9)  Track: 3  
  IPIN (8,9)  Pin: 15  
  OPIN (8,9)  Pin: 27  
 DIREY (8,8)  Track: 3  
  IPIN (8,8)  Pin: 15  
  OPIN (8,8)  Pin: 25  
 DIREY (8,7)  Track: 1  
  IPIN (8,7)  Pin: 13  
  OPIN (8,7)  Pin: 25  
 DIREY (8,6)  Track: 1  
  IPIN (8,6)  Pin: 13  
  OPIN (8,6)  Pin: 24  
 DIREY (8,5)  Track: 0  
  IPIN (8,5)  Pin: 12  
  SINK (8,5)  Class: 0  


Net 84 (mux11_out[12])

SOURCE (8,5)  Class: 1  
  OPIN (8,5)  Pin: 20  
 DIREX (8,5)  Track: 0  
  IPIN (9,5)  Pin: 0  
  OPIN (9,5)  Pin: 21  
 DIREX (9,5)  Track: 1  
  IPIN (10,5)  Pin: 1  
  OPIN (10,5)  Pin: 23  
 DIREX (10,5)  Track: 3  
  IPIN (11,5)  Pin: 3  
  OPIN (11,5)  Pin: 20  
 CHANY (11,5) to (11,8)  Track: 6  
 CHANY (11,9) to (11,12)  Track: 6  
  IPIN (12,11)  Pad: 15  
  SINK (12,11)  Pad: 0  


Net 85 (reg7_out[13])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 149  
 CHANX (3,10) to (6,10)  Track: 4  
 CHANY (2,7) to (2,10)  Track: 4  
  IPIN (2,7)  Pin: 4  
  OPIN (2,7)  Pin: 25  
 DIREY (2,6)  Track: 1  
  IPIN (2,6)  Pin: 13  
  OPIN (2,6)  Pin: 25  
 DIREY (2,5)  Track: 1  
  IPIN (2,5)  Pin: 13  
  OPIN (2,5)  Pin: 24  
 DIREY (2,4)  Track: 0  
  IPIN (2,4)  Pin: 12  
  SINK (2,4)  Class: 0  


Net 86 (mux11_out[13])

SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 28  
 DIREY (2,4)  Track: 0  
  IPIN (2,5)  Pin: 8  
  OPIN (2,5)  Pin: 30  
 DIREY (2,5)  Track: 2  
  IPIN (2,6)  Pin: 10  
  OPIN (2,6)  Pin: 30  
 DIREY (2,6)  Track: 2  
  IPIN (2,7)  Pin: 10  
  OPIN (2,7)  Pin: 29  
 DIREY (2,7)  Track: 1  
  IPIN (2,8)  Pin: 9  
  OPIN (2,8)  Pin: 30  
 DIREY (2,8)  Track: 2  
  IPIN (2,9)  Pin: 10  
  OPIN (2,9)  Pin: 30  
 DIREY (2,9)  Track: 2  
  IPIN (2,10)  Pin: 10  
  OPIN (2,10)  Pin: 30  
 DIREY (2,10)  Track: 2  
  IPIN (2,11)  Pin: 10  
  OPIN (2,11)  Pin: 29  
 CHANX (2,11) to (5,11)  Track: 4  
 CHANX (6,11) to (9,11)  Track: 4  
  IPIN (9,11)  Pin: 15  
  OPIN (9,11)  Pin: 22  
 DIREX (9,11)  Track: 2  
  IPIN (10,11)  Pin: 2  
  OPIN (10,11)  Pin: 21  
 DIREX (10,11)  Track: 1  
  IPIN (11,11)  Pin: 1  
  OPIN (11,11)  Pin: 22  
 CHANY (11,11) to (11,12)  Track: 1  
  IPIN (12,11)  Pad: 8  
  SINK (12,11)  Pad: 0  


Net 87 (reg7_out[14])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 159  
 CHANX (7,10) to (8,10)  Track: 0  
  IPIN (8,10)  Pin: 12  
  OPIN (8,10)  Pin: 20  
 DIREX (8,10)  Track: 0  
  IPIN (9,10)  Pin: 32  
  OPIN (9,10)  Pin: 22  
 DIREX (9,10)  Track: 2  
  IPIN (10,10)  Pin: 2  
  OPIN (10,10)  Pin: 20  
 CHANY (10,7) to (10,10)  Track: 4  
  IPIN (11,7)  Pin: 0  
  SINK (11,7)  Class: 0  


Net 88 (mux11_out[14])

SOURCE (11,7)  Class: 1  
  OPIN (11,7)  Pin: 28  
 CHANX (11,7) to (14,7)  Track: 5  
 CHANY (14,8) to (14,11)  Track: 5  
 CHANX (12,10) to (15,10)  Track: 5  
  IPIN (12,11)  Pad: 98  
  SINK (12,11)  Pad: 0  


Net 89 (reg7_out[15])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 152  
 CHANX (5,10) to (6,10)  Track: 3  
 CHANY (4,9) to (4,10)  Track: 3  
 CHANY (4,7) to (4,8)  Track: 3  
 CHANY (4,5) to (4,6)  Track: 3  
 CHANX (3,4) to (4,4)  Track: 3  
 CHANX (1,4) to (2,4)  Track: 3  
  IPIN (2,5)  Pin: 11  
  OPIN (2,5)  Pin: 16  
 DIREX (1,5)  Track: 0  
  IPIN (1,5)  Pin: 4  
  SINK (1,5)  Class: 0  


Net 90 (mux11_out[15])

SOURCE (1,5)  Class: 1  
  OPIN (1,5)  Pin: 28  
 DIREY (1,5)  Track: 0  
  IPIN (1,6)  Pin: 8  
  OPIN (1,6)  Pin: 28  
 DIREY (1,6)  Track: 0  
  IPIN (1,7)  Pin: 8  
  OPIN (1,7)  Pin: 30  
 DIREY (1,7)  Track: 2  
  IPIN (1,8)  Pin: 10  
  OPIN (1,8)  Pin: 29  
 DIREY (1,8)  Track: 1  
  IPIN (1,9)  Pin: 9  
  OPIN (1,9)  Pin: 29  
 DIREY (1,9)  Track: 1  
  IPIN (1,10)  Pin: 9  
  OPIN (1,10)  Pin: 29  
 DIREY (1,10)  Track: 1  
  IPIN (1,11)  Pin: 9  
  OPIN (1,11)  Pin: 28  
 CHANX (1,11) to (4,11)  Track: 6  
 CHANX (5,11) to (8,11)  Track: 6  
  IPIN (8,11)  Pin: 15  
  OPIN (8,11)  Pin: 20  
 DIREX (8,11)  Track: 0  
  IPIN (9,11)  Pin: 32  
  OPIN (9,11)  Pin: 20  
 DIREX (9,11)  Track: 0  
  IPIN (10,11)  Pin: 32  
  OPIN (10,11)  Pin: 23  
 DIREX (10,11)  Track: 3  
  IPIN (11,11)  Pin: 3  
  OPIN (11,11)  Pin: 20  
 CHANY (11,11) to (11,12)  Track: 2  
  IPIN (12,11)  Pad: 14  
  SINK (12,11)  Pad: 0  
The folding stage: 3

Net 91 (clk): global net connecting:

Block clk (#168) at (2, 17), Pin class -1.
Block Block_4 (#169) at (9, 6), Pin class 2.
Block Block_33 (#170) at (9, 8), Pin class 2.
Block Block_34 (#171) at (8, 7), Pin class 2.
Block Block_35 (#172) at (11, 5), Pin class 2.
Block Block_36 (#173) at (11, 4), Pin class 2.
Block Block_49 (#174) at (1, 4), Pin class 2.
Block Block_38 (#175) at (11, 8), Pin class 2.
Block Block_39 (#176) at (10, 7), Pin class 2.
Block Block_40 (#177) at (10, 9), Pin class 2.
Block Block_41 (#178) at (10, 6), Pin class 2.
Block Block_42 (#179) at (11, 9), Pin class 2.
Block Block_48 (#180) at (11, 6), Pin class 2.
Block Block_44 (#181) at (1, 5), Pin class 2.
Block Block_45 (#182) at (11, 7), Pin class 2.
Block Block_46 (#183) at (2, 4), Pin class 2.
Block Block_47 (#184) at (8, 5), Pin class 2.
Block Block_1 (#185) at (8, 6), Pin class 2.
Block Block_18 (#186) at (8, 8), Pin class 2.
Block Block_10 (#187) at (2, 7), Pin class 2.
Block Block_19 (#188) at (9, 5), Pin class 2.
Block Block_5 (#189) at (11, 10), Pin class 2.
Block Block_11 (#190) at (2, 5), Pin class 2.
Block Block_6 (#191) at (10, 11), Pin class 2.
Block Block_7 (#192) at (9, 7), Pin class 2.
Block Block_8 (#193) at (10, 10), Pin class 2.
Block Block_9 (#194) at (1, 6), Pin class 2.
Block Block_17 (#195) at (11, 11), Pin class 2.
Block Block_16 (#196) at (10, 5), Pin class 2.
Block Block_15 (#197) at (1, 7), Pin class 2.
Block Block_14 (#198) at (10, 8), Pin class 2.
Block Block_13 (#199) at (2, 8), Pin class 2.
Block Block_12 (#200) at (2, 6), Pin class 2.
Block Block_32 (#201) at (1, 10), Pin class 2.
Block Block_37 (#202) at (2, 12), Pin class 2.
Block Block_2 (#203) at (8, 9), Pin class 2.
Block Block_3 (#204) at (9, 9), Pin class 2.
Block Block_20 (#205) at (8, 10), Pin class 2.
Block Block_21 (#206) at (1, 11), Pin class 2.
Block Block_22 (#207) at (9, 12), Pin class 2.
Block Block_23 (#208) at (2, 9), Pin class 2.
Block Block_24 (#209) at (9, 11), Pin class 2.
Block Block_25 (#210) at (1, 12), Pin class 2.
Block Block_26 (#211) at (2, 11), Pin class 2.
Block Block_27 (#212) at (9, 10), Pin class 2.
Block Block_28 (#213) at (8, 12), Pin class 2.
Block Block_29 (#214) at (2, 10), Pin class 2.
Block Block_30 (#215) at (8, 11), Pin class 2.
Block Block_31 (#216) at (1, 9), Pin class 2.
Block Block_43 (#217) at (1, 8), Pin class 2.
Block Block_50 (#218) at (9, 13), Pin class 2.
Block Block_51 (#219) at (2, 14), Pin class 2.
Block Block_52 (#220) at (8, 15), Pin class 2.
Block Block_53 (#221) at (2, 13), Pin class 2.
Block Block_54 (#222) at (5, 16), Pin class 2.
Block Block_55 (#223) at (9, 15), Pin class 2.
Block Block_56 (#224) at (10, 13), Pin class 2.
Block Block_57 (#225) at (4, 16), Pin class 2.
Block Block_58 (#226) at (9, 3), Pin class 2.
Block Block_59 (#227) at (8, 3), Pin class 2.
Block Block_60 (#228) at (10, 4), Pin class 2.
Block Block_61 (#229) at (11, 2), Pin class 2.
Block Block_62 (#230) at (2, 3), Pin class 2.
Block Block_63 (#231) at (11, 13), Pin class 2.
Block Block_64 (#232) at (10, 2), Pin class 2.
Block Block_65 (#233) at (10, 12), Pin class 2.
Block Block_66 (#234) at (2, 2), Pin class 2.
Block Block_67 (#235) at (11, 12), Pin class 2.
Block Block_68 (#236) at (10, 3), Pin class 2.
Block Block_69 (#237) at (1, 3), Pin class 2.
Block Block_70 (#238) at (11, 3), Pin class 2.
Block Block_71 (#239) at (8, 4), Pin class 2.
Block Block_72 (#240) at (8, 2), Pin class 2.
Block Block_73 (#241) at (9, 4), Pin class 2.
Block Block_74 (#242) at (9, 14), Pin class 2.
Block Block_75 (#243) at (7, 16), Pin class 2.
Block Block_76 (#244) at (10, 15), Pin class 2.
Block Block_77 (#245) at (8, 13), Pin class 2.
Block Block_78 (#246) at (3, 16), Pin class 2.
Block Block_79 (#247) at (6, 16), Pin class 2.
Block Block_80 (#248) at (8, 14), Pin class 2.
Block DSP_Block_0 (#249) at (12, 6), Pin class -1.
Block DSP_Block_1 (#250) at (12, 11), Pin class -1.
Block DSP_Block_2 (#251) at (3, 11), Pin class -1.
Block DSP_Block_3 (#252) at (3, 6), Pin class -1.


Net 92 (reg3_out[0])

SOURCE (9,4)  Class: 1  
  OPIN (9,4)  Pin: 28  
 DIREY (9,4)  Track: 0  
  IPIN (9,5)  Pin: 8  
  OPIN (9,5)  Pin: 18  
 DIREX (8,5)  Track: 2  
  IPIN (8,5)  Pin: 6  
  OPIN (8,5)  Pin: 28  
 DIREY (8,5)  Track: 0  
  IPIN (8,6)  Pin: 8  
  SINK (8,6)  Class: 0  
SOURCE (9,4)  Class: 1  
  OPIN (9,4)  Pin: 20  
 CHANY (9,4) to (9,7)  Track: 4  
  IPIN (9,6)  Pin: 4  
  SINK (9,6)  Class: 0  


Net 93 (out_port1[0])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  OPIN (9,8)  Pin: 24  
 DIREY (9,7)  Track: 0  
  IPIN (9,7)  Pin: 12  
  OPIN (9,7)  Pin: 24  
 DIREY (9,6)  Track: 0  
  IPIN (9,6)  Pin: 12  
  SINK (9,6)  Class: 0  


Net 94 (mux6_out[0])

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 20  
 DIREX (9,6)  Track: 0  
  IPIN (10,6)  Pin: 32  
  OPIN (10,6)  Pin: 22  
 DIREX (10,6)  Track: 2  
  IPIN (11,6)  Pin: 2  
  OPIN (11,6)  Pin: 21  
 CHANY (11,6) to (11,9)  Track: 4  
  IPIN (12,6)  Pad: 14  
  SINK (12,6)  Pad: 0  


Net 95 (reg5_out[0])

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 28  
 DIREY (9,6)  Track: 0  
  IPIN (9,7)  Pin: 8  
  OPIN (9,7)  Pin: 31  
 CHANX (6,7) to (9,7)  Track: 4  
 CHANX (2,7) to (5,7)  Track: 4  
  IPIN (2,8)  Pin: 10  
  OPIN (2,8)  Pin: 30  
 DIREY (2,8)  Track: 2  
  IPIN (2,9)  Pin: 10  
  OPIN (2,9)  Pin: 29  
 DIREY (2,9)  Track: 1  
  IPIN (2,10)  Pin: 9  
  OPIN (2,10)  Pin: 16  
 DIREX (1,10)  Track: 0  
  IPIN (1,10)  Pin: 4  
  SINK (1,10)  Class: 0  
  OPIN (9,6)  Pin: 28  
 CHANX (9,6) to (10,6)  Track: 3  
 CHANY (10,7) to (10,8)  Track: 3  
 CHANX (11,8) to (12,8)  Track: 3  
 CHANY (12,9) to (12,10)  Track: 3  
 CHANX (13,10) to (14,10)  Track: 3  
  IPIN (12,6)  Pad: 44  
  SINK (12,6)  Pad: 0  


Net 96 (m6)

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 24  
 DIREY (9,5)  Track: 0  
  IPIN (9,5)  Pin: 12  
  OPIN (9,5)  Pin: 17  
 DIREX (8,5)  Track: 1  
  IPIN (8,5)  Pin: 5  
  OPIN (8,5)  Pin: 25  
 CHANX (5,4) to (8,4)  Track: 4  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (1,4)  Pin: 12  
  SINK (1,4)  Class: 0  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (2,5)  Pin: 11  
  OPIN (2,5)  Pin: 16  
 DIREX (1,5)  Track: 0  
  IPIN (1,5)  Pin: 4  
  SINK (1,5)  Class: 0  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (2,4)  Pin: 12  
  SINK (2,4)  Class: 0  
  OPIN (9,6)  Pin: 24  
 CHANX (9,5) to (10,5)  Track: 2  
  IPIN (10,6)  Pin: 11  
  OPIN (10,6)  Pin: 23  
 CHANY (10,6) to (10,9)  Track: 6  
  IPIN (10,9)  Pin: 4  
  SINK (10,9)  Class: 0  
 CHANY (10,6) to (10,9)  Track: 6  
  IPIN (11,9)  Pin: 3  
  OPIN (11,9)  Pin: 22  
 CHANY (11,9) to (11,10)  Track: 1  
  IPIN (11,9)  Pin: 4  
  SINK (11,9)  Class: 0  
 CHANX (9,5) to (10,5)  Track: 2  
  IPIN (10,6)  Pin: 10  
  OPIN (10,6)  Pin: 31  
 DIREY (10,6)  Track: 3  
  IPIN (10,7)  Pin: 11  
  OPIN (10,7)  Pin: 17  
 CHANY (9,7) to (9,8)  Track: 2  
  IPIN (9,8)  Pin: 4  
  SINK (9,8)  Class: 0  
  OPIN (9,6)  Pin: 24  
 CHANX (8,5) to (11,5)  Track: 4  
  IPIN (11,5)  Pin: 12  
  SINK (11,5)  Class: 0  
  OPIN (9,6)  Pin: 24  
 CHANX (8,5) to (9,5)  Track: 3  
  IPIN (8,6)  Pin: 11  
  OPIN (8,6)  Pin: 18  
 CHANY (7,6) to (7,7)  Track: 0  
  IPIN (8,7)  Pin: 0  
  SINK (8,7)  Class: 0  
  OPIN (10,6)  Pin: 31  
 CHANX (10,6) to (11,6)  Track: 1  
  IPIN (10,6)  Pin: 12  
  SINK (10,6)  Class: 0  
 CHANX (9,5) to (10,5)  Track: 2  
 CHANY (10,4) to (10,5)  Track: 2  
  IPIN (11,4)  Pin: 0  
  SINK (11,4)  Class: 0  
 CHANY (10,6) to (10,9)  Track: 6  
  IPIN (11,8)  Pin: 0  
  SINK (11,8)  Class: 0  
 CHANX (8,5) to (9,5)  Track: 3  
  IPIN (8,5)  Pin: 12  
  SINK (8,5)  Class: 0  
 CHANX (9,5) to (10,5)  Track: 2  
 CHANY (10,6) to (10,7)  Track: 2  
  IPIN (10,7)  Pin: 4  
  SINK (10,7)  Class: 0  
 CHANY (10,6) to (10,7)  Track: 2  
  IPIN (11,7)  Pin: 0  
  SINK (11,7)  Class: 0  
 CHANX (8,5) to (11,5)  Track: 4  
  IPIN (11,6)  Pin: 8  
  SINK (11,6)  Class: 0  


Net 97 (mux7_out[0])

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 16  
 DIREX (8,6)  Track: 0  
  IPIN (8,6)  Pin: 4  
  SINK (8,6)  Class: 0  


Net 98 (out_port1[1])

SOURCE (9,3)  Class: 1  
  OPIN (9,3)  Pin: 28  
 DIREY (9,3)  Track: 0  
  IPIN (9,4)  Pin: 8  
  OPIN (9,4)  Pin: 29  
 DIREY (9,4)  Track: 1  
  IPIN (9,5)  Pin: 9  
  OPIN (9,5)  Pin: 19  
 CHANY (8,5) to (8,8)  Track: 4  
  IPIN (9,8)  Pin: 0  
  SINK (9,8)  Class: 0  


Net 99 (mux6_out[1])

SOURCE (9,8)  Class: 1  
  OPIN (9,8)  Pin: 20  
 DIREX (9,8)  Track: 0  
  IPIN (10,8)  Pin: 32  
  OPIN (10,8)  Pin: 20  
 DIREX (10,8)  Track: 0  
  IPIN (11,8)  Pin: 32  
  OPIN (11,8)  Pin: 21  
 CHANY (11,5) to (11,8)  Track: 6  
  IPIN (12,6)  Pad: 19  
  SINK (12,6)  Pad: 0  


Net 100 (reg3_out[1])

SOURCE (9,8)  Class: 1  
  OPIN (9,8)  Pin: 16  
 DIREX (8,8)  Track: 0  
  IPIN (8,8)  Pin: 4  
  SINK (8,8)  Class: 0  


Net 101 (out_port1[2])

SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 28  
 DIREY (8,3)  Track: 0  
  IPIN (8,4)  Pin: 8  
  OPIN (8,4)  Pin: 20  
 CHANY (8,4) to (8,7)  Track: 6  
  IPIN (8,7)  Pin: 4  
  SINK (8,7)  Class: 0  


Net 102 (mux6_out[2])

SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 20  
 DIREX (8,7)  Track: 0  
  IPIN (9,7)  Pin: 32  
  OPIN (9,7)  Pin: 25  
 CHANX (9,6) to (10,6)  Track: 0  
 CHANX (11,6) to (12,6)  Track: 0  
 CHANX (13,6) to (14,6)  Track: 0  
 CHANY (14,7) to (14,8)  Track: 0  
 CHANY (14,9) to (14,10)  Track: 0  
 CHANX (15,10) to (16,10)  Track: 0  
  IPIN (12,6)  Pad: 48  
  SINK (12,6)  Pad: 0  


Net 103 (reg3_out[2])

SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 28  
 CHANX (5,7) to (8,7)  Track: 6  
 CHANX (1,7) to (4,7)  Track: 6  
  IPIN (2,7)  Pin: 15  
  OPIN (2,7)  Pin: 25  
 CHANX (2,6) to (3,6)  Track: 1  
  IPIN (2,7)  Pin: 8  
  SINK (2,7)  Class: 0  


Net 104 (out_port1[3])

SOURCE (10,4)  Class: 1  
  OPIN (10,4)  Pin: 28  
 DIREY (10,4)  Track: 0  
  IPIN (10,5)  Pin: 8  
  OPIN (10,5)  Pin: 20  
 DIREX (10,5)  Track: 0  
  IPIN (11,5)  Pin: 0  
  SINK (11,5)  Class: 0  


Net 105 (mux6_out[3])

SOURCE (11,5)  Class: 1  
  OPIN (11,5)  Pin: 24  
 DIREY (11,4)  Track: 0  
  IPIN (11,4)  Pin: 12  
  OPIN (11,4)  Pin: 25  
 CHANX (11,3) to (12,3)  Track: 1  
 CHANX (13,3) to (14,3)  Track: 1  
 CHANY (14,4) to (14,5)  Track: 1  
 CHANX (15,5) to (16,5)  Track: 1  
  IPIN (12,6)  Pad: 98  
  SINK (12,6)  Pad: 0  


Net 106 (reg3_out[3])

SOURCE (11,5)  Class: 1  
  OPIN (11,5)  Pin: 16  
 DIREX (10,5)  Track: 0  
  IPIN (10,5)  Pin: 4  
  OPIN (10,5)  Pin: 16  
 DIREX (9,5)  Track: 0  
  IPIN (9,5)  Pin: 4  
  SINK (9,5)  Class: 0  


Net 107 (out_port1[4])

SOURCE (11,2)  Class: 1  
  OPIN (11,2)  Pin: 20  
 CHANY (11,1) to (11,4)  Track: 6  
  IPIN (11,4)  Pin: 4  
  SINK (11,4)  Class: 0  


Net 108 (mux6_out[4])

SOURCE (11,4)  Class: 1  
  OPIN (11,4)  Pin: 24  
 CHANX (11,3) to (12,3)  Track: 2  
 CHANY (12,4) to (12,5)  Track: 2  
 CHANX (13,5) to (14,5)  Track: 2  
  IPIN (12,6)  Pad: 91  
  SINK (12,6)  Pad: 0  


Net 109 (reg3_out[4])

SOURCE (11,4)  Class: 1  
  OPIN (11,4)  Pin: 28  
 DIREY (11,4)  Track: 0  
  IPIN (11,5)  Pin: 8  
  OPIN (11,5)  Pin: 31  
 DIREY (11,5)  Track: 3  
  IPIN (11,6)  Pin: 11  
  OPIN (11,6)  Pin: 31  
 DIREY (11,6)  Track: 3  
  IPIN (11,7)  Pin: 11  
  OPIN (11,7)  Pin: 29  
 DIREY (11,7)  Track: 1  
  IPIN (11,8)  Pin: 9  
  OPIN (11,8)  Pin: 30  
 DIREY (11,8)  Track: 2  
  IPIN (11,9)  Pin: 10  
  OPIN (11,9)  Pin: 21  
 CHANY (11,9) to (11,10)  Track: 2  
  IPIN (11,10)  Pin: 4  
  SINK (11,10)  Class: 0  


Net 110 (out_port1[5])

SOURCE (2,3)  Class: 1  
  OPIN (2,3)  Pin: 16  
 DIREX (1,3)  Track: 0  
  IPIN (1,3)  Pin: 4  
  OPIN (1,3)  Pin: 28  
 DIREY (1,3)  Track: 0  
  IPIN (1,4)  Pin: 8  
  SINK (1,4)  Class: 0  


Net 111 (mux6_out[5])

SOURCE (1,4)  Class: 1  
  OPIN (1,4)  Pin: 28  
 DIREY (1,4)  Track: 0  
  IPIN (1,5)  Pin: 8  
  OPIN (1,5)  Pin: 31  
 CHANX (1,5) to (4,5)  Track: 5  
 CHANX (5,5) to (8,5)  Track: 5  
 CHANX (9,5) to (12,5)  Track: 5  
  IPIN (12,6)  Pad: 78  
  SINK (12,6)  Pad: 0  


Net 112 (reg3_out[5])

SOURCE (1,4)  Class: 1  
  OPIN (1,4)  Pin: 20  
 CHANY (1,4) to (1,5)  Track: 0  
  IPIN (2,5)  Pin: 0  
  SINK (2,5)  Class: 0  


Net 113 (out_port1[6])

SOURCE (11,13)  Class: 1  
  OPIN (11,13)  Pin: 16  
 CHANY (10,10) to (10,13)  Track: 6  
  IPIN (11,10)  Pin: 3  
  OPIN (11,10)  Pin: 25  
 DIREY (11,9)  Track: 1  
  IPIN (11,9)  Pin: 13  
  OPIN (11,9)  Pin: 24  
 DIREY (11,8)  Track: 0  
  IPIN (11,8)  Pin: 12  
  SINK (11,8)  Class: 0  


Net 114 (mux6_out[6])

SOURCE (11,8)  Class: 1  
  OPIN (11,8)  Pin: 20  
 CHANY (11,7) to (11,8)  Track: 2  
  IPIN (12,6)  Pad: 22  
  SINK (12,6)  Pad: 0  


Net 115 (reg3_out[6])

SOURCE (11,8)  Class: 1  
  OPIN (11,8)  Pin: 28  
 DIREY (11,8)  Track: 0  
  IPIN (11,9)  Pin: 8  
  OPIN (11,9)  Pin: 29  
 DIREY (11,9)  Track: 1  
  IPIN (11,10)  Pin: 9  
  OPIN (11,10)  Pin: 29  
 DIREY (11,10)  Track: 1  
  IPIN (11,11)  Pin: 9  
  OPIN (11,11)  Pin: 16  
 DIREX (10,11)  Track: 0  
  IPIN (10,11)  Pin: 4  
  SINK (10,11)  Class: 0  


Net 116 (out_port1[7])

SOURCE (10,2)  Class: 1  
  OPIN (10,2)  Pin: 28  
 DIREY (10,2)  Track: 0  
  IPIN (10,3)  Pin: 8  
  OPIN (10,3)  Pin: 31  
 DIREY (10,3)  Track: 3  
  IPIN (10,4)  Pin: 11  
  OPIN (10,4)  Pin: 17  
 CHANY (9,4) to (9,5)  Track: 0  
 CHANY (9,6) to (9,7)  Track: 0  
  IPIN (10,7)  Pin: 0  
  SINK (10,7)  Class: 0  


Net 117 (mux6_out[7])

SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 20  
 DIREX (10,7)  Track: 0  
  IPIN (11,7)  Pin: 32  
  OPIN (11,7)  Pin: 21  
 CHANY (11,6) to (11,7)  Track: 0  
  IPIN (12,6)  Pad: 9  
  SINK (12,6)  Pad: 0  


Net 118 (reg3_out[7])

SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 16  
 DIREX (9,7)  Track: 0  
  IPIN (9,7)  Pin: 4  
  SINK (9,7)  Class: 0  


Net 119 (out_port1[8])

SOURCE (10,12)  Class: 1  
  OPIN (10,12)  Pin: 16  
 CHANY (9,9) to (9,12)  Track: 5  
  IPIN (10,9)  Pin: 0  
  SINK (10,9)  Class: 0  


Net 120 (mux6_out[8])

SOURCE (10,9)  Class: 1  
  OPIN (10,9)  Pin: 24  
 DIREY (10,8)  Track: 0  
  IPIN (10,8)  Pin: 12  
  OPIN (10,8)  Pin: 27  
 CHANX (10,7) to (11,7)  Track: 0  
 CHANX (12,7) to (13,7)  Track: 0  
 CHANY (13,6) to (13,7)  Track: 0  
 CHANX (14,5) to (15,5)  Track: 0  
  IPIN (12,6)  Pad: 97  
  SINK (12,6)  Pad: 0  


Net 121 (reg3_out[8])

SOURCE (10,9)  Class: 1  
  OPIN (10,9)  Pin: 28  
 DIREY (10,9)  Track: 0  
  IPIN (10,10)  Pin: 8  
  SINK (10,10)  Class: 0  


Net 122 (out_port1[9])

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 28  
 CHANX (2,2) to (5,2)  Track: 6  
 CHANX (6,2) to (9,2)  Track: 6  
 CHANY (9,3) to (9,6)  Track: 6  
  IPIN (10,6)  Pin: 0  
  SINK (10,6)  Class: 0  


Net 123 (mux6_out[9])

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 20  
 DIREX (10,6)  Track: 0  
  IPIN (11,6)  Pin: 32  
  OPIN (11,6)  Pin: 27  
 CHANX (10,5) to (11,5)  Track: 0  
 CHANX (12,5) to (13,5)  Track: 0  
  IPIN (12,6)  Pad: 89  
  SINK (12,6)  Pad: 0  


Net 124 (reg3_out[9])

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 28  
 CHANX (7,6) to (10,6)  Track: 4  
 CHANX (3,6) to (6,6)  Track: 4  
 CHANX (1,6) to (2,6)  Track: 4  
  IPIN (1,6)  Pin: 12  
  SINK (1,6)  Class: 0  


Net 125 (out_port1[10])

SOURCE (11,12)  Class: 1  
  OPIN (11,12)  Pin: 16  
 CHANY (10,11) to (10,12)  Track: 3  
 CHANY (10,9) to (10,10)  Track: 3  
  IPIN (11,9)  Pin: 0  
  SINK (11,9)  Class: 0  


Net 126 (mux6_out[10])

SOURCE (11,9)  Class: 1  
  OPIN (11,9)  Pin: 20  
 CHANY (11,8) to (11,9)  Track: 3  
  IPIN (12,6)  Pad: 21  
  SINK (12,6)  Pad: 0  


Net 127 (reg3_out[10])

SOURCE (11,9)  Class: 1  
  OPIN (11,9)  Pin: 28  
 DIREY (11,9)  Track: 0  
  IPIN (11,10)  Pin: 8  
  OPIN (11,10)  Pin: 28  
 DIREY (11,10)  Track: 0  
  IPIN (11,11)  Pin: 8  
  SINK (11,11)  Class: 0  


Net 128 (out_port1[11])

SOURCE (10,3)  Class: 1  
  OPIN (10,3)  Pin: 20  
 CHANY (10,3) to (10,6)  Track: 4  
  IPIN (11,6)  Pin: 0  
  SINK (11,6)  Class: 0  


Net 129 (mux6_out[11])

SOURCE (11,6)  Class: 1  
  OPIN (11,6)  Pin: 20  
 CHANY (11,5) to (11,6)  Track: 1  
  IPIN (12,6)  Pad: 2  
  SINK (12,6)  Pad: 0  


Net 130 (reg3_out[11])

SOURCE (11,6)  Class: 1  
  OPIN (11,6)  Pin: 16  
 DIREX (10,6)  Track: 0  
  IPIN (10,6)  Pin: 4  
  OPIN (10,6)  Pin: 24  
 DIREY (10,5)  Track: 0  
  IPIN (10,5)  Pin: 12  
  SINK (10,5)  Class: 0  


Net 131 (out_port1[12])

SOURCE (1,3)  Class: 1  
  OPIN (1,3)  Pin: 20  
 DIREX (1,3)  Track: 0  
  IPIN (2,3)  Pin: 32  
  OPIN (2,3)  Pin: 29  
 DIREY (2,3)  Track: 1  
  IPIN (2,4)  Pin: 9  
  OPIN (2,4)  Pin: 29  
 DIREY (2,4)  Track: 1  
  IPIN (2,5)  Pin: 9  
  OPIN (2,5)  Pin: 31  
 CHANX (1,5) to (2,5)  Track: 1  
  IPIN (1,5)  Pin: 12  
  SINK (1,5)  Class: 0  


Net 132 (mux6_out[12])

SOURCE (1,5)  Class: 1  
  OPIN (1,5)  Pin: 28  
 CHANX (1,5) to (2,5)  Track: 2  
 CHANX (3,5) to (4,5)  Track: 2  
 CHANX (5,5) to (6,5)  Track: 2  
 CHANX (7,5) to (8,5)  Track: 2  
  IPIN (8,5)  Pin: 15  
  OPIN (8,5)  Pin: 21  
 DIREX (8,5)  Track: 1  
  IPIN (9,5)  Pin: 1  
  OPIN (9,5)  Pin: 23  
 DIREX (9,5)  Track: 3  
  IPIN (10,5)  Pin: 3  
  OPIN (10,5)  Pin: 21  
 DIREX (10,5)  Track: 1  
  IPIN (11,5)  Pin: 1  
  OPIN (11,5)  Pin: 29  
 CHANX (11,5) to (12,5)  Track: 2  
  IPIN (12,6)  Pad: 77  
  SINK (12,6)  Pad: 0  


Net 133 (reg3_out[12])

SOURCE (1,5)  Class: 1  
  OPIN (1,5)  Pin: 20  
 CHANY (1,4) to (1,7)  Track: 4  
  IPIN (1,7)  Pin: 4  
  SINK (1,7)  Class: 0  


Net 134 (out_port1[13])

SOURCE (11,3)  Class: 1  
  OPIN (11,3)  Pin: 28  
 DIREY (11,3)  Track: 0  
  IPIN (11,4)  Pin: 8  
  OPIN (11,4)  Pin: 29  
 DIREY (11,4)  Track: 1  
  IPIN (11,5)  Pin: 9  
  OPIN (11,5)  Pin: 30  
 DIREY (11,5)  Track: 2  
  IPIN (11,6)  Pin: 10  
  OPIN (11,6)  Pin: 28  
 DIREY (11,6)  Track: 0  
  IPIN (11,7)  Pin: 8  
  SINK (11,7)  Class: 0  


Net 135 (mux6_out[13])

SOURCE (11,7)  Class: 1  
  OPIN (11,7)  Pin: 20  
 CHANY (11,7) to (11,8)  Track: 1  
  IPIN (12,6)  Pad: 11  
  SINK (12,6)  Pad: 0  


Net 136 (reg3_out[13])

SOURCE (11,7)  Class: 1  
  OPIN (11,7)  Pin: 28  
 DIREY (11,7)  Track: 0  
  IPIN (11,8)  Pin: 8  
  OPIN (11,8)  Pin: 16  
 DIREX (10,8)  Track: 0  
  IPIN (10,8)  Pin: 4  
  SINK (10,8)  Class: 0  


Net 137 (out_port1[14])

SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 24  
 CHANX (5,3) to (8,3)  Track: 6  
 CHANX (1,3) to (4,3)  Track: 6  
  IPIN (2,4)  Pin: 8  
  SINK (2,4)  Class: 0  


Net 138 (mux6_out[14])

SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 28  
 DIREY (2,4)  Track: 0  
  IPIN (2,5)  Pin: 8  
  OPIN (2,5)  Pin: 29  
 DIREY (2,5)  Track: 1  
  IPIN (2,6)  Pin: 9  
  OPIN (2,6)  Pin: 29  
 CHANX (2,6) to (5,6)  Track: 6  
 CHANX (6,6) to (9,6)  Track: 6  
  IPIN (9,6)  Pin: 15  
  OPIN (9,6)  Pin: 22  
 DIREX (9,6)  Track: 2  
  IPIN (10,6)  Pin: 2  
  OPIN (10,6)  Pin: 21  
 DIREX (10,6)  Track: 1  
  IPIN (11,6)  Pin: 1  
  OPIN (11,6)  Pin: 25  
 CHANX (11,5) to (12,5)  Track: 1  
  IPIN (12,6)  Pad: 76  
  SINK (12,6)  Pad: 0  


Net 139 (reg3_out[14])

SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 16  
 DIREX (1,4)  Track: 0  
  IPIN (1,4)  Pin: 4  
  OPIN (1,4)  Pin: 30  
 DIREY (1,4)  Track: 2  
  IPIN (1,5)  Pin: 10  
  OPIN (1,5)  Pin: 21  
 CHANY (1,5) to (1,8)  Track: 5  
  IPIN (2,8)  Pin: 0  
  SINK (2,8)  Class: 0  


Net 140 (out_port1[15])

SOURCE (8,2)  Class: 1  
  OPIN (8,2)  Pin: 28  
 DIREY (8,2)  Track: 0  
  IPIN (8,3)  Pin: 8  
  OPIN (8,3)  Pin: 29  
 DIREY (8,3)  Track: 1  
  IPIN (8,4)  Pin: 9  
  OPIN (8,4)  Pin: 28  
 DIREY (8,4)  Track: 0  
  IPIN (8,5)  Pin: 8  
  SINK (8,5)  Class: 0  


Net 141 (mux6_out[15])

SOURCE (8,5)  Class: 1  
  OPIN (8,5)  Pin: 20  
 DIREX (8,5)  Track: 0  
  IPIN (9,5)  Pin: 32  
  OPIN (9,5)  Pin: 21  
 DIREX (9,5)  Track: 1  
  IPIN (10,5)  Pin: 1  
  OPIN (10,5)  Pin: 31  
 CHANX (10,5) to (11,5)  Track: 3  
 CHANX (12,5) to (13,5)  Track: 3  
  IPIN (12,6)  Pad: 85  
  SINK (12,6)  Pad: 0  


Net 142 (reg3_out[15])

SOURCE (8,5)  Class: 1  
  OPIN (8,5)  Pin: 24  
 CHANX (7,4) to (8,4)  Track: 0  
 CHANX (5,4) to (6,4)  Track: 0  
 CHANX (3,4) to (4,4)  Track: 0  
 CHANX (1,4) to (2,4)  Track: 0  
  IPIN (2,5)  Pin: 10  
  OPIN (2,5)  Pin: 30  
 CHANX (1,5) to (2,5)  Track: 6  
  IPIN (2,6)  Pin: 8  
  SINK (2,6)  Class: 0  


Net 143 (mux8_out[0])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 28  
 CHANX (8,6) to (9,6)  Track: 1  
 CHANX (6,6) to (7,6)  Track: 1  
 CHANX (4,6) to (5,6)  Track: 1  
 CHANY (3,5) to (3,6)  Track: 1  
 CHANX (3,5) to (4,5)  Track: 1  
  IPIN (3,6)  Pad: 89  
  SINK (3,6)  Pad: 0  


Net 144 (m4)

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 20  
 DIREX (8,6)  Track: 0  
  IPIN (9,6)  Pin: 32  
  OPIN (9,6)  Pin: 29  
 DIREY (9,6)  Track: 1  
  IPIN (9,7)  Pin: 9  
  OPIN (9,7)  Pin: 29  
 DIREY (9,7)  Track: 1  
  IPIN (9,8)  Pin: 9  
  OPIN (9,8)  Pin: 21  
 CHANY (9,8) to (9,11)  Track: 4  
  IPIN (10,11)  Pin: 0  
  SINK (10,11)  Class: 0  
  OPIN (9,8)  Pin: 21  
 DIREX (9,8)  Track: 1  
  IPIN (10,8)  Pin: 1  
  OPIN (10,8)  Pin: 30  
 DIREY (10,8)  Track: 2  
  IPIN (10,9)  Pin: 10  
  OPIN (10,9)  Pin: 30  
 DIREY (10,9)  Track: 2  
  IPIN (10,10)  Pin: 10  
  OPIN (10,10)  Pin: 30  
 DIREY (10,10)  Track: 2  
  IPIN (10,11)  Pin: 10  
  OPIN (10,11)  Pin: 20  
 DIREX (10,11)  Track: 0  
  IPIN (11,11)  Pin: 0  
  SINK (11,11)  Class: 0  
 CHANY (9,8) to (9,11)  Track: 4  
  IPIN (9,11)  Pin: 4  
  SINK (9,11)  Class: 0  
 DIREX (8,6)  Track: 0  
  IPIN (9,6)  Pin: 0  
  OPIN (9,6)  Pin: 30  
 DIREY (9,6)  Track: 2  
  IPIN (9,7)  Pin: 10  
  OPIN (9,7)  Pin: 20  
 DIREX (9,7)  Track: 0  
  IPIN (10,7)  Pin: 32  
  OPIN (10,7)  Pin: 22  
 CHANY (10,7) to (10,10)  Track: 4  
  IPIN (11,10)  Pin: 0  
  SINK (11,10)  Class: 0  
 CHANY (9,8) to (9,11)  Track: 4  
  IPIN (10,10)  Pin: 0  
  SINK (10,10)  Class: 0  
  OPIN (8,6)  Pin: 20  
 CHANY (8,6) to (8,9)  Track: 5  
 CHANY (8,10) to (8,13)  Track: 5  
  IPIN (8,12)  Pin: 4  
  SINK (8,12)  Class: 0  
SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 16  
 CHANY (7,6) to (7,9)  Track: 4  
 CHANX (4,9) to (7,9)  Track: 4  
 CHANX (1,9) to (3,9)  Track: 4  
  IPIN (1,10)  Pin: 11  
  OPIN (1,10)  Pin: 29  
 DIREY (1,10)  Track: 1  
  IPIN (1,11)  Pin: 9  
  OPIN (1,11)  Pin: 28  
 DIREY (1,11)  Track: 0  
  IPIN (1,12)  Pin: 8  
  SINK (1,12)  Class: 0  
 CHANY (8,10) to (8,13)  Track: 5  
  IPIN (9,12)  Pin: 0  
  SINK (9,12)  Class: 0  
  OPIN (10,9)  Pin: 30  
 CHANX (9,9) to (10,9)  Track: 2  
  IPIN (9,10)  Pin: 8  
  SINK (9,10)  Class: 0  
 CHANY (8,10) to (8,13)  Track: 5  
  IPIN (8,11)  Pin: 4  
  SINK (8,11)  Class: 0  
  OPIN (1,10)  Pin: 29  
 CHANX (1,10)  Track: 1  
 CHANY (1,11) to (1,12)  Track: 1  
  IPIN (1,11)  Pin: 4  
  SINK (1,11)  Class: 0  
  OPIN (1,11)  Pin: 28  
 CHANX (1,11) to (2,11)  Track: 1  
  IPIN (2,12)  Pin: 8  
  SINK (2,12)  Class: 0  
  OPIN (9,7)  Pin: 20  
 CHANY (9,7) to (9,8)  Track: 1  
  IPIN (10,8)  Pin: 0  
  SINK (10,8)  Class: 0  
  OPIN (1,10)  Pin: 29  
 CHANX (1,10) to (2,10)  Track: 0  
  IPIN (2,11)  Pin: 8  
  SINK (2,11)  Class: 0  
  OPIN (8,6)  Pin: 20  
 CHANY (8,5) to (8,6)  Track: 3  
  IPIN (9,5)  Pin: 3  
  OPIN (9,5)  Pin: 20  
 DIREX (9,5)  Track: 0  
  IPIN (10,5)  Pin: 0  
  SINK (10,5)  Class: 0  
 CHANX (1,9) to (3,9)  Track: 4  
  IPIN (1,10)  Pin: 8  
  SINK (1,10)  Class: 0  
 CHANX (1,9) to (3,9)  Track: 4  
  IPIN (1,9)  Pin: 12  
  SINK (1,9)  Class: 0  
 CHANX (1,9) to (3,9)  Track: 4  
  IPIN (2,9)  Pin: 12  
  SINK (2,9)  Class: 0  
  OPIN (8,6)  Pin: 16  
 CHANY (7,6) to (7,7)  Track: 3  
 CHANY (7,8) to (7,9)  Track: 3  
 CHANY (7,10) to (7,11)  Track: 3  
  IPIN (8,10)  Pin: 0  
  SINK (8,10)  Class: 0  
  OPIN (8,6)  Pin: 16  
 CHANY (7,5) to (7,6)  Track: 2  
 CHANX (6,4) to (7,4)  Track: 2  
 CHANX (4,4) to (5,4)  Track: 2  
 CHANX (2,4) to (3,4)  Track: 2  
 CHANY (2,4) to (2,5)  Track: 2  
  IPIN (2,5)  Pin: 4  
  SINK (2,5)  Class: 0  
 CHANX (2,4) to (3,4)  Track: 2  
 CHANY (1,5) to (1,6)  Track: 2  
  IPIN (1,6)  Pin: 4  
  SINK (1,6)  Class: 0  
 CHANY (7,6) to (7,7)  Track: 3  
 CHANX (6,7) to (7,7)  Track: 3  
 CHANX (4,7) to (5,7)  Track: 3  
 CHANX (2,7) to (3,7)  Track: 3  
  IPIN (2,8)  Pin: 11  
  OPIN (2,8)  Pin: 31  
 CHANX (2,8) to (3,8)  Track: 1  
  IPIN (2,8)  Pin: 12  
  SINK (2,8)  Class: 0  
 CHANY (1,5) to (1,6)  Track: 2  
  IPIN (2,6)  Pin: 0  
  SINK (2,6)  Class: 0  
  OPIN (8,6)  Pin: 20  
 CHANY (8,6) to (8,7)  Track: 2  
  IPIN (9,7)  Pin: 0  
  SINK (9,7)  Class: 0  
 CHANX (2,7) to (3,7)  Track: 3  
 CHANX (1,7)  Track: 3  
  IPIN (1,7)  Pin: 12  
  SINK (1,7)  Class: 0  
 CHANX (1,9) to (3,9)  Track: 4  
  IPIN (2,10)  Pin: 8  
  SINK (2,10)  Class: 0  
 CHANY (8,6) to (8,9)  Track: 5  
  IPIN (8,9)  Pin: 4  
  SINK (8,9)  Class: 0  
 CHANY (8,6) to (8,9)  Track: 5  
  IPIN (9,9)  Pin: 0  
  SINK (9,9)  Class: 0  
 CHANY (8,5) to (8,6)  Track: 3  
  IPIN (9,5)  Pin: 0  
  SINK (9,5)  Class: 0  
 CHANX (2,7) to (3,7)  Track: 3  
  IPIN (2,7)  Pin: 12  
  SINK (2,7)  Class: 0  
 CHANY (7,6) to (7,9)  Track: 4  
  IPIN (8,8)  Pin: 0  
  SINK (8,8)  Class: 0  


Net 145 (mux8_out[1])

SOURCE (8,8)  Class: 1  
  OPIN (8,8)  Pin: 16  
 CHANY (7,7) to (7,8)  Track: 2  
  IPIN (3,6)  Pad: 67  
  SINK (3,6)  Pad: 0  


Net 146 (reg5_out[1])

SOURCE (8,8)  Class: 1  
  OPIN (8,8)  Pin: 20  
 CHANY (8,8) to (8,11)  Track: 6  
  IPIN (8,11)  Pin: 7  
  OPIN (8,11)  Pin: 29  
 DIREY (8,11)  Track: 1  
  IPIN (8,12)  Pin: 9  
  OPIN (8,12)  Pin: 29  
 CHANX (5,12) to (8,12)  Track: 4  
 CHANX (1,12) to (4,12)  Track: 4  
  IPIN (2,12)  Pin: 12  
  SINK (2,12)  Class: 0  
  OPIN (8,8)  Pin: 20  
 CHANY (8,7) to (8,8)  Track: 0  
 CHANX (9,8) to (10,8)  Track: 0  
 CHANX (11,8) to (12,8)  Track: 0  
 CHANY (12,9) to (12,10)  Track: 0  
 CHANX (13,10) to (14,10)  Track: 0  
  IPIN (12,6)  Pad: 47  
  SINK (12,6)  Pad: 0  


Net 147 (mux8_out[2])

SOURCE (2,7)  Class: 1  
  OPIN (2,7)  Pin: 20  
 CHANY (2,6) to (2,7)  Track: 2  
  IPIN (3,6)  Pad: 15  
  SINK (3,6)  Pad: 0  


Net 148 (reg5_out[2])

SOURCE (2,7)  Class: 1  
  OPIN (2,7)  Pin: 28  
 DIREY (2,7)  Track: 0  
  IPIN (2,8)  Pin: 8  
  OPIN (2,8)  Pin: 29  
 CHANX (1,8) to (4,8)  Track: 4  
 CHANX (5,8) to (8,8)  Track: 4  
  IPIN (8,9)  Pin: 8  
  SINK (8,9)  Class: 0  
 CHANX (5,8) to (8,8)  Track: 4  
  IPIN (8,8)  Pin: 15  
  OPIN (8,8)  Pin: 24  
 CHANX (8,7) to (9,7)  Track: 3  
 CHANX (10,7) to (11,7)  Track: 3  
 CHANY (11,6) to (11,7)  Track: 3  
  IPIN (12,6)  Pad: 12  
  SINK (12,6)  Pad: 0  


Net 149 (mux8_out[3])

SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 16  
 DIREX (8,5)  Track: 0  
  IPIN (8,5)  Pin: 4  
  OPIN (8,5)  Pin: 26  
 CHANX (7,4) to (8,4)  Track: 3  
 CHANX (5,4) to (6,4)  Track: 3  
 CHANY (4,5) to (4,6)  Track: 3  
 CHANX (4,5) to (5,5)  Track: 3  
  IPIN (3,6)  Pad: 93  
  SINK (3,6)  Pad: 0  


Net 150 (reg5_out[3])

SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 28  
 DIREY (9,5)  Track: 0  
  IPIN (9,6)  Pin: 8  
  OPIN (9,6)  Pin: 31  
 DIREY (9,6)  Track: 3  
  IPIN (9,7)  Pin: 11  
  OPIN (9,7)  Pin: 30  
 DIREY (9,7)  Track: 2  
  IPIN (9,8)  Pin: 10  
  OPIN (9,8)  Pin: 28  
 DIREY (9,8)  Track: 0  
  IPIN (9,9)  Pin: 8  
  SINK (9,9)  Class: 0  
SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 24  
 CHANX (9,4) to (10,4)  Track: 3  
 CHANX (11,4) to (12,4)  Track: 3  
 CHANX (13,4) to (14,4)  Track: 3  
 CHANY (14,5) to (14,6)  Track: 3  
 CHANX (14,5) to (15,5)  Track: 3  
  IPIN (12,6)  Pad: 92  
  SINK (12,6)  Pad: 0  


Net 151 (mux8_out[4])

SOURCE (11,10)  Class: 1  
  OPIN (11,10)  Pin: 24  
 DIREY (11,9)  Track: 0  
  IPIN (11,9)  Pin: 12  
  OPIN (11,9)  Pin: 18  
 DIREX (10,9)  Track: 2  
  IPIN (10,9)  Pin: 6  
  OPIN (10,9)  Pin: 16  
 DIREX (9,9)  Track: 0  
  IPIN (9,9)  Pin: 4  
  OPIN (9,9)  Pin: 27  
 DIREY (9,8)  Track: 3  
  IPIN (9,8)  Pin: 15  
  OPIN (9,8)  Pin: 25  
 CHANX (8,7) to (9,7)  Track: 0  
 CHANX (6,7) to (7,7)  Track: 0  
 CHANY (5,6) to (5,7)  Track: 0  
 CHANX (4,5) to (5,5)  Track: 0  
  IPIN (3,6)  Pad: 97  
  SINK (3,6)  Pad: 0  


Net 152 (reg5_out[4])

SOURCE (11,10)  Class: 1  
  OPIN (11,10)  Pin: 16  
 DIREX (10,10)  Track: 0  
  IPIN (10,10)  Pin: 4  
  OPIN (10,10)  Pin: 17  
 DIREX (9,10)  Track: 1  
  IPIN (9,10)  Pin: 5  
  OPIN (9,10)  Pin: 16  
 DIREX (8,10)  Track: 0  
  IPIN (8,10)  Pin: 4  
  SINK (8,10)  Class: 0  
SOURCE (11,10)  Class: 1  
  OPIN (11,10)  Pin: 20  
 CHANY (11,7) to (11,10)  Track: 5  
  IPIN (12,6)  Pad: 20  
  SINK (12,6)  Pad: 0  


Net 153 (mux8_out[5])

SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 28  
 CHANX (2,5) to (3,5)  Track: 3  
  IPIN (3,6)  Pad: 80  
  SINK (3,6)  Pad: 0  


Net 154 (reg5_out[5])

SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 24  
 CHANX (1,4) to (3,4)  Track: 6  
  IPIN (1,5)  Pin: 11  
  OPIN (1,5)  Pin: 29  
 DIREY (1,5)  Track: 1  
  IPIN (1,6)  Pin: 9  
  OPIN (1,6)  Pin: 29  
 DIREY (1,6)  Track: 1  
  IPIN (1,7)  Pin: 9  
  OPIN (1,7)  Pin: 31  
 DIREY (1,7)  Track: 3  
  IPIN (1,8)  Pin: 11  
  OPIN (1,8)  Pin: 30  
 DIREY (1,8)  Track: 2  
  IPIN (1,9)  Pin: 10  
  OPIN (1,9)  Pin: 30  
 DIREY (1,9)  Track: 2  
  IPIN (1,10)  Pin: 10  
  OPIN (1,10)  Pin: 28  
 DIREY (1,10)  Track: 0  
  IPIN (1,11)  Pin: 8  
  SINK (1,11)  Class: 0  
 CHANX (1,4) to (3,4)  Track: 6  
 CHANX (4,4) to (7,4)  Track: 6  
 CHANX (8,4) to (11,4)  Track: 6  
  IPIN (11,4)  Pin: 13  
  OPIN (11,4)  Pin: 21  
 CHANY (11,3) to (11,6)  Track: 5  
  IPIN (12,6)  Pad: 7  
  SINK (12,6)  Pad: 0  


Net 155 (mux8_out[6])

SOURCE (10,11)  Class: 1  
  OPIN (10,11)  Pin: 24  
 DIREY (10,10)  Track: 0  
  IPIN (10,10)  Pin: 12  
  OPIN (10,10)  Pin: 19  
 DIREX (9,10)  Track: 3  
  IPIN (9,10)  Pin: 7  
  OPIN (9,10)  Pin: 19  
 DIREX (8,10)  Track: 3  
  IPIN (8,10)  Pin: 7  
  OPIN (8,10)  Pin: 26  
 DIREY (8,9)  Track: 2  
  IPIN (8,9)  Pin: 14  
  OPIN (8,9)  Pin: 24  
 DIREY (8,8)  Track: 0  
  IPIN (8,8)  Pin: 12  
  OPIN (8,8)  Pin: 27  
 DIREY (8,7)  Track: 3  
  IPIN (8,7)  Pin: 15  
  OPIN (8,7)  Pin: 25  
 CHANX (7,6) to (8,6)  Track: 3  
 CHANX (5,6) to (6,6)  Track: 3  
 CHANX (3,6) to (4,6)  Track: 3  
 CHANY (2,5) to (2,6)  Track: 3  
  IPIN (3,6)  Pad: 7  
  SINK (3,6)  Pad: 0  


Net 156 (reg5_out[6])

SOURCE (10,11)  Class: 1  
  OPIN (10,11)  Pin: 28  
 CHANX (9,11) to (10,11)  Track: 1  
  IPIN (9,12)  Pin: 8  
  SINK (9,12)  Class: 0  
 CHANX (9,11) to (10,11)  Track: 1  
 CHANX (11,11) to (12,11)  Track: 1  
 CHANX (13,11) to (14,11)  Track: 1  
 CHANY (14,10) to (14,11)  Track: 1  
 CHANX (14,10) to (15,10)  Track: 1  
  IPIN (12,6)  Pad: 43  
  SINK (12,6)  Pad: 0  


Net 157 (mux8_out[7])

SOURCE (9,7)  Class: 1  
  OPIN (9,7)  Pin: 16  
 CHANY (8,6) to (8,7)  Track: 1  
 CHANX (7,5) to (8,5)  Track: 1  
 CHANX (5,5) to (6,5)  Track: 1  
  IPIN (3,6)  Pad: 98  
  SINK (3,6)  Pad: 0  


Net 158 (reg5_out[7])

SOURCE (9,7)  Class: 1  
  OPIN (9,7)  Pin: 28  
 DIREY (9,7)  Track: 0  
  IPIN (9,8)  Pin: 8  
  OPIN (9,8)  Pin: 30  
 CHANX (6,8) to (9,8)  Track: 5  
 CHANX (2,8) to (5,8)  Track: 5  
  IPIN (2,9)  Pin: 11  
  OPIN (2,9)  Pin: 16  
 CHANY (1,9) to (1,10)  Track: 2  
  IPIN (2,9)  Pin: 0  
  SINK (2,9)  Class: 0  
  OPIN (9,7)  Pin: 28  
 CHANX (9,7) to (10,7)  Track: 2  
 CHANX (11,7) to (12,7)  Track: 2  
 CHANY (12,8) to (12,9)  Track: 2  
 CHANX (13,9) to (14,9)  Track: 2  
 CHANY (14,10) to (14,11)  Track: 2  
 CHANX (14,10) to (15,10)  Track: 2  
  IPIN (12,6)  Pad: 46  
  SINK (12,6)  Pad: 0  


Net 159 (mux8_out[8])

SOURCE (10,10)  Class: 1  
  OPIN (10,10)  Pin: 24  
 CHANX (7,9) to (10,9)  Track: 6  
 CHANX (3,9) to (6,9)  Track: 6  
 CHANY (2,6) to (2,9)  Track: 6  
  IPIN (3,6)  Pad: 23  
  SINK (3,6)  Pad: 0  


Net 160 (reg5_out[8])

SOURCE (10,10)  Class: 1  
  OPIN (10,10)  Pin: 28  
 DIREY (10,10)  Track: 0  
  IPIN (10,11)  Pin: 8  
  OPIN (10,11)  Pin: 29  
 CHANX (9,11) to (10,11)  Track: 2  
  IPIN (9,11)  Pin: 12  
  SINK (9,11)  Class: 0  
  OPIN (10,10)  Pin: 28  
 CHANX (10,10) to (13,10)  Track: 6  
  IPIN (12,6)  Pad: 39  
  SINK (12,6)  Pad: 0  


Net 161 (mux8_out[9])

SOURCE (1,6)  Class: 1  
  OPIN (1,6)  Pin: 24  
 CHANX (1,5) to (3,5)  Track: 4  
  IPIN (3,6)  Pad: 77  
  SINK (3,6)  Pad: 0  


Net 162 (reg5_out[9])

SOURCE (1,6)  Class: 1  
  OPIN (1,6)  Pin: 28  
 DIREY (1,6)  Track: 0  
  IPIN (1,7)  Pin: 8  
  OPIN (1,7)  Pin: 30  
 DIREY (1,7)  Track: 2  
  IPIN (1,8)  Pin: 10  
  OPIN (1,8)  Pin: 31  
 DIREY (1,8)  Track: 3  
  IPIN (1,9)  Pin: 11  
  OPIN (1,9)  Pin: 21  
 CHANY (1,9) to (1,12)  Track: 5  
  IPIN (1,12)  Pin: 4  
  SINK (1,12)  Class: 0  
  OPIN (1,7)  Pin: 30  
 CHANX (1,7) to (2,7)  Track: 1  
 CHANX (3,7) to (4,7)  Track: 1  
 CHANX (5,7) to (6,7)  Track: 1  
 CHANX (7,7) to (8,7)  Track: 1  
 CHANX (9,7) to (10,7)  Track: 1  
 CHANX (11,7) to (12,7)  Track: 1  
 CHANY (12,6) to (12,7)  Track: 1  
 CHANX (13,5) to (14,5)  Track: 1  
  IPIN (12,6)  Pad: 96  
  SINK (12,6)  Pad: 0  


Net 163 (mux8_out[10])

SOURCE (11,11)  Class: 1  
  OPIN (11,11)  Pin: 24  
 DIREY (11,10)  Track: 0  
  IPIN (11,10)  Pin: 12  
  OPIN (11,10)  Pin: 17  
 DIREX (10,10)  Track: 1  
  IPIN (10,10)  Pin: 5  
  OPIN (10,10)  Pin: 18  
 DIREX (9,10)  Track: 2  
  IPIN (9,10)  Pin: 6  
  OPIN (9,10)  Pin: 18  
 DIREX (8,10)  Track: 2  
  IPIN (8,10)  Pin: 6  
  OPIN (8,10)  Pin: 25  
 DIREY (8,9)  Track: 1  
  IPIN (8,9)  Pin: 13  
  OPIN (8,9)  Pin: 25  
 DIREY (8,8)  Track: 1  
  IPIN (8,8)  Pin: 13  
  OPIN (8,8)  Pin: 25  
 DIREY (8,7)  Track: 1  
  IPIN (8,7)  Pin: 13  
  OPIN (8,7)  Pin: 24  
 CHANX (7,6) to (8,6)  Track: 0  
 CHANX (5,6) to (6,6)  Track: 0  
 CHANX (3,6) to (4,6)  Track: 0  
 CHANY (2,5) to (2,6)  Track: 0  
  IPIN (3,6)  Pad: 4  
  SINK (3,6)  Pad: 0  


Net 164 (reg5_out[10])

SOURCE (11,11)  Class: 1  
  OPIN (11,11)  Pin: 28  
 CHANX (10,11) to (11,11)  Track: 0  
 CHANX (8,11) to (9,11)  Track: 0  
 CHANX (6,11) to (7,11)  Track: 0  
 CHANX (4,11) to (5,11)  Track: 0  
 CHANX (2,11) to (3,11)  Track: 0  
  IPIN (2,11)  Pin: 12  
  SINK (2,11)  Class: 0  
  OPIN (11,11)  Pin: 28  
 CHANX (10,11) to (13,11)  Track: 4  
 CHANY (12,9) to (12,12)  Track: 4  
 CHANY (12,5) to (12,8)  Track: 4  
 CHANX (12,5) to (15,5)  Track: 4  
  IPIN (12,6)  Pad: 95  
  SINK (12,6)  Pad: 0  


Net 165 (mux8_out[11])

SOURCE (10,5)  Class: 1  
  OPIN (10,5)  Pin: 24  
 DIREY (10,4)  Track: 0  
  IPIN (10,4)  Pin: 12  
  OPIN (10,4)  Pin: 31  
 DIREY (10,4)  Track: 3  
  IPIN (10,5)  Pin: 11  
  OPIN (10,5)  Pin: 29  
 CHANX (7,5) to (10,5)  Track: 6  
 CHANX (3,5) to (6,5)  Track: 6  
  IPIN (3,6)  Pad: 96  
  SINK (3,6)  Pad: 0  


Net 166 (reg5_out[11])

SOURCE (10,5)  Class: 1  
  OPIN (10,5)  Pin: 28  
 DIREY (10,5)  Track: 0  
  IPIN (10,6)  Pin: 8  
  OPIN (10,6)  Pin: 30  
 DIREY (10,6)  Track: 2  
  IPIN (10,7)  Pin: 10  
  OPIN (10,7)  Pin: 18  
 CHANY (9,7) to (9,10)  Track: 6  
  IPIN (9,10)  Pin: 4  
  SINK (9,10)  Class: 0  
  OPIN (10,6)  Pin: 30  
 CHANX (10,6) to (13,6)  Track: 6  
 CHANY (13,7) to (13,10)  Track: 6  
 CHANX (14,10) to (16,10)  Track: 6  
  IPIN (12,6)  Pad: 45  
  SINK (12,6)  Pad: 0  


Net 167 (mux8_out[12])

SOURCE (1,7)  Class: 1  
  OPIN (1,7)  Pin: 20  
 DIREX (1,7)  Track: 0  
  IPIN (2,7)  Pin: 0  
  OPIN (2,7)  Pin: 21  
 CHANY (2,6) to (2,7)  Track: 1  
  IPIN (3,6)  Pad: 13  
  SINK (3,6)  Pad: 0  


Net 168 (reg5_out[12])

SOURCE (1,7)  Class: 1  
  OPIN (1,7)  Pin: 28  
 DIREY (1,7)  Track: 0  
  IPIN (1,8)  Pin: 8  
  OPIN (1,8)  Pin: 29  
 DIREY (1,8)  Track: 1  
  IPIN (1,9)  Pin: 9  
  OPIN (1,9)  Pin: 29  
 DIREY (1,9)  Track: 1  
  IPIN (1,10)  Pin: 9  
  OPIN (1,10)  Pin: 31  
 DIREY (1,10)  Track: 3  
  IPIN (1,11)  Pin: 11  
  OPIN (1,11)  Pin: 30  
 CHANX (1,11) to (4,11)  Track: 6  
 CHANX (5,11) to (8,11)  Track: 6  
  IPIN (8,12)  Pin: 8  
  SINK (8,12)  Class: 0  
SOURCE (1,7)  Class: 1  
  OPIN (1,7)  Pin: 24  
 CHANX (1,6) to (3,6)  Track: 5  
 CHANX (4,6) to (7,6)  Track: 5  
 CHANX (8,6) to (11,6)  Track: 5  
  IPIN (11,6)  Pin: 15  
  OPIN (11,6)  Pin: 26  
 CHANX (11,5) to (14,5)  Track: 6  
  IPIN (12,6)  Pad: 94  
  SINK (12,6)  Pad: 0  


Net 169 (mux8_out[13])

SOURCE (10,8)  Class: 1  
  OPIN (10,8)  Pin: 24  
 CHANX (7,7) to (10,7)  Track: 5  
 CHANX (3,7) to (6,7)  Track: 5  
 CHANY (2,4) to (2,7)  Track: 5  
  IPIN (3,6)  Pad: 9  
  SINK (3,6)  Pad: 0  


Net 170 (reg5_out[13])

SOURCE (10,8)  Class: 1  
  OPIN (10,8)  Pin: 28  
 CHANX (9,8) to (10,8)  Track: 3  
 CHANX (7,8) to (8,8)  Track: 3  
 CHANX (5,8) to (6,8)  Track: 3  
 CHANY (4,9) to (4,10)  Track: 3  
 CHANX (3,10) to (4,10)  Track: 3  
 CHANX (1,10) to (2,10)  Track: 3  
  IPIN (2,10)  Pin: 12  
  SINK (2,10)  Class: 0  
  OPIN (10,8)  Pin: 28  
 CHANX (10,8) to (11,8)  Track: 1  
  IPIN (11,9)  Pin: 11  
  OPIN (11,9)  Pin: 23  
 CHANY (11,8) to (11,9)  Track: 0  
  IPIN (12,6)  Pad: 23  
  SINK (12,6)  Pad: 0  


Net 171 (mux8_out[14])

SOURCE (2,8)  Class: 1  
  OPIN (2,8)  Pin: 20  
 CHANY (2,7) to (2,8)  Track: 3  
  IPIN (3,6)  Pad: 22  
  SINK (3,6)  Pad: 0  


Net 172 (reg5_out[14])

SOURCE (2,8)  Class: 1  
  OPIN (2,8)  Pin: 28  
 DIREY (2,8)  Track: 0  
  IPIN (2,9)  Pin: 8  
  OPIN (2,9)  Pin: 30  
 DIREY (2,9)  Track: 2  
  IPIN (2,10)  Pin: 10  
  OPIN (2,10)  Pin: 29  
 DIREY (2,10)  Track: 1  
  IPIN (2,11)  Pin: 9  
  OPIN (2,11)  Pin: 29  
 CHANX (2,11) to (5,11)  Track: 4  
 CHANX (6,11) to (9,11)  Track: 4  
  IPIN (8,11)  Pin: 12  
  SINK (8,11)  Class: 0  
  OPIN (2,8)  Pin: 28  
 CHANX (2,8) to (3,8)  Track: 2  
 CHANX (4,8) to (5,8)  Track: 2  
 CHANX (6,8) to (7,8)  Track: 2  
 CHANX (8,8) to (9,8)  Track: 2  
  IPIN (9,9)  Pin: 9  
  OPIN (9,9)  Pin: 30  
 CHANX (9,9) to (12,9)  Track: 5  
 CHANY (12,6) to (12,9)  Track: 5  
 CHANX (13,5) to (16,5)  Track: 5  
  IPIN (12,6)  Pad: 93  
  SINK (12,6)  Pad: 0  


Net 173 (mux8_out[15])

SOURCE (2,6)  Class: 1  
  OPIN (2,6)  Pin: 24  
 CHANX (2,5) to (3,5)  Track: 0  
  IPIN (3,6)  Pad: 81  
  SINK (3,6)  Pad: 0  


Net 174 (reg5_out[15])

SOURCE (2,6)  Class: 1  
  OPIN (2,6)  Pin: 16  
 CHANY (1,6) to (1,7)  Track: 3  
 CHANY (1,8) to (1,9)  Track: 3  
  IPIN (1,9)  Pin: 4  
  SINK (1,9)  Class: 0  
SOURCE (2,6)  Class: 1  
  OPIN (2,6)  Pin: 28  
 CHANX (2,6) to (3,6)  Track: 2  
 CHANX (4,6) to (5,6)  Track: 2  
 CHANX (6,6) to (7,6)  Track: 2  
 CHANX (8,6) to (9,6)  Track: 2  
 CHANX (10,6) to (11,6)  Track: 2  
 CHANY (11,5) to (11,6)  Track: 2  
  IPIN (12,6)  Pad: 5  
  SINK (12,6)  Pad: 0  


Net 175 (reg7_out[0])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 104  
 CHANY (2,14) to (2,15)  Track: 2  
 CHANY (2,12) to (2,13)  Track: 2  
  IPIN (2,12)  Pin: 6  
  OPIN (2,12)  Pin: 27  
 DIREY (2,11)  Track: 3  
  IPIN (2,11)  Pin: 15  
  OPIN (2,11)  Pin: 25  
 CHANX (1,10) to (2,10)  Track: 4  
  IPIN (1,10)  Pin: 12  
  SINK (1,10)  Class: 0  


Net 176 (mux9_out[0])

SOURCE (1,10)  Class: 1  
  OPIN (1,10)  Pin: 20  
 DIREX (1,10)  Track: 0  
  IPIN (2,10)  Pin: 32  
  OPIN (2,10)  Pin: 20  
 CHANY (2,10) to (2,13)  Track: 6  
  IPIN (3,11)  Pad: 21  
  SINK (3,11)  Pad: 0  


Net 177 (out_port2[13])

SOURCE (1,10)  Class: 1  
  OPIN (1,10)  Pin: 24  
 CHANX (1,9) to (4,9)  Track: 5  
 CHANX (5,9) to (8,9)  Track: 5  
  IPIN (8,10)  Pin: 11  
  OPIN (8,10)  Pin: 22  
 DIREX (8,10)  Track: 2  
  IPIN (9,10)  Pin: 2  
  OPIN (9,10)  Pin: 29  
 CHANX (9,10) to (10,10)  Track: 0  
 CHANX (11,10) to (12,10)  Track: 0  
  IPIN (12,11)  Pad: 81  
  SINK (12,11)  Pad: 0  


Net 178 (reg7_out[1])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 101  
 CHANY (2,14) to (2,15)  Track: 1  
 CHANY (2,12) to (2,13)  Track: 1  
  IPIN (2,12)  Pin: 4  
  SINK (2,12)  Class: 0  


Net 179 (mux9_out[1])

SOURCE (2,12)  Class: 1  
  OPIN (2,12)  Pin: 20  
 CHANY (2,11) to (2,12)  Track: 0  
  IPIN (3,11)  Pad: 14  
  SINK (3,11)  Pad: 0  


Net 180 (out_port2[15])

SOURCE (2,12)  Class: 1  
  OPIN (2,12)  Pin: 28  
 CHANX (2,12) to (5,12)  Track: 5  
 CHANX (6,12) to (9,12)  Track: 5  
 CHANX (10,12) to (13,12)  Track: 5  
 CHANY (11,11) to (11,14)  Track: 5  
  IPIN (12,11)  Pad: 21  
  SINK (12,11)  Pad: 0  


Net 181 (reg7_out[2])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 161  
 CHANX (4,10) to (7,10)  Track: 5  
 CHANY (7,7) to (7,10)  Track: 5  
  IPIN (8,9)  Pin: 0  
  SINK (8,9)  Class: 0  


Net 182 (mux9_out[2])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 28  
 CHANX (7,9) to (8,9)  Track: 2  
 CHANX (5,9) to (6,9)  Track: 2  
 CHANY (4,10) to (4,11)  Track: 2  
 CHANX (4,10) to (5,10)  Track: 2  
  IPIN (3,11)  Pad: 96  
  SINK (3,11)  Pad: 0  


Net 183 (out_port2[0])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 20  
 CHANY (8,9) to (8,12)  Track: 4  
 CHANX (9,12) to (12,12)  Track: 4  
  IPIN (11,13)  Pin: 11  
  OPIN (11,13)  Pin: 20  
 CHANY (11,12) to (11,13)  Track: 0  
  IPIN (12,11)  Pad: 23  
  SINK (12,11)  Pad: 0  


Net 184 (reg7_out[3])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 160  
 CHANX (7,10) to (8,10)  Track: 3  
  IPIN (8,10)  Pin: 15  
  OPIN (8,10)  Pin: 21  
 DIREX (8,10)  Track: 1  
  IPIN (9,10)  Pin: 1  
  OPIN (9,10)  Pin: 24  
 DIREY (9,9)  Track: 0  
  IPIN (9,9)  Pin: 12  
  SINK (9,9)  Class: 0  


Net 185 (mux9_out[3])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 28  
 CHANX (8,9) to (9,9)  Track: 0  
 CHANY (7,10) to (7,11)  Track: 0  
  IPIN (3,11)  Pad: 56  
  SINK (3,11)  Pad: 0  


Net 186 (reg7_out[4])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 159  
 CHANX (7,10) to (8,10)  Track: 0  
  IPIN (8,10)  Pin: 12  
  SINK (8,10)  Class: 0  


Net 187 (mux9_out[4])

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 28  
 CHANX (6,10) to (9,10)  Track: 6  
  IPIN (3,11)  Pad: 98  
  SINK (3,11)  Pad: 0  


Net 188 (out_port2[14])

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 20  
 DIREX (8,10)  Track: 0  
  IPIN (9,10)  Pin: 32  
  OPIN (9,10)  Pin: 31  
 CHANX (9,10) to (10,10)  Track: 3  
 CHANX (11,10) to (12,10)  Track: 3  
  IPIN (12,11)  Pad: 79  
  SINK (12,11)  Pad: 0  


Net 189 (reg7_out[5])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 106  
 CHANY (2,13) to (2,14)  Track: 3  
 CHANX (1,12) to (2,12)  Track: 3  
  IPIN (1,12)  Pin: 15  
  OPIN (1,12)  Pin: 24  
 DIREY (1,11)  Track: 0  
  IPIN (1,11)  Pin: 12  
  SINK (1,11)  Class: 0  


Net 190 (mux9_out[5])

SOURCE (1,11)  Class: 1  
  OPIN (1,11)  Pin: 24  
 CHANX (1,10) to (3,10)  Track: 5  
  IPIN (3,11)  Pad: 80  
  SINK (3,11)  Pad: 0  


Net 191 (out_port2[1])

SOURCE (1,11)  Class: 1  
  OPIN (1,11)  Pin: 20  
 CHANY (1,11) to (1,12)  Track: 2  
 CHANX (2,12) to (3,12)  Track: 2  
 CHANX (4,12) to (5,12)  Track: 2  
 CHANX (6,12) to (7,12)  Track: 2  
 CHANX (8,12) to (9,12)  Track: 2  
 CHANX (10,12) to (11,12)  Track: 2  
 CHANY (11,13) to (11,14)  Track: 2  
  IPIN (12,11)  Pad: 22  
  SINK (12,11)  Pad: 0  


Net 192 (reg7_out[6])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 135  
 CHANY (7,13) to (7,14)  Track: 2  
  IPIN (8,13)  Pin: 3  
  OPIN (8,13)  Pin: 22  
 DIREX (8,13)  Track: 2  
  IPIN (9,13)  Pin: 2  
  OPIN (9,13)  Pin: 24  
 DIREY (9,12)  Track: 0  
  IPIN (9,12)  Pin: 12  
  SINK (9,12)  Class: 0  


Net 193 (mux9_out[6])

SOURCE (9,12)  Class: 1  
  OPIN (9,12)  Pin: 28  
 CHANX (8,12) to (9,12)  Track: 1  
 CHANX (6,12) to (7,12)  Track: 1  
 CHANY (5,11) to (5,12)  Track: 1  
 CHANX (4,10) to (5,10)  Track: 1  
  IPIN (3,11)  Pad: 97  
  SINK (3,11)  Pad: 0  


Net 194 (out_port2[2])

SOURCE (9,12)  Class: 1  
  OPIN (9,12)  Pin: 24  
 CHANX (9,11) to (12,11)  Track: 6  
  IPIN (11,12)  Pin: 10  
  OPIN (11,12)  Pin: 21  
 CHANY (11,12) to (11,13)  Track: 3  
  IPIN (12,11)  Pad: 20  
  SINK (12,11)  Pad: 0  


Net 195 (reg7_out[7])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 103  
 CHANY (2,12) to (2,15)  Track: 5  
  IPIN (2,12)  Pin: 7  
  OPIN (2,12)  Pin: 25  
 DIREY (2,11)  Track: 1  
  IPIN (2,11)  Pin: 13  
  OPIN (2,11)  Pin: 26  
 DIREY (2,10)  Track: 2  
  IPIN (2,10)  Pin: 14  
  OPIN (2,10)  Pin: 21  
 CHANY (2,9) to (2,10)  Track: 3  
  IPIN (2,9)  Pin: 4  
  SINK (2,9)  Class: 0  


Net 196 (mux9_out[7])

SOURCE (2,9)  Class: 1  
  OPIN (2,9)  Pin: 20  
 CHANY (2,9) to (2,10)  Track: 0  
 CHANX (3,10) to (4,10)  Track: 0  
  IPIN (3,11)  Pad: 89  
  SINK (3,11)  Pad: 0  


Net 197 (out_port2[3])

SOURCE (2,9)  Class: 1  
  OPIN (2,9)  Pin: 28  
 CHANX (2,9) to (3,9)  Track: 3  
 CHANX (4,9) to (5,9)  Track: 3  
 CHANX (6,9) to (7,9)  Track: 3  
 CHANX (8,9) to (9,9)  Track: 3  
 CHANX (10,9) to (11,9)  Track: 3  
  IPIN (11,10)  Pin: 11  
  OPIN (11,10)  Pin: 31  
 CHANX (11,10) to (14,10)  Track: 4  
  IPIN (12,11)  Pad: 96  
  SINK (12,11)  Pad: 0  


Net 198 (reg7_out[8])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 162  
 CHANX (6,10) to (7,10)  Track: 2  
 CHANX (8,10) to (9,10)  Track: 2  
  IPIN (9,11)  Pin: 8  
  SINK (9,11)  Class: 0  


Net 199 (mux9_out[8])

SOURCE (9,11)  Class: 1  
  OPIN (9,11)  Pin: 28  
 CHANX (7,11) to (10,11)  Track: 5  
 CHANX (3,11) to (6,11)  Track: 5  
 CHANY (2,8) to (2,11)  Track: 5  
  IPIN (3,11)  Pad: 4  
  SINK (3,11)  Pad: 0  


Net 200 (out_port2[4])

SOURCE (9,11)  Class: 1  
  OPIN (9,11)  Pin: 20  
 CHANY (9,11) to (9,12)  Track: 2  
 CHANX (10,10) to (11,10)  Track: 2  
 CHANX (12,10) to (13,10)  Track: 2  
  IPIN (12,11)  Pad: 89  
  SINK (12,11)  Pad: 0  


Net 201 (reg7_out[9])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 99  
 CHANY (2,13) to (2,14)  Track: 0  
 CHANX (1,12) to (2,12)  Track: 0  
  IPIN (1,12)  Pin: 12  
  SINK (1,12)  Class: 0  


Net 202 (mux9_out[9])

SOURCE (1,12)  Class: 1  
  OPIN (1,12)  Pin: 20  
 DIREX (1,12)  Track: 0  
  IPIN (2,12)  Pin: 0  
  OPIN (2,12)  Pin: 21  
 CHANY (2,11) to (2,12)  Track: 3  
  IPIN (3,11)  Pad: 15  
  SINK (3,11)  Pad: 0  


Net 203 (out_port2[5])

SOURCE (1,12)  Class: 1  
  OPIN (1,12)  Pin: 28  
 CHANX (1,12) to (3,12)  Track: 6  
 CHANX (4,12) to (7,12)  Track: 6  
 CHANX (8,12) to (11,12)  Track: 6  
  IPIN (11,12)  Pin: 15  
  OPIN (11,12)  Pin: 22  
 CHANY (11,11) to (11,12)  Track: 2  
  IPIN (12,11)  Pad: 15  
  SINK (12,11)  Pad: 0  


Net 204 (reg7_out[10])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 100  
 CHANY (2,11) to (2,14)  Track: 4  
  IPIN (2,11)  Pin: 4  
  SINK (2,11)  Class: 0  


Net 205 (mux9_out[10])

SOURCE (2,11)  Class: 1  
  OPIN (2,11)  Pin: 24  
 CHANX (2,10) to (5,10)  Track: 6  
  IPIN (3,11)  Pad: 95  
  SINK (3,11)  Pad: 0  


Net 206 (out_port2[7])

SOURCE (2,11)  Class: 1  
  OPIN (2,11)  Pin: 28  
 CHANX (2,11) to (3,11)  Track: 3  
 CHANX (4,11) to (5,11)  Track: 3  
 CHANX (6,11) to (7,11)  Track: 3  
 CHANX (8,11) to (9,11)  Track: 3  
 CHANX (10,11) to (11,11)  Track: 3  
 CHANY (11,10) to (11,11)  Track: 3  
  IPIN (12,11)  Pad: 7  
  SINK (12,11)  Pad: 0  


Net 207 (reg7_out[11])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 158  
 CHANX (6,10) to (7,10)  Track: 1  
 CHANX (8,10) to (9,10)  Track: 1  
  IPIN (9,10)  Pin: 12  
  SINK (9,10)  Class: 0  


Net 208 (mux9_out[11])

SOURCE (9,10)  Class: 1  
  OPIN (9,10)  Pin: 28  
 CHANX (7,10) to (10,10)  Track: 4  
 CHANX (3,10) to (6,10)  Track: 4  
  IPIN (3,11)  Pad: 94  
  SINK (3,11)  Pad: 0  


Net 209 (out_port2[8])

SOURCE (9,10)  Class: 1  
  OPIN (9,10)  Pin: 20  
 CHANY (9,9) to (9,10)  Track: 1  
 CHANX (10,10) to (11,10)  Track: 1  
 CHANX (12,10) to (13,10)  Track: 1  
  IPIN (12,11)  Pad: 85  
  SINK (12,11)  Pad: 0  


Net 210 (reg7_out[12])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 136  
 CHANY (7,13) to (7,14)  Track: 1  
  IPIN (8,13)  Pin: 0  
  OPIN (8,13)  Pin: 24  
 DIREY (8,12)  Track: 0  
  IPIN (8,12)  Pin: 12  
  SINK (8,12)  Class: 0  


Net 211 (mux9_out[12])

SOURCE (8,12)  Class: 1  
  OPIN (8,12)  Pin: 24  
 CHANX (7,11) to (8,11)  Track: 2  
 CHANX (5,11) to (6,11)  Track: 2  
 CHANX (3,11) to (4,11)  Track: 2  
 CHANY (2,10) to (2,11)  Track: 2  
  IPIN (3,11)  Pad: 7  
  SINK (3,11)  Pad: 0  


Net 212 (out_port2[9])

SOURCE (8,12)  Class: 1  
  OPIN (8,12)  Pin: 20  
 DIREX (8,12)  Track: 0  
  IPIN (9,12)  Pin: 32  
  OPIN (9,12)  Pin: 21  
 CHANY (9,11) to (9,12)  Track: 1  
 CHANX (10,12) to (11,12)  Track: 1  
 CHANY (11,11) to (11,12)  Track: 1  
  IPIN (12,11)  Pad: 14  
  SINK (12,11)  Pad: 0  


Net 213 (reg7_out[13])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 111  
 CHANY (2,14) to (2,16)  Track: 6  
  IPIN (2,14)  Pin: 7  
  OPIN (2,14)  Pin: 25  
 DIREY (2,13)  Track: 1  
  IPIN (2,13)  Pin: 13  
  OPIN (2,13)  Pin: 16  
 CHANY (1,12) to (1,13)  Track: 3  
 CHANY (1,10) to (1,11)  Track: 3  
  IPIN (2,10)  Pin: 0  
  SINK (2,10)  Class: 0  


Net 214 (mux9_out[13])

SOURCE (2,10)  Class: 1  
  OPIN (2,10)  Pin: 28  
 CHANX (2,10) to (3,10)  Track: 2  
  IPIN (3,11)  Pad: 79  
  SINK (3,11)  Pad: 0  


Net 215 (out_port2[10])

SOURCE (2,10)  Class: 1  
  OPIN (2,10)  Pin: 24  
 CHANX (1,9) to (2,9)  Track: 1  
 CHANX (3,9) to (4,9)  Track: 1  
 CHANX (5,9) to (6,9)  Track: 1  
 CHANX (7,9) to (8,9)  Track: 1  
 CHANX (9,9) to (10,9)  Track: 1  
  IPIN (10,10)  Pin: 11  
  OPIN (10,10)  Pin: 21  
 DIREX (10,10)  Track: 1  
  IPIN (11,10)  Pin: 1  
  OPIN (11,10)  Pin: 23  
 CHANY (11,10) to (11,11)  Track: 0  
  IPIN (12,11)  Pad: 6  
  SINK (12,11)  Pad: 0  


Net 216 (reg7_out[14])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 131  
 CHANY (7,11) to (7,14)  Track: 5  
  IPIN (8,11)  Pin: 0  
  SINK (8,11)  Class: 0  


Net 217 (mux9_out[14])

SOURCE (8,11)  Class: 1  
  OPIN (8,11)  Pin: 28  
 CHANX (7,11) to (8,11)  Track: 1  
 CHANX (5,11) to (6,11)  Track: 1  
 CHANX (3,11) to (4,11)  Track: 1  
 CHANY (2,10) to (2,11)  Track: 1  
  IPIN (3,11)  Pad: 6  
  SINK (3,11)  Pad: 0  


Net 218 (out_port2[11])

SOURCE (8,11)  Class: 1  
  OPIN (8,11)  Pin: 24  
 CHANX (8,10) to (11,10)  Track: 5  
 CHANX (12,10) to (15,10)  Track: 5  
  IPIN (12,11)  Pad: 98  
  SINK (12,11)  Pad: 0  


Net 219 (reg7_out[15])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 151  
 CHANX (5,10) to (6,10)  Track: 0  
 CHANY (4,9) to (4,10)  Track: 0  
 CHANX (3,8) to (4,8)  Track: 0  
 CHANX (1,8) to (2,8)  Track: 0  
  IPIN (1,9)  Pin: 8  
  SINK (1,9)  Class: 0  


Net 220 (mux9_out[15])

SOURCE (1,9)  Class: 1  
  OPIN (1,9)  Pin: 20  
 DIREX (1,9)  Track: 0  
  IPIN (2,9)  Pin: 32  
  OPIN (2,9)  Pin: 31  
 DIREY (2,9)  Track: 3  
  IPIN (2,10)  Pin: 11  
  OPIN (2,10)  Pin: 30  
 CHANX (2,10) to (3,10)  Track: 1  
  IPIN (3,11)  Pad: 77  
  SINK (3,11)  Pad: 0  


Net 221 (out_port2[12])

SOURCE (1,9)  Class: 1  
  OPIN (1,9)  Pin: 28  
 CHANX (1,9)  Track: 0  
 CHANX (2,9) to (3,9)  Track: 0  
 CHANX (4,9) to (5,9)  Track: 0  
 CHANX (6,9) to (7,9)  Track: 0  
 CHANY (7,8) to (7,9)  Track: 0  
  IPIN (8,9)  Pin: 3  
  OPIN (8,9)  Pin: 31  
 CHANX (8,9) to (11,9)  Track: 4  
 CHANY (11,10) to (11,13)  Track: 4  
  IPIN (12,11)  Pad: 16  
  SINK (12,11)  Pad: 0  


Net 222 (out_port2[6])

SOURCE (1,8)  Class: 1  
  OPIN (1,8)  Pin: 28  
 CHANX (1,8) to (3,8)  Track: 6  
 CHANX (4,8) to (7,8)  Track: 6  
 CHANX (8,8) to (11,8)  Track: 6  
 CHANY (11,9) to (11,12)  Track: 6  
  IPIN (12,11)  Pad: 11  
  SINK (12,11)  Pad: 0  
The folding stage: 4

Net 223 (rst)

SOURCE (17,9)  Pad: 2  
  OPIN (17,9)  Pad: 2  
 CHANY (16,6) to (16,9)  Track: 5  
 CHANX (16,6)  Track: 5  
 CHANX (12,6) to (15,6)  Track: 5  
 CHANX (8,6) to (11,6)  Track: 5  
  IPIN (8,6)  Pin: 12  
  SINK (8,6)  Class: 0  
 CHANX (8,6) to (11,6)  Track: 5  
  IPIN (8,7)  Pin: 9  
  OPIN (8,7)  Pin: 17  
 CHANY (7,6) to (7,7)  Track: 0  
 CHANY (7,8) to (7,9)  Track: 0  
  IPIN (8,9)  Pin: 0  
  SINK (8,9)  Class: 0  
 CHANX (8,6) to (11,6)  Track: 5  
 CHANY (9,5) to (9,8)  Track: 5  
  IPIN (9,6)  Pin: 4  
  SINK (9,6)  Class: 0  
 CHANY (16,6) to (16,9)  Track: 5  
 CHANX (13,9) to (16,9)  Track: 5  
 CHANX (9,9) to (12,9)  Track: 5  
  IPIN (9,9)  Pin: 12  
  SINK (9,9)  Class: 0  


Net 224 (clk): global net connecting:

Block clk (#254) at (2, 17), Pin class -1.
Block Block_3 (#255) at (9, 9), Pin class 2.
Block Block_4 (#256) at (9, 6), Pin class 2.
Block Block_1 (#257) at (8, 6), Pin class 2.
Block Block_2 (#258) at (8, 9), Pin class 2.
Block Block_5 (#259) at (11, 10), Pin class 2.
Block Block_6 (#260) at (10, 11), Pin class 2.
Block Block_7 (#261) at (9, 7), Pin class 2.
Block Block_8 (#262) at (10, 10), Pin class 2.
Block Block_9 (#263) at (1, 6), Pin class 2.
Block Block_10 (#264) at (2, 7), Pin class 2.
Block Block_11 (#265) at (2, 5), Pin class 2.
Block Block_12 (#266) at (2, 6), Pin class 2.
Block Block_13 (#267) at (2, 8), Pin class 2.
Block Block_14 (#268) at (10, 8), Pin class 2.
Block Block_15 (#269) at (1, 7), Pin class 2.
Block Block_16 (#270) at (10, 5), Pin class 2.
Block Block_17 (#271) at (11, 11), Pin class 2.
Block Block_18 (#272) at (8, 8), Pin class 2.
Block Block_19 (#273) at (9, 5), Pin class 2.
Block Block_20 (#274) at (8, 10), Pin class 2.
Block Block_21 (#275) at (1, 11), Pin class 2.
Block Block_22 (#276) at (9, 12), Pin class 2.
Block Block_23 (#277) at (2, 9), Pin class 2.
Block Block_24 (#278) at (9, 11), Pin class 2.
Block Block_25 (#279) at (1, 12), Pin class 2.
Block Block_26 (#280) at (2, 11), Pin class 2.
Block Block_27 (#281) at (9, 10), Pin class 2.
Block Block_28 (#282) at (8, 12), Pin class 2.
Block Block_29 (#283) at (2, 10), Pin class 2.
Block Block_30 (#284) at (8, 11), Pin class 2.
Block Block_31 (#285) at (1, 9), Pin class 2.
Block Block_32 (#286) at (1, 10), Pin class 2.
Block Block_33 (#287) at (9, 8), Pin class 2.
Block Block_34 (#288) at (8, 7), Pin class 2.
Block Block_35 (#289) at (11, 5), Pin class 2.
Block Block_36 (#290) at (11, 4), Pin class 2.
Block Block_37 (#291) at (2, 12), Pin class 2.
Block Block_38 (#292) at (11, 8), Pin class 2.
Block Block_39 (#293) at (10, 7), Pin class 2.
Block Block_40 (#294) at (10, 9), Pin class 2.
Block Block_41 (#295) at (10, 6), Pin class 2.
Block Block_42 (#296) at (11, 9), Pin class 2.
Block Block_43 (#297) at (1, 8), Pin class 2.
Block Block_44 (#298) at (1, 5), Pin class 2.
Block Block_45 (#299) at (11, 7), Pin class 2.
Block Block_46 (#300) at (2, 4), Pin class 2.
Block Block_47 (#301) at (8, 5), Pin class 2.
Block Block_48 (#302) at (11, 6), Pin class 2.
Block Block_49 (#303) at (1, 4), Pin class 2.
Block Block_50 (#304) at (9, 13), Pin class 2.
Block Block_51 (#305) at (2, 14), Pin class 2.
Block Block_52 (#306) at (8, 15), Pin class 2.
Block Block_53 (#307) at (2, 13), Pin class 2.
Block Block_54 (#308) at (5, 16), Pin class 2.
Block Block_55 (#309) at (9, 15), Pin class 2.
Block Block_56 (#310) at (10, 13), Pin class 2.
Block Block_57 (#311) at (4, 16), Pin class 2.
Block Block_58 (#312) at (9, 3), Pin class 2.
Block Block_59 (#313) at (8, 3), Pin class 2.
Block Block_60 (#314) at (10, 4), Pin class 2.
Block Block_61 (#315) at (11, 2), Pin class 2.
Block Block_62 (#316) at (2, 3), Pin class 2.
Block Block_63 (#317) at (11, 13), Pin class 2.
Block Block_64 (#318) at (10, 2), Pin class 2.
Block Block_65 (#319) at (10, 12), Pin class 2.
Block Block_66 (#320) at (2, 2), Pin class 2.
Block Block_67 (#321) at (11, 12), Pin class 2.
Block Block_68 (#322) at (10, 3), Pin class 2.
Block Block_69 (#323) at (1, 3), Pin class 2.
Block Block_70 (#324) at (11, 3), Pin class 2.
Block Block_71 (#325) at (8, 4), Pin class 2.
Block Block_72 (#326) at (8, 2), Pin class 2.
Block Block_73 (#327) at (9, 4), Pin class 2.
Block Block_74 (#328) at (9, 14), Pin class 2.
Block Block_75 (#329) at (7, 16), Pin class 2.
Block Block_76 (#330) at (10, 15), Pin class 2.
Block Block_77 (#331) at (8, 13), Pin class 2.
Block Block_78 (#332) at (3, 16), Pin class 2.
Block Block_79 (#333) at (6, 16), Pin class 2.
Block Block_80 (#334) at (8, 14), Pin class 2.
Block DSP_Block_0 (#335) at (12, 6), Pin class -1.
Block DSP_Block_1 (#336) at (12, 11), Pin class -1.
Block DSP_Block_3 (#337) at (3, 6), Pin class -1.
Block DSP_Block_2 (#338) at (3, 11), Pin class -1.


Net 225 (PAULIN_STATE[0])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 28  
 DIREY (8,6)  Track: 0  
  IPIN (8,7)  Pin: 8  
  OPIN (8,7)  Pin: 30  
 CHANX (8,7) to (9,7)  Track: 3  
 CHANY (9,8) to (9,9)  Track: 3  
  IPIN (9,9)  Pin: 4  
  SINK (9,9)  Class: 0  
  OPIN (8,6)  Pin: 28  
 CHANX (8,6) to (9,6)  Track: 2  
  IPIN (9,6)  Pin: 12  
  SINK (9,6)  Class: 0  
  OPIN (8,7)  Pin: 30  
 DIREY (8,7)  Track: 2  
  IPIN (8,8)  Pin: 10  
  OPIN (8,8)  Pin: 28  
 DIREY (8,8)  Track: 0  
  IPIN (8,9)  Pin: 8  
  SINK (8,9)  Class: 0  


Net 226 (PAULIN_STATE[1])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 16  
 CHANY (7,6) to (7,9)  Track: 4  
  IPIN (8,6)  Pin: 0  
  SINK (8,6)  Class: 0  
SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 20  
 CHANY (8,8) to (8,9)  Track: 1  
 CHANY (8,6) to (8,7)  Track: 1  
  IPIN (9,6)  Pin: 0  
  SINK (9,6)  Class: 0  
 CHANY (8,8) to (8,9)  Track: 1  
 CHANX (8,8) to (9,8)  Track: 1  
  IPIN (9,9)  Pin: 8  
  SINK (9,9)  Class: 0  


Net 227 (PAULIN_STATE[2])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 20  
 CHANY (8,6) to (8,9)  Track: 5  
  IPIN (8,9)  Pin: 4  
  SINK (8,9)  Class: 0  
 CHANY (8,6) to (8,9)  Track: 5  
  IPIN (9,9)  Pin: 0  
  SINK (9,9)  Class: 0  
SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 24  
 CHANX (8,5) to (9,5)  Track: 0  
  IPIN (9,6)  Pin: 8  
  SINK (9,6)  Class: 0  


Net 228 (reg4_out[0])

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 16  
 CHANY (7,7) to (7,10)  Track: 5  
  IPIN (3,6)  Pad: 65  
  SINK (3,6)  Pad: 0  


Net 229 (reg4_out[9])

SOURCE (9,13)  Class: 1  
  OPIN (9,13)  Pin: 24  
 DIREY (9,12)  Track: 0  
  IPIN (9,12)  Pin: 12  
  OPIN (9,12)  Pin: 24  
 DIREY (9,11)  Track: 0  
  IPIN (9,11)  Pin: 12  
  OPIN (9,11)  Pin: 26  
 DIREY (9,10)  Track: 2  
  IPIN (9,10)  Pin: 14  
  OPIN (9,10)  Pin: 25  
 DIREY (9,9)  Track: 1  
  IPIN (9,9)  Pin: 13  
  OPIN (9,9)  Pin: 27  
 DIREY (9,8)  Track: 3  
  IPIN (9,8)  Pin: 15  
  OPIN (9,8)  Pin: 27  
 CHANX (8,7) to (9,7)  Track: 0  
 CHANX (6,7) to (7,7)  Track: 0  
 CHANX (4,7) to (5,7)  Track: 0  
 CHANY (3,6) to (3,7)  Track: 0  
 CHANX (2,5) to (3,5)  Track: 0  
  IPIN (3,6)  Pad: 81  
  SINK (3,6)  Pad: 0  


Net 230 (reg4_out[10])

SOURCE (2,14)  Class: 1  
  OPIN (2,14)  Pin: 24  
 DIREY (2,13)  Track: 0  
  IPIN (2,13)  Pin: 12  
  OPIN (2,13)  Pin: 21  
 CHANY (2,12) to (2,13)  Track: 2  
 CHANY (2,10) to (2,11)  Track: 2  
 CHANY (2,8) to (2,9)  Track: 2  
  IPIN (3,6)  Pad: 23  
  SINK (3,6)  Pad: 0  


Net 231 (reg4_out[11])

SOURCE (8,15)  Class: 1  
  OPIN (8,15)  Pin: 24  
 DIREY (8,14)  Track: 0  
  IPIN (8,14)  Pin: 12  
  OPIN (8,14)  Pin: 25  
 CHANX (5,13) to (8,13)  Track: 5  
 CHANY (4,10) to (4,13)  Track: 5  
 CHANX (1,9) to (4,9)  Track: 5  
 CHANY (3,7) to (3,10)  Track: 5  
 CHANX (1,6) to (3,6)  Track: 5  
  IPIN (2,6)  Pin: 15  
  OPIN (2,6)  Pin: 24  
 CHANX (2,5) to (3,5)  Track: 3  
  IPIN (3,6)  Pad: 80  
  SINK (3,6)  Pad: 0  


Net 232 (reg4_out[12])

SOURCE (2,13)  Class: 1  
  OPIN (2,13)  Pin: 20  
 CHANY (2,12) to (2,13)  Track: 1  
 CHANY (2,10) to (2,11)  Track: 1  
 CHANY (2,8) to (2,9)  Track: 1  
  IPIN (3,6)  Pad: 19  
  SINK (3,6)  Pad: 0  


Net 233 (reg4_out[13])

SOURCE (5,16)  Class: 1  
  OPIN (5,16)  Pin: 20  
 CHANY (5,15) to (5,16)  Track: 6  
 CHANY (5,11) to (5,14)  Track: 6  
 CHANY (5,7) to (5,10)  Track: 6  
 CHANX (3,9) to (6,9)  Track: 6  
 CHANY (2,6) to (2,9)  Track: 6  
  IPIN (3,6)  Pad: 22  
  SINK (3,6)  Pad: 0  


Net 234 (reg4_out[14])

SOURCE (9,15)  Class: 1  
  OPIN (9,15)  Pin: 24  
 DIREY (9,14)  Track: 0  
  IPIN (9,14)  Pin: 12  
  OPIN (9,14)  Pin: 25  
 DIREY (9,13)  Track: 1  
  IPIN (9,13)  Pin: 13  
  OPIN (9,13)  Pin: 25  
 DIREY (9,12)  Track: 1  
  IPIN (9,12)  Pin: 13  
  OPIN (9,12)  Pin: 25  
 DIREY (9,11)  Track: 1  
  IPIN (9,11)  Pin: 13  
  OPIN (9,11)  Pin: 18  
 DIREX (8,11)  Track: 2  
  IPIN (8,11)  Pin: 6  
  OPIN (8,11)  Pin: 25  
 DIREY (8,10)  Track: 1  
  IPIN (8,10)  Pin: 13  
  OPIN (8,10)  Pin: 26  
 DIREY (8,9)  Track: 2  
  IPIN (8,9)  Pin: 14  
  OPIN (8,9)  Pin: 26  
 DIREY (8,8)  Track: 2  
  IPIN (8,8)  Pin: 14  
  OPIN (8,8)  Pin: 26  
 DIREY (8,7)  Track: 2  
  IPIN (8,7)  Pin: 14  
  OPIN (8,7)  Pin: 25  
 CHANX (7,6) to (8,6)  Track: 0  
 CHANX (5,6) to (6,6)  Track: 0  
 CHANX (3,6) to (4,6)  Track: 0  
 CHANY (2,5) to (2,6)  Track: 0  
  IPIN (3,6)  Pad: 6  
  SINK (3,6)  Pad: 0  


Net 235 (reg4_out[15])

SOURCE (10,13)  Class: 1  
  OPIN (10,13)  Pin: 24  
 DIREY (10,12)  Track: 0  
  IPIN (10,12)  Pin: 12  
  OPIN (10,12)  Pin: 27  
 DIREY (10,11)  Track: 3  
  IPIN (10,11)  Pin: 15  
  OPIN (10,11)  Pin: 25  
 DIREY (10,10)  Track: 1  
  IPIN (10,10)  Pin: 13  
  OPIN (10,10)  Pin: 25  
 CHANX (7,9) to (10,9)  Track: 6  
 CHANY (6,6) to (6,9)  Track: 6  
 CHANX (3,5) to (6,5)  Track: 6  
  IPIN (3,6)  Pad: 97  
  SINK (3,6)  Pad: 0  


Net 236 (reg4_out[1])

SOURCE (4,16)  Class: 1  
  OPIN (4,16)  Pin: 16  
 CHANY (3,16)  Track: 0  
 CHANY (3,14) to (3,15)  Track: 0  
 CHANY (3,12) to (3,13)  Track: 0  
 CHANY (3,10) to (3,11)  Track: 0  
 CHANY (3,8) to (3,9)  Track: 0  
 CHANX (2,7) to (3,7)  Track: 0  
 CHANY (2,7) to (2,8)  Track: 0  
  IPIN (3,6)  Pad: 10  
  SINK (3,6)  Pad: 0  


Net 237 (reg4_out[2])

SOURCE (9,14)  Class: 1  
  OPIN (9,14)  Pin: 24  
 DIREY (9,13)  Track: 0  
  IPIN (9,13)  Pin: 12  
  OPIN (9,13)  Pin: 26  
 DIREY (9,12)  Track: 2  
  IPIN (9,12)  Pin: 14  
  OPIN (9,12)  Pin: 27  
 DIREY (9,11)  Track: 3  
  IPIN (9,11)  Pin: 15  
  OPIN (9,11)  Pin: 24  
 DIREY (9,10)  Track: 0  
  IPIN (9,10)  Pin: 12  
  OPIN (9,10)  Pin: 26  
 DIREY (9,9)  Track: 2  
  IPIN (9,9)  Pin: 14  
  OPIN (9,9)  Pin: 25  
 DIREY (9,8)  Track: 1  
  IPIN (9,8)  Pin: 13  
  OPIN (9,8)  Pin: 26  
 DIREY (9,7)  Track: 2  
  IPIN (9,7)  Pin: 14  
  OPIN (9,7)  Pin: 25  
 CHANX (6,6) to (9,6)  Track: 6  
 CHANX (2,6) to (5,6)  Track: 6  
  IPIN (2,7)  Pin: 11  
  OPIN (2,7)  Pin: 22  
 CHANY (2,6) to (2,7)  Track: 1  
  IPIN (3,6)  Pad: 14  
  SINK (3,6)  Pad: 0  


Net 238 (reg4_out[3])

SOURCE (7,16)  Class: 1  
  OPIN (7,16)  Pin: 16  
 CHANY (6,15) to (6,16)  Track: 4  
 CHANY (6,11) to (6,14)  Track: 4  
 CHANY (6,7) to (6,10)  Track: 4  
 CHANX (3,6) to (6,6)  Track: 4  
 CHANY (2,3) to (2,6)  Track: 4  
  IPIN (3,6)  Pad: 2  
  SINK (3,6)  Pad: 0  


Net 239 (reg4_out[4])

SOURCE (10,15)  Class: 1  
  OPIN (10,15)  Pin: 24  
 DIREY (10,14)  Track: 0  
  IPIN (10,14)  Pin: 12  
  OPIN (10,14)  Pin: 27  
 DIREY (10,13)  Track: 3  
  IPIN (10,13)  Pin: 15  
  OPIN (10,13)  Pin: 16  
 DIREX (9,13)  Track: 0  
  IPIN (9,13)  Pin: 4  
  OPIN (9,13)  Pin: 27  
 DIREY (9,12)  Track: 3  
  IPIN (9,12)  Pin: 15  
  OPIN (9,12)  Pin: 19  
 DIREX (8,12)  Track: 3  
  IPIN (8,12)  Pin: 7  
  OPIN (8,12)  Pin: 25  
 DIREY (8,11)  Track: 1  
  IPIN (8,11)  Pin: 13  
  OPIN (8,11)  Pin: 24  
 DIREY (8,10)  Track: 0  
  IPIN (8,10)  Pin: 12  
  OPIN (8,10)  Pin: 25  
 DIREY (8,9)  Track: 1  
  IPIN (8,9)  Pin: 13  
  OPIN (8,9)  Pin: 25  
 DIREY (8,8)  Track: 1  
  IPIN (8,8)  Pin: 13  
  OPIN (8,8)  Pin: 24  
 DIREY (8,7)  Track: 0  
  IPIN (8,7)  Pin: 12  
  OPIN (8,7)  Pin: 24  
 CHANX (7,6) to (8,6)  Track: 3  
 CHANX (5,6) to (6,6)  Track: 3  
 CHANX (3,6) to (4,6)  Track: 3  
 CHANY (2,5) to (2,6)  Track: 3  
  IPIN (3,6)  Pad: 7  
  SINK (3,6)  Pad: 0  


Net 240 (reg4_out[5])

SOURCE (8,13)  Class: 1  
  OPIN (8,13)  Pin: 24  
 DIREY (8,12)  Track: 0  
  IPIN (8,12)  Pin: 12  
  OPIN (8,12)  Pin: 24  
 DIREY (8,11)  Track: 0  
  IPIN (8,11)  Pin: 12  
  OPIN (8,11)  Pin: 27  
 DIREY (8,10)  Track: 3  
  IPIN (8,10)  Pin: 15  
  OPIN (8,10)  Pin: 27  
 CHANX (5,9) to (8,9)  Track: 5  
 CHANY (4,6) to (4,9)  Track: 5  
 CHANX (1,5) to (4,5)  Track: 5  
  IPIN (3,6)  Pad: 88  
  SINK (3,6)  Pad: 0  


Net 241 (reg4_out[6])

SOURCE (3,16)  Class: 1  
  OPIN (3,16)  Pin: 20  
 CHANY (3,13) to (3,16)  Track: 6  
 CHANY (3,9) to (3,12)  Track: 6  
 CHANX (1,8) to (3,8)  Track: 6  
  IPIN (2,8)  Pin: 15  
  OPIN (2,8)  Pin: 24  
 DIREY (2,7)  Track: 0  
  IPIN (2,7)  Pin: 12  
  OPIN (2,7)  Pin: 20  
 CHANY (2,6) to (2,7)  Track: 2  
  IPIN (3,6)  Pad: 15  
  SINK (3,6)  Pad: 0  


Net 242 (reg4_out[7])

SOURCE (6,16)  Class: 1  
  OPIN (6,16)  Pin: 16  
 DIREX (5,16)  Track: 0  
  IPIN (5,16)  Pin: 4  
  OPIN (5,16)  Pin: 19  
 DIREX (4,16)  Track: 3  
  IPIN (4,16)  Pin: 7  
  OPIN (4,16)  Pin: 17  
 CHANY (3,14) to (3,16)  Track: 4  
 CHANY (3,10) to (3,13)  Track: 4  
 CHANY (3,6) to (3,9)  Track: 4  
 CHANX (1,5) to (3,5)  Track: 4  
  IPIN (3,6)  Pad: 77  
  SINK (3,6)  Pad: 0  


Net 243 (reg4_out[8])

SOURCE (8,14)  Class: 1  
  OPIN (8,14)  Pin: 16  
 CHANY (7,11) to (7,14)  Track: 5  
 CHANX (4,10) to (7,10)  Track: 5  
  IPIN (3,6)  Pad: 34  
  SINK (3,6)  Pad: 0  
The folding stage: 5

Net 244 (rst)

SOURCE (17,9)  Pad: 2  
  OPIN (17,9)  Pad: 2  
 CHANY (16,8) to (16,9)  Track: 2  
 CHANX (15,9) to (16,9)  Track: 2  
 CHANX (13,9) to (14,9)  Track: 2  
 CHANX (11,9) to (12,9)  Track: 2  
 CHANX (9,9) to (10,9)  Track: 2  
 CHANX (7,9) to (8,9)  Track: 2  
  IPIN (8,10)  Pin: 8  
  SINK (8,10)  Class: 0  
 CHANX (9,9) to (10,9)  Track: 2  
 CHANY (8,8) to (8,9)  Track: 2  
 CHANY (8,6) to (8,7)  Track: 2  
  IPIN (8,6)  Pin: 4  
  SINK (8,6)  Class: 0  
 CHANX (7,9) to (8,9)  Track: 2  
  IPIN (8,9)  Pin: 12  
  SINK (8,9)  Class: 0  


Net 245 (clk): global net connecting:

Block clk (#340) at (2, 17), Pin class -1.
Block Block_3 (#341) at (9, 9), Pin class 2.
Block Block_2 (#342) at (8, 9), Pin class 2.
Block Block_1 (#343) at (8, 6), Pin class 2.
Block Block_20 (#344) at (8, 10), Pin class 2.
Block Block_4 (#345) at (9, 6), Pin class 2.
Block Block_5 (#346) at (11, 10), Pin class 2.
Block Block_6 (#347) at (10, 11), Pin class 2.
Block Block_7 (#348) at (9, 7), Pin class 2.
Block Block_8 (#349) at (10, 10), Pin class 2.
Block Block_9 (#350) at (1, 6), Pin class 2.
Block Block_10 (#351) at (2, 7), Pin class 2.
Block Block_11 (#352) at (2, 5), Pin class 2.
Block Block_12 (#353) at (2, 6), Pin class 2.
Block Block_13 (#354) at (2, 8), Pin class 2.
Block Block_14 (#355) at (10, 8), Pin class 2.
Block Block_15 (#356) at (1, 7), Pin class 2.
Block Block_16 (#357) at (10, 5), Pin class 2.
Block Block_17 (#358) at (11, 11), Pin class 2.
Block Block_18 (#359) at (8, 8), Pin class 2.
Block Block_19 (#360) at (9, 5), Pin class 2.
Block Block_21 (#361) at (1, 11), Pin class 2.
Block Block_22 (#362) at (9, 12), Pin class 2.
Block Block_23 (#363) at (2, 9), Pin class 2.
Block Block_24 (#364) at (9, 11), Pin class 2.
Block Block_25 (#365) at (1, 12), Pin class 2.
Block Block_26 (#366) at (2, 11), Pin class 2.
Block Block_27 (#367) at (9, 10), Pin class 2.
Block Block_28 (#368) at (8, 12), Pin class 2.
Block Block_29 (#369) at (2, 10), Pin class 2.
Block Block_30 (#370) at (8, 11), Pin class 2.
Block Block_31 (#371) at (1, 9), Pin class 2.
Block Block_32 (#372) at (1, 10), Pin class 2.
Block Block_33 (#373) at (9, 8), Pin class 2.
Block Block_34 (#374) at (8, 7), Pin class 2.
Block Block_35 (#375) at (11, 5), Pin class 2.
Block Block_36 (#376) at (11, 4), Pin class 2.
Block Block_37 (#377) at (2, 12), Pin class 2.
Block Block_38 (#378) at (11, 8), Pin class 2.
Block Block_39 (#379) at (10, 7), Pin class 2.
Block Block_40 (#380) at (10, 9), Pin class 2.
Block Block_41 (#381) at (10, 6), Pin class 2.
Block Block_42 (#382) at (11, 9), Pin class 2.
Block Block_43 (#383) at (1, 8), Pin class 2.
Block Block_44 (#384) at (1, 5), Pin class 2.
Block Block_45 (#385) at (11, 7), Pin class 2.
Block Block_46 (#386) at (2, 4), Pin class 2.
Block Block_47 (#387) at (8, 5), Pin class 2.
Block Block_48 (#388) at (11, 6), Pin class 2.
Block Block_49 (#389) at (1, 4), Pin class 2.
Block Block_50 (#390) at (9, 13), Pin class 2.
Block Block_51 (#391) at (2, 14), Pin class 2.
Block Block_52 (#392) at (8, 15), Pin class 2.
Block Block_53 (#393) at (2, 13), Pin class 2.
Block Block_54 (#394) at (5, 16), Pin class 2.
Block Block_55 (#395) at (9, 15), Pin class 2.
Block Block_56 (#396) at (10, 13), Pin class 2.
Block Block_57 (#397) at (4, 16), Pin class 2.
Block Block_58 (#398) at (9, 3), Pin class 2.
Block Block_59 (#399) at (8, 3), Pin class 2.
Block Block_60 (#400) at (10, 4), Pin class 2.
Block Block_61 (#401) at (11, 2), Pin class 2.
Block Block_62 (#402) at (2, 3), Pin class 2.
Block Block_63 (#403) at (11, 13), Pin class 2.
Block Block_64 (#404) at (10, 2), Pin class 2.
Block Block_65 (#405) at (10, 12), Pin class 2.
Block Block_66 (#406) at (2, 2), Pin class 2.
Block Block_67 (#407) at (11, 12), Pin class 2.
Block Block_68 (#408) at (10, 3), Pin class 2.
Block Block_69 (#409) at (1, 3), Pin class 2.
Block Block_70 (#410) at (11, 3), Pin class 2.
Block Block_71 (#411) at (8, 4), Pin class 2.
Block Block_72 (#412) at (8, 2), Pin class 2.
Block Block_73 (#413) at (9, 4), Pin class 2.
Block Block_74 (#414) at (9, 14), Pin class 2.
Block Block_75 (#415) at (7, 16), Pin class 2.
Block Block_76 (#416) at (10, 15), Pin class 2.
Block Block_77 (#417) at (8, 13), Pin class 2.
Block Block_78 (#418) at (3, 16), Pin class 2.
Block Block_79 (#419) at (6, 16), Pin class 2.
Block Block_80 (#420) at (8, 14), Pin class 2.
Block DSP_Block_0 (#421) at (12, 6), Pin class -1.
Block DSP_Block_1 (#422) at (12, 11), Pin class -1.
Block DSP_Block_3 (#423) at (3, 6), Pin class -1.
Block DSP_Block_2 (#424) at (3, 11), Pin class -1.


Net 246 (PAULIN_STATE[0])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 20  
 DIREX (8,6)  Track: 0  
  IPIN (9,6)  Pin: 0  
  OPIN (9,6)  Pin: 31  
 DIREY (9,6)  Track: 3  
  IPIN (9,7)  Pin: 11  
  OPIN (9,7)  Pin: 28  
 DIREY (9,7)  Track: 0  
  IPIN (9,8)  Pin: 8  
  OPIN (9,8)  Pin: 31  
 DIREY (9,8)  Track: 3  
  IPIN (9,9)  Pin: 11  
  OPIN (9,9)  Pin: 20  
 DIREX (9,9)  Track: 0  
  IPIN (10,9)  Pin: 32  
  OPIN (10,9)  Pin: 16  
 DIREX (9,9)  Track: 0  
  IPIN (9,9)  Pin: 4  
  SINK (9,9)  Class: 0  
 DIREX (8,6)  Track: 0  
  IPIN (9,6)  Pin: 32  
  OPIN (9,6)  Pin: 30  
 DIREY (9,6)  Track: 2  
  IPIN (9,7)  Pin: 10  
  OPIN (9,7)  Pin: 30  
 DIREY (9,7)  Track: 2  
  IPIN (9,8)  Pin: 10  
  OPIN (9,8)  Pin: 30  
 DIREY (9,8)  Track: 2  
  IPIN (9,9)  Pin: 10  
  OPIN (9,9)  Pin: 30  
 DIREY (9,9)  Track: 2  
  IPIN (9,10)  Pin: 10  
  OPIN (9,10)  Pin: 16  
 DIREX (8,10)  Track: 0  
  IPIN (8,10)  Pin: 4  
  SINK (8,10)  Class: 0  


Net 247 (PAULIN_STATE[2])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 28  
 DIREY (8,6)  Track: 0  
  IPIN (8,7)  Pin: 8  
  OPIN (8,7)  Pin: 30  
 DIREY (8,7)  Track: 2  
  IPIN (8,8)  Pin: 10  
  OPIN (8,8)  Pin: 28  
 DIREY (8,8)  Track: 0  
  IPIN (8,9)  Pin: 8  
  OPIN (8,9)  Pin: 31  
 DIREY (8,9)  Track: 3  
  IPIN (8,10)  Pin: 11  
  OPIN (8,10)  Pin: 29  
 DIREY (8,10)  Track: 1  
  IPIN (8,11)  Pin: 9  
  OPIN (8,11)  Pin: 24  
 DIREY (8,10)  Track: 0  
  IPIN (8,10)  Pin: 12  
  SINK (8,10)  Class: 0  
  OPIN (8,8)  Pin: 28  
 CHANX (8,8) to (9,8)  Track: 2  
  IPIN (9,9)  Pin: 8  
  SINK (9,9)  Class: 0  


Net 248 (PAULIN_STATE[1])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 24  
 DIREY (8,8)  Track: 0  
  IPIN (8,8)  Pin: 12  
  OPIN (8,8)  Pin: 24  
 DIREY (8,7)  Track: 0  
  IPIN (8,7)  Pin: 12  
  OPIN (8,7)  Pin: 24  
 DIREY (8,6)  Track: 0  
  IPIN (8,6)  Pin: 12  
  SINK (8,6)  Class: 0  
SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 16  
 CHANY (7,9) to (7,10)  Track: 2  
  IPIN (8,10)  Pin: 0  
  SINK (8,10)  Class: 0  
The folding stage: 6

Net 249 (in_port1[0])

SOURCE (17,9)  Pad: 1  
  OPIN (17,9)  Pad: 1  
 CHANY (16,9) to (16,12)  Track: 4  
 CHANX (16,9)  Track: 4  
 CHANX (12,9) to (15,9)  Track: 4  
 CHANX (8,9) to (11,9)  Track: 4  
  IPIN (8,9)  Pin: 12  
  SINK (8,9)  Class: 0  


Net 250 (in_port1[1])

SOURCE (0,8)  Pad: 1  
  OPIN (0,8)  Pad: 1  
 DIREX (0,8)  Track: 1  
  IPIN (1,8)  Pin: 7  
  OPIN (1,8)  Pin: 25  
 CHANX (1,7) to (2,7)  Track: 5  
 CHANX (3,7) to (6,7)  Track: 5  
 CHANX (7,7) to (10,7)  Track: 5  
  IPIN (8,8)  Pin: 8  
  SINK (8,8)  Class: 0  


Net 251 (in_port1[2])

SOURCE (2,0)  Pad: 0  
  OPIN (2,0)  Pad: 0  
 DIREY (2,0)  Track: 0  
  IPIN (2,1)  Pin: 9  
  OPIN (2,1)  Pin: 19  
 CHANY (1,1) to (1,3)  Track: 4  
 CHANY (1,4) to (1,7)  Track: 4  
  IPIN (2,7)  Pin: 0  
  SINK (2,7)  Class: 0  


Net 252 (in_port1[3])

SOURCE (0,5)  Pad: 0  
  OPIN (0,5)  Pad: 0  
 DIREX (0,5)  Track: 0  
  IPIN (1,5)  Pin: 4  
  OPIN (1,5)  Pin: 28  
 CHANX (1,5) to (2,5)  Track: 6  
 CHANX (3,5) to (6,5)  Track: 6  
 CHANX (7,5) to (10,5)  Track: 6  
  IPIN (9,5)  Pin: 12  
  SINK (9,5)  Class: 0  


Net 253 (in_port1[4])

SOURCE (11,17)  Pad: 0  
  OPIN (11,17)  Pad: 0  
 DIREY (11,16)  Track: 0  
  IPIN (11,16)  Pin: 9  
  OPIN (11,16)  Pin: 19  
 CHANY (10,14) to (10,16)  Track: 6  
 CHANY (10,10) to (10,13)  Track: 6  
  IPIN (11,10)  Pin: 0  
  SINK (11,10)  Class: 0  


Net 254 (in_port1[5])

SOURCE (0,5)  Pad: 1  
  OPIN (0,5)  Pad: 1  
 DIREX (0,5)  Track: 1  
  IPIN (1,5)  Pin: 13  
  OPIN (1,5)  Pin: 20  
 DIREX (1,5)  Track: 0  
  IPIN (2,5)  Pin: 0  
  SINK (2,5)  Class: 0  


Net 255 (in_port1[6])

SOURCE (9,17)  Pad: 2  
  OPIN (9,17)  Pad: 2  
 DIREY (9,16)  Track: 2  
  IPIN (9,16)  Pin: 9  
  OPIN (9,16)  Pin: 22  
 CHANY (9,15) to (9,16)  Track: 6  
 CHANY (9,11) to (9,14)  Track: 6  
 CHANX (9,11) to (12,11)  Track: 6  
  IPIN (10,11)  Pin: 12  
  SINK (10,11)  Class: 0  


Net 256 (in_port1[7])

SOURCE (17,7)  Pad: 0  
  OPIN (17,7)  Pad: 0  
 CHANY (16,6) to (16,9)  Track: 5  
 CHANX (16,6)  Track: 5  
 CHANX (12,6) to (15,6)  Track: 5  
 CHANX (8,6) to (11,6)  Track: 5  
  IPIN (9,7)  Pin: 8  
  SINK (9,7)  Class: 0  


Net 257 (in_port1[8])

SOURCE (17,10)  Pad: 0  
  OPIN (17,10)  Pad: 0  
 CHANY (16,10) to (16,13)  Track: 5  
 CHANX (13,9) to (16,9)  Track: 5  
 CHANX (9,9) to (12,9)  Track: 5  
  IPIN (10,10)  Pin: 8  
  SINK (10,10)  Class: 0  


Net 258 (in_port1[9])

SOURCE (0,6)  Pad: 0  
  OPIN (0,6)  Pad: 0  
 DIREX (0,6)  Track: 0  
  IPIN (1,6)  Pin: 0  
  SINK (1,6)  Class: 0  


Net 259 (in_port1[10])

SOURCE (9,17)  Pad: 4  
  OPIN (9,17)  Pad: 4  
 CHANX (9,16) to (10,16)  Track: 3  
 CHANY (10,15) to (10,16)  Track: 3  
 CHANY (10,13) to (10,14)  Track: 3  
 CHANY (10,11) to (10,12)  Track: 3  
  IPIN (11,11)  Pin: 0  
  SINK (11,11)  Class: 0  


Net 260 (in_port1[11])

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 DIREY (9,0)  Track: 1  
  IPIN (9,1)  Pin: 14  
  OPIN (9,1)  Pin: 28  
 CHANX (7,1) to (10,1)  Track: 6  
 CHANY (10,2) to (10,5)  Track: 6  
  IPIN (10,5)  Pin: 4  
  SINK (10,5)  Class: 0  


Net 261 (in_port1[12])

SOURCE (0,7)  Pad: 0  
  OPIN (0,7)  Pad: 0  
 DIREX (0,7)  Track: 0  
  IPIN (1,7)  Pin: 0  
  SINK (1,7)  Class: 0  


Net 262 (in_port1[13])

SOURCE (17,8)  Pad: 1  
  OPIN (17,8)  Pad: 1  
 CHANY (16,7) to (16,8)  Track: 3  
 CHANX (16,7)  Track: 3  
 CHANX (14,7) to (15,7)  Track: 3  
 CHANX (12,7) to (13,7)  Track: 3  
 CHANX (10,7) to (11,7)  Track: 3  
  IPIN (10,8)  Pin: 8  
  SINK (10,8)  Class: 0  


Net 263 (in_port1[14])

SOURCE (17,8)  Pad: 0  
  OPIN (17,8)  Pad: 0  
 CHANY (16,8) to (16,11)  Track: 6  
 CHANX (15,9) to (16,9)  Track: 6  
 CHANX (11,9) to (14,9)  Track: 6  
 CHANX (7,9) to (10,9)  Track: 6  
 CHANX (3,9) to (6,9)  Track: 6  
 CHANY (3,9) to (3,12)  Track: 6  
 CHANX (1,8) to (3,8)  Track: 6  
  IPIN (2,8)  Pin: 12  
  SINK (2,8)  Class: 0  


Net 264 (in_port1[15])

SOURCE (0,6)  Pad: 1  
  OPIN (0,6)  Pad: 1  
 DIREX (0,6)  Track: 1  
  IPIN (1,6)  Pin: 13  
  OPIN (1,6)  Pin: 20  
 DIREX (1,6)  Track: 0  
  IPIN (2,6)  Pin: 0  
  SINK (2,6)  Class: 0  


Net 265 (clk): global net connecting:

Block clk (#441) at (2, 17), Pin class -1.
Block Block_3 (#442) at (9, 9), Pin class 2.
Block Block_21 (#443) at (1, 11), Pin class 2.
Block Block_22 (#444) at (9, 12), Pin class 2.
Block Block_23 (#445) at (2, 9), Pin class 2.
Block Block_24 (#446) at (9, 11), Pin class 2.
Block Block_25 (#447) at (1, 12), Pin class 2.
Block Block_43 (#448) at (1, 8), Pin class 2.
Block Block_26 (#449) at (2, 11), Pin class 2.
Block Block_27 (#450) at (9, 10), Pin class 2.
Block Block_28 (#451) at (8, 12), Pin class 2.
Block Block_29 (#452) at (2, 10), Pin class 2.
Block Block_30 (#453) at (8, 11), Pin class 2.
Block Block_31 (#454) at (1, 9), Pin class 2.
Block Block_32 (#455) at (1, 10), Pin class 2.
Block Block_20 (#456) at (8, 10), Pin class 2.
Block Block_37 (#457) at (2, 12), Pin class 2.
Block Block_73 (#458) at (9, 4), Pin class 2.
Block Block_33 (#459) at (9, 8), Pin class 2.
Block Block_34 (#460) at (8, 7), Pin class 2.
Block Block_35 (#461) at (11, 5), Pin class 2.
Block Block_36 (#462) at (11, 4), Pin class 2.
Block Block_49 (#463) at (1, 4), Pin class 2.
Block Block_38 (#464) at (11, 8), Pin class 2.
Block Block_39 (#465) at (10, 7), Pin class 2.
Block Block_40 (#466) at (10, 9), Pin class 2.
Block Block_41 (#467) at (10, 6), Pin class 2.
Block Block_42 (#468) at (11, 9), Pin class 2.
Block Block_48 (#469) at (11, 6), Pin class 2.
Block Block_44 (#470) at (1, 5), Pin class 2.
Block Block_45 (#471) at (11, 7), Pin class 2.
Block Block_46 (#472) at (2, 4), Pin class 2.
Block Block_47 (#473) at (8, 5), Pin class 2.
Block Block_2 (#474) at (8, 9), Pin class 2.
Block Block_18 (#475) at (8, 8), Pin class 2.
Block Block_10 (#476) at (2, 7), Pin class 2.
Block Block_19 (#477) at (9, 5), Pin class 2.
Block Block_5 (#478) at (11, 10), Pin class 2.
Block Block_11 (#479) at (2, 5), Pin class 2.
Block Block_6 (#480) at (10, 11), Pin class 2.
Block Block_7 (#481) at (9, 7), Pin class 2.
Block Block_8 (#482) at (10, 10), Pin class 2.
Block Block_9 (#483) at (1, 6), Pin class 2.
Block Block_17 (#484) at (11, 11), Pin class 2.
Block Block_16 (#485) at (10, 5), Pin class 2.
Block Block_15 (#486) at (1, 7), Pin class 2.
Block Block_14 (#487) at (10, 8), Pin class 2.
Block Block_13 (#488) at (2, 8), Pin class 2.
Block Block_12 (#489) at (2, 6), Pin class 2.
Block Block_1 (#490) at (8, 6), Pin class 2.
Block Block_4 (#491) at (9, 6), Pin class 2.
Block Block_50 (#492) at (9, 13), Pin class 2.
Block Block_51 (#493) at (2, 14), Pin class 2.
Block Block_52 (#494) at (8, 15), Pin class 2.
Block Block_53 (#495) at (2, 13), Pin class 2.
Block Block_54 (#496) at (5, 16), Pin class 2.
Block Block_55 (#497) at (9, 15), Pin class 2.
Block Block_56 (#498) at (10, 13), Pin class 2.
Block Block_57 (#499) at (4, 16), Pin class 2.
Block Block_58 (#500) at (9, 3), Pin class 2.
Block Block_59 (#501) at (8, 3), Pin class 2.
Block Block_60 (#502) at (10, 4), Pin class 2.
Block Block_61 (#503) at (11, 2), Pin class 2.
Block Block_62 (#504) at (2, 3), Pin class 2.
Block Block_63 (#505) at (11, 13), Pin class 2.
Block Block_64 (#506) at (10, 2), Pin class 2.
Block Block_65 (#507) at (10, 12), Pin class 2.
Block Block_66 (#508) at (2, 2), Pin class 2.
Block Block_67 (#509) at (11, 12), Pin class 2.
Block Block_68 (#510) at (10, 3), Pin class 2.
Block Block_69 (#511) at (1, 3), Pin class 2.
Block Block_70 (#512) at (11, 3), Pin class 2.
Block Block_71 (#513) at (8, 4), Pin class 2.
Block Block_72 (#514) at (8, 2), Pin class 2.
Block Block_74 (#515) at (9, 14), Pin class 2.
Block Block_75 (#516) at (7, 16), Pin class 2.
Block Block_76 (#517) at (10, 15), Pin class 2.
Block Block_77 (#518) at (8, 13), Pin class 2.
Block Block_78 (#519) at (3, 16), Pin class 2.
Block Block_79 (#520) at (6, 16), Pin class 2.
Block Block_80 (#521) at (8, 14), Pin class 2.
Block DSP_Block_0 (#522) at (12, 6), Pin class -1.
Block DSP_Block_1 (#523) at (12, 11), Pin class -1.
Block DSP_Block_3 (#524) at (3, 6), Pin class -1.
Block DSP_Block_2 (#525) at (3, 11), Pin class -1.


Net 266 (sub_out[0])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 153  
 CHANX (14,10) to (15,10)  Track: 2  
 CHANX (12,10) to (13,10)  Track: 2  
 CHANY (12,10) to (12,11)  Track: 2  
 CHANX (11,9) to (12,9)  Track: 2  
 CHANX (9,9) to (10,9)  Track: 2  
  IPIN (9,9)  Pin: 12  
  SINK (9,9)  Class: 0  


Net 267 (m1)

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  OPIN (9,8)  Pin: 26  
 CHANX (6,7) to (9,7)  Track: 4  
 CHANX (2,7) to (5,7)  Track: 4  
  IPIN (2,7)  Pin: 15  
  OPIN (2,7)  Pin: 27  
 DIREY (2,6)  Track: 3  
  IPIN (2,6)  Pin: 15  
  OPIN (2,6)  Pin: 25  
 DIREY (2,5)  Track: 1  
  IPIN (2,5)  Pin: 13  
  OPIN (2,5)  Pin: 27  
 CHANX (1,4) to (2,4)  Track: 0  
  IPIN (1,5)  Pin: 8  
  SINK (1,5)  Class: 0  
 CHANX (2,7) to (5,7)  Track: 4  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (2,11)  Pin: 0  
  SINK (2,11)  Class: 0  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (1,11)  Pin: 4  
  SINK (1,11)  Class: 0  
SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 28  
 DIREY (9,9)  Track: 0  
  IPIN (9,10)  Pin: 8  
  OPIN (9,10)  Pin: 17  
 CHANY (8,10) to (8,11)  Track: 1  
 CHANX (7,11) to (8,11)  Track: 1  
 CHANX (5,11) to (6,11)  Track: 1  
 CHANX (3,11) to (4,11)  Track: 1  
 CHANX (1,11) to (2,11)  Track: 1  
  IPIN (1,12)  Pin: 8  
  SINK (1,12)  Class: 0  
  OPIN (2,5)  Pin: 27  
 DIREY (2,4)  Track: 3  
  IPIN (2,4)  Pin: 15  
  OPIN (2,4)  Pin: 16  
 DIREX (1,4)  Track: 0  
  IPIN (1,4)  Pin: 4  
  SINK (1,4)  Class: 0  
  OPIN (9,8)  Pin: 26  
 DIREY (9,7)  Track: 2  
  IPIN (9,7)  Pin: 14  
  OPIN (9,7)  Pin: 17  
 CHANY (8,4) to (8,7)  Track: 6  
  IPIN (9,4)  Pin: 0  
  SINK (9,4)  Class: 0  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (1,9)  Pin: 4  
  SINK (1,9)  Class: 0  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (2,10)  Pin: 0  
  SINK (2,10)  Class: 0  
 CHANX (2,7) to (5,7)  Track: 4  
 CHANX (1,7)  Track: 4  
  IPIN (1,8)  Pin: 8  
  SINK (1,8)  Class: 0  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (2,9)  Pin: 0  
  SINK (2,9)  Class: 0  
 CHANY (1,8) to (1,11)  Track: 4  
  IPIN (1,10)  Pin: 4  
  SINK (1,10)  Class: 0  
 CHANX (1,11) to (2,11)  Track: 1  
  IPIN (2,12)  Pin: 8  
  SINK (2,12)  Class: 0  
  OPIN (9,8)  Pin: 26  
 CHANX (9,7) to (10,7)  Track: 2  
  IPIN (10,7)  Pin: 13  
  OPIN (10,7)  Pin: 20  
 CHANY (10,4) to (10,7)  Track: 5  
  IPIN (11,4)  Pin: 0  
  SINK (11,4)  Class: 0  
 CHANY (10,4) to (10,7)  Track: 5  
  IPIN (11,5)  Pin: 0  
  SINK (11,5)  Class: 0  
 CHANX (2,7) to (5,7)  Track: 4  
  IPIN (2,7)  Pin: 14  
  OPIN (2,7)  Pin: 20  
 CHANY (2,4) to (2,7)  Track: 5  
  IPIN (2,4)  Pin: 4  
  SINK (2,4)  Class: 0  
 CHANY (8,4) to (8,7)  Track: 6  
  IPIN (8,5)  Pin: 4  
  SINK (8,5)  Class: 0  
 CHANX (9,7) to (10,7)  Track: 2  
 CHANY (10,6) to (10,7)  Track: 2  
  IPIN (11,6)  Pin: 0  
  SINK (11,6)  Class: 0  
 CHANY (10,6) to (10,7)  Track: 2  
  IPIN (10,6)  Pin: 4  
  SINK (10,6)  Class: 0  
SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 20  
 CHANY (9,7) to (9,10)  Track: 6  
  IPIN (10,7)  Pin: 0  
  SINK (10,7)  Class: 0  
 CHANY (8,10) to (8,11)  Track: 1  
 CHANX (7,9) to (8,9)  Track: 1  
  IPIN (8,10)  Pin: 8  
  SINK (8,10)  Class: 0  
  OPIN (9,8)  Pin: 26  
 CHANX (9,7) to (12,7)  Track: 6  
  IPIN (11,7)  Pin: 12  
  SINK (11,7)  Class: 0  
 CHANX (9,7) to (12,7)  Track: 6  
  IPIN (11,8)  Pin: 8  
  SINK (11,8)  Class: 0  
 CHANY (8,10) to (8,11)  Track: 1  
  IPIN (8,11)  Pin: 4  
  SINK (8,11)  Class: 0  
 CHANX (7,11) to (8,11)  Track: 1  
  IPIN (8,12)  Pin: 8  
  SINK (8,12)  Class: 0  
SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 16  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (9,12)  Pin: 0  
  SINK (9,12)  Class: 0  
 CHANY (8,10) to (8,11)  Track: 1  
  IPIN (9,11)  Pin: 0  
  SINK (9,11)  Class: 0  
  OPIN (9,9)  Pin: 24  
 CHANX (9,8) to (12,8)  Track: 4  
  IPIN (11,9)  Pin: 8  
  SINK (11,9)  Class: 0  
  OPIN (9,8)  Pin: 26  
 CHANX (8,7) to (9,7)  Track: 0  
  IPIN (8,7)  Pin: 12  
  SINK (8,7)  Class: 0  
  OPIN (9,9)  Pin: 24  
 CHANX (9,8) to (10,8)  Track: 0  
  IPIN (10,9)  Pin: 8  
  SINK (10,9)  Class: 0  
  OPIN (9,9)  Pin: 16  
 CHANY (8,8) to (8,9)  Track: 2  
  IPIN (9,8)  Pin: 0  
  SINK (9,8)  Class: 0  
 CHANY (8,10) to (8,11)  Track: 1  
  IPIN (9,10)  Pin: 0  
  SINK (9,10)  Class: 0  


Net 268 (sub_out[1])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 105  
 CHANY (11,14) to (11,16)  Track: 4  
  IPIN (11,14)  Pin: 6  
  OPIN (11,14)  Pin: 17  
 DIREX (10,14)  Track: 1  
  IPIN (10,14)  Pin: 5  
  OPIN (10,14)  Pin: 18  
 DIREX (9,14)  Track: 2  
  IPIN (9,14)  Pin: 6  
  OPIN (9,14)  Pin: 17  
 DIREX (8,14)  Track: 1  
  IPIN (8,14)  Pin: 5  
  OPIN (8,14)  Pin: 24  
 DIREY (8,13)  Track: 0  
  IPIN (8,13)  Pin: 12  
  OPIN (8,13)  Pin: 27  
 DIREY (8,12)  Track: 3  
  IPIN (8,12)  Pin: 15  
  OPIN (8,12)  Pin: 25  
 CHANX (5,11) to (8,11)  Track: 6  
 CHANX (1,11) to (4,11)  Track: 6  
  IPIN (1,11)  Pin: 12  
  SINK (1,11)  Class: 0  


Net 269 (sub_out[2])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 107  
 CHANY (11,15) to (11,16)  Track: 2  
  IPIN (11,15)  Pin: 5  
  OPIN (11,15)  Pin: 16  
 DIREX (10,15)  Track: 0  
  IPIN (10,15)  Pin: 4  
  OPIN (10,15)  Pin: 16  
 CHANY (9,12) to (9,15)  Track: 4  
  IPIN (9,12)  Pin: 4  
  SINK (9,12)  Class: 0  


Net 270 (sub_out[3])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 158  
 CHANX (15,10) to (16,10)  Track: 4  
 CHANX (11,10) to (14,10)  Track: 4  
  IPIN (11,10)  Pin: 14  
  OPIN (11,10)  Pin: 16  
 DIREX (10,10)  Track: 0  
  IPIN (10,10)  Pin: 4  
  OPIN (10,10)  Pin: 17  
 DIREX (9,10)  Track: 1  
  IPIN (9,10)  Pin: 5  
  OPIN (9,10)  Pin: 25  
 DIREY (9,9)  Track: 1  
  IPIN (9,9)  Pin: 13  
  OPIN (9,9)  Pin: 25  
 CHANX (6,8) to (9,8)  Track: 5  
 CHANX (2,8) to (5,8)  Track: 5  
  IPIN (2,9)  Pin: 8  
  SINK (2,9)  Class: 0  


Net 271 (sub_out[4])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 106  
 CHANY (11,13) to (11,14)  Track: 1  
  IPIN (11,13)  Pin: 5  
  OPIN (11,13)  Pin: 19  
 CHANY (10,12) to (10,13)  Track: 1  
 CHANX (9,11) to (10,11)  Track: 1  
  IPIN (9,11)  Pin: 12  
  SINK (9,11)  Class: 0  


Net 272 (sub_out[5])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 99  
 CHANY (11,13) to (11,16)  Track: 6  
  IPIN (11,13)  Pin: 7  
  OPIN (11,13)  Pin: 18  
 DIREX (10,13)  Track: 2  
  IPIN (10,13)  Pin: 6  
  OPIN (10,13)  Pin: 16  
 DIREX (9,13)  Track: 0  
  IPIN (9,13)  Pin: 4  
  OPIN (9,13)  Pin: 17  
 DIREX (8,13)  Track: 1  
  IPIN (8,13)  Pin: 5  
  OPIN (8,13)  Pin: 25  
 CHANX (5,12) to (8,12)  Track: 4  
 CHANX (1,12) to (4,12)  Track: 4  
  IPIN (1,12)  Pin: 12  
  SINK (1,12)  Class: 0  


Net 273 (sub_out[6])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 149  
 CHANX (12,10) to (15,10)  Track: 5  
 CHANY (11,7) to (11,10)  Track: 5  
  IPIN (11,9)  Pin: 5  
  OPIN (11,9)  Pin: 18  
 DIREX (10,9)  Track: 2  
  IPIN (10,9)  Pin: 6  
  OPIN (10,9)  Pin: 17  
 DIREX (9,9)  Track: 1  
  IPIN (9,9)  Pin: 5  
  OPIN (9,9)  Pin: 19  
 DIREX (8,9)  Track: 3  
  IPIN (8,9)  Pin: 7  
  OPIN (8,9)  Pin: 26  
 CHANX (5,8) to (8,8)  Track: 4  
 CHANX (1,8) to (4,8)  Track: 4  
  IPIN (1,8)  Pin: 12  
  SINK (1,8)  Class: 0  


Net 274 (sub_out[7])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 103  
 CHANY (11,14) to (11,15)  Track: 0  
  IPIN (11,14)  Pin: 4  
  OPIN (11,14)  Pin: 18  
 DIREX (10,14)  Track: 2  
  IPIN (10,14)  Pin: 6  
  OPIN (10,14)  Pin: 16  
 DIREX (9,14)  Track: 0  
  IPIN (9,14)  Pin: 4  
  OPIN (9,14)  Pin: 26  
 DIREY (9,13)  Track: 2  
  IPIN (9,13)  Pin: 14  
  OPIN (9,13)  Pin: 24  
 DIREY (9,12)  Track: 0  
  IPIN (9,12)  Pin: 12  
  OPIN (9,12)  Pin: 25  
 CHANX (6,11) to (9,11)  Track: 4  
 CHANX (2,11) to (5,11)  Track: 4  
  IPIN (2,11)  Pin: 12  
  SINK (2,11)  Class: 0  


Net 275 (sub_out[8])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 155  
 CHANX (15,10) to (16,10)  Track: 3  
 CHANX (13,10) to (14,10)  Track: 3  
 CHANX (11,10) to (12,10)  Track: 3  
 CHANX (9,10) to (10,10)  Track: 3  
  IPIN (9,10)  Pin: 12  
  SINK (9,10)  Class: 0  


Net 276 (sub_out[9])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 108  
 CHANY (11,15) to (11,16)  Track: 5  
 CHANX (8,14) to (11,14)  Track: 5  
  IPIN (8,14)  Pin: 12  
  OPIN (8,14)  Pin: 25  
 DIREY (8,13)  Track: 1  
  IPIN (8,13)  Pin: 13  
  OPIN (8,13)  Pin: 24  
 DIREY (8,12)  Track: 0  
  IPIN (8,12)  Pin: 12  
  SINK (8,12)  Class: 0  


Net 277 (sub_out[10])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 151  
 CHANX (14,10) to (16,10)  Track: 6  
 CHANX (10,10) to (13,10)  Track: 6  
 CHANX (6,10) to (9,10)  Track: 6  
 CHANX (2,10) to (5,10)  Track: 6  
  IPIN (2,10)  Pin: 12  
  SINK (2,10)  Class: 0  


Net 278 (sub_out[11])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 100  
 CHANY (11,14) to (11,15)  Track: 3  
 CHANY (11,12) to (11,13)  Track: 3  
 CHANX (10,11) to (11,11)  Track: 3  
 CHANX (8,11) to (9,11)  Track: 3  
  IPIN (8,11)  Pin: 12  
  SINK (8,11)  Class: 0  


Net 279 (sub_out[12])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 161  
 CHANX (15,10) to (16,10)  Track: 0  
 CHANY (14,9) to (14,10)  Track: 0  
 CHANX (13,8) to (14,8)  Track: 0  
 CHANX (11,8) to (12,8)  Track: 0  
  IPIN (11,9)  Pin: 11  
  OPIN (11,9)  Pin: 16  
 DIREX (10,9)  Track: 0  
  IPIN (10,9)  Pin: 4  
  OPIN (10,9)  Pin: 16  
 DIREX (9,9)  Track: 0  
  IPIN (9,9)  Pin: 4  
  OPIN (9,9)  Pin: 17  
 DIREX (8,9)  Track: 1  
  IPIN (8,9)  Pin: 5  
  OPIN (8,9)  Pin: 30  
 CHANX (5,9) to (8,9)  Track: 5  
 CHANX (1,9) to (4,9)  Track: 5  
  IPIN (1,9)  Pin: 12  
  SINK (1,9)  Class: 0  


Net 280 (sub_out[13])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 101  
 CHANY (11,11) to (11,14)  Track: 5  
  IPIN (11,11)  Pin: 6  
  OPIN (11,11)  Pin: 16  
 DIREX (10,11)  Track: 0  
  IPIN (10,11)  Pin: 4  
  OPIN (10,11)  Pin: 16  
 DIREX (9,11)  Track: 0  
  IPIN (9,11)  Pin: 4  
  OPIN (9,11)  Pin: 17  
 DIREX (8,11)  Track: 1  
  IPIN (8,11)  Pin: 5  
  OPIN (8,11)  Pin: 24  
 DIREY (8,10)  Track: 0  
  IPIN (8,10)  Pin: 12  
  OPIN (8,10)  Pin: 24  
 CHANX (7,9) to (8,9)  Track: 2  
 CHANX (5,9) to (6,9)  Track: 2  
 CHANX (3,9) to (4,9)  Track: 2  
 CHANX (1,9) to (2,9)  Track: 2  
  IPIN (1,10)  Pin: 8  
  SINK (1,10)  Class: 0  


Net 281 (sub_out[14])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 150  
 CHANX (14,10) to (15,10)  Track: 1  
 CHANX (12,10) to (13,10)  Track: 1  
 CHANX (10,10) to (11,10)  Track: 1  
  IPIN (10,10)  Pin: 15  
  OPIN (10,10)  Pin: 18  
 DIREX (9,10)  Track: 2  
  IPIN (9,10)  Pin: 6  
  OPIN (9,10)  Pin: 16  
 DIREX (8,10)  Track: 0  
  IPIN (8,10)  Pin: 4  
  SINK (8,10)  Class: 0  


Net 282 (sub_out[15])

SOURCE (12,11)  Pad: 1  
  OPIN (12,11)  Pad: 102  
 CHANY (11,13) to (11,14)  Track: 2  
  IPIN (11,13)  Pin: 6  
  OPIN (11,13)  Pin: 16  
 DIREX (10,13)  Track: 0  
  IPIN (10,13)  Pin: 4  
  OPIN (10,13)  Pin: 19  
 DIREX (9,13)  Track: 3  
  IPIN (9,13)  Pin: 7  
  OPIN (9,13)  Pin: 25  
 CHANX (6,12) to (9,12)  Track: 5  
 CHANX (2,12) to (5,12)  Track: 5  
  IPIN (2,12)  Pin: 12  
  SINK (2,12)  Class: 0  


Net 283 (add_out[0])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 150  
 CHANX (14,5) to (15,5)  Track: 0  
 CHANX (12,5) to (13,5)  Track: 0  
 CHANX (10,5) to (11,5)  Track: 0  
 CHANY (9,4) to (9,5)  Track: 0  
  IPIN (9,4)  Pin: 4  
  SINK (9,4)  Class: 0  


Net 284 (add_out[1])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 107  
 CHANY (11,10) to (11,11)  Track: 3  
  IPIN (11,11)  Pin: 7  
  OPIN (11,11)  Pin: 17  
 DIREX (10,11)  Track: 1  
  IPIN (10,11)  Pin: 5  
  OPIN (10,11)  Pin: 17  
 CHANY (9,8) to (9,11)  Track: 4  
  IPIN (9,8)  Pin: 4  
  SINK (9,8)  Class: 0  


Net 285 (add_out[2])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 113  
 CHANY (11,9) to (11,10)  Track: 2  
 CHANY (11,7) to (11,8)  Track: 2  
  IPIN (11,7)  Pin: 5  
  OPIN (11,7)  Pin: 16  
 DIREX (10,7)  Track: 0  
  IPIN (10,7)  Pin: 4  
  OPIN (10,7)  Pin: 16  
 DIREX (9,7)  Track: 0  
  IPIN (9,7)  Pin: 4  
  OPIN (9,7)  Pin: 16  
 DIREX (8,7)  Track: 0  
  IPIN (8,7)  Pin: 4  
  SINK (8,7)  Class: 0  


Net 286 (add_out[3])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 149  
 CHANX (15,5) to (16,5)  Track: 1  
 CHANX (13,5) to (14,5)  Track: 1  
 CHANX (11,5) to (12,5)  Track: 1  
  IPIN (11,5)  Pin: 12  
  SINK (11,5)  Class: 0  


Net 287 (add_out[4])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 151  
 CHANX (14,5) to (15,5)  Track: 3  
 CHANX (12,5) to (13,5)  Track: 3  
 CHANY (11,4) to (11,5)  Track: 3  
  IPIN (11,4)  Pin: 4  
  SINK (11,4)  Class: 0  


Net 288 (add_out[5])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 148  
 CHANX (12,5) to (15,5)  Track: 4  
 CHANY (12,5) to (12,8)  Track: 4  
 CHANX (9,4) to (12,4)  Track: 4  
 CHANX (5,4) to (8,4)  Track: 4  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (1,4)  Pin: 12  
  SINK (1,4)  Class: 0  


Net 289 (add_out[6])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 109  
 CHANY (11,10) to (11,13)  Track: 4  
  IPIN (11,10)  Pin: 7  
  OPIN (11,10)  Pin: 24  
 DIREY (11,9)  Track: 0  
  IPIN (11,9)  Pin: 12  
  OPIN (11,9)  Pin: 24  
 DIREY (11,8)  Track: 0  
  IPIN (11,8)  Pin: 12  
  SINK (11,8)  Class: 0  


Net 290 (add_out[7])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 102  
 CHANY (11,8) to (11,9)  Track: 0  
 CHANX (10,7) to (11,7)  Track: 0  
  IPIN (10,7)  Pin: 12  
  SINK (10,7)  Class: 0  


Net 291 (add_out[8])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 114  
 CHANY (11,10) to (11,11)  Track: 0  
 CHANX (10,9) to (11,9)  Track: 0  
  IPIN (10,9)  Pin: 12  
  SINK (10,9)  Class: 0  


Net 292 (add_out[9])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 152  
 CHANX (15,5) to (16,5)  Track: 2  
 CHANX (13,5) to (14,5)  Track: 2  
 CHANX (11,5) to (12,5)  Track: 2  
 CHANX (9,5) to (10,5)  Track: 2  
  IPIN (10,6)  Pin: 8  
  SINK (10,6)  Class: 0  


Net 293 (add_out[10])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 99  
 CHANY (11,9) to (11,12)  Track: 6  
  IPIN (11,9)  Pin: 4  
  SINK (11,9)  Class: 0  


Net 294 (add_out[11])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 103  
 CHANY (11,8) to (11,9)  Track: 3  
 CHANY (11,6) to (11,7)  Track: 3  
  IPIN (11,6)  Pin: 4  
  SINK (11,6)  Class: 0  


Net 295 (add_out[12])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 156  
 CHANX (13,5) to (16,5)  Track: 5  
 CHANX (9,5) to (12,5)  Track: 5  
 CHANX (5,5) to (8,5)  Track: 5  
 CHANX (1,5) to (4,5)  Track: 5  
  IPIN (1,5)  Pin: 12  
  SINK (1,5)  Class: 0  


Net 296 (add_out[13])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 112  
 CHANY (11,9) to (11,10)  Track: 1  
 CHANY (11,7) to (11,8)  Track: 1  
  IPIN (11,7)  Pin: 4  
  SINK (11,7)  Class: 0  


Net 297 (add_out[14])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 155  
 CHANX (15,5) to (16,5)  Track: 6  
 CHANX (11,5) to (14,5)  Track: 6  
  IPIN (11,5)  Pin: 15  
  OPIN (11,5)  Pin: 17  
 DIREX (10,5)  Track: 1  
  IPIN (10,5)  Pin: 5  
  OPIN (10,5)  Pin: 17  
 DIREX (9,5)  Track: 1  
  IPIN (9,5)  Pin: 5  
  OPIN (9,5)  Pin: 25  
 CHANX (6,4) to (9,4)  Track: 5  
 CHANX (2,4) to (5,4)  Track: 5  
  IPIN (2,4)  Pin: 12  
  SINK (2,4)  Class: 0  


Net 298 (add_out[15])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 100  
 CHANY (11,6) to (11,9)  Track: 4  
 CHANX (8,5) to (11,5)  Track: 4  
  IPIN (8,5)  Pin: 12  
  SINK (8,5)  Class: 0  


Net 299 (mult2_out[0])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 149  
 CHANX (5,10) to (6,10)  Track: 3  
 CHANY (6,9) to (6,10)  Track: 3  
 CHANX (7,8) to (8,8)  Track: 3  
  IPIN (8,9)  Pin: 8  
  SINK (8,9)  Class: 0  


Net 300 (m5)

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 16  
 CHANY (7,6) to (7,9)  Track: 4  
 CHANX (4,5) to (7,5)  Track: 4  
 CHANX (1,5) to (3,5)  Track: 4  
  IPIN (1,6)  Pin: 8  
  SINK (1,6)  Class: 0  
 CHANX (1,5) to (3,5)  Track: 4  
  IPIN (2,5)  Pin: 12  
  SINK (2,5)  Class: 0  
 CHANX (1,5) to (3,5)  Track: 4  
  IPIN (2,6)  Pin: 8  
  SINK (2,6)  Class: 0  
SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 28  
 CHANX (8,9) to (9,9)  Track: 0  
 CHANY (9,10) to (9,11)  Track: 0  
 CHANX (10,11) to (11,11)  Track: 0  
  IPIN (11,11)  Pin: 12  
  SINK (11,11)  Class: 0  
SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 20  
 CHANY (8,6) to (8,9)  Track: 5  
  IPIN (9,6)  Pin: 3  
  OPIN (9,6)  Pin: 23  
 CHANY (9,5) to (9,6)  Track: 1  
  IPIN (10,5)  Pin: 0  
  SINK (10,5)  Class: 0  
 CHANY (9,5) to (9,6)  Track: 1  
  IPIN (9,5)  Pin: 4  
  SINK (9,5)  Class: 0  
SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 24  
 CHANX (7,8) to (8,8)  Track: 0  
 CHANX (5,8) to (6,8)  Track: 0  
 CHANX (3,8) to (4,8)  Track: 0  
 CHANY (3,8) to (3,9)  Track: 0  
 CHANX (2,7) to (3,7)  Track: 0  
  IPIN (2,8)  Pin: 8  
  SINK (2,8)  Class: 0  
 CHANX (2,7) to (3,7)  Track: 0  
 CHANX (1,7)  Track: 0  
  IPIN (1,7)  Pin: 12  
  SINK (1,7)  Class: 0  
 CHANX (2,7) to (3,7)  Track: 0  
  IPIN (2,7)  Pin: 12  
  SINK (2,7)  Class: 0  
 CHANY (9,10) to (9,11)  Track: 0  
  IPIN (10,11)  Pin: 0  
  SINK (10,11)  Class: 0  
 CHANY (9,10) to (9,11)  Track: 0  
  IPIN (10,10)  Pin: 0  
  SINK (10,10)  Class: 0  
  OPIN (8,9)  Pin: 28  
 CHANX (8,9) to (9,9)  Track: 3  
 CHANX (10,9) to (11,9)  Track: 3  
  IPIN (11,10)  Pin: 8  
  SINK (11,10)  Class: 0  
  OPIN (8,9)  Pin: 24  
 CHANX (8,8) to (11,8)  Track: 6  
  IPIN (10,8)  Pin: 12  
  SINK (10,8)  Class: 0  
  OPIN (8,9)  Pin: 16  
 CHANY (7,8) to (7,9)  Track: 3  
 CHANX (8,7) to (9,7)  Track: 3  
  IPIN (9,7)  Pin: 12  
  SINK (9,7)  Class: 0  
 CHANX (7,8) to (8,8)  Track: 0  
  IPIN (8,8)  Pin: 12  
  SINK (8,8)  Class: 0  


Net 301 (mult2_out[1])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 159  
 CHANX (4,10) to (7,10)  Track: 5  
 CHANY (7,7) to (7,10)  Track: 5  
  IPIN (8,8)  Pin: 0  
  SINK (8,8)  Class: 0  


Net 302 (mult2_out[2])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 150  
 CHANX (3,10) to (6,10)  Track: 4  
 CHANY (2,7) to (2,10)  Track: 4  
  IPIN (2,7)  Pin: 4  
  SINK (2,7)  Class: 0  


Net 303 (mult2_out[3])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 156  
 CHANX (7,10) to (8,10)  Track: 3  
  IPIN (8,10)  Pin: 15  
  OPIN (8,10)  Pin: 25  
 DIREY (8,9)  Track: 1  
  IPIN (8,9)  Pin: 13  
  OPIN (8,9)  Pin: 27  
 DIREY (8,8)  Track: 3  
  IPIN (8,8)  Pin: 15  
  OPIN (8,8)  Pin: 21  
 CHANY (8,5) to (8,8)  Track: 4  
  IPIN (9,5)  Pin: 0  
  SINK (9,5)  Class: 0  


Net 304 (mult2_out[4])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 160  
 CHANX (6,10) to (7,10)  Track: 2  
 CHANX (8,10) to (9,10)  Track: 2  
 CHANX (10,10) to (11,10)  Track: 2  
  IPIN (11,10)  Pin: 12  
  SINK (11,10)  Class: 0  


Net 305 (mult2_out[5])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 100  
 CHANY (2,13) to (2,14)  Track: 0  
 CHANY (2,11) to (2,12)  Track: 0  
 CHANY (2,9) to (2,10)  Track: 0  
 CHANY (2,7) to (2,8)  Track: 0  
 CHANY (2,5) to (2,6)  Track: 0  
  IPIN (2,5)  Pin: 4  
  SINK (2,5)  Class: 0  


Net 306 (mult2_out[6])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 162  
 CHANX (7,10) to (8,10)  Track: 0  
 CHANX (9,10) to (10,10)  Track: 0  
  IPIN (10,11)  Pin: 8  
  SINK (10,11)  Class: 0  


Net 307 (mult2_out[7])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 147  
 CHANX (5,10) to (6,10)  Track: 0  
 CHANY (6,9) to (6,10)  Track: 0  
 CHANY (6,7) to (6,8)  Track: 0  
 CHANX (7,6) to (8,6)  Track: 0  
  IPIN (8,7)  Pin: 9  
  OPIN (8,7)  Pin: 20  
 DIREX (8,7)  Track: 0  
  IPIN (9,7)  Pin: 0  
  SINK (9,7)  Class: 0  


Net 308 (mult2_out[8])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 157  
 CHANX (7,10) to (10,10)  Track: 4  
  IPIN (10,10)  Pin: 12  
  SINK (10,10)  Class: 0  


Net 309 (mult2_out[9])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 105  
 CHANY (2,13) to (2,14)  Track: 3  
 CHANY (2,11) to (2,12)  Track: 3  
 CHANY (2,9) to (2,10)  Track: 3  
 CHANY (2,7) to (2,8)  Track: 3  
 CHANX (1,6) to (2,6)  Track: 3  
  IPIN (1,6)  Pin: 12  
  SINK (1,6)  Class: 0  


Net 310 (mult2_out[10])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 137  
 CHANY (7,11) to (7,14)  Track: 5  
 CHANX (8,10) to (11,10)  Track: 5  
  IPIN (11,11)  Pin: 8  
  SINK (11,11)  Class: 0  


Net 311 (mult2_out[11])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 155  
 CHANX (6,10) to (7,10)  Track: 1  
 CHANX (8,10) to (9,10)  Track: 1  
  IPIN (9,10)  Pin: 15  
  OPIN (9,10)  Pin: 26  
 DIREY (9,9)  Track: 2  
  IPIN (9,9)  Pin: 14  
  OPIN (9,9)  Pin: 26  
 DIREY (9,8)  Track: 2  
  IPIN (9,8)  Pin: 14  
  OPIN (9,8)  Pin: 25  
 DIREY (9,7)  Track: 1  
  IPIN (9,7)  Pin: 13  
  OPIN (9,7)  Pin: 27  
 DIREY (9,6)  Track: 3  
  IPIN (9,6)  Pin: 15  
  OPIN (9,6)  Pin: 20  
 DIREX (9,6)  Track: 0  
  IPIN (10,6)  Pin: 32  
  OPIN (10,6)  Pin: 24  
 DIREY (10,5)  Track: 0  
  IPIN (10,5)  Pin: 12  
  SINK (10,5)  Class: 0  


Net 312 (mult2_out[12])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 101  
 CHANY (2,11) to (2,14)  Track: 4  
  IPIN (2,11)  Pin: 6  
  OPIN (2,11)  Pin: 27  
 DIREY (2,10)  Track: 3  
  IPIN (2,10)  Pin: 15  
  OPIN (2,10)  Pin: 17  
 CHANY (1,7) to (1,10)  Track: 6  
  IPIN (1,7)  Pin: 4  
  SINK (1,7)  Class: 0  


Net 313 (mult2_out[13])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 135  
 CHANY (7,13) to (7,16)  Track: 6  
 CHANY (7,9) to (7,12)  Track: 6  
  IPIN (8,9)  Pin: 3  
  OPIN (8,9)  Pin: 21  
 DIREX (8,9)  Track: 1  
  IPIN (9,9)  Pin: 1  
  OPIN (9,9)  Pin: 27  
 DIREY (9,8)  Track: 3  
  IPIN (9,8)  Pin: 15  
  OPIN (9,8)  Pin: 20  
 DIREX (9,8)  Track: 0  
  IPIN (10,8)  Pin: 0  
  SINK (10,8)  Class: 0  


Net 314 (mult2_out[14])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 99  
 CHANY (2,12) to (2,15)  Track: 5  
 CHANY (2,8) to (2,11)  Track: 5  
  IPIN (2,8)  Pin: 4  
  SINK (2,8)  Class: 0  


Net 315 (mult2_out[15])

SOURCE (3,11)  Pad: 1  
  OPIN (3,11)  Pad: 102  
 CHANY (2,14) to (2,16)  Track: 6  
 CHANY (2,10) to (2,13)  Track: 6  
 CHANY (2,6) to (2,9)  Track: 6  
  IPIN (2,6)  Pin: 4  
  SINK (2,6)  Class: 0  
The folding stage: 7

Net 316 (in_port2[0])

SOURCE (0,9)  Pad: 2  
  OPIN (0,9)  Pad: 2  
 CHANY (0,6) to (0,9)  Track: 5  
 CHANX (1,6) to (3,6)  Track: 5  
 CHANX (4,6) to (7,6)  Track: 5  
 CHANY (7,3) to (7,6)  Track: 5  
  IPIN (8,6)  Pin: 0  
  SINK (8,6)  Class: 0  


Net 317 (in_port2[1])

SOURCE (8,17)  Pad: 0  
  OPIN (8,17)  Pad: 0  
 CHANX (7,16) to (8,16)  Track: 0  
 CHANX (5,16) to (6,16)  Track: 0  
 CHANX (3,16) to (4,16)  Track: 0  
  IPIN (4,16)  Pin: 12  
  SINK (4,16)  Class: 0  


Net 318 (in_port2[2])

SOURCE (10,17)  Pad: 1  
  OPIN (10,17)  Pad: 1  
 DIREY (10,16)  Track: 1  
  IPIN (10,16)  Pin: 9  
  OPIN (10,16)  Pin: 19  
 CHANY (9,13) to (9,16)  Track: 5  
  IPIN (9,14)  Pin: 4  
  SINK (9,14)  Class: 0  


Net 319 (in_port2[3])

SOURCE (11,17)  Pad: 2  
  OPIN (11,17)  Pad: 2  
 CHANX (10,16) to (11,16)  Track: 1  
 CHANX (8,16) to (9,16)  Track: 1  
 CHANX (6,16) to (7,16)  Track: 1  
  IPIN (7,16)  Pin: 12  
  SINK (7,16)  Class: 0  


Net 320 (in_port2[4])

SOURCE (11,17)  Pad: 1  
  OPIN (11,17)  Pad: 1  
 DIREY (11,16)  Track: 1  
  IPIN (11,16)  Pin: 9  
  OPIN (11,16)  Pin: 19  
 CHANY (10,15) to (10,16)  Track: 4  
  IPIN (10,15)  Pin: 4  
  SINK (10,15)  Class: 0  


Net 321 (in_port2[5])

SOURCE (0,13)  Pad: 1  
  OPIN (0,13)  Pad: 1  
 DIREX (0,13)  Track: 1  
  IPIN (1,13)  Pin: 14  
  OPIN (1,13)  Pin: 30  
 CHANX (1,13) to (2,13)  Track: 6  
 CHANX (3,13) to (6,13)  Track: 6  
 CHANX (7,13) to (10,13)  Track: 6  
  IPIN (8,13)  Pin: 12  
  SINK (8,13)  Class: 0  


Net 322 (in_port2[6])

SOURCE (3,17)  Pad: 0  
  OPIN (3,17)  Pad: 0  
 DIREY (3,16)  Track: 0  
  IPIN (3,16)  Pin: 12  
  SINK (3,16)  Class: 0  


Net 323 (in_port2[7])

SOURCE (7,17)  Pad: 0  
  OPIN (7,17)  Pad: 0  
 CHANX (6,16) to (7,16)  Track: 2  
  IPIN (6,16)  Pin: 12  
  SINK (6,16)  Class: 0  


Net 324 (in_port2[8])

SOURCE (8,17)  Pad: 4  
  OPIN (8,17)  Pad: 4  
 DIREY (8,16)  Track: 0  
  IPIN (8,16)  Pin: 3  
  OPIN (8,16)  Pin: 22  
 CHANY (8,14) to (8,16)  Track: 5  
  IPIN (8,14)  Pin: 4  
  SINK (8,14)  Class: 0  


Net 325 (in_port2[9])

SOURCE (17,13)  Pad: 1  
  OPIN (17,13)  Pad: 1  
 CHANY (16,10) to (16,13)  Track: 5  
 CHANX (13,13) to (16,13)  Track: 5  
 CHANX (9,13) to (12,13)  Track: 5  
  IPIN (9,13)  Pin: 12  
  SINK (9,13)  Class: 0  


Net 326 (in_port2[10])

SOURCE (2,17)  Pad: 0  
  OPIN (2,17)  Pad: 0  
 DIREY (2,16)  Track: 0  
  IPIN (2,16)  Pin: 9  
  OPIN (2,16)  Pin: 19  
 CHANY (1,13) to (1,16)  Track: 5  
  IPIN (2,14)  Pin: 0  
  SINK (2,14)  Class: 0  


Net 327 (in_port2[11])

SOURCE (8,17)  Pad: 5  
  OPIN (8,17)  Pad: 5  
 DIREY (8,16)  Track: 1  
  IPIN (8,16)  Pin: 32  
  OPIN (8,16)  Pin: 24  
 DIREY (8,15)  Track: 0  
  IPIN (8,15)  Pin: 12  
  SINK (8,15)  Class: 0  


Net 328 (in_port2[12])

SOURCE (0,13)  Pad: 0  
  OPIN (0,13)  Pad: 0  
 DIREX (0,13)  Track: 0  
  IPIN (1,13)  Pin: 9  
  OPIN (1,13)  Pin: 26  
 CHANX (1,12) to (2,12)  Track: 0  
  IPIN (2,13)  Pin: 8  
  SINK (2,13)  Class: 0  


Net 329 (in_port2[13])

SOURCE (6,17)  Pad: 0  
  OPIN (6,17)  Pad: 0  
 CHANX (5,16) to (6,16)  Track: 3  
  IPIN (5,16)  Pin: 12  
  SINK (5,16)  Class: 0  


Net 330 (in_port2[14])

SOURCE (9,17)  Pad: 0  
  OPIN (9,17)  Pad: 0  
 DIREY (9,16)  Track: 0  
  IPIN (9,16)  Pin: 9  
  OPIN (9,16)  Pin: 22  
 CHANY (9,15) to (9,16)  Track: 6  
  IPIN (9,15)  Pin: 4  
  SINK (9,15)  Class: 0  


Net 331 (in_port2[15])

SOURCE (17,13)  Pad: 0  
  OPIN (17,13)  Pad: 0  
 CHANY (16,13) to (16,16)  Track: 4  
 CHANX (13,12) to (16,12)  Track: 4  
 CHANX (9,12) to (12,12)  Track: 4  
  IPIN (10,13)  Pin: 8  
  SINK (10,13)  Class: 0  


Net 332 (out_port2[0])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 20  
 CHANY (8,6) to (8,9)  Track: 5  
 CHANX (9,9) to (12,9)  Track: 5  
 CHANX (13,9) to (16,9)  Track: 5  
 CHANY (16,6) to (16,9)  Track: 5  
  IPIN (17,9)  Pad: 0  
  SINK (17,9)  Pad: 0  


Net 333 (out_port2[1])

SOURCE (1,11)  Class: 1  
  OPIN (1,11)  Pin: 16  
 CHANY (0,11) to (0,12)  Track: 3  
  IPIN (0,11)  Pad: 1  
  SINK (0,11)  Pad: 1  


Net 334 (out_port2[2])

SOURCE (9,12)  Class: 1  
  OPIN (9,12)  Pin: 20  
 CHANY (9,12) to (9,15)  Track: 4  
 CHANY (9,16)  Track: 4  
 CHANX (9,16) to (12,16)  Track: 4  
  IPIN (9,17)  Pad: 1  
  SINK (9,17)  Pad: 1  


Net 335 (out_port2[3])

SOURCE (2,9)  Class: 1  
  OPIN (2,9)  Pin: 28  
 CHANX (1,9) to (2,9)  Track: 2  
 CHANY (0,8) to (0,9)  Track: 2  
  IPIN (0,9)  Pad: 1  
  SINK (0,9)  Pad: 1  


Net 336 (out_port2[4])

SOURCE (9,11)  Class: 1  
  OPIN (9,11)  Pin: 28  
 CHANX (7,11) to (10,11)  Track: 5  
 CHANX (3,11) to (6,11)  Track: 5  
 CHANX (1,11) to (2,11)  Track: 5  
 CHANY (0,10) to (0,13)  Track: 5  
  IPIN (0,11)  Pad: 0  
  SINK (0,11)  Pad: 0  


Net 337 (out_port2[5])

SOURCE (1,12)  Class: 1  
  OPIN (1,12)  Pin: 16  
 DIREX (0,12)  Track: 0  
  IPIN (0,12)  Pad: 0  
  SINK (0,12)  Pad: 0  


Net 338 (out_port2[6])

SOURCE (1,8)  Class: 1  
  OPIN (1,8)  Pin: 16  
 DIREX (0,8)  Track: 0  
  IPIN (0,8)  Pad: 0  
  SINK (0,8)  Pad: 0  


Net 339 (out_port2[7])

SOURCE (2,11)  Class: 1  
  OPIN (2,11)  Pin: 28  
 CHANX (1,11) to (2,11)  Track: 2  
 CHANY (0,10) to (0,11)  Track: 2  
  IPIN (0,11)  Pad: 2  
  SINK (0,11)  Pad: 2  


Net 340 (out_port2[8])

SOURCE (9,10)  Class: 1  
  OPIN (9,10)  Pin: 20  
 CHANY (9,8) to (9,11)  Track: 4  
 CHANY (9,4) to (9,7)  Track: 4  
 CHANY (9,1) to (9,3)  Track: 4  
 CHANX (9,0) to (12,0)  Track: 4  
  IPIN (9,0)  Pad: 0  
  SINK (9,0)  Pad: 0  


Net 341 (out_port2[9])

SOURCE (8,12)  Class: 1  
  OPIN (8,12)  Pin: 28  
 CHANX (6,12) to (9,12)  Track: 5  
 CHANY (5,13) to (5,16)  Track: 5  
 CHANX (6,16) to (9,16)  Track: 5  
  IPIN (7,17)  Pad: 1  
  SINK (7,17)  Pad: 1  


Net 342 (out_port2[10])

SOURCE (2,10)  Class: 1  
  OPIN (2,10)  Pin: 28  
 CHANX (1,10) to (2,10)  Track: 3  
 CHANY (0,9) to (0,10)  Track: 3  
  IPIN (0,10)  Pad: 2  
  SINK (0,10)  Pad: 2  


Net 343 (out_port2[11])

SOURCE (8,11)  Class: 1  
  OPIN (8,11)  Pin: 20  
 CHANY (8,11) to (8,12)  Track: 3  
 CHANY (8,13) to (8,14)  Track: 3  
 CHANY (8,15) to (8,16)  Track: 3  
 CHANX (7,16) to (8,16)  Track: 3  
  IPIN (8,17)  Pad: 3  
  SINK (8,17)  Pad: 3  


Net 344 (out_port2[12])

SOURCE (1,9)  Class: 1  
  OPIN (1,9)  Pin: 16  
 DIREX (0,9)  Track: 0  
  IPIN (0,9)  Pad: 0  
  SINK (0,9)  Pad: 0  


Net 345 (out_port2[13])

SOURCE (1,10)  Class: 1  
  OPIN (1,10)  Pin: 16  
 DIREX (0,10)  Track: 0  
  IPIN (0,10)  Pad: 0  
  SINK (0,10)  Pad: 0  


Net 346 (out_port2[14])

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 24  
 CHANX (7,9) to (10,9)  Track: 6  
 CHANX (3,9) to (6,9)  Track: 6  
 CHANX (1,9) to (2,9)  Track: 6  
 CHANY (0,8) to (0,11)  Track: 6  
  IPIN (0,10)  Pad: 1  
  SINK (0,10)  Pad: 1  


Net 347 (out_port2[15])

SOURCE (2,12)  Class: 1  
  OPIN (2,12)  Pin: 24  
 CHANX (2,11) to (5,11)  Track: 4  
 CHANX (6,11) to (9,11)  Track: 4  
 CHANX (10,11) to (13,11)  Track: 4  
 CHANX (14,11) to (16,11)  Track: 4  
 CHANY (16,9) to (16,12)  Track: 4  
  IPIN (17,12)  Pad: 0  
  SINK (17,12)  Pad: 0  


Net 348 (clk): global net connecting:

Block clk (#558) at (2, 17), Pin class -1.
Block Block_2 (#559) at (8, 9), Pin class 2.
Block Block_21 (#560) at (1, 11), Pin class 2.
Block Block_22 (#561) at (9, 12), Pin class 2.
Block Block_23 (#562) at (2, 9), Pin class 2.
Block Block_24 (#563) at (9, 11), Pin class 2.
Block Block_25 (#564) at (1, 12), Pin class 2.
Block Block_43 (#565) at (1, 8), Pin class 2.
Block Block_26 (#566) at (2, 11), Pin class 2.
Block Block_27 (#567) at (9, 10), Pin class 2.
Block Block_28 (#568) at (8, 12), Pin class 2.
Block Block_29 (#569) at (2, 10), Pin class 2.
Block Block_30 (#570) at (8, 11), Pin class 2.
Block Block_31 (#571) at (1, 9), Pin class 2.
Block Block_32 (#572) at (1, 10), Pin class 2.
Block Block_20 (#573) at (8, 10), Pin class 2.
Block Block_37 (#574) at (2, 12), Pin class 2.
Block Block_3 (#575) at (9, 9), Pin class 2.
Block Block_58 (#576) at (9, 3), Pin class 2.
Block Block_59 (#577) at (8, 3), Pin class 2.
Block Block_60 (#578) at (10, 4), Pin class 2.
Block Block_61 (#579) at (11, 2), Pin class 2.
Block Block_62 (#580) at (2, 3), Pin class 2.
Block Block_63 (#581) at (11, 13), Pin class 2.
Block Block_64 (#582) at (10, 2), Pin class 2.
Block Block_65 (#583) at (10, 12), Pin class 2.
Block Block_66 (#584) at (2, 2), Pin class 2.
Block Block_67 (#585) at (11, 12), Pin class 2.
Block Block_68 (#586) at (10, 3), Pin class 2.
Block Block_69 (#587) at (1, 3), Pin class 2.
Block Block_70 (#588) at (11, 3), Pin class 2.
Block Block_71 (#589) at (8, 4), Pin class 2.
Block Block_72 (#590) at (8, 2), Pin class 2.
Block Block_1 (#591) at (8, 6), Pin class 2.
Block Block_57 (#592) at (4, 16), Pin class 2.
Block Block_74 (#593) at (9, 14), Pin class 2.
Block Block_75 (#594) at (7, 16), Pin class 2.
Block Block_76 (#595) at (10, 15), Pin class 2.
Block Block_77 (#596) at (8, 13), Pin class 2.
Block Block_78 (#597) at (3, 16), Pin class 2.
Block Block_79 (#598) at (6, 16), Pin class 2.
Block Block_80 (#599) at (8, 14), Pin class 2.
Block Block_50 (#600) at (9, 13), Pin class 2.
Block Block_51 (#601) at (2, 14), Pin class 2.
Block Block_52 (#602) at (8, 15), Pin class 2.
Block Block_53 (#603) at (2, 13), Pin class 2.
Block Block_54 (#604) at (5, 16), Pin class 2.
Block Block_55 (#605) at (9, 15), Pin class 2.
Block Block_56 (#606) at (10, 13), Pin class 2.
Block Block_4 (#607) at (9, 6), Pin class 2.
Block Block_5 (#608) at (11, 10), Pin class 2.
Block Block_6 (#609) at (10, 11), Pin class 2.
Block Block_7 (#610) at (9, 7), Pin class 2.
Block Block_8 (#611) at (10, 10), Pin class 2.
Block Block_9 (#612) at (1, 6), Pin class 2.
Block Block_10 (#613) at (2, 7), Pin class 2.
Block Block_11 (#614) at (2, 5), Pin class 2.
Block Block_12 (#615) at (2, 6), Pin class 2.
Block Block_13 (#616) at (2, 8), Pin class 2.
Block Block_14 (#617) at (10, 8), Pin class 2.
Block Block_15 (#618) at (1, 7), Pin class 2.
Block Block_16 (#619) at (10, 5), Pin class 2.
Block Block_17 (#620) at (11, 11), Pin class 2.
Block Block_18 (#621) at (8, 8), Pin class 2.
Block Block_19 (#622) at (9, 5), Pin class 2.
Block Block_33 (#623) at (9, 8), Pin class 2.
Block Block_34 (#624) at (8, 7), Pin class 2.
Block Block_35 (#625) at (11, 5), Pin class 2.
Block Block_36 (#626) at (11, 4), Pin class 2.
Block Block_38 (#627) at (11, 8), Pin class 2.
Block Block_39 (#628) at (10, 7), Pin class 2.
Block Block_40 (#629) at (10, 9), Pin class 2.
Block Block_41 (#630) at (10, 6), Pin class 2.
Block Block_42 (#631) at (11, 9), Pin class 2.
Block Block_44 (#632) at (1, 5), Pin class 2.
Block Block_45 (#633) at (11, 7), Pin class 2.
Block Block_46 (#634) at (2, 4), Pin class 2.
Block Block_47 (#635) at (8, 5), Pin class 2.
Block Block_48 (#636) at (11, 6), Pin class 2.
Block Block_49 (#637) at (1, 4), Pin class 2.
Block Block_73 (#638) at (9, 4), Pin class 2.
Block DSP_Block_3 (#639) at (3, 6), Pin class -1.
Block DSP_Block_0 (#640) at (12, 6), Pin class -1.
Block DSP_Block_2 (#641) at (3, 11), Pin class -1.


Net 349 (reg2in[0])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 16  
 DIREX (8,9)  Track: 0  
  IPIN (8,9)  Pin: 4  
  SINK (8,9)  Class: 0  


Net 350 (l2)

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 24  
 CHANX (5,8) to (8,8)  Track: 4  
 CHANY (4,9) to (4,12)  Track: 4  
 CHANX (1,12) to (4,12)  Track: 4  
  IPIN (2,12)  Pin: 12  
  SINK (2,12)  Class: 0  
 CHANX (1,12) to (4,12)  Track: 4  
  IPIN (1,12)  Pin: 12  
  SINK (1,12)  Class: 0  
SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 28  
 CHANX (7,9) to (8,9)  Track: 2  
 CHANX (5,9) to (6,9)  Track: 2  
 CHANX (3,9) to (4,9)  Track: 2  
 CHANY (3,9) to (3,10)  Track: 2  
 CHANX (2,10) to (3,10)  Track: 2  
  IPIN (2,11)  Pin: 8  
  SINK (2,11)  Class: 0  
 CHANX (2,10) to (3,10)  Track: 2  
 CHANX (1,10)  Track: 2  
  IPIN (1,11)  Pin: 8  
  SINK (1,11)  Class: 0  
 CHANX (5,8) to (8,8)  Track: 4  
 CHANX (1,8) to (4,8)  Track: 4  
  IPIN (2,9)  Pin: 8  
  SINK (2,9)  Class: 0  
 CHANX (1,8) to (4,8)  Track: 4  
  IPIN (1,9)  Pin: 8  
  SINK (1,9)  Class: 0  
 CHANX (1,8) to (4,8)  Track: 4  
  IPIN (1,8)  Pin: 12  
  SINK (1,8)  Class: 0  
  OPIN (8,9)  Pin: 28  
 CHANX (5,9) to (8,9)  Track: 5  
 CHANX (1,9) to (4,9)  Track: 5  
  IPIN (1,10)  Pin: 8  
  SINK (1,10)  Class: 0  
 CHANX (1,9) to (4,9)  Track: 5  
  IPIN (2,10)  Pin: 8  
  SINK (2,10)  Class: 0  
 CHANX (5,8) to (8,8)  Track: 4  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (9,12)  Pin: 0  
  SINK (9,12)  Class: 0  
 CHANX (7,9) to (8,9)  Track: 2  
 CHANY (8,10) to (8,11)  Track: 2  
  IPIN (8,11)  Pin: 4  
  SINK (8,11)  Class: 0  
 CHANY (8,9) to (8,12)  Track: 4  
  IPIN (8,12)  Pin: 4  
  SINK (8,12)  Class: 0  
 CHANX (7,9) to (8,9)  Track: 2  
  IPIN (8,10)  Pin: 8  
  SINK (8,10)  Class: 0  
 CHANY (8,10) to (8,11)  Track: 2  
  IPIN (9,11)  Pin: 0  
  SINK (9,11)  Class: 0  
  OPIN (8,9)  Pin: 28  
 CHANX (8,9) to (9,9)  Track: 3  
  IPIN (9,10)  Pin: 8  
  SINK (9,10)  Class: 0  


Net 351 (add_out[0])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 101  
 CHANY (11,9) to (11,10)  Track: 2  
  IPIN (11,9)  Pin: 7  
  OPIN (11,9)  Pin: 16  
 DIREX (10,9)  Track: 0  
  IPIN (10,9)  Pin: 4  
  OPIN (10,9)  Pin: 16  
 DIREX (9,9)  Track: 0  
  IPIN (9,9)  Pin: 4  
  SINK (9,9)  Class: 0  


Net 352 (m1)

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  OPIN (9,8)  Pin: 27  
 DIREY (9,7)  Track: 3  
  IPIN (9,7)  Pin: 15  
  OPIN (9,7)  Pin: 24  
 CHANX (6,6) to (9,6)  Track: 6  
 CHANX (2,6) to (5,6)  Track: 6  
 CHANY (1,3) to (1,6)  Track: 6  
  IPIN (1,3)  Pin: 4  
  SINK (1,3)  Class: 0  
  OPIN (9,7)  Pin: 24  
 DIREY (9,6)  Track: 0  
  IPIN (9,6)  Pin: 12  
  OPIN (9,6)  Pin: 16  
 DIREX (8,6)  Track: 0  
  IPIN (8,6)  Pin: 4  
  OPIN (8,6)  Pin: 25  
 DIREY (8,5)  Track: 1  
  IPIN (8,5)  Pin: 13  
  OPIN (8,5)  Pin: 25  
 DIREY (8,4)  Track: 1  
  IPIN (8,4)  Pin: 13  
  OPIN (8,4)  Pin: 27  
 DIREY (8,3)  Track: 3  
  IPIN (8,3)  Pin: 15  
  OPIN (8,3)  Pin: 27  
 DIREY (8,2)  Track: 3  
  IPIN (8,2)  Pin: 15  
  OPIN (8,2)  Pin: 26  
 CHANX (5,1) to (8,1)  Track: 5  
 CHANX (1,1) to (4,1)  Track: 5  
  IPIN (2,2)  Pin: 8  
  SINK (2,2)  Class: 0  
 CHANY (1,3) to (1,6)  Track: 6  
  IPIN (2,3)  Pin: 0  
  SINK (2,3)  Class: 0  
  OPIN (8,3)  Pin: 27  
 CHANX (8,2) to (11,2)  Track: 5  
  IPIN (11,2)  Pin: 12  
  SINK (11,2)  Class: 0  
 CHANX (8,2) to (11,2)  Track: 5  
  IPIN (11,3)  Pin: 8  
  SINK (11,3)  Class: 0  
  OPIN (8,3)  Pin: 27  
 CHANX (7,2) to (10,2)  Track: 4  
  IPIN (10,2)  Pin: 12  
  SINK (10,2)  Class: 0  
  OPIN (8,4)  Pin: 27  
 CHANX (7,3) to (10,3)  Track: 5  
  IPIN (10,3)  Pin: 12  
  SINK (10,3)  Class: 0  
  OPIN (9,6)  Pin: 16  
 CHANY (8,5) to (8,6)  Track: 3  
 CHANX (9,4) to (10,4)  Track: 3  
  IPIN (10,4)  Pin: 12  
  SINK (10,4)  Class: 0  
  OPIN (8,4)  Pin: 27  
 CHANX (7,3) to (8,3)  Track: 2  
  IPIN (8,3)  Pin: 12  
  SINK (8,3)  Class: 0  
  OPIN (8,4)  Pin: 27  
 CHANX (8,3) to (9,3)  Track: 3  
  IPIN (9,3)  Pin: 12  
  SINK (9,3)  Class: 0  
SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 20  
 DIREX (9,9)  Track: 0  
  IPIN (10,9)  Pin: 0  
  OPIN (10,9)  Pin: 20  
 CHANY (10,9) to (10,10)  Track: 0  
 CHANY (10,11) to (10,12)  Track: 0  
  IPIN (11,12)  Pin: 0  
  SINK (11,12)  Class: 0  
  OPIN (9,9)  Pin: 20  
 CHANY (9,9) to (9,12)  Track: 5  
 CHANX (10,12) to (13,12)  Track: 5  
  IPIN (11,13)  Pin: 8  
  SINK (11,13)  Class: 0  
 CHANX (7,3) to (8,3)  Track: 2  
  IPIN (8,4)  Pin: 8  
  SINK (8,4)  Class: 0  
  OPIN (8,3)  Pin: 27  
 CHANX (7,2) to (8,2)  Track: 3  
  IPIN (8,2)  Pin: 12  
  SINK (8,2)  Class: 0  
 CHANY (9,9) to (9,12)  Track: 5  
  IPIN (10,12)  Pin: 0  
  SINK (10,12)  Class: 0  


Net 353 (add_out[1])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 106  
 CHANY (11,8) to (11,9)  Track: 0  
  IPIN (11,8)  Pin: 6  
  OPIN (11,8)  Pin: 24  
 DIREY (11,7)  Track: 0  
  IPIN (11,7)  Pin: 12  
  OPIN (11,7)  Pin: 24  
 DIREY (11,6)  Track: 0  
  IPIN (11,6)  Pin: 12  
  OPIN (11,6)  Pin: 17  
 DIREX (10,6)  Track: 1  
  IPIN (10,6)  Pin: 5  
  OPIN (10,6)  Pin: 17  
 CHANY (9,3) to (9,6)  Track: 6  
  IPIN (9,3)  Pin: 4  
  SINK (9,3)  Class: 0  


Net 354 (add_out[2])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 107  
 CHANY (11,9) to (11,10)  Track: 1  
  IPIN (11,9)  Pin: 6  
  OPIN (11,9)  Pin: 25  
 DIREY (11,8)  Track: 1  
  IPIN (11,8)  Pin: 13  
  OPIN (11,8)  Pin: 25  
 DIREY (11,7)  Track: 1  
  IPIN (11,7)  Pin: 13  
  OPIN (11,7)  Pin: 26  
 DIREY (11,6)  Track: 2  
  IPIN (11,6)  Pin: 14  
  OPIN (11,6)  Pin: 24  
 DIREY (11,5)  Track: 0  
  IPIN (11,5)  Pin: 12  
  OPIN (11,5)  Pin: 17  
 DIREX (10,5)  Track: 1  
  IPIN (10,5)  Pin: 5  
  OPIN (10,5)  Pin: 25  
 DIREY (10,4)  Track: 1  
  IPIN (10,4)  Pin: 13  
  OPIN (10,4)  Pin: 19  
 DIREX (9,4)  Track: 3  
  IPIN (9,4)  Pin: 7  
  OPIN (9,4)  Pin: 27  
 DIREY (9,3)  Track: 3  
  IPIN (9,3)  Pin: 15  
  OPIN (9,3)  Pin: 16  
 DIREX (8,3)  Track: 0  
  IPIN (8,3)  Pin: 4  
  SINK (8,3)  Class: 0  


Net 355 (add_out[3])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 148  
 CHANX (14,5) to (15,5)  Track: 0  
 CHANY (13,4) to (13,5)  Track: 0  
 CHANX (12,3) to (13,3)  Track: 0  
 CHANX (10,3) to (11,3)  Track: 0  
  IPIN (10,4)  Pin: 8  
  SINK (10,4)  Class: 0  


Net 356 (add_out[4])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 162  
 CHANX (15,5) to (16,5)  Track: 1  
 CHANY (14,4) to (14,5)  Track: 1  
 CHANY (14,2) to (14,3)  Track: 1  
 CHANX (13,1) to (14,1)  Track: 1  
 CHANX (11,1) to (12,1)  Track: 1  
  IPIN (11,2)  Pin: 8  
  SINK (11,2)  Class: 0  


Net 357 (add_out[5])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 105  
 CHANY (11,6) to (11,9)  Track: 4  
  IPIN (11,6)  Pin: 7  
  OPIN (11,6)  Pin: 18  
 DIREX (10,6)  Track: 2  
  IPIN (10,6)  Pin: 6  
  OPIN (10,6)  Pin: 16  
 DIREX (9,6)  Track: 0  
  IPIN (9,6)  Pin: 4  
  OPIN (9,6)  Pin: 24  
 DIREY (9,5)  Track: 0  
  IPIN (9,5)  Pin: 12  
  OPIN (9,5)  Pin: 26  
 DIREY (9,4)  Track: 2  
  IPIN (9,4)  Pin: 14  
  OPIN (9,4)  Pin: 24  
 CHANX (6,3) to (9,3)  Track: 4  
 CHANX (2,3) to (5,3)  Track: 4  
  IPIN (2,3)  Pin: 12  
  SINK (2,3)  Class: 0  


Net 358 (add_out[6])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 109  
 CHANY (11,10) to (11,13)  Track: 4  
  IPIN (11,13)  Pin: 4  
  SINK (11,13)  Class: 0  


Net 359 (add_out[7])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 151  
 CHANX (14,5) to (15,5)  Track: 3  
 CHANY (13,4) to (13,5)  Track: 3  
 CHANY (13,2) to (13,3)  Track: 3  
 CHANX (12,1) to (13,1)  Track: 3  
 CHANX (10,1) to (11,1)  Track: 3  
  IPIN (10,2)  Pin: 8  
  SINK (10,2)  Class: 0  


Net 360 (add_out[8])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 110  
 CHANY (11,10) to (11,11)  Track: 0  
 CHANX (10,11) to (11,11)  Track: 0  
  IPIN (10,12)  Pin: 8  
  SINK (10,12)  Class: 0  


Net 361 (add_out[9])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 147  
 CHANX (15,5) to (16,5)  Track: 6  
 CHANX (11,5) to (14,5)  Track: 6  
  IPIN (11,5)  Pin: 15  
  OPIN (11,5)  Pin: 18  
 DIREX (10,5)  Track: 2  
  IPIN (10,5)  Pin: 6  
  OPIN (10,5)  Pin: 19  
 DIREX (9,5)  Track: 3  
  IPIN (9,5)  Pin: 7  
  OPIN (9,5)  Pin: 27  
 DIREY (9,4)  Track: 3  
  IPIN (9,4)  Pin: 15  
  OPIN (9,4)  Pin: 25  
 DIREY (9,3)  Track: 1  
  IPIN (9,3)  Pin: 13  
  OPIN (9,3)  Pin: 24  
 CHANX (6,2) to (9,2)  Track: 6  
 CHANX (2,2) to (5,2)  Track: 6  
  IPIN (2,2)  Pin: 12  
  SINK (2,2)  Class: 0  


Net 362 (add_out[10])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 108  
 CHANY (11,10) to (11,11)  Track: 3  
 CHANY (11,12) to (11,13)  Track: 3  
  IPIN (11,12)  Pin: 4  
  SINK (11,12)  Class: 0  


Net 363 (add_out[11])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 99  
 CHANY (11,8) to (11,9)  Track: 3  
 CHANY (11,6) to (11,7)  Track: 3  
  IPIN (11,6)  Pin: 6  
  OPIN (11,6)  Pin: 16  
 CHANY (10,3) to (10,6)  Track: 4  
  IPIN (10,3)  Pin: 4  
  SINK (10,3)  Class: 0  


Net 364 (add_out[12])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 150  
 CHANX (12,5) to (15,5)  Track: 4  
 CHANY (11,2) to (11,5)  Track: 4  
  IPIN (11,3)  Pin: 7  
  OPIN (11,3)  Pin: 17  
 DIREX (10,3)  Track: 1  
  IPIN (10,3)  Pin: 5  
  OPIN (10,3)  Pin: 17  
 DIREX (9,3)  Track: 1  
  IPIN (9,3)  Pin: 5  
  OPIN (9,3)  Pin: 17  
 DIREX (8,3)  Track: 1  
  IPIN (8,3)  Pin: 5  
  OPIN (8,3)  Pin: 29  
 CHANX (5,3) to (8,3)  Track: 6  
 CHANX (1,3) to (4,3)  Track: 6  
  IPIN (1,3)  Pin: 12  
  SINK (1,3)  Class: 0  


Net 365 (add_out[13])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 113  
 CHANY (11,7) to (11,10)  Track: 5  
 CHANY (11,3) to (11,6)  Track: 5  
  IPIN (11,3)  Pin: 4  
  SINK (11,3)  Class: 0  


Net 366 (add_out[14])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 100  
 CHANY (11,9) to (11,12)  Track: 6  
 CHANY (11,5) to (11,8)  Track: 6  
 CHANX (8,4) to (11,4)  Track: 6  
  IPIN (8,4)  Pin: 12  
  SINK (8,4)  Class: 0  


Net 367 (add_out[15])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 163  
 CHANX (13,5) to (16,5)  Track: 5  
 CHANX (9,5) to (12,5)  Track: 5  
 CHANY (8,2) to (8,5)  Track: 5  
  IPIN (8,2)  Pin: 4  
  SINK (8,2)  Class: 0  


Net 368 (mult1_out[0])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 162  
 CHANX (7,5) to (8,5)  Track: 1  
  IPIN (8,6)  Pin: 8  
  SINK (8,6)  Class: 0  


Net 369 (m4)

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 28  
 DIREY (8,6)  Track: 0  
  IPIN (8,7)  Pin: 8  
  OPIN (8,7)  Pin: 31  
 DIREY (8,7)  Track: 3  
  IPIN (8,8)  Pin: 11  
  OPIN (8,8)  Pin: 30  
 DIREY (8,8)  Track: 2  
  IPIN (8,9)  Pin: 10  
  OPIN (8,9)  Pin: 30  
 DIREY (8,9)  Track: 2  
  IPIN (8,10)  Pin: 10  
  OPIN (8,10)  Pin: 28  
 DIREY (8,10)  Track: 0  
  IPIN (8,11)  Pin: 8  
  OPIN (8,11)  Pin: 29  
 DIREY (8,11)  Track: 1  
  IPIN (8,12)  Pin: 9  
  OPIN (8,12)  Pin: 29  
 DIREY (8,12)  Track: 1  
  IPIN (8,13)  Pin: 9  
  OPIN (8,13)  Pin: 31  
 DIREY (8,13)  Track: 3  
  IPIN (8,14)  Pin: 11  
  OPIN (8,14)  Pin: 31  
 DIREY (8,14)  Track: 3  
  IPIN (8,15)  Pin: 11  
  OPIN (8,15)  Pin: 30  
 DIREY (8,15)  Track: 2  
  IPIN (8,16)  Pin: 10  
  OPIN (8,16)  Pin: 18  
 DIREX (7,16)  Track: 2  
  IPIN (7,16)  Pin: 6  
  OPIN (7,16)  Pin: 17  
 DIREX (6,16)  Track: 1  
  IPIN (6,16)  Pin: 5  
  OPIN (6,16)  Pin: 19  
 DIREX (5,16)  Track: 3  
  IPIN (5,16)  Pin: 7  
  OPIN (5,16)  Pin: 18  
 DIREX (4,16)  Track: 2  
  IPIN (4,16)  Pin: 6  
  OPIN (4,16)  Pin: 16  
 DIREX (3,16)  Track: 0  
  IPIN (3,16)  Pin: 4  
  SINK (3,16)  Class: 0  
  OPIN (8,13)  Pin: 31  
 CHANX (5,13) to (8,13)  Track: 5  
 CHANX (1,13) to (4,13)  Track: 5  
  IPIN (2,13)  Pin: 12  
  SINK (2,13)  Class: 0  
 CHANX (1,13) to (4,13)  Track: 5  
  IPIN (2,14)  Pin: 8  
  SINK (2,14)  Class: 0  
  OPIN (6,16)  Pin: 19  
 CHANY (5,16)  Track: 3  
  IPIN (5,16)  Pin: 4  
  SINK (5,16)  Class: 0  
  OPIN (8,14)  Pin: 31  
 CHANX (7,14) to (10,14)  Track: 4  
  IPIN (10,15)  Pin: 8  
  SINK (10,15)  Class: 0  
  OPIN (8,15)  Pin: 30  
 CHANX (7,15) to (8,15)  Track: 2  
  IPIN (7,16)  Pin: 8  
  SINK (7,16)  Class: 0  
  OPIN (7,16)  Pin: 17  
 CHANY (6,16)  Track: 1  
  IPIN (6,16)  Pin: 4  
  SINK (6,16)  Class: 0  
  OPIN (8,13)  Pin: 31  
 CHANX (8,13) to (11,13)  Track: 4  
  IPIN (10,13)  Pin: 12  
  SINK (10,13)  Class: 0  
  OPIN (8,14)  Pin: 31  
 CHANX (7,14) to (8,14)  Track: 3  
  IPIN (8,15)  Pin: 8  
  SINK (8,15)  Class: 0  
  OPIN (5,16)  Pin: 18  
 CHANY (4,16)  Track: 6  
  IPIN (4,16)  Pin: 4  
  SINK (4,16)  Class: 0  
  OPIN (8,14)  Pin: 31  
 CHANX (8,14) to (9,14)  Track: 2  
  IPIN (9,15)  Pin: 8  
  SINK (9,15)  Class: 0  
  OPIN (8,13)  Pin: 31  
 CHANX (7,13) to (8,13)  Track: 2  
  IPIN (8,14)  Pin: 8  
  SINK (8,14)  Class: 0  
  OPIN (8,13)  Pin: 31  
 CHANX (8,13) to (9,13)  Track: 0  
  IPIN (9,14)  Pin: 8  
  SINK (9,14)  Class: 0  
  OPIN (8,12)  Pin: 29  
 CHANX (8,12) to (9,12)  Track: 2  
  IPIN (9,13)  Pin: 8  
  SINK (9,13)  Class: 0  
  OPIN (8,12)  Pin: 29  
 CHANX (7,12) to (8,12)  Track: 3  
  IPIN (8,13)  Pin: 8  
  SINK (8,13)  Class: 0  


Net 370 (mult1_out[1])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 113  
 CHANY (2,10) to (2,11)  Track: 2  
 CHANY (2,12) to (2,13)  Track: 2  
 CHANY (2,14) to (2,15)  Track: 2  
 CHANX (3,15) to (4,15)  Track: 2  
  IPIN (4,16)  Pin: 8  
  SINK (4,16)  Class: 0  


Net 371 (mult1_out[2])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 125  
 CHANX (7,10) to (8,10)  Track: 0  
 CHANY (8,11) to (8,12)  Track: 0  
 CHANY (8,13) to (8,14)  Track: 0  
  IPIN (9,14)  Pin: 0  
  SINK (9,14)  Class: 0  


Net 372 (mult1_out[3])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 131  
 CHANY (7,9) to (7,12)  Track: 6  
 CHANY (7,13) to (7,16)  Track: 6  
  IPIN (7,16)  Pin: 4  
  SINK (7,16)  Class: 0  


Net 373 (mult1_out[4])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 133  
 CHANY (7,7) to (7,10)  Track: 5  
 CHANY (7,11) to (7,14)  Track: 5  
  IPIN (8,14)  Pin: 3  
  OPIN (8,14)  Pin: 20  
 DIREX (8,14)  Track: 0  
  IPIN (9,14)  Pin: 32  
  OPIN (9,14)  Pin: 30  
 DIREY (9,14)  Track: 2  
  IPIN (9,15)  Pin: 10  
  OPIN (9,15)  Pin: 20  
 DIREX (9,15)  Track: 0  
  IPIN (10,15)  Pin: 0  
  SINK (10,15)  Class: 0  


Net 374 (mult1_out[5])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 140  
 CHANY (7,10) to (7,11)  Track: 3  
 CHANY (7,12) to (7,13)  Track: 3  
  IPIN (8,13)  Pin: 0  
  SINK (8,13)  Class: 0  


Net 375 (mult1_out[6])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 109  
 CHANY (2,10) to (2,13)  Track: 6  
 CHANY (2,14) to (2,16)  Track: 6  
  IPIN (3,16)  Pin: 0  
  SINK (3,16)  Class: 0  


Net 376 (mult1_out[7])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 115  
 CHANX (5,10) to (6,10)  Track: 0  
 CHANY (6,11) to (6,12)  Track: 0  
 CHANY (6,13) to (6,14)  Track: 0  
 CHANY (6,15) to (6,16)  Track: 0  
  IPIN (6,16)  Pin: 6  
  OPIN (6,16)  Pin: 16  
 CHANY (5,16)  Track: 4  
  IPIN (6,16)  Pin: 0  
  SINK (6,16)  Class: 0  


Net 377 (mult1_out[8])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 132  
 CHANY (7,9) to (7,10)  Track: 1  
 CHANY (7,11) to (7,12)  Track: 1  
 CHANY (7,13) to (7,14)  Track: 1  
  IPIN (8,14)  Pin: 0  
  SINK (8,14)  Class: 0  


Net 378 (mult1_out[9])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 130  
 CHANX (7,10) to (8,10)  Track: 3  
  IPIN (8,11)  Pin: 10  
  OPIN (8,11)  Pin: 28  
 DIREY (8,11)  Track: 0  
  IPIN (8,12)  Pin: 8  
  OPIN (8,12)  Pin: 20  
 CHANY (8,12) to (8,13)  Track: 1  
  IPIN (9,13)  Pin: 0  
  SINK (9,13)  Class: 0  


Net 379 (mult1_out[10])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 119  
 CHANX (3,10) to (6,10)  Track: 4  
 CHANY (2,11) to (2,14)  Track: 4  
  IPIN (2,14)  Pin: 4  
  SINK (2,14)  Class: 0  


Net 380 (mult1_out[11])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 141  
 CHANY (7,10) to (7,11)  Track: 0  
 CHANY (7,12) to (7,13)  Track: 0  
 CHANY (7,14) to (7,15)  Track: 0  
  IPIN (8,15)  Pin: 0  
  SINK (8,15)  Class: 0  


Net 381 (mult1_out[12])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 108  
 CHANY (2,10) to (2,11)  Track: 1  
 CHANY (2,12) to (2,13)  Track: 1  
  IPIN (2,13)  Pin: 4  
  SINK (2,13)  Class: 0  


Net 382 (mult1_out[13])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 118  
 CHANX (5,10) to (6,10)  Track: 3  
 CHANY (4,11) to (4,12)  Track: 3  
 CHANY (4,13) to (4,14)  Track: 3  
 CHANY (4,15) to (4,16)  Track: 3  
  IPIN (5,16)  Pin: 0  
  SINK (5,16)  Class: 0  


Net 383 (mult1_out[14])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 139  
 CHANY (7,9) to (7,10)  Track: 2  
 CHANY (7,11) to (7,12)  Track: 2  
  IPIN (8,12)  Pin: 3  
  OPIN (8,12)  Pin: 21  
 CHANY (8,12) to (8,15)  Track: 6  
  IPIN (9,15)  Pin: 0  
  SINK (9,15)  Class: 0  


Net 384 (mult1_out[15])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 138  
 CHANY (7,10) to (7,13)  Track: 4  
  IPIN (8,13)  Pin: 3  
  OPIN (8,13)  Pin: 20  
 DIREX (8,13)  Track: 0  
  IPIN (9,13)  Pin: 32  
  OPIN (9,13)  Pin: 20  
 DIREX (9,13)  Track: 0  
  IPIN (10,13)  Pin: 0  
  SINK (10,13)  Class: 0  
The folding stage: 8

Net 385 (out_port1[0])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 16  
 CHANY (8,9) to (8,12)  Track: 4  
 CHANY (8,13) to (8,16)  Track: 4  
 CHANX (9,16) to (12,16)  Track: 4  
  IPIN (9,17)  Pad: 3  
  SINK (9,17)  Pad: 3  


Net 386 (out_port1[1])

SOURCE (9,3)  Class: 1  
  OPIN (9,3)  Pin: 20  
 CHANY (9,3) to (9,6)  Track: 6  
 CHANX (10,2) to (13,2)  Track: 6  
 CHANX (14,2) to (16,2)  Track: 6  
 CHANY (16,1) to (16,3)  Track: 6  
  IPIN (17,3)  Pad: 1  
  SINK (17,3)  Pad: 1  


Net 387 (out_port1[2])

SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 16  
 CHANY (7,2) to (7,3)  Track: 3  
 CHANY (7,1)  Track: 3  
 CHANX (7,0) to (8,0)  Track: 3  
  IPIN (8,0)  Pad: 0  
  SINK (8,0)  Pad: 0  


Net 388 (out_port1[3])

SOURCE (10,4)  Class: 1  
  OPIN (10,4)  Pin: 28  
 CHANX (10,4) to (13,4)  Track: 5  
 CHANX (14,4) to (16,4)  Track: 5  
 CHANY (16,2) to (16,5)  Track: 5  
  IPIN (17,4)  Pad: 0  
  SINK (17,4)  Pad: 0  


Net 389 (out_port1[4])

SOURCE (11,2)  Class: 1  
  OPIN (11,2)  Pin: 20  
 CHANY (11,1) to (11,2)  Track: 1  
 CHANX (10,0) to (11,0)  Track: 1  
  IPIN (11,0)  Pad: 0  
  SINK (11,0)  Pad: 0  


Net 390 (out_port1[5])

SOURCE (2,3)  Class: 1  
  OPIN (2,3)  Pin: 28  
 CHANX (1,3) to (2,3)  Track: 1  
 CHANY (0,2) to (0,3)  Track: 1  
  IPIN (0,3)  Pad: 0  
  SINK (0,3)  Pad: 0  


Net 391 (out_port1[6])

SOURCE (11,13)  Class: 1  
  OPIN (11,13)  Pin: 20  
 CHANY (11,13) to (11,16)  Track: 6  
 CHANX (8,16) to (11,16)  Track: 6  
  IPIN (8,17)  Pad: 2  
  SINK (8,17)  Pad: 2  


Net 392 (out_port1[7])

SOURCE (10,2)  Class: 1  
  OPIN (10,2)  Pin: 16  
 CHANY (9,1) to (9,2)  Track: 2  
 CHANX (10,0) to (11,0)  Track: 2  
  IPIN (10,0)  Pad: 1  
  SINK (10,0)  Pad: 1  


Net 393 (out_port1[8])

SOURCE (10,12)  Class: 1  
  OPIN (10,12)  Pin: 16  
 CHANY (9,12) to (9,13)  Track: 3  
 CHANY (9,14) to (9,15)  Track: 3  
 CHANY (9,16)  Track: 3  
 CHANX (9,16) to (10,16)  Track: 3  
  IPIN (10,17)  Pad: 0  
  SINK (10,17)  Pad: 0  


Net 394 (out_port1[9])

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 28  
 CHANX (1,2) to (2,2)  Track: 0  
 CHANY (0,1) to (0,2)  Track: 0  
  IPIN (0,2)  Pad: 0  
  SINK (0,2)  Pad: 0  


Net 395 (out_port1[10])

SOURCE (11,12)  Class: 1  
  OPIN (11,12)  Pin: 24  
 CHANX (11,11) to (14,11)  Track: 5  
 CHANX (15,11) to (16,11)  Track: 5  
 CHANY (16,10) to (16,13)  Track: 5  
  IPIN (17,12)  Pad: 1  
  SINK (17,12)  Pad: 1  


Net 396 (out_port1[11])

SOURCE (10,3)  Class: 1  
  OPIN (10,3)  Pin: 20  
 CHANY (10,1) to (10,3)  Track: 5  
 CHANX (10,0) to (13,0)  Track: 5  
  IPIN (10,0)  Pad: 0  
  SINK (10,0)  Pad: 0  


Net 397 (out_port1[12])

SOURCE (1,3)  Class: 1  
  OPIN (1,3)  Pin: 16  
 CHANY (0,3) to (0,4)  Track: 3  
  IPIN (0,3)  Pad: 1  
  SINK (0,3)  Pad: 1  


Net 398 (out_port1[13])

SOURCE (11,3)  Class: 1  
  OPIN (11,3)  Pin: 24  
 CHANX (11,2) to (14,2)  Track: 4  
 CHANX (15,2) to (16,2)  Track: 4  
 CHANY (16,1) to (16,4)  Track: 4  
  IPIN (17,3)  Pad: 0  
  SINK (17,3)  Pad: 0  


Net 399 (out_port1[14])

SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 16  
 CHANY (7,2) to (7,5)  Track: 4  
 CHANY (7,6) to (7,9)  Track: 4  
 CHANY (7,10) to (7,13)  Track: 4  
 CHANY (7,14) to (7,16)  Track: 4  
 CHANX (5,16) to (8,16)  Track: 4  
  IPIN (8,17)  Pad: 1  
  SINK (8,17)  Pad: 1  


Net 400 (out_port1[15])

SOURCE (8,2)  Class: 1  
  OPIN (8,2)  Pin: 16  
 CHANY (7,1) to (7,2)  Track: 1  
 CHANX (8,0) to (9,0)  Track: 1  
  IPIN (8,0)  Pad: 1  
  SINK (8,0)  Pad: 1  


Net 401 (clk): global net connecting:

Block clk (#658) at (2, 17), Pin class -1.
Block Block_3 (#659) at (9, 9), Pin class 2.
Block Block_58 (#660) at (9, 3), Pin class 2.
Block Block_59 (#661) at (8, 3), Pin class 2.
Block Block_60 (#662) at (10, 4), Pin class 2.
Block Block_61 (#663) at (11, 2), Pin class 2.
Block Block_62 (#664) at (2, 3), Pin class 2.
Block Block_63 (#665) at (11, 13), Pin class 2.
Block Block_64 (#666) at (10, 2), Pin class 2.
Block Block_65 (#667) at (10, 12), Pin class 2.
Block Block_66 (#668) at (2, 2), Pin class 2.
Block Block_67 (#669) at (11, 12), Pin class 2.
Block Block_68 (#670) at (10, 3), Pin class 2.
Block Block_69 (#671) at (1, 3), Pin class 2.
Block Block_70 (#672) at (11, 3), Pin class 2.
Block Block_71 (#673) at (8, 4), Pin class 2.
Block Block_72 (#674) at (8, 2), Pin class 2.
Block Block_73 (#675) at (9, 4), Pin class 2.
Block Block_33 (#676) at (9, 8), Pin class 2.
Block Block_34 (#677) at (8, 7), Pin class 2.
Block Block_35 (#678) at (11, 5), Pin class 2.
Block Block_36 (#679) at (11, 4), Pin class 2.
Block Block_49 (#680) at (1, 4), Pin class 2.
Block Block_38 (#681) at (11, 8), Pin class 2.
Block Block_39 (#682) at (10, 7), Pin class 2.
Block Block_40 (#683) at (10, 9), Pin class 2.
Block Block_41 (#684) at (10, 6), Pin class 2.
Block Block_42 (#685) at (11, 9), Pin class 2.
Block Block_48 (#686) at (11, 6), Pin class 2.
Block Block_44 (#687) at (1, 5), Pin class 2.
Block Block_45 (#688) at (11, 7), Pin class 2.
Block Block_46 (#689) at (2, 4), Pin class 2.
Block Block_47 (#690) at (8, 5), Pin class 2.
Block Block_20 (#691) at (8, 10), Pin class 2.
Block Block_57 (#692) at (4, 16), Pin class 2.
Block Block_74 (#693) at (9, 14), Pin class 2.
Block Block_75 (#694) at (7, 16), Pin class 2.
Block Block_76 (#695) at (10, 15), Pin class 2.
Block Block_77 (#696) at (8, 13), Pin class 2.
Block Block_78 (#697) at (3, 16), Pin class 2.
Block Block_79 (#698) at (6, 16), Pin class 2.
Block Block_80 (#699) at (8, 14), Pin class 2.
Block Block_50 (#700) at (9, 13), Pin class 2.
Block Block_51 (#701) at (2, 14), Pin class 2.
Block Block_52 (#702) at (8, 15), Pin class 2.
Block Block_53 (#703) at (2, 13), Pin class 2.
Block Block_54 (#704) at (5, 16), Pin class 2.
Block Block_55 (#705) at (9, 15), Pin class 2.
Block Block_56 (#706) at (10, 13), Pin class 2.
Block Block_4 (#707) at (9, 6), Pin class 2.
Block Block_18 (#708) at (8, 8), Pin class 2.
Block Block_10 (#709) at (2, 7), Pin class 2.
Block Block_19 (#710) at (9, 5), Pin class 2.
Block Block_5 (#711) at (11, 10), Pin class 2.
Block Block_11 (#712) at (2, 5), Pin class 2.
Block Block_6 (#713) at (10, 11), Pin class 2.
Block Block_7 (#714) at (9, 7), Pin class 2.
Block Block_8 (#715) at (10, 10), Pin class 2.
Block Block_9 (#716) at (1, 6), Pin class 2.
Block Block_17 (#717) at (11, 11), Pin class 2.
Block Block_16 (#718) at (10, 5), Pin class 2.
Block Block_15 (#719) at (1, 7), Pin class 2.
Block Block_14 (#720) at (10, 8), Pin class 2.
Block Block_13 (#721) at (2, 8), Pin class 2.
Block Block_12 (#722) at (2, 6), Pin class 2.
Block Block_1 (#723) at (8, 6), Pin class 2.
Block Block_2 (#724) at (8, 9), Pin class 2.
Block Block_21 (#725) at (1, 11), Pin class 2.
Block Block_22 (#726) at (9, 12), Pin class 2.
Block Block_23 (#727) at (2, 9), Pin class 2.
Block Block_24 (#728) at (9, 11), Pin class 2.
Block Block_25 (#729) at (1, 12), Pin class 2.
Block Block_26 (#730) at (2, 11), Pin class 2.
Block Block_27 (#731) at (9, 10), Pin class 2.
Block Block_28 (#732) at (8, 12), Pin class 2.
Block Block_29 (#733) at (2, 10), Pin class 2.
Block Block_30 (#734) at (8, 11), Pin class 2.
Block Block_31 (#735) at (1, 9), Pin class 2.
Block Block_32 (#736) at (1, 10), Pin class 2.
Block Block_37 (#737) at (2, 12), Pin class 2.
Block Block_43 (#738) at (1, 8), Pin class 2.
Block DSP_Block_2 (#739) at (3, 11), Pin class -1.
Block DSP_Block_3 (#740) at (3, 6), Pin class -1.


Net 402 (l1)

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  OPIN (9,8)  Pin: 24  
 DIREY (9,7)  Track: 0  
  IPIN (9,7)  Pin: 12  
  OPIN (9,7)  Pin: 27  
 DIREY (9,6)  Track: 3  
  IPIN (9,6)  Pin: 15  
  OPIN (9,6)  Pin: 24  
 DIREY (9,5)  Track: 0  
  IPIN (9,5)  Pin: 12  
  OPIN (9,5)  Pin: 25  
 DIREY (9,4)  Track: 1  
  IPIN (9,4)  Pin: 13  
  OPIN (9,4)  Pin: 26  
 DIREY (9,3)  Track: 2  
  IPIN (9,3)  Pin: 14  
  OPIN (9,3)  Pin: 24  
 CHANX (6,2) to (9,2)  Track: 6  
 CHANX (2,2) to (5,2)  Track: 6  
  IPIN (2,2)  Pin: 12  
  SINK (2,2)  Class: 0  
 CHANX (2,2) to (5,2)  Track: 6  
  IPIN (2,3)  Pin: 11  
  OPIN (2,3)  Pin: 16  
 DIREX (1,3)  Track: 0  
  IPIN (1,3)  Pin: 4  
  SINK (1,3)  Class: 0  
 CHANX (2,2) to (5,2)  Track: 6  
  IPIN (2,3)  Pin: 8  
  SINK (2,3)  Class: 0  
  OPIN (9,3)  Pin: 24  
 DIREY (9,2)  Track: 0  
  IPIN (9,2)  Pin: 12  
  OPIN (9,2)  Pin: 20  
 DIREX (9,2)  Track: 0  
  IPIN (10,2)  Pin: 32  
  OPIN (10,2)  Pin: 20  
 DIREX (10,2)  Track: 0  
  IPIN (11,2)  Pin: 0  
  SINK (11,2)  Class: 0  
  OPIN (9,4)  Pin: 26  
 CHANX (9,3) to (12,3)  Track: 6  
  IPIN (11,3)  Pin: 12  
  SINK (11,3)  Class: 0  
 DIREX (9,2)  Track: 0  
  IPIN (10,2)  Pin: 0  
  SINK (10,2)  Class: 0  
  OPIN (9,3)  Pin: 24  
 CHANX (8,2) to (9,2)  Track: 2  
  IPIN (8,2)  Pin: 12  
  SINK (8,2)  Class: 0  
  OPIN (9,4)  Pin: 26  
 CHANX (8,3) to (9,3)  Track: 3  
  IPIN (9,3)  Pin: 12  
  SINK (9,3)  Class: 0  
  OPIN (9,4)  Pin: 26  
 CHANX (9,3) to (10,3)  Track: 2  
  IPIN (10,3)  Pin: 12  
  SINK (10,3)  Class: 0  
 CHANX (8,3) to (9,3)  Track: 3  
  IPIN (8,3)  Pin: 12  
  SINK (8,3)  Class: 0  
SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 20  
 CHANY (9,9) to (9,10)  Track: 1  
 CHANY (9,11) to (9,12)  Track: 1  
 CHANX (10,12) to (11,12)  Track: 1  
  IPIN (11,13)  Pin: 8  
  SINK (11,13)  Class: 0  
 CHANX (10,12) to (11,12)  Track: 1  
  IPIN (11,12)  Pin: 12  
  SINK (11,12)  Class: 0  
  OPIN (9,5)  Pin: 25  
 CHANX (8,4) to (9,4)  Track: 1  
  IPIN (8,4)  Pin: 12  
  SINK (8,4)  Class: 0  
  OPIN (9,5)  Pin: 25  
 CHANX (9,4) to (10,4)  Track: 3  
  IPIN (10,4)  Pin: 12  
  SINK (10,4)  Class: 0  
  OPIN (9,9)  Pin: 20  
 CHANY (9,9) to (9,12)  Track: 5  
  IPIN (10,12)  Pin: 0  
  SINK (10,12)  Class: 0  


Net 403 (l3)

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 24  
 DIREY (8,5)  Track: 0  
  IPIN (8,5)  Pin: 12  
  OPIN (8,5)  Pin: 27  
 CHANX (5,4) to (8,4)  Track: 4  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (1,5)  Pin: 8  
  SINK (1,5)  Class: 0  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (1,4)  Pin: 12  
  SINK (1,4)  Class: 0  
 CHANX (1,4) to (4,4)  Track: 4  
  IPIN (2,4)  Pin: 12  
  SINK (2,4)  Class: 0  
SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 20  
 DIREX (8,6)  Track: 0  
  IPIN (9,6)  Pin: 32  
  OPIN (9,6)  Pin: 29  
 CHANX (8,6) to (11,6)  Track: 5  
  IPIN (11,7)  Pin: 8  
  SINK (11,7)  Class: 0  
  OPIN (8,5)  Pin: 27  
 CHANX (8,4) to (11,4)  Track: 6  
  IPIN (11,4)  Pin: 12  
  SINK (11,4)  Class: 0  
  OPIN (9,6)  Pin: 29  
 DIREY (9,6)  Track: 1  
  IPIN (9,7)  Pin: 9  
  OPIN (9,7)  Pin: 20  
 CHANY (9,7) to (9,10)  Track: 6  
  IPIN (10,9)  Pin: 0  
  SINK (10,9)  Class: 0  
  OPIN (9,7)  Pin: 20  
 CHANY (9,7) to (9,8)  Track: 2  
  IPIN (9,8)  Pin: 4  
  SINK (9,8)  Class: 0  
  OPIN (8,6)  Pin: 24  
 CHANX (8,5) to (11,5)  Track: 4  
  IPIN (11,6)  Pin: 8  
  SINK (11,6)  Class: 0  
 CHANX (8,5) to (11,5)  Track: 4  
  IPIN (11,5)  Pin: 12  
  SINK (11,5)  Class: 0  
 CHANY (9,7) to (9,8)  Track: 2  
 CHANX (10,8) to (11,8)  Track: 2  
  IPIN (11,9)  Pin: 8  
  SINK (11,9)  Class: 0  
 CHANX (10,8) to (11,8)  Track: 2  
  IPIN (11,8)  Pin: 12  
  SINK (11,8)  Class: 0  
  OPIN (8,5)  Pin: 27  
 CHANX (8,4) to (9,4)  Track: 2  
  IPIN (9,4)  Pin: 12  
  SINK (9,4)  Class: 0  
  OPIN (9,6)  Pin: 29  
 CHANX (9,6) to (10,6)  Track: 3  
  IPIN (10,6)  Pin: 12  
  SINK (10,6)  Class: 0  
 CHANX (9,6) to (10,6)  Track: 3  
  IPIN (10,7)  Pin: 8  
  SINK (10,7)  Class: 0  
  OPIN (8,6)  Pin: 20  
 CHANY (8,5) to (8,6)  Track: 3  
  IPIN (8,5)  Pin: 4  
  SINK (8,5)  Class: 0  
  OPIN (8,6)  Pin: 20  
 CHANY (8,6) to (8,7)  Track: 2  
  IPIN (8,7)  Pin: 4  
  SINK (8,7)  Class: 0  


Net 404 (reg4in[0])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 28  
 DIREY (8,6)  Track: 0  
  IPIN (8,7)  Pin: 8  
  OPIN (8,7)  Pin: 30  
 DIREY (8,7)  Track: 2  
  IPIN (8,8)  Pin: 10  
  OPIN (8,8)  Pin: 31  
 DIREY (8,8)  Track: 3  
  IPIN (8,9)  Pin: 11  
  OPIN (8,9)  Pin: 28  
 DIREY (8,9)  Track: 0  
  IPIN (8,10)  Pin: 8  
  SINK (8,10)  Class: 0  


Net 405 (l4)

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 28  
 DIREY (8,10)  Track: 0  
  IPIN (8,11)  Pin: 8  
  OPIN (8,11)  Pin: 31  
 DIREY (8,11)  Track: 3  
  IPIN (8,12)  Pin: 11  
  OPIN (8,12)  Pin: 31  
 DIREY (8,12)  Track: 3  
  IPIN (8,13)  Pin: 11  
  OPIN (8,13)  Pin: 31  
 DIREY (8,13)  Track: 3  
  IPIN (8,14)  Pin: 11  
  OPIN (8,14)  Pin: 31  
 DIREY (8,14)  Track: 3  
  IPIN (8,15)  Pin: 11  
  OPIN (8,15)  Pin: 29  
 DIREY (8,15)  Track: 1  
  IPIN (8,16)  Pin: 9  
  OPIN (8,16)  Pin: 17  
 DIREX (7,16)  Track: 1  
  IPIN (7,16)  Pin: 5  
  OPIN (7,16)  Pin: 17  
 DIREX (6,16)  Track: 1  
  IPIN (6,16)  Pin: 5  
  OPIN (6,16)  Pin: 19  
 DIREX (5,16)  Track: 3  
  IPIN (5,16)  Pin: 7  
  OPIN (5,16)  Pin: 17  
 DIREX (4,16)  Track: 1  
  IPIN (4,16)  Pin: 5  
  OPIN (4,16)  Pin: 16  
 DIREX (3,16)  Track: 0  
  IPIN (3,16)  Pin: 4  
  SINK (3,16)  Class: 0  
  OPIN (8,12)  Pin: 31  
 CHANX (5,12) to (8,12)  Track: 4  
 CHANX (1,12) to (4,12)  Track: 4  
  IPIN (2,13)  Pin: 8  
  SINK (2,13)  Class: 0  
  OPIN (8,13)  Pin: 31  
 CHANX (5,13) to (8,13)  Track: 5  
 CHANX (1,13) to (4,13)  Track: 5  
  IPIN (2,14)  Pin: 8  
  SINK (2,14)  Class: 0  
  OPIN (8,14)  Pin: 31  
 CHANX (7,14) to (10,14)  Track: 4  
  IPIN (10,15)  Pin: 8  
  SINK (10,15)  Class: 0  
  OPIN (7,16)  Pin: 17  
 CHANY (6,16)  Track: 5  
  IPIN (6,16)  Pin: 4  
  SINK (6,16)  Class: 0  
  OPIN (8,14)  Pin: 31  
 CHANX (7,14) to (8,14)  Track: 3  
  IPIN (8,15)  Pin: 8  
  SINK (8,15)  Class: 0  
  OPIN (8,16)  Pin: 17  
 CHANY (7,16)  Track: 3  
  IPIN (7,16)  Pin: 4  
  SINK (7,16)  Class: 0  
  OPIN (5,16)  Pin: 17  
 CHANY (4,16)  Track: 6  
  IPIN (4,16)  Pin: 4  
  SINK (4,16)  Class: 0  
  OPIN (6,16)  Pin: 19  
 CHANY (5,16)  Track: 4  
  IPIN (5,16)  Pin: 4  
  SINK (5,16)  Class: 0  
  OPIN (8,12)  Pin: 31  
 CHANX (8,12) to (11,12)  Track: 6  
  IPIN (10,13)  Pin: 8  
  SINK (10,13)  Class: 0  
  OPIN (8,14)  Pin: 31  
 CHANX (8,14) to (9,14)  Track: 2  
  IPIN (9,15)  Pin: 8  
  SINK (9,15)  Class: 0  
  OPIN (8,13)  Pin: 31  
 CHANX (8,13) to (9,13)  Track: 3  
  IPIN (9,14)  Pin: 8  
  SINK (9,14)  Class: 0  
  OPIN (8,13)  Pin: 31  
 CHANX (7,13) to (8,13)  Track: 2  
  IPIN (8,14)  Pin: 8  
  SINK (8,14)  Class: 0  
  OPIN (8,12)  Pin: 31  
 CHANX (7,12) to (8,12)  Track: 3  
  IPIN (8,13)  Pin: 8  
  SINK (8,13)  Class: 0  
  OPIN (8,12)  Pin: 31  
 CHANX (8,12) to (9,12)  Track: 2  
  IPIN (9,13)  Pin: 8  
  SINK (9,13)  Class: 0  


Net 406 (reg5in[0])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 20  
 CHANY (8,6) to (8,9)  Track: 5  
  IPIN (9,6)  Pin: 0  
  SINK (9,6)  Class: 0  


Net 407 (l5)

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 16  
 DIREX (8,6)  Track: 0  
  IPIN (8,6)  Pin: 4  
  OPIN (8,6)  Pin: 27  
 CHANX (5,5) to (8,5)  Track: 5  
 CHANX (1,5) to (4,5)  Track: 5  
  IPIN (1,6)  Pin: 8  
  SINK (1,6)  Class: 0  
 CHANX (1,5) to (4,5)  Track: 5  
  IPIN (2,5)  Pin: 12  
  SINK (2,5)  Class: 0  
SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 28  
 DIREY (9,6)  Track: 0  
  IPIN (9,7)  Pin: 8  
  OPIN (9,7)  Pin: 19  
 DIREX (8,7)  Track: 3  
  IPIN (8,7)  Pin: 7  
  OPIN (8,7)  Pin: 28  
 CHANX (5,7) to (8,7)  Track: 6  
 CHANX (1,7) to (4,7)  Track: 6  
  IPIN (1,7)  Pin: 12  
  SINK (1,7)  Class: 0  
SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 20  
 DIREX (9,6)  Track: 0  
  IPIN (10,6)  Pin: 32  
  OPIN (10,6)  Pin: 30  
 DIREY (10,6)  Track: 2  
  IPIN (10,7)  Pin: 10  
  OPIN (10,7)  Pin: 29  
 DIREY (10,7)  Track: 1  
  IPIN (10,8)  Pin: 9  
  OPIN (10,8)  Pin: 21  
 CHANY (10,8) to (10,11)  Track: 5  
  IPIN (11,11)  Pin: 0  
  SINK (11,11)  Class: 0  
 CHANY (10,8) to (10,11)  Track: 5  
  IPIN (11,10)  Pin: 0  
  SINK (11,10)  Class: 0  
 CHANX (1,7) to (4,7)  Track: 6  
  IPIN (2,8)  Pin: 8  
  SINK (2,8)  Class: 0  
 CHANY (10,8) to (10,11)  Track: 5  
  IPIN (10,11)  Pin: 4  
  SINK (10,11)  Class: 0  
 CHANY (10,8) to (10,11)  Track: 5  
  IPIN (10,10)  Pin: 4  
  SINK (10,10)  Class: 0  
  OPIN (9,6)  Pin: 28  
 CHANX (6,6) to (9,6)  Track: 6  
 CHANX (2,6) to (5,6)  Track: 6  
  IPIN (2,6)  Pin: 12  
  SINK (2,6)  Class: 0  
 CHANX (2,6) to (5,6)  Track: 6  
  IPIN (2,7)  Pin: 8  
  SINK (2,7)  Class: 0  
  OPIN (9,7)  Pin: 19  
 CHANY (8,7) to (8,8)  Track: 3  
  IPIN (8,8)  Pin: 4  
  SINK (8,8)  Class: 0  
  OPIN (10,7)  Pin: 29  
 CHANX (9,7) to (10,7)  Track: 1  
  IPIN (10,8)  Pin: 8  
  SINK (10,8)  Class: 0  
  OPIN (9,6)  Pin: 20  
 CHANY (9,6) to (9,7)  Track: 3  
  IPIN (9,7)  Pin: 4  
  SINK (9,7)  Class: 0  
  OPIN (9,6)  Pin: 20  
 CHANY (9,5) to (9,6)  Track: 2  
  IPIN (10,5)  Pin: 0  
  SINK (10,5)  Class: 0  
 CHANY (9,5) to (9,6)  Track: 2  
  IPIN (9,5)  Pin: 4  
  SINK (9,5)  Class: 0  
