
*** Running vivado
    with args -log Basys3_XOR_PUF_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3_XOR_PUF_Top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Basys3_XOR_PUF_Top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 394.535 ; gain = 69.734
Command: synth_design -top Basys3_XOR_PUF_Top -part xc7a35tcpg236-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28784
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.453 ; gain = 407.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_XOR_PUF_Top' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:213]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:187]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:187]
INFO: [Synth 8-6157] synthesizing module 'XOR_PUF' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:162]
INFO: [Synth 8-6157] synthesizing module 'ArbiterPUF_Chain' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:96]
INFO: [Synth 8-6157] synthesizing module 'ArbiterStage' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:45]
INFO: [Synth 8-6157] synthesizing module 'Mux2to1' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Mux2to1' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ArbiterStage' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:45]
INFO: [Synth 8-6157] synthesizing module 'ArbiterCell' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ArbiterCell' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ArbiterPUF_Chain' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:96]
INFO: [Synth 8-6157] synthesizing module 'ComplexPUF_Chain' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:126]
INFO: [Synth 8-6157] synthesizing module 'DualDemuxStage' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:74]
INFO: [Synth 8-6157] synthesizing module 'Demux1to2' [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Demux1to2' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:29]
INFO: [Synth 8-6155] done synthesizing module 'DualDemuxStage' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ComplexPUF_Chain' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:126]
INFO: [Synth 8-6155] done synthesizing module 'XOR_PUF' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:162]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_XOR_PUF_Top' (0#1) [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/sources_1/new/PUF.v:213]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.473 ; gain = 497.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.473 ; gain = 497.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.473 ; gain = 497.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1292.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/constrs_1/new/PUF.xdc]
Finished Parsing XDC File [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/constrs_1/new/PUF.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/BHARATHI/Downloads/8bit/PUF.srcs/constrs_1/new/PUF.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_XOR_PUF_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_XOR_PUF_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1405.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1405.211 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |    18|
|5     |LUT3   |   144|
|6     |LUT4   |     2|
|7     |LUT5   |     1|
|8     |LUT6   |     2|
|9     |FDRE   |    27|
|10    |IBUF   |    10|
|11    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1405.211 ; gain = 610.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1405.211 ; gain = 497.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1405.211 ; gain = 610.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1405.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1405.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b54ed89c
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.211 ; gain = 1010.676
INFO: [Common 17-1381] The checkpoint 'C:/Users/BHARATHI/Downloads/8bit/PUF.runs/synth_1/Basys3_XOR_PUF_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_XOR_PUF_Top_utilization_synth.rpt -pb Basys3_XOR_PUF_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 23:52:28 2025...
