# This file is automatically generated by the dla_create_ip script.

# Resolve the path to the architecture IP folder and parent folder
set ARCH_IP_PATH [file dirname [file normalize [info script]]]
set DLA_COMMON_IP_PATH [file dirname $ARCH_IP_PATH]

post_message "Using AI Suite IP at $ARCH_IP_PATH"

# List of shared RTL files
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_pe_array_system.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_lower.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_cdc_reset_aligned.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_input_streamer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_clock_cross_full_sync_internal.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_write_kernel_downstream.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_latency_one_ram_fifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_top.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_mid_speed_fifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_control.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_filter_bias_cache.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_burst_splitter.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma_reader.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_exponent_AGX.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_data_aligner.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_top.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_clock_cross_half_sync.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_global_load_store.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_ecc_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_interface_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_streamer_fsm.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_bottom_width_stitch.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_round_clamp.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_xbar_config_handler.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_control.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_generic_three_way_depth_stitch.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_low_latency_fifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_dspba_delay_ver.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_division_S10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_accum_fp32_dsp.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_input_buffer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_reader_addr_gen.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack2x2_mult7.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_output_streamer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_lower_m20k_true_dual_port.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lw_lt_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack2x2_mult4.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_bits_per_enable.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_exponent_A10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_sfc_backpressure_generator.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_top.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_tensor1x2_mult10_hidden_sideload.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_prelu.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack1x1_mult18.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_input_feeder_reader_config.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_addr_offset_gen.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_input_feeder_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lightweight_layout_transform.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma_csr.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_alm_a10_c10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack2x2_mult6x4.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_core.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_altera_syncram_wrapped.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_burst_coalescer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_sequencer_scratchpad_control.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_platform_reset_internal.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_exponent_S10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_fp_top.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_width_adapter.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_tessellated_incr_lookahead.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_debug.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_input_feeder_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_accum_blockfp_alm.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_exponent_C10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dsp_fp32_add_sub.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_division_C10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_fifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_clock_cross_pulse_handshake.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_layout_transform.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_a10_c10_adder_tree.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_remaining_width.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_clock_cross_edge_handshake.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_shift_register.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_param_cache.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_timer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_control.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack2x2_mult5.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_funnel.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dsp_fp32_mult_acc.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_dcfifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_2s_alm_s10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_addr_gen.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack1x1_mult9_adder_tree.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_dimension_counter.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_debug.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_gen_index_info.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_zero_latency_fifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_tall_depth_stitch.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_accum_convert_dsp.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_sigmoid_tanh_recip_half_S10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_bottom_depth_stitch.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_config_deserialize.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_and_convert.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_demux.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_accum_fp32_convert.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_top.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dsp_prime_tensor_dot_sidefeed.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_pe_drain.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_xbar_wrapper.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_tree.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_cdc_reset_sync.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_coord_validate.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_coord_gen.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_xbar_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_width_adapter_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_latency_alignment.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_layout_transform_config.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_fp32_to_fpx_convert.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_xbar.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_max_value.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_sigmoid_tanh_recip_half_AGX.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_a10_adder1.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_filter_ddr_unpack.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_clock_cross_half_sync_internal.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_group.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_config_decoder.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_exit_fifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_division_wrapper.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_alm_pipelined_accum.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_ecc_decoder.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack1x1_mult_fp16.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_delay.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_tessellated_incr_decr_threshold.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_latency_zero_ram_fifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dsp_fp16_mult_sum.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_group.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_adder_tree.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_lane.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_manager.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_sigmoid_tanh_recip_half_A10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dsp_m9x9_sumof4.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_top_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_sigmoid_tanh_recip_half_C10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_st_pipeline_stage.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_sequencer_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_fp32_convert.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_ecc_encoder.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_tensor_block_dot_and_convert.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_config_data_concat.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dsp_prime_tensor_accumulation.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_input_buffer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_sequencer_pe_control.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_data_conversion.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_common_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_s10_adder_tree.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_pe.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_division_A10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_s10_adder2.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_high_speed_fifo.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_top.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_ecc.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_clock_cross_full_sync.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_exit_fifo_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_core.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_ram_arb.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_top.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_alm.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_fp_conversion.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_debug_network.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_float_16_to_float_32.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_write_data_alignment.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_short_depth_stitch.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_pe_array_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_input_buffer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_read_cache.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_filter_bias_scale_scratchpad_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_fanout_pipeline.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack1x1_mult_fp16_chain_add.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_sm_alm_s10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_pipeline_stage.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_group.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_output_streamer_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack2x1_mult7.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_filter_bias_scale_scratchpad.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_step_counter.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_pipeline_stage.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_word_coalescer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_coord_validate_dim.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_shift_register_no_reset.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_interface_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_signmag_to_2scomplement.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_lane.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_interface_profiling_counters.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_division_AGX.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_ram.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_pe_blockfp_to_accum_input.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_core.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_lane.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_accum_fixed.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_platform_reset.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack2x2_mult5x4.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_memory_manager.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_lower_m20k_simple_dual_port.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_debug.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack1x1_mult9.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_bitscan_optimized.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma_config_intercept.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_pipeline_stage.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_debug_network_node.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_input_mux.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_unaligned_controller.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_s10_adder1.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_addr_gen_pipeline.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_lfsr.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_output_streamer_flush_handler.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dsp_m18x18_full.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_group.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_input_feeder_writer_config.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_input_buffer_pipeline_stage.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_exponent_wrapper.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack1x1_mult9_chain_add.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_config_decoder.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_data_split.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_2scomplement_to_signmag.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_ram.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_checker.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_value_counter.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_core.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma_counter_64.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_accum.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dsp_fp32_mult_add.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_accum_blockfp_dsp.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_lower_mlab_simple_dual_port.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_ddrfree_config_data_read.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_control.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_input_feeder.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_acl_reset_handler.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_counter.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_sequencer_result_id_counters.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_dsp.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_reset_handler_simple.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_sequencer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_continuous_activations.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_ram_generic_two_way_depth_stitch.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma_addr_gen.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_demux_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_input_buffer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_coalescer_dynamic_timeout.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_debug.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_c10_adder1.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_degroup.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_accum_convert_alm.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_filter_bias_scale_scratchpad_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_alm_s10.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_cdc_reset_async.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_config_data_split.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_clamp.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma_writer.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_pe_array_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_fp32_from_fpx_convert.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_config_network.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lw_lt_config.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_writer_block_align_mantissa.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_float_32_to_float_16.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma_read_arb.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_activation_mult_dsp.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_config_decoder.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_fifo_zero_width.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_shift_taps.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_mux.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dma_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_hld_lsu_read_data_alignment.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_xbar_if.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_pe_array.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_softmax_lane.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_depthwise_pkg.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_stream_buffer_reader_top.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_aux_pool_config_decoder.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_lt_output_logic.sv -hdl_version SystemVerilog_2009
set_global_assignment -name VERILOG_FILE $DLA_COMMON_IP_PATH/dla_dot_dsp_pack1x1_mult_fp16_adder_tree.sv -hdl_version SystemVerilog_2009
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/my_exponent_flt_i_sfc_logic_s_c1_in_wt_e0001ock_rsrvd_fix_lutmem.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_bias_scale_hw_1.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_filter_hw_2.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/my_division_flt_i_sfc_logic_s_c1_in_wt_e0000113_invTables_lutmem.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/my_exponent_flt_i_sfc_logic_s_c1_in_wt_e0000ock_rsrvd_fix_lutmem.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_bias_scale_hw_0.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_bias_scale_hw_2.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_filter_hw_0.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_filter_hw_1.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_filter_hw_3.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_config.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/my_division_flt_i_sfc_logic_s_c1_in_wt_e0000119_invTables_lutmem.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/ddrfree_bias_scale_hw_3.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/my_exponent_flt_i_sfc_logic_s_c1_in_wt_e0002ock_rsrvd_fix_lutmem.mif
set_global_assignment -name MIF_FILE $DLA_COMMON_IP_PATH/my_division_flt_i_sfc_logic_s_c1_in_wt_e0000116_invTables_lutmem.mif
set_global_assignment -name SDC_FILE $DLA_COMMON_IP_PATH/dla_clock_cross_sync.sdc

# List of generated RTL files
set_global_assignment -name VERILOG_FILE $ARCH_IP_PATH/dla_top_wrapper_AGX5_Streaming_Ddrfree_Softmax_AGX5.sv -hdl_version SystemVerilog_2009
set_global_assignment -name MIF_FILE $ARCH_IP_PATH/dla_interface_profiling_counters.mif
set_global_assignment -name MIF_FILE $ARCH_IP_PATH/dla_dma_csr_discovery_rom.mif

# Misc.
set_global_assignment -name SEARCH_PATH $ARCH_IP_PATH
set_global_assignment -name SEARCH_PATH $DLA_COMMON_IP_PATH
