Analysis & Synthesis report for bbtronenhanced
Tue Jun 20 00:30:50 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Port Connectivity Checks: "muxJump:inst_muxJump"
 12. Port Connectivity Checks: "outModule:inst_outModule"
 13. Port Connectivity Checks: "dataMemory:inst_dataMemory"
 14. Port Connectivity Checks: "controlUnity:inst_controlUnity"
 15. Port Connectivity Checks: "registerBench:inst_registerBench"
 16. Port Connectivity Checks: "instructionMemory:inst_instructionMemory"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 20 00:30:50 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; bbtronenhanced                              ;
; Top-level Entity Name              ; bbtronenhancedCPU                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 36                                          ;
;     Total combinational functions  ; 36                                          ;
;     Dedicated logic registers      ; 16                                          ;
; Total registers                    ; 16                                          ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; bbtronenhancedCPU  ; bbtronenhanced     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------+---------+
; signExtenderR.v                  ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v     ;         ;
; signExtenderJ.v                  ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v     ;         ;
; registerBench.v                  ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v     ;         ;
; programCounter.v                 ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v    ;         ;
; muxRegDest.v                     ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v        ;         ;
; controlUnity.v                   ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v      ;         ;
; muxMemtoReg.v                    ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v       ;         ;
; muxJump.v                        ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v           ;         ;
; muxInSignal.v                    ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v       ;         ;
; muxALUScr.v                      ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v         ;         ;
; instructionMemory.v              ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v ;         ;
; dataMemory.v                     ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v        ;         ;
; andmux.v                         ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v            ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v               ;         ;
; muxPCScr.v                       ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxPCScr.v          ;         ;
; bbtronenhancedCPU.v              ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v ;         ;
; outModule.v                      ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v         ;         ;
; display.v                        ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/display.v           ;         ;
; binToBCD.v                       ; yes             ; User Verilog HDL File  ; e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v          ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimated Total logic elements              ; 36                                            ;
;                                             ;                                               ;
; Total combinational functions               ; 36                                            ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 19                                            ;
;     -- 3 input functions                    ; 0                                             ;
;     -- <=2 input functions                  ; 17                                            ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 20                                            ;
;     -- arithmetic mode                      ; 16                                            ;
;                                             ;                                               ;
; Total registers                             ; 16                                            ;
;     -- Dedicated logic registers            ; 16                                            ;
;     -- I/O registers                        ; 0                                             ;
;                                             ;                                               ;
; I/O pins                                    ; 71                                            ;
;                                             ;                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; programCounter:inst_programCounter|outAddy[9] ;
; Maximum fan-out                             ; 18                                            ;
; Total fan-out                               ; 228                                           ;
; Average fan-out                             ; 1.18                                          ;
+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                         ; Entity Name       ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+-------------------+--------------+
; |bbtronenhancedCPU                            ; 36 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 71   ; 0            ; |bbtronenhancedCPU                                          ; bbtronenhancedCPU ; work         ;
;    |instructionMemory:inst_instructionMemory| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|instructionMemory:inst_instructionMemory ; instructionMemory ; work         ;
;    |muxPCScr:inst_muxPCScr|                   ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|muxPCScr:inst_muxPCScr                   ; muxPCScr          ; work         ;
;    |programCounter:inst_programCounter|       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|programCounter:inst_programCounter       ; programCounter    ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+----------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                           ;
+----------------------------------------------------------------+--------------------------------------------------------------+
; registerBench:inst_registerBench|regBench[1][31]               ; Stuck at VCC due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][30]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][29]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][28]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][27]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][26]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][25]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][24]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][23]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][22]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][21]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][20]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][19]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][18]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][17]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][16]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][15]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][14]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][13]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][12]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][11]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][10]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][9]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][8]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][7]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][6]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][5]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][4]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][3]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][2]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][1]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[1][0]                ; Stuck at VCC due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][31]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][30]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][29]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][28]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][27]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][26]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][25]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][24]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][23]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][22]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][21]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][20]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][19]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][18]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][17]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][16]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][15]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][14]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][13]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][12]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][11]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][10]               ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][9]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][8]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][7]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][6]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][5]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][4]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][3]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][2]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][1]                ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[0][0]                ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|firstClock[0..31]     ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][0]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][1]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][2]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][3]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][4]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][5]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][6]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][7]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][8]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][9]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][10] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][11] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][12] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][13] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][14] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][15] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][16] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][17] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][18] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][19] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][20] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][21] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][22] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][23] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][24] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][25] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][26] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][27] ; Stuck at VCC due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][28] ; Stuck at VCC due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][29] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][30] ; Stuck at VCC due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[0][31] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][0]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][1]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][2]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][3]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][4]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][5]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][6]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][7]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][8]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][9]  ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][10] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][11] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][12] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][13] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][14] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][15] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][16] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][17] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][18] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][19] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][20] ; Stuck at VCC due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][21] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][22] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][23] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][24] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][25] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][26] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][27] ; Stuck at VCC due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][28] ; Stuck at VCC due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][29] ; Stuck at GND due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][30] ; Stuck at VCC due to stuck port data_in                       ;
; instructionMemory:inst_instructionMemory|instructionRAM[1][31] ; Stuck at GND due to stuck port data_in                       ;
; registerBench:inst_registerBench|regBench[10][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[11][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[12][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[13][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[14][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[15][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[16][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[17][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[18][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[19][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[20][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[21][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[22][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[23][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[24][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[25][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[26][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[27][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[28][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[29][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][0]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][10]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][11]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][12]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][13]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][14]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][15]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][16]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][17]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][18]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][19]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][1]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][20]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][21]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][22]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][23]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][24]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][25]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][26]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][27]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][28]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][29]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][2]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][30]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][31]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][3]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][4]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][5]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][6]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][7]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][8]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[2][9]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[30][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][0]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][10]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][11]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][12]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][13]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][14]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][15]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][16]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][17]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][18]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][19]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][1]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][20]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][21]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][22]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][23]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][24]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][25]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][26]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][27]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][28]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][29]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][2]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][30]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][31]              ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][3]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][4]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][5]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][6]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][7]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][8]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[31][9]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][0]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][10]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][11]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][12]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][13]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][14]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][15]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][16]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][17]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][18]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][19]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][1]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][20]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][21]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][22]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][23]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][24]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][25]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][26]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][27]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][28]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][29]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][2]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][30]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][31]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][3]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][4]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][5]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][6]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][7]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][8]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[3][9]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][0]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][10]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][11]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][12]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][13]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][14]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][15]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][16]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][17]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][18]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][19]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][1]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][20]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][21]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][22]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][23]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][24]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][25]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][26]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][27]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][28]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][29]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][2]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][30]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][31]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][3]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][4]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][5]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][6]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][7]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][8]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[4][9]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][0]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][10]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][11]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][12]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][13]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][14]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][15]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][16]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][17]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][18]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][19]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][1]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][20]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][21]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][22]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][23]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][24]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][25]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][26]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][27]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][28]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][29]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][2]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][30]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][31]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][3]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][4]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][5]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][6]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][7]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][8]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[5][9]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][0]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][10]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][11]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][12]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][13]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][14]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][15]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][16]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][17]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][18]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][19]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][1]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][20]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][21]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][22]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][23]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][24]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][25]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][26]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][27]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][28]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][29]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][2]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][30]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][31]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][3]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][4]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][5]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][6]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][7]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][8]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[6][9]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][0]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][10]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][11]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][12]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][13]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][14]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][15]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][16]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][17]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][18]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][19]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][1]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][20]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][21]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][22]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][23]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][24]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][25]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][26]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][27]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][28]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][29]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][2]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][30]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][31]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][3]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][4]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][5]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][6]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][7]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][8]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[7][9]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][0]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][10]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][11]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][12]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][13]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][14]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][15]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][16]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][17]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][18]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][19]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][1]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][20]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][21]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][22]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][23]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][24]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][25]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][26]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][27]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][28]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][29]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][2]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][30]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][31]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][3]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][4]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][5]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][6]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][7]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][8]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[8][9]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][0]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][10]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][11]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][12]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][13]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][14]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][15]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][16]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][17]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][18]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][19]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][1]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][20]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][21]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][22]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][23]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][24]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][25]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][26]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][27]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][28]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][29]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][2]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][30]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][31]               ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][3]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][4]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][5]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][6]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][7]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][8]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[9][9]                ; Merged with registerBench:inst_registerBench|regBench[10][0] ;
; registerBench:inst_registerBench|regBench[10][0]               ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 1120                       ;                                                              ;
+----------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+----------------------------------------------------------------+---------------------------+--------------------------------------------------+
; Register name                                                  ; Reason for Removal        ; Registers Removed due to This Register           ;
+----------------------------------------------------------------+---------------------------+--------------------------------------------------+
; instructionMemory:inst_instructionMemory|instructionRAM[0][26] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[10][0] ;
;                                                                ; due to stuck port data_in ;                                                  ;
+----------------------------------------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "muxJump:inst_muxJump"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "outModule:inst_outModule"                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "in[32..32]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataMemory:inst_dataMemory"                                                                                                                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memoryAddy    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dataRAMOutput ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlUnity:inst_controlUnity"                                                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cu_aluOp ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerBench:inst_registerBench"                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; data3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instructionMemory:inst_instructionMemory"                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addy ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 16                          ;
;     plain             ; 16                          ;
; cycloneiii_lcell_comb ; 38                          ;
;     arith             ; 16                          ;
;         2 data inputs ; 16                          ;
;     normal            ; 22                          ;
;         0 data inputs ; 3                           ;
;         4 data inputs ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 3.60                        ;
; Average LUT depth     ; 2.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Jun 20 00:30:37 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file signextenderr.v
    Info (12023): Found entity 1: signExtenderR File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextenderj.v
    Info (12023): Found entity 1: signExtenderJ File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerbench.v
    Info (12023): Found entity 1: registerBench File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxregdest.v
    Info (12023): Found entity 1: muxRegDest File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunity.v
    Info (12023): Found entity 1: controlUnity File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxmemtoreg.v
    Info (12023): Found entity 1: muxMemtoReg File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxjump.v
    Info (12023): Found entity 1: muxJump File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxinsignal.v
    Info (12023): Found entity 1: muxInSignal File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxaluscr.v
    Info (12023): Found entity 1: muxALUScr File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andmux.v
    Info (12023): Found entity 1: andmux File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxpcscr.v
    Info (12023): Found entity 1: muxPCScr File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxPCScr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bbtronenhancedcpu.v
    Info (12023): Found entity 1: bbtronenhancedCPU File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file outmodule.v
    Info (12023): Found entity 1: outModule File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bintobcd.v
    Info (12023): Found entity 1: binToBCD File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at outModule.v(8): instance has no name File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v Line: 8
Info (12127): Elaborating entity "bbtronenhancedCPU" for the top level hierarchy
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:inst_programCounter" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 80
Info (12128): Elaborating entity "instructionMemory" for hierarchy "instructionMemory:inst_instructionMemory" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 83
Warning (10030): Net "instructionRAM[1023..2]" at instructionMemory.v(9) has no driver or initial value, using a default initial value '0' File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v Line: 9
Info (12128): Elaborating entity "signExtenderR" for hierarchy "signExtenderR:inst_signExtenderR" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 86
Info (12128): Elaborating entity "signExtenderJ" for hierarchy "signExtenderJ:inst_signExtenderJ" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 89
Info (12128): Elaborating entity "registerBench" for hierarchy "registerBench:inst_registerBench" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 92
Info (12128): Elaborating entity "controlUnity" for hierarchy "controlUnity:inst_controlUnity" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 95
Warning (10230): Verilog HDL assignment warning at controlUnity.v(17): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 17
Warning (10230): Verilog HDL assignment warning at controlUnity.v(32): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 32
Warning (10230): Verilog HDL assignment warning at controlUnity.v(47): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 47
Warning (10230): Verilog HDL assignment warning at controlUnity.v(62): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 62
Warning (10230): Verilog HDL assignment warning at controlUnity.v(77): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 77
Warning (10230): Verilog HDL assignment warning at controlUnity.v(92): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 92
Warning (10230): Verilog HDL assignment warning at controlUnity.v(107): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 107
Warning (10230): Verilog HDL assignment warning at controlUnity.v(122): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 122
Warning (10230): Verilog HDL assignment warning at controlUnity.v(137): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 137
Warning (10230): Verilog HDL assignment warning at controlUnity.v(152): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 152
Warning (10230): Verilog HDL assignment warning at controlUnity.v(167): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 167
Warning (10230): Verilog HDL assignment warning at controlUnity.v(182): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 182
Warning (10230): Verilog HDL assignment warning at controlUnity.v(197): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 197
Warning (10230): Verilog HDL assignment warning at controlUnity.v(212): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 212
Warning (10230): Verilog HDL assignment warning at controlUnity.v(227): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 227
Warning (10230): Verilog HDL assignment warning at controlUnity.v(242): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 242
Warning (10230): Verilog HDL assignment warning at controlUnity.v(257): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 257
Warning (10230): Verilog HDL assignment warning at controlUnity.v(272): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 272
Warning (10230): Verilog HDL assignment warning at controlUnity.v(287): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 287
Warning (10230): Verilog HDL assignment warning at controlUnity.v(302): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 302
Warning (10230): Verilog HDL assignment warning at controlUnity.v(317): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 317
Warning (10230): Verilog HDL assignment warning at controlUnity.v(332): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 332
Warning (10230): Verilog HDL assignment warning at controlUnity.v(347): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 347
Warning (10230): Verilog HDL assignment warning at controlUnity.v(362): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 362
Warning (10230): Verilog HDL assignment warning at controlUnity.v(377): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 377
Warning (10230): Verilog HDL assignment warning at controlUnity.v(392): truncated value with size 4 to match size of target (1) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 392
Warning (10270): Verilog HDL Case Statement warning at controlUnity.v(6): incomplete case statement has no default case item File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 6
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_writeReg", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_regDest", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_memtoReg", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_Jump", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_inSignal", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_aluScr", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_writeEnable", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_readEnable", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_Branch", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_aluOp", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_hlt", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable "cu_reset", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_reset" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_hlt" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_aluOp" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_Branch" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_readEnable" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_writeEnable" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_aluScr" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_inSignal" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_Jump" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_memtoReg" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_regDest" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (10041): Inferred latch for "cu_writeReg" at controlUnity.v(5) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 5
Info (12128): Elaborating entity "dataMemory" for hierarchy "dataMemory:inst_dataMemory" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 98
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst_ALU" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at ALU.v(21): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at ALU.v(22): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 22
Warning (10270): Verilog HDL Case Statement warning at ALU.v(11): incomplete case statement has no default case item File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable "aluOut", which holds its previous value in one or more paths through the always construct File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[0]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[1]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[2]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[3]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[4]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[5]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[6]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[7]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[8]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[9]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[10]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[11]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[12]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[13]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[14]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[15]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[16]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[17]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[18]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[19]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[20]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[21]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[22]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[23]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[24]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[25]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[26]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[27]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[28]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[29]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[30]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[31]" at ALU.v(10) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Info (12128): Elaborating entity "outModule" for hierarchy "outModule:inst_outModule" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 104
Info (12128): Elaborating entity "binToBCD" for hierarchy "outModule:inst_outModule|binToBCD:comb_3" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v Line: 8
Warning (10230): Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (8) File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v Line: 15
Info (12128): Elaborating entity "display" for hierarchy "outModule:inst_outModule|display:d1" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v Line: 10
Info (12128): Elaborating entity "muxRegDest" for hierarchy "muxRegDest:inst_muxRegDest" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 108
Info (12128): Elaborating entity "muxMemtoReg" for hierarchy "muxMemtoReg:inst_muxMemtoReg" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 111
Info (12128): Elaborating entity "muxJump" for hierarchy "muxJump:inst_muxJump" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 114
Info (12128): Elaborating entity "muxInSignal" for hierarchy "muxInSignal:inst_muxInSignal" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 117
Info (12128): Elaborating entity "muxALUScr" for hierarchy "muxALUScr:inst_muxALUScr" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 120
Info (12128): Elaborating entity "andmux" for hierarchy "andmux:inst_andmux" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 123
Info (12128): Elaborating entity "muxPCScr" for hierarchy "muxPCScr:inst_muxPCScr" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 126
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[10]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[9]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[8]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[7]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[6]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[10]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[9]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[8]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[7]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[6]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_cu_aluOp[3]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[2]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[1]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[10]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[9]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[8]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[7]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[6]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_cu_aluOp[3]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[2]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[1]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[10]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[9]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[8]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[7]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[6]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_cu_aluOp[3]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[2]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[1]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[10]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[9]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[8]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[7]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[6]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_cu_aluOp[3]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[2]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[1]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[10]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[9]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[8]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[7]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[6]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_cu_aluOp[3]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[2]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[1]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[10]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[9]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[8]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[7]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[6]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "wire_cu_aluOp[3]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[2]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_cu_aluOp[1]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 21
    Warning (12110): Net "wire_RAMOuput[15]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[14]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[13]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[12]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[11]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[10]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[9]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[8]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[7]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
    Warning (12110): Net "wire_RAMOuput[6]" is missing source, defaulting to GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 29
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[0]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[1]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[2]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[3]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[4]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[5]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[6]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[7]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[8]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[9]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[10]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[11]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[12]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[13]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[14]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[15]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[16]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[17]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[18]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[19]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[20]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[21]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[22]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[23]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[24]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[25]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[26]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[27]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[28]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[29]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[30]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[31]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_aluOp" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 3
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_Branch" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 3
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_aluScr" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 3
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[0]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[1]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[2]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[3]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[4]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[5]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[6]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[7]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[8]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[9]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[10]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[11]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[12]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[13]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[14]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[15]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[16]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[17]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[18]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[19]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[20]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[21]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[22]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[23]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[24]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[25]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[26]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[27]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[28]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[29]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[30]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[31]" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v Line: 10
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_Branch" is permanently enabled File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wire_out1[0]" is stuck at VCC File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 51
    Warning (13410): Pin "wire_out1[1]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 51
    Warning (13410): Pin "wire_out1[2]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 51
    Warning (13410): Pin "wire_out1[3]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 51
    Warning (13410): Pin "wire_out1[4]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 51
    Warning (13410): Pin "wire_out1[5]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 51
    Warning (13410): Pin "wire_out1[6]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 51
    Warning (13410): Pin "wire_out2[0]" is stuck at VCC File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 52
    Warning (13410): Pin "wire_out2[1]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 52
    Warning (13410): Pin "wire_out2[2]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 52
    Warning (13410): Pin "wire_out2[3]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 52
    Warning (13410): Pin "wire_out2[4]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 52
    Warning (13410): Pin "wire_out2[5]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 52
    Warning (13410): Pin "wire_out2[6]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 52
    Warning (13410): Pin "wire_out3[0]" is stuck at VCC File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 53
    Warning (13410): Pin "wire_out3[1]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 53
    Warning (13410): Pin "wire_out3[2]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 53
    Warning (13410): Pin "wire_out3[3]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 53
    Warning (13410): Pin "wire_out3[4]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 53
    Warning (13410): Pin "wire_out3[5]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 53
    Warning (13410): Pin "wire_out3[6]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 53
    Warning (13410): Pin "wire_negative" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 47
    Warning (13410): Pin "wire_out_pcsrc[17]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[18]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[19]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[20]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[21]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[22]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[23]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[24]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[25]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[26]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[27]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[28]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[29]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[30]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
    Warning (13410): Pin "wire_out_pcsrc[31]" is stuck at GND File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 75
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switches[0]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[1]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[2]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[3]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[4]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[5]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[6]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[7]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[8]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[9]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[10]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[11]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[12]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[13]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[14]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
    Warning (15610): No output dependent on input pin "switches[15]" File: e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v Line: 4
Info (21057): Implemented 123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 52 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 289 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Tue Jun 20 00:30:50 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.map.smsg.


