#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 18 12:22:59 2024
# Process ID: 14584
# Current directory: D:/FPGA/Frundin_CW_DHT11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18764 D:\FPGA\Frundin_CW_DHT11\Frundin_CW_DHT11.xpr
# Log file: D:/FPGA/Frundin_CW_DHT11/vivado.log
# Journal file: D:/FPGA/Frundin_CW_DHT11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 830.578 ; gain = 199.895
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon Mar 18 12:23:30 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar 18 12:24:20 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Netlist 29-17] Analyzing 1208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'data'; it is not accessible from the fabric routing.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1839.449 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1839.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1839.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 719 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 664 instances
  FDCPE => FDCPE (FDCE, FDPE, LUT3, LDCE, VCC): 16 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1974.352 ; gain = 1077.930
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1995.258 ; gain = 20.906
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/DHT11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DHT11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim'
"xelab -wto 99ea0464ce0f40a49324ca6b5f0689d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ea0464ce0f40a49324ca6b5f0689d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DHT11
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 18 13:06:00 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2127.242 ; gain = 13.988
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2139.082 ; gain = 5.957
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Frundin_CW_DHT11/Frundin_CW_DHT11.sim/sim_1/behav/xsim'
"xelab -wto 99ea0464ce0f40a49324ca6b5f0689d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ea0464ce0f40a49324ca6b5f0689d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2143.570 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2143.570 ; gain = 0.000
save_wave_config {D:/FPGA/Frundin_CW_DHT11/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/FPGA/Frundin_CW_DHT11/testbench_behav.wcfg
set_property xsim.view D:/FPGA/Frundin_CW_DHT11/testbench_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
