EESchema Schematic File Version 2  date Sun 03 Nov 2013 08:37:54 PM EST
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:hirose-azonenberg
LIBS:memory-azonenberg
LIBS:microchip-azonenberg
LIBS:osc-azonenberg
LIBS:passive-azonenberg
LIBS:power-azonenberg
LIBS:special-azonenberg
LIBS:xilinx-azonenberg
LIBS:bbb-jtag-cape-cache
EELAYER 27 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 5 6
Title "8-Port JTAG ICE Cape for BBB"
Date "4 nov 2013"
Rev "$Rev: 173 $"
Comp "Andrew D. Zonenberg"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 2700 1150 0    60   Input ~ 0
FPGA_TDI
Text HLabel 2500 1450 0    60   Output ~ 0
FPGA_TDO
Text HLabel 2150 1700 0    60   Input ~ 0
FPGA_TMS
Text HLabel 2450 1900 0    60   Input ~ 0
FPGA_TCK
Text HLabel 6350 1300 0    60   BiDi ~ 0
FPGA_CBUS0
Text HLabel 6350 1400 0    60   BiDi ~ 0
FPGA_CBUS1
Text HLabel 6350 1500 0    60   BiDi ~ 0
FPGA_CBUS2
Text HLabel 6350 1600 0    60   BiDi ~ 0
FPGA_CBUS3
Text HLabel 6350 1700 0    60   BiDi ~ 0
FPGA_CBUS4
Text HLabel 6350 1800 0    60   BiDi ~ 0
FPGA_CBUS5
Text HLabel 6350 1900 0    60   BiDi ~ 0
FPGA_CBUS6
Text HLabel 6350 2000 0    60   BiDi ~ 0
FPGA_CBUS7
$EndSCHEMATC
