# Course Outline

| S. No. | Contents                                                                                                       | Hours |
|--------|----------------------------------------------------------------------------------------------------------------|-------|
| 1      | **Introduction:** Objective, scope and outcome of the course.                                               | 1     |
| 2      | **Register Transfer and Micro-operations:**                                                                  |       |
|        | 2.1 Register Transfer Language (RTL)                                                                          |       |
|        | 2.2 Bus and Memory Transfers                                                                                   |       |
|        | 2.3 Arithmetic Micro-Operations                                                                               |       |
|        | 2.4 Logic Micro-Operations                                                                                     |       |
|        | 2.5 Shift Micro-Operations                                                                                     |       |
|        | 2.6 Arithmetic Logic Shift Unit (ALU)                                                                         |       |
| 3      | **Basic Computer Organization and Design:**                                                                    |       |
|        | 3.1 Instruction Codes                                                                                          |       |
|        | 3.2 Computer Registers                                                                                          |       |
|        | 3.3 Computer Instructions                                                                                       |       |
|        | 3.4 Timing and Control                                                                                          |       |
|        | 3.5 Instruction Cycle                                                                                          |       |
|        | 3.6 Register-Reference and Memory-Reference Instructions                                                       |       |
|        | 3.7 Input-Output and Interrupt                                                                                  |       |
|        | 3.8 Design of Basic Computer                                                                                   |       |
| 4      | **Central Processing Unit:**                                                                                    |       |
|        | 4.1 General Register Organization                                                                                |       |
|        | 4.2 Stack Organization                                                                                         |       |
|        | 4.3 Instruction Format                                                                                          |       |
|        | 4.4 Addressing Modes                                                                                           |       |
|        | 4.5 Data Transfer and Manipulation                                                                              |       |
|        | 4.6 Program Control                                                                                            |       |
|        | 4.7 Reduced Instruction Set Computer (RISC) and Complex Instruction Set Computer (CISC).                     |       |
| 5      | **Pipeline and Vector Processing:**                                                                            |       |
|        | 5.1 Flynn's Taxonomy                                                                                            |       |
|        | 5.2 Parallel Processing                                                                                          |       |
|        | 5.3 Pipelining                                                                                                   |       |
|        | 5.4 Arithmetic Pipeline                                                                                          |       |
|        | 5.5 Instruction Pipeline                                                                                         |       |
|        | **Computer Arithmetic:**                                                                                        |       |
|        | 5.6 Signed Magnitude Binary Numbers - Addition and Subtraction                                                |       |
|        | 5.7 Multiplication - Booth Multiplication Algorithm                                                            |       |
|        | 5.8 Array Multiplier                                                                                             |       |
|        | 5.9 Division Algorithm                                                                                           |       |
| 6      | **Input-Output Organization:**                                                                                 |       |
|        | 6.1 Input-output Interface Modes of Transfer                                                                   |       |
|        | 6.2 Daisy Chaining Priority                                                                                     |       |
|        | 6.3 Direct Memory Access (DMA)                                                                                  |       |
|        | 6.4 Input-Output Processor (IOP) - CPU-IOP Communication                                                     |       |
|        | **Memory Organization:**                                                                                       |       |
|        | 6.5 Memory Hierarchy                                                                                            |       |
|        | 6.6 Main Memory                                                                                                  |       |
|        | 6.7 Auxiliary Memory                                                                                             |       |
|        | 6.8 Associative Memory                                                                                           |       |
|        | 6.9 Cache Memory                                                                                                |       |
|        | 6.10 Virtual Memory                                                                                             |       |






![Screenshot 2024-10-20 215235](https://github.com/user-attachments/assets/727a9122-a7d3-442a-8a8f-4c9d16f63f30)
