
---------- Begin Simulation Statistics ----------
final_tick                                17030944375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    155                       # Simulator instruction rate (inst/s)
host_mem_usage                                6530652                       # Number of bytes of host memory used
host_op_rate                                      162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3136.73                       # Real time elapsed on the host
host_tick_rate                                5389510                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      484713                       # Number of instructions simulated
sim_ops                                        508217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016905                       # Number of seconds simulated
sim_ticks                                 16905445000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.715895                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   60155                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64881                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1002                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62281                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                591                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             861                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              270                       # Number of indirect misses.
system.cpu.branchPred.lookups                   67728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1872                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          213                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      413683                       # Number of instructions committed
system.cpu.committedOps                        420353                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.145382                       # CPI: cycles per instruction
system.cpu.discardedOps                          2676                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             231020                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             13668                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           115144                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          393515                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317926                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.numCycles                          1301191                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  288265     68.58%     68.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                    139      0.03%     68.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                  13987      3.33%     71.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                117962     28.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   420353                       # Class of committed instruction
system.cpu.quiesceCycles                     25747521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          907676                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        108451                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               31859                       # Transaction distribution
system.membus.trans_dist::ReadResp              32117                       # Transaction distribution
system.membus.trans_dist::WriteReq              23017                       # Transaction distribution
system.membus.trans_dist::WriteResp             23017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           40                       # Transaction distribution
system.membus.trans_dist::WriteClean              348                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq                21                       # Transaction distribution
system.membus.trans_dist::ReadExResp               21                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            23                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        54045                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         54045                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       108526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       108090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       108090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 218819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        30270                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3503850                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            163289                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000135                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011607                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  163267     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              163289                       # Request fanout histogram
system.membus.reqLayer6.occupancy           290000178                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1678875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              450671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              334375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1162335                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          199686090                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1178750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        44544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        44544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        64204                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        64204                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       217496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      3460474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          368868875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    290394330                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    198604000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2907466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3876621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6784086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3876621                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2907466                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6784086                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6784086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6784086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13568173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6784086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2907466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9691552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2907466                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       999678                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3907144                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9691552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3907144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13598696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        31773                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        31773                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        22272                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        22272                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       108090                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        68568                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        68568    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        68568                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    170249625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    181124000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1902137447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38766208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1940903656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38766208                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38825361                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77591569                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1940903656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     77591569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2018495224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       348160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     77532416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38766208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    116298624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     38766208                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     77532416                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    116298624                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    116298624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    116298624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    232597249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15040                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15040                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          235                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          255                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       889654                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75715                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         965369                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       889654                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       889654                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       889654                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75715                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        965369                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2034668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1450240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          388                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     38825361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     77532416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2907466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       999678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             90858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             120355779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1468876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38766208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38766208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3876621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2907466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85785379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1468876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     77591569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    116298624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6784086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3907144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            90858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            206141157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     30562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003180502250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           46                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           46                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61192                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24158                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22660                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    332                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1440                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1016790415                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  157325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1842746665                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32314.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58564.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        33                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29350                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21119                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     66                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.850832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   882.311016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.846557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           69      1.88%      3.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           76      2.07%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      1.75%      7.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61      1.66%      8.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      1.66%     10.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           97      2.65%     13.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      1.45%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3127     85.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3667                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           46                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     684.130435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    825.334157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             24     52.17%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      2.17%     54.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      2.17%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023           10     21.74%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047           10     21.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            46                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           46                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     492.826087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    168.036917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    493.718197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15     32.61%     32.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      8.70%     41.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      8.70%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      2.17%     52.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      2.17%     54.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7     15.22%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           14     30.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            46                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2013760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1450880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2034668                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1450240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       119.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    120.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16904850500                       # Total gap between requests
system.mem_ctrls.avgGap                     310425.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       646184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1300608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       654336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 38223424.464721277356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 76934265.853398114443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2850679.174668279476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 999677.914423429756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 90858.300387833617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1567305.681690129917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38766208.165475673974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38705635.965217120945                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3876620.816547567490                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2907465.612410675734                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           24                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          388                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    589511555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1190314630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45590315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16064500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1265665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11089385500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13722013625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 231120863000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24103356500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    880796375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57457.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58120.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59362.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60620.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52736.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28580890.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1340040.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  22570396.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  23538434.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1146870.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15362435015                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    914550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    629349985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     211739873.355263                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    522561597.682289                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2635250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       938714000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16092230375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       199558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           199558                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       199558                       # number of overall hits
system.cpu.icache.overall_hits::total          199558                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          235                       # number of overall misses
system.cpu.icache.overall_misses::total           235                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10206250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10206250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10206250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10206250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       199793                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       199793                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       199793                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       199793                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001176                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001176                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001176                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001176                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43430.851064                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43430.851064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43430.851064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43430.851064                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          235                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9837000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9837000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001176                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001176                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001176                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001176                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41859.574468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41859.574468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41859.574468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41859.574468                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       199558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          199558                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10206250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10206250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       199793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       199793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43430.851064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43430.851064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41859.574468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41859.574468                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           346.533132                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            576.838710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.533132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.676823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.676823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            399821                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           399821                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        23327                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23327                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        23327                       # number of overall hits
system.cpu.dcache.overall_hits::total           23327                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           55                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           55                       # number of overall misses
system.cpu.dcache.overall_misses::total            55                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3841875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3841875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3841875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3841875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        23382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23382                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        23382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23382                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002352                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002352                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69852.272727                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69852.272727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69852.272727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69852.272727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.dcache.writebacks::total                40                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2927750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2927750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2927750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2927750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1869625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1869625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001882                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001882                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001882                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001882                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66539.772727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66539.772727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66539.772727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66539.772727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2249.849579                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2249.849579                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     40                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        14284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           14284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1163125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1163125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50570.652174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50570.652174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           23                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           86                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           86                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1127375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1127375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1869625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1869625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49016.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49016.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.825581                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.825581                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         9043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2678750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2678750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         9075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83710.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83710.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1800375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1800375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85732.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85732.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        54045                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        54045                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    564311375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    564311375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10441.509390                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10441.509390                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         9335                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         9335                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        44710                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        44710                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    544257678                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    544257678                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12173.063699                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12173.063699                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           235.077906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               388                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.896907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   235.077906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.459137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.459137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            525932                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           525932                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17030944375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                17031048750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    155                       # Simulator instruction rate (inst/s)
host_mem_usage                                6530652                       # Number of bytes of host memory used
host_op_rate                                      162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3136.82                       # Real time elapsed on the host
host_tick_rate                                5389387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      484722                       # Number of instructions simulated
sim_ops                                        508232                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016906                       # Number of seconds simulated
sim_ticks                                 16905549375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.710292                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   60156                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64886                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1004                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                591                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             862                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              271                       # Number of indirect misses.
system.cpu.branchPred.lookups                   67735                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1874                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          213                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      413692                       # Number of instructions committed
system.cpu.committedOps                        420368                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.145717                       # CPI: cycles per instruction
system.cpu.discardedOps                          2684                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             231035                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             13669                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           115145                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          393644                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317893                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.numCycles                          1301358                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  288273     68.58%     68.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                    139      0.03%     68.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                  13993      3.33%     71.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                117962     28.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   420368                       # Class of committed instruction
system.cpu.quiesceCycles                     25747521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          907714                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        108455                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               31859                       # Transaction distribution
system.membus.trans_dist::ReadResp              32119                       # Transaction distribution
system.membus.trans_dist::WriteReq              23017                       # Transaction distribution
system.membus.trans_dist::WriteResp             23017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           40                       # Transaction distribution
system.membus.trans_dist::WriteClean              348                       # Transaction distribution
system.membus.trans_dist::CleanEvict               33                       # Transaction distribution
system.membus.trans_dist::ReadExReq                21                       # Transaction distribution
system.membus.trans_dist::ReadExResp               21                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            23                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        54045                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         54045                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       108526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       108090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       108090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 218825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        30270                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3503978                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            163291                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000135                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011607                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  163269     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              163291                       # Request fanout histogram
system.membus.reqLayer6.occupancy           290000178                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1678875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              456296                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              334375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1162335                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          199686090                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1188750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        44544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        44544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        64204                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        64204                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       217496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      3460474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          368868875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    290394330                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    198604000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2907448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3876597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6784045                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3876597                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2907448                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6784045                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6784045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6784045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13568089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6784045                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2907448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9691492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2907448                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       999672                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3907119                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9691492                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3907119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13598612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        31773                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        31773                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        22272                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        22272                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       108090                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        68568                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        68568    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        68568                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    170249625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    181124000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1902125704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38765969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1940891672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38765969                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38825121                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77591090                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1940891672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     77591090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2018482762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       348160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     77531938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38765969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    116297906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     38765969                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     77531938                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    116297906                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    116297906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    116297906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    232595813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          237                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          257                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       897220                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75715                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         972935                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       897220                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       897220                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       897220                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75715                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        972935                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2034668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1450240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          388                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     38825121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     77531938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2907448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       999672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             90858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             120355036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1468867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38765969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38765969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3876597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2907448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85784849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1468867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     77591090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    116297906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6784045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3907119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            90858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            206139885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     30562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003180502250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           46                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           46                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61192                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24158                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22660                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    332                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1440                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1016790415                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  157325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1842746665                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32314.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58564.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        33                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29350                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21119                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     66                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.850832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   882.311016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.846557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           69      1.88%      3.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           76      2.07%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      1.75%      7.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61      1.66%      8.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      1.66%     10.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           97      2.65%     13.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      1.45%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3127     85.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3667                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           46                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     684.130435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    825.334157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             24     52.17%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      2.17%     54.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      2.17%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023           10     21.74%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047           10     21.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            46                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           46                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     492.826087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    168.036917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    493.718197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15     32.61%     32.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      8.70%     41.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      8.70%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      2.17%     52.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      2.17%     54.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7     15.22%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           14     30.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            46                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2013760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1450880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2034668                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1450240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       119.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    120.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16904850500                       # Total gap between requests
system.mem_ctrls.avgGap                     310425.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       646184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1300608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       654336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 38223188.472986258566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 76933790.860612004995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2850661.574551758822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 999671.742403816548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 90857.739427944514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1567296.005132042803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38765968.822589658201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38705396.996304363012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3876596.882258965634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2907447.661694224458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           24                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          388                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    589511555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1190314630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45590315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16064500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1265665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11089385500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13722013625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 231120863000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24103356500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    880796375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57457.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58120.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59362.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60620.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52736.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28580890.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1340040.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  22570396.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  23538434.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1146870.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15362539390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    914550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    629349985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     211739873.355263                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    522561597.682289                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2635250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       938818375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16092230375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       199566                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           199566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       199566                       # number of overall hits
system.cpu.icache.overall_hits::total          199566                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          237                       # number of overall misses
system.cpu.icache.overall_misses::total           237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10291875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10291875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10291875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10291875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       199803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       199803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       199803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       199803                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001186                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001186                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001186                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001186                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43425.632911                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43425.632911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43425.632911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43425.632911                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9919875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9919875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9919875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9919875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.012658                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.012658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.012658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.012658                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       199566                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          199566                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10291875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10291875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       199803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       199803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43425.632911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43425.632911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9919875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9919875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.012658                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.012658                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           346.533160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              235526                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            613.348958                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.533160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.676823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.676823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            399843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           399843                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        23334                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        23334                       # number of overall hits
system.cpu.dcache.overall_hits::total           23334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           55                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           55                       # number of overall misses
system.cpu.dcache.overall_misses::total            55                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3841875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3841875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3841875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3841875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        23389                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23389                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        23389                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23389                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002352                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002352                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69852.272727                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69852.272727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69852.272727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69852.272727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.dcache.writebacks::total                40                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2927750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2927750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2927750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2927750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1869625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1869625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001881                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66539.772727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66539.772727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66539.772727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66539.772727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2249.849579                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2249.849579                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     40                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        14291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           14291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1163125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1163125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50570.652174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50570.652174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           23                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           86                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           86                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1127375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1127375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1869625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1869625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49016.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49016.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.825581                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.825581                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         9043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2678750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2678750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         9075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83710.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83710.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1800375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1800375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85732.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85732.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        54045                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        54045                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    564311375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    564311375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10441.509390                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10441.509390                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         9335                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         9335                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        44710                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        44710                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    544257678                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    544257678                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12173.063699                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12173.063699                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           235.077492                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               31338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               556                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.363309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   235.077492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.459136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.459136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            525960                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           525960                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17031048750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
