// Seed: 1727611408
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2;
  initial id_2[1] = -1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5[id_4 :-1],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  module_0 modCall_1 (id_6);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire [~  1  <<  -1 : -1] id_11, id_12, id_13;
endmodule
