Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  8 18:41:41 2018
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PicoRV32_BD_wrapper_control_sets_placed.rpt
| Design       : PicoRV32_BD_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             107 |           40 |
| Yes          | No                    | No                     |             416 |          172 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             284 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                           Enable Signal                           |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_instr3_out                      | PicoRV32_BD_i/picorv32_0/inst/mem_wstrb[3]_i_1_n_0        |                1 |              4 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | PicoRV32_BD_i/picorv32_0/inst/instr_lhu_i_1_n_0           |                2 |              5 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/latched_rd[4]_i_1_n_0               | resetn_IBUF                                               |                2 |              5 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   |                                                           |                2 |              5 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/cpu_state[7]_i_2_n_0                | PicoRV32_BD_i/picorv32_0/inst/cpu_state[7]_i_1_n_0        |                3 |              7 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Address_Decoder_0/inst/mem_valid_memory             |                                                           |                2 |              8 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Out_bank_0/inst/uart/E[0]                           |                                                           |                3 |              8 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | PicoRV32_BD_i/picorv32_0/inst/decoded_imm[31]_i_1_n_0     |                7 |             20 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | resetn_IBUF                                               |                8 |             22 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_rdata_q[31]_i_1_n_0             |                                                           |                5 |             22 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 |                                                           |                8 |             25 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_instr3_out                      |                                                           |               17 |             30 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Out_bank_0/inst/mem_rdata[31]_i_2_n_0               | PicoRV32_BD_i/Out_bank_0/inst/mem_rdata[31]_i_1_n_0       |               12 |             31 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0                 |                                                           |               20 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Address_Decoder_0/inst/mem_rdata[31]_i_1_n_0        |                                                           |               15 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/memory_wrapper_0/inst/startCounter                  | PicoRV32_BD_i/memory_wrapper_0/inst/cycle[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_wdata[31]_i_1_n_0               |                                                           |               10 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/reg_op2[7]_i_1_n_0                  |                                                           |               13 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index[31]_i_2_n_0         | PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index[31]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io[31]_i_1_n_0     |                                                           |               13 |             36 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/instr_lui0                          |                                                           |               19 |             43 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_memory[31]_i_1_n_0 |                                                           |               24 |             52 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/cpu_state_reg_n_0_[6]               | resetn_IBUF                                               |               20 |             62 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Out_bank_0/inst/out_registers[31]_i_1_n_0           |                                                           |               23 |             64 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/count_instr                         | resetn_IBUF                                               |               16 |             64 |
|  clk_IBUF_BUFG                                     |                                                                   |                                                           |               44 |             89 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r1_0_31_0_5_i_1_n_0     |                                                           |               12 |             96 |
|  clk_IBUF_BUFG                                     |                                                                   | resetn_IBUF                                               |               40 |            107 |
+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     3 |
| 7      |                     1 |
| 8      |                     2 |
| 16+    |                    21 |
+--------+-----------------------+


