// Seed: 1687718238
module module_0;
  parameter id_1 = 1;
  wire id_2;
  localparam id_3 = 1;
endmodule
module module_1;
  reg id_1;
  assign id_1 = id_2;
  always id_1 <= id_1;
  assign id_1 = id_2;
  always_ff id_1 <= 1;
  wire id_3;
  module_0 modCall_1 ();
  logic [7:0][-1] id_4 (id_3);
  initial @(posedge -1, posedge 1) id_2 = id_1;
  id_5(
      .id_0(id_3), .id_1(id_4), .id_2(-1)
  );
  wire id_6;
  wire id_7;
endmodule
