// This is a  behavioral module of 1-bit adder
module pipeline (output reg[7:0] out, input [7:0] in, input clk, input reset);
  reg [7:0] s1;
  reg [7:0] s2;
  
  always @(posedge clk or negedge reset)
    begin
        if (reset == 1'b0)
          begin
             s1 <= 8'b0;
             s2 <= 8'b0;
             out <= 8'b0;
          end
        else 
          begin
            s1 <= in;
            s2 <= s1;
            out <= s2;
          end
     end
		    
endmodule