 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 18:55:35 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          919
Number of nets:                          2947
Number of cells:                         1972
Number of combinational cells:           1547
Number of sequential cells:               375
Number of macros/black boxes:               0
Number of buf/inv:                        303
Number of references:                      26

Combinational area:              14336.913043
Buf/Inv area:                     1171.993225
Noncombinational area:           11711.695469
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 26048.608512
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------------------------------------
SYS_TOP                           26048.6085    100.0     91.7826      0.0000  0.0000  SYS_TOP
RST_SYNC_1                           65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_1
RST_SYNC_2                           65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_0
U0_mux2X1                            15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
U_ALU                              5797.6010     22.3   1146.1058    560.1092  0.0000  ALU_Operand_Width8_Output_Width16_test_1
U_ALU/add_22                        231.8099      0.9    231.8099      0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW01_add_0
U_ALU/div_31                       1437.9274      5.5   1437.9274      0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW_div_uns_0
U_ALU/mult_28                      2155.7144      8.3   1914.4909      0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW02_mult_0
U_ALU/mult_28/FS_1                  241.2235      0.9    241.2235      0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW01_add_1
U_ALU/sub_25                        265.9342      1.0    265.9342      0.0000  0.0000  ALU_Operand_Width8_Output_Width16_DW01_sub_0
U_ASYNC_FIFO                       4775.0488     18.3     12.9437      0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4_test_1
U_ASYNC_FIFO/FIFO_Memory           3359.4786     12.9   1250.8321   2108.6465  0.0000  FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8_test_1
U_ASYNC_FIFO/U_FIFO_RD              448.3227      1.7    175.3283    272.9944  0.0000  FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8_test_1
U_ASYNC_FIFO/U_FIFO_WR              427.1421      1.6    163.5613    263.5808  0.0000  FIFO_WR_ADDRESS_WIDTH3_ADDRESS_DEPTH8_test_1
U_ASYNC_FIFO/sync_r2w               263.5808      1.0      0.0000    263.5808  0.0000  DF_SYNC_BUS_WIDTH4_test_0
U_ASYNC_FIFO/sync_w2r               263.5808      1.0      0.0000    263.5808  0.0000  DF_SYNC_BUS_WIDTH4_test_1
U_CLKDIV_MUX                         55.3049      0.2     55.3049      0.0000  0.0000  CLKDIV_MUX
U_CLK_DIV_RX                       1248.4787      4.8    585.9966    295.3517  0.0000  CLK_DIV_Div_Ratio_Width8_test_0
U_CLK_DIV_RX/add_26                  91.7826      0.4     91.7826      0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_1_DW01_inc_0
U_CLK_DIV_RX/add_49_aco              91.7826      0.4     91.7826      0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_1_DW01_inc_1
U_CLK_DIV_RX/add_57_aco              91.7826      0.4     91.7826      0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_1_DW01_inc_3
U_CLK_DIV_RX/add_66_aco              91.7826      0.4     91.7826      0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2
U_CLK_DIV_TX                       1248.4787      4.8    585.9966    295.3517  0.0000  CLK_DIV_Div_Ratio_Width8_test_1
U_CLK_DIV_TX/add_26                  91.7826      0.4     91.7826      0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_0_DW01_inc_0
U_CLK_DIV_TX/add_49_aco              91.7826      0.4     91.7826      0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_0_DW01_inc_2
U_CLK_DIV_TX/add_57_aco              91.7826      0.4     91.7826      0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_0_DW01_inc_3
U_CLK_DIV_TX/add_66_aco              91.7826      0.4     91.7826      0.0000  0.0000  CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1
U_CLK_GATE                           27.0641      0.1      5.8835     21.1806  0.0000  CLK_GATE
U_DATA_SYNC                         480.0936      1.8     84.7224    395.3712  0.0000  DATA_SYNC_BUS_WIDTH8_NUM_STAGES2_test_1
U_PULSE_GEN                          71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
U_REG_FILE                         7088.4411     27.2   2578.1498   4510.2913  0.0000  REG_FILE_Register_Depth16_Register_Width8_Address_Width4_test_1
U_SYS_CTRL                         1021.3756      3.9    626.0044    395.3712  0.0000  SYS_CTRL_Output_Width16_Register_Width8_Address_Width4_test_1
U_UART_RX                          2600.5070     10.0      7.0602      0.0000  0.0000  UART_RX_Data_Width8_test_1
U_UART_RX/U_Data_Sampling           761.3249      2.9    624.8277    136.4972  0.0000  Data_Sampling_test_1
U_UART_RX/U_Deserializer            340.0663      1.3     67.0719    272.9944  0.0000  Deserializer_test_1
U_UART_RX/U_Edge_Bit_Counter        616.5908      2.4    277.7012    338.8896  0.0000  Edge_Bit_Counter_test_1
U_UART_RX/U_FSM                     622.4743      2.4    487.1538    135.3205  0.0000  RX_FSM_test_1
U_UART_RX/U_Par_Check               152.9710      0.6    110.6098     42.3612  0.0000  Par_Check_test_1
U_UART_RX/U_Start_Check              45.8913      0.2     11.7670     34.1243  0.0000  Start_Check_test_1
U_UART_RX/U_Stop_Check               54.1282      0.2     11.7670     42.3612  0.0000  Stop_Check_test_1
U_UART_TX                          1324.9642      5.1      7.0602      0.0000  0.0000  UART_TX_Data_Width8_test_1
U_UART_TX/U_FSM                     218.8662      0.8     87.0758    131.7904  0.0000  TX_FSM_test_1
U_UART_TX/U_MUX                      69.4253      0.3     27.0641     42.3612  0.0000  MUX_test_1
U_UART_TX/U_Parity_Calc             491.8606      1.9    195.3322    296.5284  0.0000  Parity_Calc_test_1
U_UART_TX/U_Serializer              537.7519      2.1    142.3807    395.3712  0.0000  Serializer_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------------------------------------
Total                                                  14336.9130  11711.6955  0.0000

1
