Structure { 
    filename: "input.vcd", 
    version: "Generated by VerilatedVcd", 
    date: "Mon Mar  7 16:03:36 2022", 
    timescale: "1ps", 
    all_wires: [
        Wire { id: 0, name: "clk", size: 1, refs: "", modules_list: [1, 2, 3] }, 
        Wire { id: 1, name: "io_state", size: 8, refs: "[7:0]", modules_list: [1] }, 
        Wire { id: 2, name: "reset", size: 1, refs: "", modules_list: [1] }, 
        Wire { id: 3, name: "counter", size: 8, refs: "[7:0]", modules_list: [2] }
    ], 
    all_modules: [
        Module { id: 0, name: "/", full_path: [0], submodules: [1], wires_list: [] }, 
        Module { id: 1, name: "TOP", full_path: [0], submodules: [2, 3], wires_list: [0, 1, 2] }, 
        Module { id: 2, name: "MyTopLevel", full_path: [0, 1], submodules: [], wires_list: [0, 3] }, 
        Module { id: 3, name: "MyTest", full_path: [0, 1], submodules: [], wires_list: [0] }
    ] 
}