vhdl work "FULL_ADDER_SEQ.vhd"
vhdl work "FULL_ADDER_SEQ_TBW.ant"
