// Seed: 3779588291
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  assign module_1.id_4 = 0;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
endmodule
program module_1 #(
    parameter id_2 = 32'd63,
    parameter id_4 = 32'd22
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8[id_2 : 1],
    id_9[id_4 :-1],
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input logic [7:0] id_9;
  inout logic [7:0] id_8;
  inout reg id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_3,
      id_15,
      id_11
  );
  inout wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  always id_7 <= (1);
  logic id_17 = id_4;
  wire id_18, id_19;
endprogram
