library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Debouncer_tb is
end Debouncer_tb;

architecture behavioral of Debouncer_tb is 

-- Component Declaration for the Unit Under Test (UUT)
  COMPONENT Debouncer
  port (
        clk : in std_logic;
        rst : in std_logic;
        btn_in : in std_logic;
        btn_out : out std_logic);
  END COMPONENT;

--Inputs 
signal clk : std_logic :='0';
signal rst: std_logic := '0';
signal btn_in: std_logic :='0';

--Outputs
signal btn_out : std_logic'0';

-- Clock period definitions
  constant CLK_PERIOD : time := 10 ns;

begin
  -- Instantiate the Unit Under Test (UUT)
   Debouncer PORT MAP(
                clk => clk,
                rst => rst,
                btn_in =>btn_in ,
                btn_out =>btn_out
                );
  -- Clock process definitions
   process
    begin
        clk <= '0';
        wait for  CLK_PERIOD /2;
        clk <= '1';
        wait for  CLK_PERIOD /2;
    end process;
  
  -- Stimulus process
  process
  begin
  
   assert false
        report "Fin de la simulacion"
        severity failure;
  end process;
