

================================================================
== Vivado HLS Report for 'insertionSort'
================================================================
* Date:           Wed Apr 27 05:02:54 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3x3-median-filter
* Solution:       median_filter
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.701|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   89|   70|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   14|         5|          -|          -|     2|    no    |
        |- Loop 2  |   10|   14|         5|          -|          -|     2|    no    |
        |- Loop 3  |   10|   14|         5|          -|          -|     2|    no    |
        |- Loop 4  |   10|   14|         5|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    481|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    698|
|Register         |        -|      -|     361|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     361|   1179|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |j_4_1_cast_fu_711_p2  |     +    |      0|  0|  12|           3|           3|
    |j_4_1_fu_701_p2       |     +    |      0|  0|  13|           3|           4|
    |j_4_2_fu_727_p2       |     +    |      0|  0|  13|           4|           3|
    |j_4_3_fu_747_p2       |     +    |      0|  0|  13|           4|           4|
    |j_4_fu_672_p2         |     +    |      0|  0|  13|           4|           2|
    |j_5_1_fu_801_p2       |     +    |      0|  0|  13|           4|           3|
    |j_5_2_fu_825_p2       |     +    |      0|  0|  13|           3|           4|
    |j_5_3_fu_845_p2       |     +    |      0|  0|  13|           4|           4|
    |j_5_fu_776_p2         |     +    |      0|  0|  13|           4|           2|
    |j_6_1_fu_899_p2       |     +    |      0|  0|  13|           4|           3|
    |j_6_2_fu_919_p2       |     +    |      0|  0|  13|           4|           3|
    |j_6_3_fu_939_p2       |     +    |      0|  0|  13|           4|           4|
    |j_6_fu_874_p2         |     +    |      0|  0|  13|           4|           2|
    |j_7_1_fu_998_p2       |     +    |      0|  0|  13|           4|           3|
    |j_7_2_fu_1016_p2      |     +    |      0|  0|  13|           4|           3|
    |j_7_3_fu_1034_p2      |     +    |      0|  0|  13|           4|           4|
    |j_7_fu_968_p2         |     +    |      0|  0|  13|           4|           2|
    |grp_fu_595_p2         |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_601_p2         |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_606_p2         |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_611_p2         |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_616_p2         |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_621_p2         |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_626_p2         |   icmp   |      0|  0|  18|          32|          32|
    |tmp_1_4_1_fu_717_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_4_2_fu_737_p2   |   icmp   |      0|  0|   9|           3|           1|
    |tmp_1_4_3_fu_757_p2   |   icmp   |      0|  0|   9|           3|           2|
    |tmp_1_4_fu_682_p2     |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_5_1_fu_811_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_5_2_fu_835_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_5_3_fu_855_p2   |   icmp   |      0|  0|   9|           3|           2|
    |tmp_1_5_fu_786_p2     |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_6_1_fu_909_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_6_2_fu_929_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_6_3_fu_949_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_6_fu_884_p2     |   icmp   |      0|  0|   9|           4|           1|
    |tmp_1_7_fu_982_p2     |   icmp   |      0|  0|   9|           4|           1|
    |tmp_3_1_1_fu_647_p2   |   icmp   |      0|  0|  18|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 481|         370|         324|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  221|         51|    1|         51|
    |inputArray_address0     |  133|         29|    4|        116|
    |inputArray_address1     |  137|         30|    4|        120|
    |j_0_in_4_reg_463        |    9|          2|    4|          8|
    |j_0_in_5_reg_498        |    9|          2|    4|          8|
    |j_0_in_6_reg_533        |    9|          2|    4|          8|
    |j_0_in_7_reg_568        |    9|          2|    4|          8|
    |j_0_in_lcssa_1_reg_400  |   15|          3|    2|          6|
    |j_0_in_lcssa_2_reg_417  |   21|          4|    2|          8|
    |j_0_in_lcssa_3_reg_438  |   27|          5|    3|         15|
    |j_0_in_lcssa_4_reg_475  |   27|          5|    4|         20|
    |j_0_in_lcssa_5_reg_510  |   27|          5|    4|         20|
    |j_0_in_lcssa_6_reg_545  |   27|          5|    4|         20|
    |j_0_in_lcssa_7_reg_580  |   27|          5|    5|         25|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  698|        150|   49|        433|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  50|   0|   50|          0|
    |inputArray_addr_10_reg_1138  |   4|   0|    4|          0|
    |inputArray_addr_12_reg_1166  |   4|   0|    4|          0|
    |inputArray_addr_13_reg_1184  |   4|   0|    4|          0|
    |inputArray_addr_17_reg_1229  |   4|   0|    4|          0|
    |inputArray_addr_19_reg_1248  |   4|   0|    4|          0|
    |inputArray_addr_20_reg_1271  |   4|   0|    4|          0|
    |inputArray_addr_24_reg_1316  |   4|   0|    4|          0|
    |inputArray_addr_26_reg_1335  |   4|   0|    4|          0|
    |inputArray_addr_27_reg_1354  |   4|   0|    4|          0|
    |inputArray_addr_31_reg_1398  |   4|   0|    4|          0|
    |inputArray_addr_33_reg_1412  |   4|   0|    4|          0|
    |inputArray_addr_34_reg_1431  |   4|   0|    4|          0|
    |j_0_in_4_cast_reg_1123       |  32|   0|   32|          0|
    |j_0_in_4_reg_463             |   4|   0|    4|          0|
    |j_0_in_5_cast_reg_1214       |  32|   0|   32|          0|
    |j_0_in_5_reg_498             |   4|   0|    4|          0|
    |j_0_in_6_cast_reg_1301       |  32|   0|   32|          0|
    |j_0_in_6_reg_533             |   4|   0|    4|          0|
    |j_0_in_7_cast_reg_1384       |   4|   0|    5|          1|
    |j_0_in_7_reg_568             |   4|   0|    4|          0|
    |j_0_in_lcssa_1_reg_400       |   2|   0|    2|          0|
    |j_0_in_lcssa_2_reg_417       |   2|   0|    2|          0|
    |j_0_in_lcssa_3_reg_438       |   3|   0|    3|          0|
    |j_0_in_lcssa_4_reg_475       |   4|   0|    4|          0|
    |j_0_in_lcssa_5_reg_510       |   4|   0|    4|          0|
    |j_0_in_lcssa_6_reg_545       |   4|   0|    4|          0|
    |j_0_in_lcssa_7_reg_580       |   5|   0|    5|          0|
    |j_0_in_lcssa_reg_387         |   1|   0|    1|          0|
    |j_4_1_cast_reg_1158          |   3|   0|    3|          0|
    |j_4_1_reg_1152               |   4|   0|    4|          0|
    |j_4_2_reg_1175               |   4|   0|    4|          0|
    |j_4_3_reg_1193               |   4|   0|    4|          0|
    |j_4_reg_1128                 |   4|   0|    4|          0|
    |j_5_1_reg_1238               |   4|   0|    4|          0|
    |j_5_2_reg_1262               |   4|   0|    4|          0|
    |j_5_3_reg_1280               |   4|   0|    4|          0|
    |j_5_reg_1219                 |   4|   0|    4|          0|
    |j_6_1_reg_1325               |   4|   0|    4|          0|
    |j_6_2_reg_1344               |   4|   0|    4|          0|
    |j_6_3_reg_1363               |   4|   0|    4|          0|
    |j_6_reg_1306                 |   4|   0|    4|          0|
    |j_7_1_cast2_reg_1418         |   5|   0|    5|          0|
    |j_7_1_reg_1407               |   4|   0|    4|          0|
    |j_7_2_cast1_reg_1437         |   5|   0|    5|          0|
    |j_7_2_reg_1426               |   4|   0|    4|          0|
    |j_7_3_reg_1445               |   4|   0|    4|          0|
    |j_7_cast3_reg_1390           |   5|   0|    5|          0|
    |reg_631                      |  32|   0|   32|          0|
    |tmp_3_1_reg_1074             |   1|   0|    1|          0|
    |tmp_3_2_1_reg_1091           |   1|   0|    1|          0|
    |tmp_3_2_reg_1087             |   1|   0|    1|          0|
    |tmp_3_3_1_reg_1107           |   1|   0|    1|          0|
    |tmp_3_3_2_reg_1111           |   1|   0|    1|          0|
    |tmp_3_3_reg_1103             |   1|   0|    1|          0|
    |tmp_4_reg_1147               |   3|   0|    3|          0|
    |tmp_5_reg_1257               |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 361|   0|  362|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | insertionSort | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | insertionSort | return value |
|ap_start             |  in |    1| ap_ctrl_hs | insertionSort | return value |
|ap_done              | out |    1| ap_ctrl_hs | insertionSort | return value |
|ap_idle              | out |    1| ap_ctrl_hs | insertionSort | return value |
|ap_ready             | out |    1| ap_ctrl_hs | insertionSort | return value |
|inputArray_address0  | out |    4|  ap_memory |   inputArray  |     array    |
|inputArray_ce0       | out |    1|  ap_memory |   inputArray  |     array    |
|inputArray_we0       | out |    1|  ap_memory |   inputArray  |     array    |
|inputArray_d0        | out |   32|  ap_memory |   inputArray  |     array    |
|inputArray_q0        |  in |   32|  ap_memory |   inputArray  |     array    |
|inputArray_address1  | out |    4|  ap_memory |   inputArray  |     array    |
|inputArray_ce1       | out |    1|  ap_memory |   inputArray  |     array    |
|inputArray_we1       | out |    1|  ap_memory |   inputArray  |     array    |
|inputArray_d1        | out |   32|  ap_memory |   inputArray  |     array    |
|inputArray_q1        |  in |   32|  ap_memory |   inputArray  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

