// Seed: 3115309104
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_2;
  wire id_6;
  assign id_1 = id_1;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input wire id_2,
    input tri id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    input tri id_7,
    inout tri1 id_8,
    input wire id_9,
    input wor id_10,
    input supply1 id_11,
    output tri id_12,
    output wand id_13,
    input wire id_14,
    input supply1 id_15,
    input supply1 id_16,
    output supply0 id_17,
    input tri0 id_18,
    output tri0 id_19,
    output tri id_20,
    input supply1 id_21,
    input tri id_22,
    input uwire id_23,
    input wire id_24,
    input uwire id_25,
    input wor id_26
);
  wire id_28;
  module_0(
      id_28, id_28, id_28, id_28
  );
  wire id_29;
  uwire id_30, id_31, id_32, id_33, id_34 = id_21, id_35, id_36;
endmodule : id_37
