#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 27 14:51:41 2023
# Process ID: 17980
# Current directory: C:/Users/pen/Desktop/FPGA/DataPath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12476 C:\Users\pen\Desktop\FPGA\DataPath\DataPath.xpr
# Log file: C:/Users/pen/Desktop/FPGA/DataPath/vivado.log
# Journal file: C:/Users/pen/Desktop/FPGA/DataPath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pen/Desktop/FPGA/DataPath/DataPath.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/PenProgram/Xilinx/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat May 27 15:48:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat May 27 15:49:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/DataPath/DataPath.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: DataPath
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.656 ; gain = 224.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFU' [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:31]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim/code.txt' is read successfully [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'IFU' (1#1) [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v:23]
WARNING: [Synth 8-7023] instance 'u1' of module 'IFU' has 5 connections declared, but only 4 given [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:38]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:22]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:30]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:45]
INFO: [Synth 8-251] 0 :*xxxxxxxxx <= xxxxxxxx [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:45]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (2#1) [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'dataOut' does not match port width (32) of module 'DataMem' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:46]
INFO: [Synth 8-6157] synthesizing module 'GRF' [C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GRF' (3#1) [C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'rdataOut1' does not match port width (32) of module 'GRF' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:60]
WARNING: [Synth 8-689] width (1) of port connection 'rdataOut2' does not match port width (32) of module 'GRF' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:60]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-251] Overflow occurred during addition [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:48]
INFO: [Synth 8-251] Overflow occurred during addition [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:61]
INFO: [Synth 8-251] Overflow occurred during addition [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:97]
INFO: [Synth 8-251] Overflow occurred during addition [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:110]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'dataOut' does not match port width (32) of module 'ALU' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:63]
WARNING: [Synth 8-3848] Net opIn in module/entity DataPath does not have driver. [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:31]
WARNING: [Synth 8-3848] Net funcIn in module/entity DataPath does not have driver. [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:32]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (5#1) [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:23]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[5]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[4]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[3]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[2]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[1]
WARNING: [Synth 8-3331] design DataPath has unconnected port opIn[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[5]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[4]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[3]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[2]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[1]
WARNING: [Synth 8-3331] design DataPath has unconnected port funcIn[0]
WARNING: [Synth 8-3331] design DataPath has unconnected port regDst[1]
WARNING: [Synth 8-3331] design DataPath has unconnected port regDst[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1463.969 ; gain = 390.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.969 ; gain = 390.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.969 ; gain = 390.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1463.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1708.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1726.023 ; gain = 653.051
22 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1726.023 ; gain = 902.672
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 15:54:54 2023...
