{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594380146514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594380146522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 19:22:26 2020 " "Processing started: Fri Jul 10 19:22:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594380146522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380146522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off face_blur -c face_blur " "Command: quartus_map --read_settings_files=on --write_settings_files=off face_blur -c face_blur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380146522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594380147088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594380147088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_jpg.v 1 1 " "Found 1 design units, including 1 entities, in source file output_jpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_jpg " "Found entity 1: output_jpg" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "face_TB.v(37) " "Verilog HDL information at face_TB.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "face_TB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_TB.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1594380166628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "face_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file face_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 face_TB " "Found entity 1: face_TB" {  } { { "face_TB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "face_blur.v 1 1 " "Found 1 design units, including 1 entities, in source file face_blur.v" { { "Info" "ISGN_ENTITY_NAME" "1 face_blur " "Found entity 1: face_blur" {  } { { "face_blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/ram2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166644 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_ctrl " "Found entity 2: data_ctrl" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blur.v 1 1 " "Found 1 design units, including 1 entities, in source file blur.v" { { "Info" "ISGN_ENTITY_NAME" "1 blur " "Found entity 1: blur" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "covab.v 1 1 " "Found 1 design units, including 1 entities, in source file covab.v" { { "Info" "ISGN_ENTITY_NAME" "1 covAB " "Found entity 1: covAB" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_a.v 1 1 " "Found 1 design units, including 1 entities, in source file calcu_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 calcu_a " "Found entity 1: calcu_a" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_b.v 1 1 " "Found 1 design units, including 1 entities, in source file calcu_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 calcu_b " "Found entity 1: calcu_b" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result.v 1 1 " "Found 1 design units, including 1 entities, in source file result.v" { { "Info" "ISGN_ENTITY_NAME" "1 result " "Found entity 1: result" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380166664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380166664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "face_blur " "Elaborating entity \"face_blur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594380166834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ctrl data_ctrl:data_ctrl_inst " "Elaborating entity \"data_ctrl\" for hierarchy \"data_ctrl:data_ctrl_inst\"" {  } { { "face_blur.v" "data_ctrl_inst" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 data_ctrl.v(321) " "Verilog HDL or VHDL warning at data_ctrl.v(321): object \"s0\" assigned a value but never read" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166852 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(322) " "Verilog HDL assignment warning at data_ctrl.v(322): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166852 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(323) " "Verilog HDL assignment warning at data_ctrl.v(323): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166852 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(324) " "Verilog HDL assignment warning at data_ctrl.v(324): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166852 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(325) " "Verilog HDL assignment warning at data_ctrl.v(325): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166852 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(326) " "Verilog HDL assignment warning at data_ctrl.v(326): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166852 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(327) " "Verilog HDL assignment warning at data_ctrl.v(327): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166853 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(328) " "Verilog HDL assignment warning at data_ctrl.v(328): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166853 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(329) " "Verilog HDL assignment warning at data_ctrl.v(329): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166853 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(330) " "Verilog HDL assignment warning at data_ctrl.v(330): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166853 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(331) " "Verilog HDL assignment warning at data_ctrl.v(331): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166853 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(332) " "Verilog HDL assignment warning at data_ctrl.v(332): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166854 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_ctrl.v(334) " "Verilog HDL assignment warning at data_ctrl.v(334): truncated value with size 32 to match size of target (1)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166855 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 data_ctrl.v(335) " "Verilog HDL assignment warning at data_ctrl.v(335): truncated value with size 32 to match size of target (24)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166855 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_ctrl.v(337) " "Verilog HDL assignment warning at data_ctrl.v(337): truncated value with size 32 to match size of target (4)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166856 "|face_blur|data_ctrl:data_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl data_ctrl:data_ctrl_inst\|flow_ctrl:flow_ctrl_inst " "Elaborating entity \"flow_ctrl\" for hierarchy \"data_ctrl:data_ctrl_inst\|flow_ctrl:flow_ctrl_inst\"" {  } { { "data_ctrl.v" "flow_ctrl_inst" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_ctrl.v(17) " "Verilog HDL assignment warning at data_ctrl.v(17): truncated value with size 32 to match size of target (4)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166859 "|face_blur|data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_ctrl.v(18) " "Verilog HDL assignment warning at data_ctrl.v(18): truncated value with size 32 to match size of target (16)" {  } { { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166859 "|face_blur|data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data data_ctrl:data_ctrl_inst\|read_data:read_data_inst " "Elaborating entity \"read_data\" for hierarchy \"data_ctrl:data_ctrl_inst\|read_data:read_data_inst\"" {  } { { "data_ctrl.v" "read_data_inst" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 read_data.v(26) " "Verilog HDL or VHDL warning at read_data.v(26): object \"s0\" assigned a value but never read" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166862 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 read_data.v(26) " "Verilog HDL or VHDL warning at read_data.v(26): object \"s3\" assigned a value but never read" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166863 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_data.v(27) " "Verilog HDL assignment warning at read_data.v(27): truncated value with size 32 to match size of target (1)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166863 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_data.v(28) " "Verilog HDL assignment warning at read_data.v(28): truncated value with size 32 to match size of target (1)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166863 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_data.v(29) " "Verilog HDL assignment warning at read_data.v(29): truncated value with size 32 to match size of target (1)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166863 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_data.v(30) " "Verilog HDL assignment warning at read_data.v(30): truncated value with size 32 to match size of target (1)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166863 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_data.v(43) " "Verilog HDL assignment warning at read_data.v(43): truncated value with size 32 to match size of target (1)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166863 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_data.v(44) " "Verilog HDL assignment warning at read_data.v(44): truncated value with size 32 to match size of target (1)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166864 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_data.v(45) " "Verilog HDL assignment warning at read_data.v(45): truncated value with size 32 to match size of target (1)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166864 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_data.v(46) " "Verilog HDL assignment warning at read_data.v(46): truncated value with size 32 to match size of target (1)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166864 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 read_data.v(47) " "Verilog HDL assignment warning at read_data.v(47): truncated value with size 32 to match size of target (24)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166864 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 read_data.v(48) " "Verilog HDL assignment warning at read_data.v(48): truncated value with size 32 to match size of target (24)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166867 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 read_data.v(49) " "Verilog HDL assignment warning at read_data.v(49): truncated value with size 32 to match size of target (24)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166867 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 read_data.v(61) " "Verilog HDL assignment warning at read_data.v(61): truncated value with size 32 to match size of target (17)" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166868 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_data.v(75) " "Verilog HDL Case Statement information at read_data.v(75): all case item expressions in this case statement are onehot" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1594380166868 "|face_blur|data_ctrl:data_ctrl_inst|read_data:read_data_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blur data_ctrl:data_ctrl_inst\|blur:blur_inst1 " "Elaborating entity \"blur\" for hierarchy \"data_ctrl:data_ctrl_inst\|blur:blur_inst1\"" {  } { { "data_ctrl.v" "blur_inst1" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 blur.v(22) " "Verilog HDL or VHDL warning at blur.v(22): object \"s0\" assigned a value but never read" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166875 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 blur.v(23) " "Verilog HDL assignment warning at blur.v(23): truncated value with size 32 to match size of target (1)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 blur.v(24) " "Verilog HDL assignment warning at blur.v(24): truncated value with size 32 to match size of target (1)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 blur.v(25) " "Verilog HDL assignment warning at blur.v(25): truncated value with size 32 to match size of target (1)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 blur.v(26) " "Verilog HDL assignment warning at blur.v(26): truncated value with size 32 to match size of target (1)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 blur.v(33) " "Verilog HDL assignment warning at blur.v(33): truncated value with size 32 to match size of target (17)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 blur.v(55) " "Verilog HDL assignment warning at blur.v(55): truncated value with size 32 to match size of target (1)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 blur.v(56) " "Verilog HDL assignment warning at blur.v(56): truncated value with size 32 to match size of target (24)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 blur.v(58) " "Verilog HDL assignment warning at blur.v(58): truncated value with size 32 to match size of target (1)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 blur.v(60) " "Verilog HDL assignment warning at blur.v(60): truncated value with size 32 to match size of target (1)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 blur.v(62) " "Verilog HDL assignment warning at blur.v(62): truncated value with size 32 to match size of target (24)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 blur.v(63) " "Verilog HDL assignment warning at blur.v(63): truncated value with size 32 to match size of target (24)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 blur.v(64) " "Verilog HDL assignment warning at blur.v(64): truncated value with size 32 to match size of target (17)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166876 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 blur.v(66) " "Verilog HDL assignment warning at blur.v(66): truncated value with size 32 to match size of target (17)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166877 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 blur.v(93) " "Verilog HDL assignment warning at blur.v(93): truncated value with size 32 to match size of target (10)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166877 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 blur.v(96) " "Verilog HDL assignment warning at blur.v(96): truncated value with size 32 to match size of target (10)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166877 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 blur.v(107) " "Verilog HDL assignment warning at blur.v(107): truncated value with size 32 to match size of target (10)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166877 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 blur.v(110) " "Verilog HDL assignment warning at blur.v(110): truncated value with size 32 to match size of target (10)" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166877 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "blur.v(90) " "Verilog HDL Case Statement information at blur.v(90): all case item expressions in this case statement are onehot" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1594380166877 "|face_blur|data_ctrl:data_ctrl_inst|blur:blur_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "covAB data_ctrl:data_ctrl_inst\|covAB:covAB_inst " "Elaborating entity \"covAB\" for hierarchy \"data_ctrl:data_ctrl_inst\|covAB:covAB_inst\"" {  } { { "data_ctrl.v" "covAB_inst" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 covAB.v(24) " "Verilog HDL or VHDL warning at covAB.v(24): object \"s0\" assigned a value but never read" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 covAB.v(24) " "Verilog HDL or VHDL warning at covAB.v(24): object \"s3\" assigned a value but never read" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 covAB.v(25) " "Verilog HDL assignment warning at covAB.v(25): truncated value with size 32 to match size of target (1)" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 covAB.v(26) " "Verilog HDL assignment warning at covAB.v(26): truncated value with size 32 to match size of target (1)" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 covAB.v(27) " "Verilog HDL assignment warning at covAB.v(27): truncated value with size 32 to match size of target (1)" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 covAB.v(28) " "Verilog HDL assignment warning at covAB.v(28): truncated value with size 32 to match size of target (1)" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 covAB.v(35) " "Verilog HDL assignment warning at covAB.v(35): truncated value with size 32 to match size of target (1)" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 covAB.v(38) " "Verilog HDL assignment warning at covAB.v(38): truncated value with size 32 to match size of target (1)" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 covAB.v(39) " "Verilog HDL assignment warning at covAB.v(39): truncated value with size 32 to match size of target (24)" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 covAB.v(51) " "Verilog HDL assignment warning at covAB.v(51): truncated value with size 32 to match size of target (17)" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "covAB.v(65) " "Verilog HDL Case Statement information at covAB.v(65): all case item expressions in this case statement are onehot" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1594380166886 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcu_a data_ctrl:data_ctrl_inst\|calcu_a:calcu_a_inst " "Elaborating entity \"calcu_a\" for hierarchy \"data_ctrl:data_ctrl_inst\|calcu_a:calcu_a_inst\"" {  } { { "data_ctrl.v" "calcu_a_inst" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 calcu_a.v(21) " "Verilog HDL or VHDL warning at calcu_a.v(21): object \"s0\" assigned a value but never read" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 calcu_a.v(21) " "Verilog HDL or VHDL warning at calcu_a.v(21): object \"s3\" assigned a value but never read" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_a.v(22) " "Verilog HDL assignment warning at calcu_a.v(22): truncated value with size 32 to match size of target (1)" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_a.v(23) " "Verilog HDL assignment warning at calcu_a.v(23): truncated value with size 32 to match size of target (1)" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_a.v(24) " "Verilog HDL assignment warning at calcu_a.v(24): truncated value with size 32 to match size of target (1)" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_a.v(25) " "Verilog HDL assignment warning at calcu_a.v(25): truncated value with size 32 to match size of target (1)" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_a.v(31) " "Verilog HDL assignment warning at calcu_a.v(31): truncated value with size 32 to match size of target (1)" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_a.v(33) " "Verilog HDL assignment warning at calcu_a.v(33): truncated value with size 32 to match size of target (1)" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 calcu_a.v(34) " "Verilog HDL assignment warning at calcu_a.v(34): truncated value with size 32 to match size of target (24)" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 calcu_a.v(46) " "Verilog HDL assignment warning at calcu_a.v(46): truncated value with size 32 to match size of target (17)" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "calcu_a.v(60) " "Verilog HDL Case Statement information at calcu_a.v(60): all case item expressions in this case statement are onehot" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1594380166889 "|face_blur|data_ctrl:data_ctrl_inst|calcu_a:calcu_a_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcu_b data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst " "Elaborating entity \"calcu_b\" for hierarchy \"data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\"" {  } { { "data_ctrl.v" "calcu_b_inst" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 calcu_b.v(24) " "Verilog HDL or VHDL warning at calcu_b.v(24): object \"s0\" assigned a value but never read" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166892 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 calcu_b.v(24) " "Verilog HDL or VHDL warning at calcu_b.v(24): object \"s3\" assigned a value but never read" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166892 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_b.v(25) " "Verilog HDL assignment warning at calcu_b.v(25): truncated value with size 32 to match size of target (1)" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166892 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_b.v(26) " "Verilog HDL assignment warning at calcu_b.v(26): truncated value with size 32 to match size of target (1)" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166892 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_b.v(27) " "Verilog HDL assignment warning at calcu_b.v(27): truncated value with size 32 to match size of target (1)" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166892 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_b.v(28) " "Verilog HDL assignment warning at calcu_b.v(28): truncated value with size 32 to match size of target (1)" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166893 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_b.v(35) " "Verilog HDL assignment warning at calcu_b.v(35): truncated value with size 32 to match size of target (1)" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166893 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calcu_b.v(38) " "Verilog HDL assignment warning at calcu_b.v(38): truncated value with size 32 to match size of target (1)" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166893 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 calcu_b.v(39) " "Verilog HDL assignment warning at calcu_b.v(39): truncated value with size 32 to match size of target (24)" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166893 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 calcu_b.v(51) " "Verilog HDL assignment warning at calcu_b.v(51): truncated value with size 32 to match size of target (17)" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166893 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "calcu_b.v(65) " "Verilog HDL Case Statement information at calcu_b.v(65): all case item expressions in this case statement are onehot" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1594380166893 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result data_ctrl:data_ctrl_inst\|result:result_inst " "Elaborating entity \"result\" for hierarchy \"data_ctrl:data_ctrl_inst\|result:result_inst\"" {  } { { "data_ctrl.v" "result_inst" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 result.v(27) " "Verilog HDL or VHDL warning at result.v(27): object \"s0\" assigned a value but never read" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 result.v(27) " "Verilog HDL or VHDL warning at result.v(27): object \"s3\" assigned a value but never read" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 result.v(28) " "Verilog HDL assignment warning at result.v(28): truncated value with size 32 to match size of target (1)" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 result.v(29) " "Verilog HDL assignment warning at result.v(29): truncated value with size 32 to match size of target (1)" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 result.v(30) " "Verilog HDL assignment warning at result.v(30): truncated value with size 32 to match size of target (1)" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 result.v(31) " "Verilog HDL assignment warning at result.v(31): truncated value with size 32 to match size of target (1)" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 result.v(39) " "Verilog HDL assignment warning at result.v(39): truncated value with size 32 to match size of target (1)" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 result.v(43) " "Verilog HDL assignment warning at result.v(43): truncated value with size 32 to match size of target (1)" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 result.v(44) " "Verilog HDL assignment warning at result.v(44): truncated value with size 32 to match size of target (24)" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 result.v(56) " "Verilog HDL assignment warning at result.v(56): truncated value with size 32 to match size of target (17)" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "result.v(70) " "Verilog HDL Case Statement information at result.v(70): all case item expressions in this case statement are onehot" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1594380166905 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_jpg data_ctrl:data_ctrl_inst\|output_jpg:output_jpg_inst " "Elaborating entity \"output_jpg\" for hierarchy \"data_ctrl:data_ctrl_inst\|output_jpg:output_jpg_inst\"" {  } { { "data_ctrl.v" "output_jpg_inst" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0 output_jpg.v(22) " "Verilog HDL or VHDL warning at output_jpg.v(22): object \"s0\" assigned a value but never read" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594380166907 "|face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 output_jpg.v(23) " "Verilog HDL assignment warning at output_jpg.v(23): truncated value with size 32 to match size of target (1)" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166907 "|face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 output_jpg.v(24) " "Verilog HDL assignment warning at output_jpg.v(24): truncated value with size 32 to match size of target (1)" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166907 "|face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 output_jpg.v(25) " "Verilog HDL assignment warning at output_jpg.v(25): truncated value with size 32 to match size of target (1)" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166907 "|face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 output_jpg.v(27) " "Verilog HDL assignment warning at output_jpg.v(27): truncated value with size 32 to match size of target (1)" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166907 "|face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 output_jpg.v(28) " "Verilog HDL assignment warning at output_jpg.v(28): truncated value with size 32 to match size of target (1)" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166907 "|face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 output_jpg.v(29) " "Verilog HDL assignment warning at output_jpg.v(29): truncated value with size 32 to match size of target (24)" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166907 "|face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 output_jpg.v(41) " "Verilog HDL assignment warning at output_jpg.v(41): truncated value with size 32 to match size of target (17)" {  } { { "output_jpg.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_jpg.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166907 "|face_blur|data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2 ram2:u1_data " "Elaborating entity \"ram2\" for hierarchy \"ram2:u1_data\"" {  } { { "face_blur.v" "u1_data" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ram2.v(14) " "Verilog HDL assignment warning at ram2.v(14): truncated value with size 32 to match size of target (1)" {  } { { "ram2.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/ram2.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166909 "|face_blur|ram2:u1_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ram2.v(15) " "Verilog HDL assignment warning at ram2.v(15): truncated value with size 32 to match size of target (1)" {  } { { "ram2.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/ram2.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594380166909 "|face_blur|ram2:u1_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram2:u1_data\|ram1:ram1_low " "Elaborating entity \"ram1\" for hierarchy \"ram2:u1_data\|ram1:ram1_low\"" {  } { { "ram2.v" "ram1_low" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/ram2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380166919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/ram1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380167003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/ram1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380167006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380167006 ""}  } { { "ram1.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/ram1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594380167006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkf1 " "Found entity 1: altsyncram_rkf1" {  } { { "db/altsyncram_rkf1.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/altsyncram_rkf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380167144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380167144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkf1 ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\|altsyncram_rkf1:auto_generated " "Elaborating entity \"altsyncram_rkf1\" for hierarchy \"ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\|altsyncram_rkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380167144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380167222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380167222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\|altsyncram_rkf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\|altsyncram_rkf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_rkf1.tdf" "decode3" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/altsyncram_rkf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380167223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380167293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380167293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\|altsyncram_rkf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\|altsyncram_rkf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_rkf1.tdf" "rden_decode" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/altsyncram_rkf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380167293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mux_pob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380167359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380167359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pob ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\|altsyncram_rkf1:auto_generated\|mux_pob:mux2 " "Elaborating entity \"mux_pob\" for hierarchy \"ram2:u1_data\|ram1:ram1_low\|altsyncram:altsyncram_component\|altsyncram_rkf1:auto_generated\|mux_pob:mux2\"" {  } { { "db/altsyncram_rkf1.tdf" "mux2" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/altsyncram_rkf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380167360 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|Mult0\"" {  } { { "blur.v" "Mult0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_ctrl:data_ctrl_inst\|blur:blur_inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_ctrl:data_ctrl_inst\|blur:blur_inst1\|Mult0\"" {  } { { "blur.v" "Mult0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_ctrl:data_ctrl_inst\|blur:blur_inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_ctrl:data_ctrl_inst\|blur:blur_inst3\|Mult0\"" {  } { { "blur.v" "Mult0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_ctrl:data_ctrl_inst\|result:result_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_ctrl:data_ctrl_inst\|result:result_inst\|Mult0\"" {  } { { "result.v" "Mult0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_ctrl:data_ctrl_inst\|blur:blur_inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_ctrl:data_ctrl_inst\|blur:blur_inst2\|Mult0\"" {  } { { "blur.v" "Mult0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|calcu_a:calcu_a_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|calcu_a:calcu_a_inst\|Div0\"" {  } { { "calcu_a.v" "Div0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_ctrl:data_ctrl_inst\|read_data:read_data_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_ctrl:data_ctrl_inst\|read_data:read_data_inst\|Mult0\"" {  } { { "read_data.v" "Mult0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|Mult0\"" {  } { { "calcu_b.v" "Mult0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|Mult0\"" {  } { { "covAB.v" "Mult0" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380177923 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1594380177923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\"" {  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178021 ""}  } { { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594380178021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380178239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380178239 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380178339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380178339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|altshift:external_latency_ffs data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"data_ctrl:data_ctrl_inst\|blur:blur_inst4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/blur.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|result:result_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|result:result_inst\|lpm_mult:Mult0\"" {  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|result:result_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|result:result_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178438 ""}  } { { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594380178438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380178534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380178534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|calcu_a:calcu_a_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|calcu_a:calcu_a_inst\|lpm_divide:Div0\"" {  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380178616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|calcu_a:calcu_a_inst\|lpm_divide:Div0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|calcu_a:calcu_a_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380178616 ""}  } { { "calcu_a.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_a.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594380178616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380178691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380178691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380178718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380178718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380178807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380178807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380178909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380178909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380178984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380178984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|read_data:read_data_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|read_data:read_data_inst\|lpm_mult:Mult0\"" {  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380179004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|read_data:read_data_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|read_data:read_data_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179004 ""}  } { { "read_data.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/read_data.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594380179004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594380179075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380179075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|lpm_mult:Mult0\"" {  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380179092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179092 ""}  } { { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594380179092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|lpm_mult:Mult0\"" {  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380179101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594380179102 ""}  } { { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594380179102 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "Synthesized away node \"data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 39 -1 0 } } { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 173 0 0 } } { "face_blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380179482 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "Synthesized away node \"data_ctrl:data_ctrl_inst\|covAB:covAB_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "covAB.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/covAB.v" 39 -1 0 } } { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 173 0 0 } } { "face_blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380179482 "|face_blur|data_ctrl:data_ctrl_inst|covAB:covAB_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "Synthesized away node \"data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 39 -1 0 } } { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 220 0 0 } } { "face_blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380179482 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "Synthesized away node \"data_ctrl:data_ctrl_inst\|calcu_b:calcu_b_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "calcu_b.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/calcu_b.v" 39 -1 0 } } { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 220 0 0 } } { "face_blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380179482 "|face_blur|data_ctrl:data_ctrl_inst|calcu_b:calcu_b_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ctrl:data_ctrl_inst\|result:result_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "Synthesized away node \"data_ctrl:data_ctrl_inst\|result:result_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 44 -1 0 } } { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 299 0 0 } } { "face_blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380179482 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ctrl:data_ctrl_inst\|result:result_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "Synthesized away node \"data_ctrl:data_ctrl_inst\|result:result_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "result.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/result.v" 44 -1 0 } } { "data_ctrl.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/data_ctrl.v" 299 0 0 } } { "face_blur.v" "" { Text "F:/intelFPGA/signal2/face_blur/verilog/lab1/face_blur.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594380179482 "|face_blur|data_ctrl:data_ctrl_inst|result:result_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1594380179482 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1594380179482 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "150 " "Ignored 150 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "150 " "Ignored 150 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1594380180837 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1594380180837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594380192714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594380201342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/intelFPGA/signal2/face_blur/verilog/lab1/output_files/face_blur.map.smsg " "Generated suppressed messages file F:/intelFPGA/signal2/face_blur/verilog/lab1/output_files/face_blur.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380202160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594380203339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594380203339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8532 " "Implemented 8532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594380204404 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594380204404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6941 " "Implemented 6941 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594380204404 ""} { "Info" "ICUT_CUT_TM_RAMS" "1536 " "Implemented 1536 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1594380204404 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "19 " "Implemented 19 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1594380204404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594380204404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594380204842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 19:23:24 2020 " "Processing ended: Fri Jul 10 19:23:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594380204842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594380204842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594380204842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594380204842 ""}
