

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Mon Apr  1 18:35:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178  |filt_Pipeline_VITIS_LOOP_18_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   33|    2595|   1604|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    228|    -|
|Register         |        -|    -|     638|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   33|    3233|   1834|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   15|       3|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+-----+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|   100|  168|    0|
    |grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178  |filt_Pipeline_VITIS_LOOP_18_1  |        0|  33|  1640|  605|    0|
    |gmem_m_axi_U                              |gmem_m_axi                     |        2|   0|   855|  831|    0|
    +------------------------------------------+-------------------------------+---------+----+------+-----+-----+
    |Total                                     |                               |        2|  33|  2595| 1604|    0|
    +------------------------------------------+-------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178_y_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                              |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  201|         46|    1|         46|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |gmem_blk_n_R           |    9|          2|    1|          2|
    |x_TREADY_int_regslice  |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  228|         52|    4|         52|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  45|   0|   45|          0|
    |gmem_addr_read_10_reg_383                              |  16|   0|   16|          0|
    |gmem_addr_read_11_reg_388                              |  16|   0|   16|          0|
    |gmem_addr_read_12_reg_393                              |  16|   0|   16|          0|
    |gmem_addr_read_13_reg_398                              |  16|   0|   16|          0|
    |gmem_addr_read_14_reg_403                              |  16|   0|   16|          0|
    |gmem_addr_read_15_reg_408                              |  16|   0|   16|          0|
    |gmem_addr_read_16_reg_413                              |  16|   0|   16|          0|
    |gmem_addr_read_17_reg_418                              |  16|   0|   16|          0|
    |gmem_addr_read_18_reg_423                              |  16|   0|   16|          0|
    |gmem_addr_read_19_reg_428                              |  16|   0|   16|          0|
    |gmem_addr_read_1_reg_338                               |  16|   0|   16|          0|
    |gmem_addr_read_20_reg_433                              |  16|   0|   16|          0|
    |gmem_addr_read_21_reg_438                              |  16|   0|   16|          0|
    |gmem_addr_read_22_reg_443                              |  16|   0|   16|          0|
    |gmem_addr_read_23_reg_448                              |  16|   0|   16|          0|
    |gmem_addr_read_24_reg_453                              |  16|   0|   16|          0|
    |gmem_addr_read_25_reg_458                              |  16|   0|   16|          0|
    |gmem_addr_read_26_reg_463                              |  16|   0|   16|          0|
    |gmem_addr_read_27_reg_468                              |  16|   0|   16|          0|
    |gmem_addr_read_28_reg_473                              |  16|   0|   16|          0|
    |gmem_addr_read_29_reg_478                              |  16|   0|   16|          0|
    |gmem_addr_read_2_reg_343                               |  16|   0|   16|          0|
    |gmem_addr_read_30_reg_483                              |  16|   0|   16|          0|
    |gmem_addr_read_31_reg_488                              |  16|   0|   16|          0|
    |gmem_addr_read_32_reg_493                              |  16|   0|   16|          0|
    |gmem_addr_read_3_reg_348                               |  16|   0|   16|          0|
    |gmem_addr_read_4_reg_353                               |  16|   0|   16|          0|
    |gmem_addr_read_5_reg_358                               |  16|   0|   16|          0|
    |gmem_addr_read_6_reg_363                               |  16|   0|   16|          0|
    |gmem_addr_read_7_reg_368                               |  16|   0|   16|          0|
    |gmem_addr_read_8_reg_373                               |  16|   0|   16|          0|
    |gmem_addr_read_9_reg_378                               |  16|   0|   16|          0|
    |gmem_addr_read_reg_333                                 |  16|   0|   16|          0|
    |gmem_addr_reg_327                                      |  64|   0|   64|          0|
    |grp_filt_Pipeline_VITIS_LOOP_18_1_fu_178_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 638|   0|  638|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          filt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          filt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|          gmem|       pointer|
|y_TDATA                |  out|   16|          axis|    y_V_data_V|       pointer|
|y_TVALID               |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TREADY               |   in|    1|          axis|    y_V_dest_V|       pointer|
|y_TDEST                |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TKEEP                |  out|    2|          axis|    y_V_keep_V|       pointer|
|y_TSTRB                |  out|    2|          axis|    y_V_strb_V|       pointer|
|y_TUSER                |  out|    1|          axis|    y_V_user_V|       pointer|
|y_TLAST                |  out|    1|          axis|    y_V_last_V|       pointer|
|y_TID                  |  out|    1|          axis|      y_V_id_V|       pointer|
|x_TDATA                |   in|   16|          axis|    x_V_data_V|       pointer|
|x_TVALID               |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TREADY               |  out|    1|          axis|    x_V_dest_V|       pointer|
|x_TDEST                |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TKEEP                |   in|    2|          axis|    x_V_keep_V|       pointer|
|x_TSTRB                |   in|    2|          axis|    x_V_strb_V|       pointer|
|x_TUSER                |   in|    1|          axis|    x_V_user_V|       pointer|
|x_TLAST                |   in|    1|          axis|    x_V_last_V|       pointer|
|x_TID                  |   in|    1|          axis|      x_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+--------------+--------------+

