|seven_seg_top
CLK => generic_counter:counter.clk
CLK => s_sum_sig[0].CLK
CLK => s_sum_sig[1].CLK
CLK => s_sum_sig[2].CLK
CLK => s_sum_sig[3].CLK
CLK => seven_seg:seg_display.clk
RESET => generic_counter:counter.reset
RESET => s_sum_sig[0].ACLR
RESET => s_sum_sig[1].ACLR
RESET => s_sum_sig[2].ACLR
RESET => s_sum_sig[3].ACLR
RESET => seven_seg:seg_display.reset
ADD[0] => generic_adder_beh:adder.a[0]
ADD[1] => generic_adder_beh:adder.a[1]
ADD[2] => generic_adder_beh:adder.a[2]
ADD[3] => generic_adder_beh:adder.a[3]
seven_seg_out[0] <= seven_seg:seg_display.seven_seg_out[0]
seven_seg_out[1] <= seven_seg:seg_display.seven_seg_out[1]
seven_seg_out[2] <= seven_seg:seg_display.seven_seg_out[2]
seven_seg_out[3] <= seven_seg:seg_display.seven_seg_out[3]
seven_seg_out[4] <= seven_seg:seg_display.seven_seg_out[4]
seven_seg_out[5] <= seven_seg:seg_display.seven_seg_out[5]
seven_seg_out[6] <= seven_seg:seg_display.seven_seg_out[6]


|seven_seg_top|generic_adder_beh:adder
a[0] => _.DATAD
a[1] => _.DATAD
a[2] => _.DATAD
a[3] => _.DATAD
b[0] => _.DATAC
b[1] => _.DATAC
b[2] => _.DATAC
b[3] => _.DATAC
cin => _.DATAB
sum[0] <= _.SUM_OUT
sum[1] <= _.SUM_OUT
sum[2] <= _.SUM_OUT
sum[3] <= _.SUM_OUT
cout <= _.SUM_OUT


|seven_seg_top|generic_counter:counter
clk => output~reg0.CLK
clk => count_sig[0].CLK
clk => count_sig[1].CLK
clk => count_sig[2].CLK
clk => count_sig[3].CLK
clk => count_sig[4].CLK
clk => count_sig[5].CLK
clk => count_sig[6].CLK
clk => count_sig[7].CLK
clk => count_sig[8].CLK
clk => count_sig[9].CLK
clk => count_sig[10].CLK
clk => count_sig[11].CLK
clk => count_sig[12].CLK
clk => count_sig[13].CLK
clk => count_sig[14].CLK
clk => count_sig[15].CLK
clk => count_sig[16].CLK
clk => count_sig[17].CLK
clk => count_sig[18].CLK
clk => count_sig[19].CLK
clk => count_sig[20].CLK
clk => count_sig[21].CLK
clk => count_sig[22].CLK
clk => count_sig[23].CLK
clk => count_sig[24].CLK
clk => count_sig[25].CLK
reset => output~reg0.ACLR
reset => count_sig[0].ACLR
reset => count_sig[1].ACLR
reset => count_sig[2].ACLR
reset => count_sig[3].ACLR
reset => count_sig[4].ACLR
reset => count_sig[5].ACLR
reset => count_sig[6].ACLR
reset => count_sig[7].ACLR
reset => count_sig[8].ACLR
reset => count_sig[9].ACLR
reset => count_sig[10].ACLR
reset => count_sig[11].ACLR
reset => count_sig[12].ACLR
reset => count_sig[13].ACLR
reset => count_sig[14].ACLR
reset => count_sig[15].ACLR
reset => count_sig[16].ACLR
reset => count_sig[17].ACLR
reset => count_sig[18].ACLR
reset => count_sig[19].ACLR
reset => count_sig[20].ACLR
reset => count_sig[21].ACLR
reset => count_sig[22].ACLR
reset => count_sig[23].ACLR
reset => count_sig[24].ACLR
reset => count_sig[25].ACLR
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|seven_seg_top|seven_seg:seg_display
clk => seven_seg_out[0]~reg0.CLK
clk => seven_seg_out[1]~reg0.CLK
clk => seven_seg_out[2]~reg0.CLK
clk => seven_seg_out[3]~reg0.CLK
clk => seven_seg_out[4]~reg0.CLK
clk => seven_seg_out[5]~reg0.CLK
clk => seven_seg_out[6]~reg0.CLK
reset => seven_seg_out[0]~reg0.PRESET
reset => seven_seg_out[1]~reg0.PRESET
reset => seven_seg_out[2]~reg0.PRESET
reset => seven_seg_out[3]~reg0.PRESET
reset => seven_seg_out[4]~reg0.PRESET
reset => seven_seg_out[5]~reg0.PRESET
reset => seven_seg_out[6]~reg0.PRESET
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[0] => Mux4.IN19
bcd[0] => Mux5.IN19
bcd[0] => Mux6.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[1] => Mux4.IN18
bcd[1] => Mux5.IN18
bcd[1] => Mux6.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[2] => Mux4.IN17
bcd[2] => Mux5.IN17
bcd[2] => Mux6.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
bcd[3] => Mux4.IN16
bcd[3] => Mux5.IN16
bcd[3] => Mux6.IN16
seven_seg_out[0] <= seven_seg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[1] <= seven_seg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[2] <= seven_seg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[3] <= seven_seg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[4] <= seven_seg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[5] <= seven_seg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[6] <= seven_seg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


