PPA Report for pl_reg_async_load
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 24
FF Count: 24
IO Count: 19
Cell Count: 107

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 959.69 MHz
Reg-to-Reg Critical Path Delay: 0.904 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
