#include "allreduce.cuh"

#if defined(GGML_USE_HIP)

#include "convert.cuh"
#include "ggml-impl.h"

#include <algorithm>
#include <atomic>
#include <cinttypes>
#include <cstdlib>
#include <cstring>
#include <limits>
#include <type_traits>
#include <vector>

// ---------------------------------------------------------------------------
// HIP AllReduce for tensor-parallel inference across two GPUs.
//
// HIP-native port of the internal AllReduce pipeline (see allreduce.cu for
// the CUDA original and full design rationale).  Data is exchanged between
// the two GPUs by staging it through mapped pinned host memory over PCIe --
// no peer access required, so it works on any topology and, crucially, has
// lower per-call latency than RCCL's P2P transport for the small tensors that
// dominate token generation.  Used by the tensor-split path alongside RCCL:
// the dispatcher sends latency-bound small reductions here and bandwidth-
// bound large reductions to RCCL (P2P + BF16 round-trip).
//
// Two reduction strategies are selected per call by tensor size:
//
//   * Chunked kernel path (small reductions): a single HIP kernel both
//     stages data through pinned host memory and performs the local sum.
//     Cross-GPU synchronization happens *inside* the kernel (busy-wait on
//     a host-memory flag), which keeps launch overhead low for the
//     latency-sensitive token-generation case.
//
//   * Copy-engine path (large reductions): the transfer is split into
//     D2H + H2D hipMemcpyAsync chunks driven by the GPU's copy engine,
//     followed by a small device-side add kernel.  Cross-GPU
//     synchronization happens *outside* the kernel, via HIP events between
//     streams.  This keeps the compute engine free while large transfers
//     are in flight, which matters for prefill-sized tensors.  Reductions
//     larger than the per-call inner cap are processed by an outer chunker
//     that issues sequential inner calls.
// ---------------------------------------------------------------------------

// ---------------------------------------------------------------------------
// Cross-GPU signal mechanism
//
// One int per (slot, rank) pair in mapped pinned host memory.  Each AR call
// writes a strictly increasing token (= the AR call number) into its own
// arrival int.  The peer spins until its read of the other's arrival int
// equals the token it expects for this call -- a mismatch means the peer
// hasn't arrived yet.  Tokens never repeat over realistic call rates (32-bit
// int wraps in tens of days at thousands of ARs/sec), so arrival ints don't
// need to be reset between calls; we initialize once at pipeline init and
// let the values accumulate.
//
// There is exactly one writer (the owning GPU) and one reader (the peer), so
// we don't need atomics.  A volatile store paired with __threadfence_system()
// provides the release ordering that makes the D2H writes visible system-wide
// before the arrival token is observed.
//
// atomicAdd_system() requires hostNativeAtomicSupported, which is unavailable
// on PCIe-attached GPUs without NVLink, so the volatile path is the portable
// choice (and avoids HIP's spotty system-atomic support entirely).
// ---------------------------------------------------------------------------

static __device__ __forceinline__ void ggml_cuda_ar_signal_set(int * p, int token) {
    *(volatile int *)p = token;
}
static __device__ __forceinline__ int ggml_cuda_ar_signal_get(const int * p) {
    return *(const volatile int *)p;
}

// Fused-stage control (WIP): per-call staging parameters shared between the
// stage kernel (captured as the last node of each device's subgraph graph)
// and the reduce kernel.  Written device-side by the last reduce of each AR
// call (publishing the NEXT call's values); read via volatile so a partially
// updated struct only ever fails the reduce's validation and falls back to
// in-kernel staging.  Not for integration.
struct ggml_cuda_ar_stage_control {
    int slot;        // next call's pool slot
    int token;       // next call's arrival token
    int wire_bf16;   // 1: stage converts F32 -> BF16 wire
    int input_f32;   // 1: stage input is F32
};

// Byte spacing between adjacent arrival ints.  64 bytes (one cache line)
// ensures each GPU/block's arrival slot lives on its own line, preventing
// false-sharing stalls on the polling GPU.
static constexpr size_t GGML_CUDA_AR_ARRIVAL_STRIDE = 64;

// Number of blocks the chunked kernel launches with.  Each block stripes a
// disjoint slice of the data and synchronizes through its own arrival-token
// slot so multiple SMs can pump PCIe stores in parallel.
static constexpr int GGML_CUDA_AR_KERNEL_BLOCKS = 8;

// WIP tuning instrumentation: max profiled calls (ring).  ~32 tokens of the
// 27B at 2-5 ARs/layer/64 layers is plenty for a distribution.
static constexpr size_t GGML_CUDA_AR_PROF_MAX = 4096;

// ---------------------------------------------------------------------------
// Chunked kernel AllReduce -- 2 GPUs, supports float, half, and bfloat16.
//
// Both GPUs run this kernel simultaneously on independent streams.  sendbuf
// and recvbuf live in T_dst (the caller's tensor type); host_mine / host_other
// carry data in T_wire (the on-wire type, possibly narrower than T_dst -- e.g.
// T_dst=F32 with T_wire=BF16 halves the bytes pushed across PCIe).  When
// T_dst == T_wire the casts below are no-ops.
//
// Each GPU runs three phases:
//
//   Phase 1 (all threads): cast sendbuf (T_dst) -> T_wire and store as
//                          single-instruction-width vectors into host_mine.
//                          __threadfence_system() commits these writes to host
//                          memory.
//   Phase 2 (thread 0):    write token to arrival_mine; spin until
//                          arrival_other == token.
//   Phase 3 (all threads): read T_wire vectors from host_other, cast
//                          each element to T_dst, and sum with the local
//                          sendbuf value (also rounded through T_wire so that
//                          both GPUs truncate identically -- this guarantees
//                          bit-equivalent results across the two devices).
//
// Multi-block: blocks stripe vectors across (gridDim.x * blockDim.x) global
// threads to keep multiple SMs issuing PCIe stores in parallel.  Each block
// has its own arrival-token slot (offset by blockIdx.x * ARRIVAL_STRIDE);
// thread 0 of each block signals/spins on that slot independently of other
// blocks.  Tail elements (the leftover < ELEMS_PER_VEC at the end) are
// handled only by block 0 to avoid cross-block writes to the same slots.
// ---------------------------------------------------------------------------
// WIP n>=2 generalization: these are defined at their canonical sites below,
// but the kernel needs them before that, so declare them here.
static constexpr int  GGML_CUDA_AR_POOL_SIZE = 2;
static constexpr size_t GGML_CUDA_AR_MAX_BYTES = 1024 * 1024; // 1 MB

static constexpr size_t GGML_CUDA_AR_COPY_MAX_BYTES = 32 * 1024 * 1024; // 32 MB

// AR wire size at which the copy-engine path takes over from the chunked-
// kernel path.  Override via GGML_CUDA_AR_COPY_THRESHOLD.
static constexpr size_t GGML_CUDA_AR_COPY_THRESHOLD_DEFAULT = 1024 * 1024; // 1 MB
// Spin-budget check decimation: the kernel re-reads clock64() only every
// this many polls.  512 = 2x the measured typical spin count (p50 ~184
// polls, p90 ~283, p99 ~369 on 2x gfx1201 hybrid, depth-16384), rounded up
// to the next power of two — so the true fast path (arrivals in tens of us)
// never executes the clock64() check at all, and the timeout overshoot
// (<= 512 polls, well under 0.1% of the 20 ms budget) is irrelevant.
static constexpr uint32_t GGML_CUDA_AR_SPIN_CHECK_DIV = 512;
// Per-call CE chunk-size heuristic: chunk_bytes = clamp(nbytes / 4, MIN, MAX).
// The /4 keeps ~4 chunks in flight at any moment (good D2H/H2D overlap with
// the peer); the clamps cover the cases where nbytes/4 is too small (per-
// memcpy fixed cost dominates) or too large (chunk-level pipelining stalls).
// Env var GGML_CUDA_AR_COPY_CHUNK_BYTES can override with a fixed value.
static constexpr size_t GGML_CUDA_AR_COPY_CHUNK_BYTES_HEURISTIC_MIN = 512 * 1024;       // 512 KB
static constexpr size_t GGML_CUDA_AR_COPY_CHUNK_BYTES_HEURISTIC_MAX = 2 * 1024 * 1024;  // 2 MB
// Absolute floor that an env-var override is allowed to set; this caps the
// per-slot copy-event array.  256 KB -> up to 128 chunks per 32 MB tensor.
static constexpr size_t GGML_CUDA_AR_COPY_CHUNK_BYTES_MIN = 256 * 1024;
static constexpr int GGML_CUDA_AR_COPY_MAX_CHUNKS =
    static_cast<int>((GGML_CUDA_AR_COPY_MAX_BYTES + GGML_CUDA_AR_COPY_CHUNK_BYTES_MIN - 1) /
                    GGML_CUDA_AR_COPY_CHUNK_BYTES_MIN);



template <typename T_dst, typename T_wire>
static __global__ void ggml_cuda_ar_kernel(
        const T_dst  *              sendbuf,
        T_dst        *              recvbuf,
        T_wire       * __restrict__ host_wire_base,  // contiguous across ranks: (rank*POOL + slot) * BUF_ELEMS
        int         *               arrival_base,    // ((slot*n + rank)*BLOCKS + bid) * ARRIVAL_INTS
        int                         rank,
        int                         n_devices,
        int                         slot,
        int                         count,
        int                         token,
        int64_t *                   prof_spin,
        int64_t *                   prof_start,  // WIP: clock64 at kernel entry (block 0); NULL disables
        bool                        use_sleep,   // true: __builtin_amdgcn_s_sleep(1) poll; false: dummy asm spin
        const ggml_cuda_ar_stage_control * __restrict__ control,  // fused-stage state; NULL disables fast path
        bool                        write_next_control,           // last chunk: publish control for the next call
        int         *               poison_dev,                   // host-mapped flag; written on spin timeout; NULL disables
        uint64_t                    spin_budget_cycles) {         // max clock64() cycles per peer wait; 0 = unbounded

    // Vector unit for the wire type, sized to the arch's widest single-instruction
    // copy (16 B on Volta+/RDNA).  Each phase-1 iter writes one vector to host
    // memory; each phase-3 iter reads one and produces ELEMS_PER_VEC sums.
    constexpr int ELEMS_PER_VEC = ggml_cuda_get_max_cpy_bytes() / sizeof(T_wire);
    constexpr int ARRIVAL_INTS  = (int)(GGML_CUDA_AR_ARRIVAL_STRIDE / sizeof(int));
    // Elements per rank slot in the contiguous host wire buffer (T_wire units).
    constexpr size_t BUF_ELEMS = GGML_CUDA_AR_MAX_BYTES / sizeof(T_wire);

    // Own slot in the contiguous wire buffer; peers are found the same way.
    T_wire * host_mine = host_wire_base + (size_t)(rank * GGML_CUDA_AR_POOL_SIZE + slot) * BUF_ELEMS;

    const int tid       = threadIdx.x;
    const int nt        = blockDim.x;
    const int bid       = blockIdx.x;
    if (prof_start != nullptr && bid == 0 && tid == 0) {
        prof_start[0] = (int64_t) clock64();
    }
    const int gtid      = bid * nt + tid;
    const int gnt       = gridDim.x * nt;
    const int count_vec = count / ELEMS_PER_VEC;
    const int tail      = count_vec * ELEMS_PER_VEC;

    // Fused-stage fast path: if the stage kernel (the captured graph's last
    // node) already staged our shard + arrival token for this call, skip the
    // in-kernel phase 1.  Validate the control's slot/token/types AND our own
    // arrival so a stale, wrong-typed, or absent stage write falls back to
    // in-kernel staging (correct data, no benefit).
    constexpr bool input_is_f32 = std::is_same<T_dst, float>::value;
    constexpr bool wire_is_bf16 = std::is_same<T_wire, nv_bfloat16>::value;
    const int * my_arrival = arrival_base +
        ((size_t)(slot * n_devices + rank) * GGML_CUDA_AR_KERNEL_BLOCKS + bid) * ARRIVAL_INTS;
    // The control lives in DEVICE memory (only the one-time init values pass
    // through the host), so volatile reads are fast AND coherent there; the
    // arrival read is our own slot on the GTT ring, also stage-written and
    // completed on this stream.  (Plain cached loads of GTT are NOT coherent
    // -- L2 does not snoop host-mapped writes -- so they must stay volatile.)
    bool stage_done = false;
    if (control != nullptr) {
        stage_done =
            ggml_cuda_ar_signal_get(&control->slot)      == slot &&
            ggml_cuda_ar_signal_get(&control->token)     == token &&
            ggml_cuda_ar_signal_get(&control->wire_bf16) == (int) wire_is_bf16 &&
            ggml_cuda_ar_signal_get(&control->input_f32) == (int) input_is_f32 &&
            ggml_cuda_ar_signal_get(my_arrival)          == token;
    }

    // Phase 1: cast sendbuf (T_dst) -> host_mine (T_wire) and store as vectors.
    if (!stage_done) {
        for (int i = gtid; i < count_vec; i += gnt) {
            const int off = i * ELEMS_PER_VEC;
            T_wire wire[ELEMS_PER_VEC];
            #pragma unroll
            for (int k = 0; k < ELEMS_PER_VEC; ++k) {
                wire[k] = ggml_cuda_cast<T_wire>(sendbuf[off + k]);
            }
            ggml_cuda_memcpy_1<sizeof(wire)>(&host_mine[off], wire);
        }
        if (bid == 0 && tid < count - tail) {
            host_mine[tail + tid] = ggml_cuda_cast<T_wire>(sendbuf[tail + tid]);
        }
    }

    // Commit this block's host writes before signalling.
    __threadfence_system();
    __syncthreads();

    // Set by thread 0 if its peer wait exceeds the budget; after the
    // __syncthreads() below every thread sees it and the block skips phase 3
    // (recvbuf keeps the local shard; the host detects the poison flag and
    // re-syncs the devices with a butterfly AllReduce).
    __shared__ int s_ar_timeout;

    // Phase 2: thread 0 of each block signals on its own arrival slot, then
    // spins for the matching slot from peer.  Per-block tokens mean blocks
    // proceed independently -- no inter-block barrier needed.  Block 0's
    // spin window is recorded when profiling (clock64).
    if (tid == 0) {
        s_ar_timeout = 0;
        // Arrival slots are contiguous per rank: ((slot*n + rank)*BLOCKS + bid).
        const size_t arr_int = (size_t)(slot * n_devices + rank) * GGML_CUDA_AR_KERNEL_BLOCKS + bid;
        int * my_slot = arrival_base + arr_int * ARRIVAL_INTS;

        if (prof_spin != nullptr && bid == 0) {
            prof_spin[0] = (int64_t) clock64();
        }
        if (!stage_done) {
            ggml_cuda_ar_signal_set(my_slot, token);
            __threadfence_system(); // make our signal visible system-wide
        }

        // Wait for EVERY peer's token for this call before reading its data.
        bool timed_out = false;
        uint32_t poll_cnt = 0;
        const uint64_t wait_t0 = clock64();
        for (int j = 0; j < n_devices; ++j) {
            if (j == rank) continue;
            const int * other_slot = arrival_base +
                ((size_t)(slot * n_devices + j) * GGML_CUDA_AR_KERNEL_BLOCKS + bid) * ARRIVAL_INTS;
            // One conditional branch per poll: exit the poll loop on the
            // peer's arrival, or on a decimation tick (bit test on the poll
            // counter, every GGML_CUDA_AR_SPIN_CHECK_DIV polls) to re-check
            // the spin budget.  A tick without a timeout keeps polling the
            // SAME peer (outer loop); the arrival exits it.  (Merging the two
            // checks keeps the hot inner loop to a single branch.)
            while (true) {
                while (true) {
                    const bool arrived = ggml_cuda_ar_signal_get(other_slot) == token;
                    const bool tick = (++poll_cnt & (GGML_CUDA_AR_SPIN_CHECK_DIV - 1)) == 0;
                    if (arrived | tick) {
                        break;
                    }
                    // HIP has no __nanosleep; default to the arch sleep
                    // instruction (validated by the dual-7900xtx RCCL-fallback
                    // port: s_sleep(1) is the RDNA3 polling idiom), fall back
                    // to a bounded dummy spin when GGML_CUDA_AR_SLEEP=0.
                    if (use_sleep) {
                        __builtin_amdgcn_s_sleep(1);
                    } else {
                        #pragma unroll
                        for (int i = 0; i < 16; ++i) {
                            asm volatile("" ::: "memory");
                        }
                    }
                }
                if (ggml_cuda_ar_signal_get(other_slot) == token) {
                    // Arrived normally; on to the next peer.
                    break;
                }
                // Decimation tick without arrival: the peer's arrival can be
                // lost on a PCIe hiccup, and an unbounded spin here is what
                // makes the compute queue non-removable on RDNA4 (driver
                // REMOVE_QUEUE fails in MES -> MODE1 reset or whole-machine
                // freeze).  Exceeding the budget turns that into one dropped
                // AR call.
                if (spin_budget_cycles > 0 &&
                    (uint64_t) (clock64() - wait_t0) >= spin_budget_cycles) {
                    timed_out = true;
                    break;
                }
                // Budget not expired: keep polling the same peer.
            }
            if (timed_out) break;
        }

        if (timed_out) {
            // Poison the host-mapped flag so the host re-syncs the devices
            // with a butterfly AllReduce; skip the next-call control publish
            // (it would be validated against a reduction that never ran).
            s_ar_timeout = 1;
            if (poison_dev != nullptr) {
                __threadfence_system();
                *(volatile int *)poison_dev = 1;
            }
        } else {
            if (prof_spin != nullptr && bid == 0) {
                prof_spin[1] = (int64_t) clock64();
            }

            // Publish the stage control for the NEXT call (last chunk only).  The
            // next subgraph's stage kernel (in-graph) reads these values; the next
            // reduce validates them, so a torn/absent update is always safe.
            if (write_next_control && bid == 0 && control != nullptr) {
                ggml_cuda_ar_stage_control next;
                next.slot      = (slot + 1) % GGML_CUDA_AR_POOL_SIZE;
                next.token     = token + 1;
                next.wire_bf16 = wire_is_bf16 ? 1 : 0;
                next.input_f32 = input_is_f32 ? 1 : 0;
                volatile ggml_cuda_ar_stage_control * ctl =
                    const_cast<volatile ggml_cuda_ar_stage_control *>(control);
                ctl->slot      = next.slot;
                ctl->token     = next.token;
                ctl->wire_bf16 = next.wire_bf16;
                ctl->input_f32 = next.input_f32;
                __threadfence_system();
            }
        }
    }

    __syncthreads();

    // Spin timeout: exit promptly without phase 3 so the queue stays
    // removable by the driver; the tensor keeps the local shard and the host
    // falls back to a butterfly AllReduce to re-sync the devices.
    if (s_ar_timeout != 0) {
        return;
    }

    // Acquire peer's host_other writes (this block's stripe of them).
    __threadfence_system();

    // Phase 3: read every peer's T_wire vector, cast both sides through T_wire
    // for bit-equivalence, sum in float, and write back to recvbuf.  Each rank
    // rounds its own contribution through T_wire first, then adds every peer's
    // T_wire value, so the result is bit-identical on every device (and for
    // n_devices == 2 identical to the original pairwise sum).
    {
        // Precompute peer slot bases once (per rank, per call).
        const T_wire * host_peers[GGML_CUDA_MAX_DEVICES];
        int n_peers = 0;
        for (int j = 0; j < n_devices; ++j) {
            if (j == rank) continue;
            host_peers[n_peers++] =
                host_wire_base + (size_t)(j * GGML_CUDA_AR_POOL_SIZE + slot) * BUF_ELEMS;
        }
        for (int i = gtid; i < count_vec; i += gnt) {
            const int off = i * ELEMS_PER_VEC;
            T_wire own[ELEMS_PER_VEC];
            #pragma unroll
            for (int k = 0; k < ELEMS_PER_VEC; ++k) {
                own[k] = ggml_cuda_cast<T_wire>(sendbuf[off + k]);
            }
            T_wire peer[GGML_CUDA_MAX_DEVICES][ELEMS_PER_VEC];
            if (stage_done) {
                // Fused path: the peer wire was written by SDMA memcpy NODES,
                // which bypass the GPU L2 -- plain cached loads hit STALE
                // lines from prior calls.  Volatile loads (glc) refetch from
                // host memory, which is where the memcpy completed.
                for (int p = 0; p < n_peers; ++p) {
                    #pragma unroll
                    for (int k = 0; k < ELEMS_PER_VEC; ++k) {
                        peer[p][k] = *(const volatile T_wire *)&host_peers[p][off + k];
                    }
                }
            } else {
                for (int p = 0; p < n_peers; ++p) {
                    ggml_cuda_memcpy_1<sizeof(peer[0])>(peer[p], &host_peers[p][off]);
                }
            }
            #pragma unroll
            for (int k = 0; k < ELEMS_PER_VEC; ++k) {
                float acc = ggml_cuda_cast<float>(own[k]);
                for (int p = 0; p < n_peers; ++p) {
                    acc += ggml_cuda_cast<float>(peer[p][k]);
                }
                recvbuf[off + k] = ggml_cuda_cast<T_dst>(acc);
            }
        }
        if (bid == 0 && tid < count - tail) {
            float acc = ggml_cuda_cast<float>(ggml_cuda_cast<T_wire>(sendbuf[tail + tid]));
            for (int p = 0; p < n_peers; ++p) {
                acc += ggml_cuda_cast<float>(host_peers[p][tail + tid]);
            }
            recvbuf[tail + tid] = ggml_cuda_cast<T_dst>(acc);
        }
    }
}

// Fused-mode stage kernel (WIP): converts this device's shard (the subgraph's
// last node output) to BF16 in a DEVICE scratch buffer and writes the copy-done
// marker.  The actual host_wire + arrival writes are done by D2H memcpy NODES
// (SDMA) captured right after this kernel -- memcpy completion IS the
// host-visibility barrier, so no __threadfence_system() is needed here
// (measured ~50 us in-graph on RDNA4, which killed the compute-kernel variant).
// No GTT writes from compute kernels at all.
// v2 control-based stage kernel: converts the shard, writes the wire (GTT),
// fences (the writer fence is REQUIRED -- the peers' L2 sees only
// system-fenced writes), then signals the arrival.  Reads the control at
// replay so the baked graph params (slot/token) rotate per call.  This is the
// only captured-node design that is coherent on this platform: D2H memcpy
// nodes are NOT captured (executed once at hook time) and SDMA bypasses the
// GPU L2, so the SDMA-based v4 variant cannot work.
static __global__ void ggml_cuda_ar_stage_kernel(
        const float * __restrict__ sendbuf,   // F32 shard (the subgraph tail)
        nv_bfloat16 * __restrict__ host_wire_base, // device mapping of host_wire
        int         *               arrival_base,  // device mapping of the arrival ring
        const ggml_cuda_ar_stage_control * __restrict__ control,  // per-device stage state
        int                         rank,
        int                         n_devices,
        int                         count) {

    constexpr size_t BUF_ELEMS = GGML_CUDA_AR_MAX_BYTES / sizeof(nv_bfloat16);
    constexpr int    ARRIVAL_INTS = (int)(GGML_CUDA_AR_ARRIVAL_STRIDE / sizeof(int));

    const int tid = threadIdx.x;
    const int bid = blockIdx.x;
    const int slot  = ggml_cuda_ar_signal_get(&control->slot);
    const int token = ggml_cuda_ar_signal_get(&control->token);

    nv_bfloat16 * wire = host_wire_base + (size_t)(rank * GGML_CUDA_AR_POOL_SIZE + slot) * BUF_ELEMS;

    const int gtid = bid * blockDim.x + tid;
    const int gnt  = gridDim.x * blockDim.x;
    for (int i = gtid; i < count; i += gnt) {
        wire[i] = ggml_cuda_cast<nv_bfloat16>(sendbuf[i]);
    }
    // Writer fence: make the GTT wire writes visible system-wide BEFORE the
    // arrival is signalled.  (The peers' plain loads then see the data; the
    // in-graph cost of this fence is the fusion's price -- measured ~50 us in
    // the pre-wedge session, re-measured on the healthy machine below.)
    __threadfence_system();
    __syncthreads();
    if (tid == 0 && bid == 0) {
        // Signal EVERY block's arrival slot so the reduce can launch the full
        // block grid (fast phase-3) with uniform stage_done -- not just block 0.
        int * base = arrival_base +
            ((size_t)(slot * n_devices + rank) * GGML_CUDA_AR_KERNEL_BLOCKS) * ARRIVAL_INTS;
        for (int b = 0; b < GGML_CUDA_AR_KERNEL_BLOCKS; ++b) {
            ggml_cuda_ar_signal_set(base + (size_t)b * ARRIVAL_INTS, token);
        }
        __threadfence_system();
    }
}

struct ggml_cuda_ar_event_slot {
    hipEvent_t app = nullptr;  // upstream computation complete
    hipEvent_t h2d = nullptr;  // copy-engine H2Ds complete (handoff AR stream -> compute stream)
    hipEvent_t ker = nullptr;  // AR-done on the compute stream (pool-wraparound)
    hipEvent_t cpy[GGML_CUDA_AR_COPY_MAX_CHUNKS];  // per-chunk H2D done
};

// One allocation, host handle + device-mapped pointer, kept together in
// one place, with the host handle preserved for hipHostFree.  Used where the
// CPU never touches the buffer -- only the device reads/writes via the mapped
// device pointer.
struct ggml_cuda_ar_host_mapping {
    uint8_t * host = nullptr;   // hipHostFree handle; also the H-side ptr for hipMemcpyAsync
    uint8_t * dev  = nullptr;   // device-side pointer for kernels / hipMemset

    hipError_t alloc(size_t bytes) {
        hipError_t rc = hipHostMalloc(reinterpret_cast<void **>(&host), bytes,
                                      hipHostMallocPortable | hipHostMallocMapped);
        if (rc != hipSuccess) {
            host = nullptr;
            return rc;
        }
        rc = hipHostGetDevicePointer(reinterpret_cast<void **>(&dev), host, 0);
        if (rc != hipSuccess) {
            CUDA_CHECK(hipHostFree(host));
            host = nullptr;
            dev  = nullptr;
        }
        return rc;
    }

    void free() {
        if (host) {
            CUDA_CHECK(hipHostFree(host));
            host = nullptr;
            dev  = nullptr;
        }
    }
};

struct ggml_cuda_ar_pipeline {
    int      n_devices;
    int      devices[GGML_CUDA_MAX_DEVICES];
    size_t   buf_bytes;    // bytes per rank slot in host_wire[]
    size_t   copy_bytes;   // bytes per device in host_large[] / dev_tmp[]
    size_t   copy_threshold;
    size_t   copy_chunk_bytes;
    size_t   bf16_threshold; // tensors >= this size (bytes) are reduced via FP32->BF16 round-trip; 0 disables
    uint64_t call_count;
    bool     use_sleep;      // GGML_CUDA_AR_SLEEP: s_sleep poll vs dummy spin (WIP)
    bool     fused;          // GGML_CUDA_AR_FUSED: stage captured into subgraph graphs (WIP)
    bool     pace;           // GGML_CUDA_AR_PACE: host-side lockstep -- poll peers' prev AR before enqueueing (WIP)
    ggml_cuda_ar_stage_control * stage_control_dev[GGML_CUDA_MAX_DEVICES]; // per-device stage control (hipMalloc)
    ggml_cuda_ar_stage_control stage_control_host;    // init values (one-time host copy)
    nv_bfloat16 *             stage_scratch[GGML_CUDA_MAX_DEVICES]; // per-device BF16 convert scratch

    // --- WIP tuning instrumentation (GGML_CUDA_AR_PROFILE=1) ------------
    // Device-side per-call timing around each all-reduce; a distribution is
    // printed at pipeline teardown.  Zero cost when disabled (two pointer
    // checks per call).  Not for integration.
    bool                     prof_enabled;
    hipEvent_t               prof_t0[GGML_CUDA_AR_PROF_MAX];
    hipEvent_t               prof_t1[GGML_CUDA_AR_PROF_MAX];
    int64_t                  prof_ne[GGML_CUDA_AR_PROF_MAX];
    int64_t *                prof_spin[GGML_CUDA_MAX_DEVICES]; // dev mem: [PROF_MAX][2] clock64 (start,end)
    int64_t *                prof_start[GGML_CUDA_MAX_DEVICES]; // dev mem: [PROF_MAX] clock64 at kernel entry
    size_t                   prof_n;
    // --- end WIP instrumentation -----------------------------------------

    // Per-device resources.
    ggml_cuda_ar_host_mapping host_wire;     // pinned staging (chunked kernel), contiguous across ranks: [rank*POOL + slot] * buf_bytes
    ggml_cuda_ar_host_mapping host_large[GGML_CUDA_MAX_DEVICES]; // pinned staging (copy-engine)
    char *                    dev_tmp[GGML_CUDA_MAX_DEVICES];    // device scratch for copy-engine path
    hipStream_t              streams[GGML_CUDA_MAX_DEVICES];   // non-blocking
    ggml_cuda_ar_event_slot  ev_pool[GGML_CUDA_MAX_DEVICES][GGML_CUDA_AR_POOL_SIZE];

    // Copy-engine: per-device "I finished reading my peer's host_large"
    // event.  Indexed by RECORDER device.  Recorded same-device on streams[i]
    // after stage 2's last H2D from host_large[peer].  Waited cross-device
    // by peer's stage-1 stream before the next AR overwrites host_large[peer].
    hipEvent_t              host_large_read_done[GGML_CUDA_MAX_DEVICES];
    bool                     host_large_read_done_valid;

    // Copy-engine: per-device "my add_kernel is done with dev_tmp" event.
    // Recorded on the compute stream after each add_kernel; the AR stream
    // waits on it before the next copy_impl's H2D overwrites dev_tmp.  Lets us
    // single-buffer dev_tmp despite add_kernel running on a separate stream.
    hipEvent_t              dev_tmp_kernel_done[GGML_CUDA_MAX_DEVICES];
    bool                     dev_tmp_kernel_done_valid;

    // Arrival ring: ARRIVAL_STRIDE bytes between adjacent ints.  Mapped pinned
    // memory; CPU never reads/writes -- only the kernel and hipMemset.
    // Indexed by the kernels via ((slot*n + rank)*BLOCKS + bid) * ARRIVAL_INTS.
    ggml_cuda_ar_host_mapping arrival;

    // Bounded-spin poison flag: one host-mapped (pinned) int.  Written by the
    // chunked kernel when a peer wait exceeds spin_timeout_ms; read/cleared by
    // the host in ggml_cuda_ar_allreduce.  64 bytes = one cache line.
    ggml_cuda_ar_host_mapping poison;
    uint32_t spin_timeout_ms;       // GGML_CUDA_AR_SPIN_TIMEOUT_MS; 0 = unbounded (legacy)
    uint64_t spin_budget_cycles;    // timeout converted to clock64() cycles
};

// Combined load-convert-add kernel.  The peer's contribution arrives as T_src
// (which may be a lower-precision type than T_dst when the BF16 round-trip is
// active).  For bit-equivalence between the two GPUs, dst is first rounded
// through T_src's precision via ggml_cuda_cast -- peer already truncated its
// own value the same way before sending -- so both sides perform identical
// arithmetic.  When T_dst == T_src the round-trip cast is a no-op.
template <typename T_dst, typename T_src>
static __global__ void ggml_cuda_ar_add_kernel(
        T_dst       * __restrict__ dst,
        const T_src * __restrict__ src,
        int count) {
    const int tid = blockIdx.x * blockDim.x + threadIdx.x;
    const int nt  = gridDim.x * blockDim.x;
    for (int i = tid; i < count; i += nt) {
        const T_src d_low = ggml_cuda_cast<T_src>(dst[i]);
        dst[i] = ggml_cuda_cast<T_dst>(
            ggml_cuda_cast<float>(d_low) + ggml_cuda_cast<float>(src[i]));
    }
}

// ---------------------------------------------------------------------------
// Pipeline structure
// ---------------------------------------------------------------------------

// Number of slots in the event / arrival ring.  Two slots is sufficient:
// lockstep guarantees the two GPUs are at most one AR (or chunk) apart, so
// slot[N%2] is always safe to reuse -- peer has already consumed slot[N%2]
// from AR N-2 by the time we get to AR N.  acquire_slot's
// hipEventSynchronize on ev.ker for both devices makes that consumption
// explicit before we overwrite host_buf[slot] for the new AR.


// Copy-engine path: largest tensor accepted on this path; sets host_large /
// dev_tmp allocation size.

// ---------------------------------------------------------------------------
// WIP fused-stage hook table: the CUDA backend calls ggml_cuda_ar_stage_hook_run
// during graph capture so the stage kernel becomes the captured graph's last
// node.  The table is empty unless a pipeline was initialized in fused mode.
// ---------------------------------------------------------------------------
static ggml_cuda_ar_stage_fn  ggml_cuda_ar_stage_hook_fns[GGML_CUDA_MAX_DEVICES];
static void *                 ggml_cuda_ar_stage_hook_data[GGML_CUDA_MAX_DEVICES];

void ggml_cuda_ar_stage_hook_set(int device, ggml_cuda_ar_stage_fn fn, void * user_data) {
    GGML_ASSERT(device >= 0 && device < GGML_CUDA_MAX_DEVICES);
    ggml_cuda_ar_stage_hook_fns[device]  = fn;
    ggml_cuda_ar_stage_hook_data[device] = user_data;
}

void ggml_cuda_ar_stage_hook_run(int device, cudaStream_t stream,
                                 const float * data, int64_t count) {
    ggml_cuda_ar_stage_fn fn = ggml_cuda_ar_stage_hook_fns[device];
    if (fn == nullptr) {
        return;
    }
    fn(device, stream, data, count, ggml_cuda_ar_stage_hook_data[device]);
}

// Hook callback: launch the stage kernel on the capturing stream.  The
// launch is recorded as the graph's last node; its args (wire/arrival/control
// addresses, rank, n) are stable across calls, and the per-call slot/token
// come from the control buffer at run time.
static void ggml_cuda_ar_stage_hook_fn(int device, cudaStream_t stream,
                                       const float * data, int64_t count, void * user_data) {
    auto * p = static_cast<ggml_cuda_ar_pipeline *>(user_data);
    int rank = -1;
    for (int i = 0; i < p->n_devices; ++i) {
        if (p->devices[i] == device) { rank = i; break; }
    }
    if (rank < 0 || data == nullptr || count <= 0 ||
        count > (int64_t)(GGML_CUDA_AR_MAX_BYTES / sizeof(float))) {
        return;
    }
    // The v2 stage path always uses a BF16 wire (the kernel converts F32 ->
    // BF16 unconditionally); the bf16_threshold routing lives in the AR
    // dispatcher, not here.
    ggml_cuda_set_device(device);
    // v2 stage: one captured kernel does convert + wire write + writer fence +
    // arrival.  Reads the per-device control at replay for the rotating
    // slot/token.  (The SDMA/memcpy-node v4 variant is NOT captured by HIP
    // graphs on this platform and cannot work.)
    ggml_cuda_ar_stage_kernel<<<dim3(GGML_CUDA_AR_KERNEL_BLOCKS), dim3(256), 0, stream>>>(
        data,
        reinterpret_cast<nv_bfloat16 *>(p->host_wire.dev),
        reinterpret_cast<int *>(p->arrival.dev),
        p->stage_control_dev[rank],
        rank,
        p->n_devices,
        (int) count);
    CUDA_CHECK(hipGetLastError());
}

static uint64_t ggml_cuda_ar_env_u64(const char * name, uint64_t default_value) {
    const char * value = getenv(name);
    if (value == nullptr || value[0] == '\0') {
        return default_value;
    }

    char * end = nullptr;
    const unsigned long long parsed = strtoull(value, &end, 10);
    return end != value ? (uint64_t) parsed : default_value;
}

struct ggml_cuda_ar_slot_info {
    int slot;
    int token;
};

static ggml_cuda_ar_slot_info ggml_cuda_ar_acquire_slot(ggml_cuda_ar_pipeline * p) {
    const int  slot        = static_cast<int>(p->call_count % GGML_CUDA_AR_POOL_SIZE);
    const bool pool_lapped = p->call_count >= GGML_CUDA_AR_POOL_SIZE;
    p->call_count++;

    if (pool_lapped) {
        for (int i = 0; i < p->n_devices; ++i) {
            ggml_cuda_set_device(p->devices[i]);
            CUDA_CHECK(hipEventSynchronize(p->ev_pool[i][slot].ker));
        }
    }

    return { slot, (int) p->call_count };
}

// Per-AR copy-engine chunk size: env-var override if set, else heuristic
// (clamp(nbytes/4, HEURISTIC_MIN, HEURISTIC_MAX)).
static size_t ggml_cuda_ar_chunk_bytes(const ggml_cuda_ar_pipeline * p, size_t nbytes) {
    if (p->copy_chunk_bytes > 0) {
        return p->copy_chunk_bytes;
    }
    return std::min(GGML_CUDA_AR_COPY_CHUNK_BYTES_HEURISTIC_MAX,
                    std::max(GGML_CUDA_AR_COPY_CHUNK_BYTES_HEURISTIC_MIN, nbytes / 4));
}

static void ggml_cuda_ar_wait_for_compute(
        ggml_cuda_ar_pipeline * p, ggml_backend_cuda_context * cuda_ctx, int rank, int slot) {
    ggml_cuda_ar_event_slot & ev = p->ev_pool[rank][slot];
    CUDA_CHECK(hipEventRecord(ev.app, cuda_ctx->stream()));
    CUDA_CHECK(hipStreamWaitEvent(p->streams[rank], ev.app));
}

// ---------------------------------------------------------------------------
// Init / free
// ---------------------------------------------------------------------------

ggml_cuda_ar_pipeline * ggml_cuda_ar_pipeline_init(const int * devices, size_t n_devices) {

    if (n_devices < 2 || n_devices > GGML_CUDA_MAX_DEVICES) {
        GGML_LOG_DEBUG("%s: internal AllReduce supports n_devices in [2, %d] (got %zu); "
                       "falling back\n", __func__, GGML_CUDA_MAX_DEVICES, n_devices);
        return nullptr;
    }

    // RDNA4-only gate: the internal/hybrid all-reduce is verified ONLY on
    // RDNA4 (gfx1200/gfx1201).  On any other architecture the pipeline is
    // not created and the allreduce dispatch falls back to the default
    // (RCCL) path, until community verification exists (e.g. RDNA3 pairs).
    for (size_t i = 0; i < n_devices; ++i) {
        hipDeviceProp_t prop;
        ggml_cuda_set_device(devices[i]);
        if (hipGetDeviceProperties(&prop, devices[i]) != hipSuccess) {
            GGML_LOG_ERROR("%s: hipGetDeviceProperties failed for device %d; falling back\n",
                           __func__, devices[i]);
            return nullptr;
        }
        const char * arch = prop.gcnArchName;   // e.g. "gfx1201:xnack-"
        const bool rdna4  = strncmp(arch, "gfx1200", 7) == 0 ||
                            strncmp(arch, "gfx1201", 7) == 0;
        if (!rdna4) {
            GGML_LOG_WARN("%s: internal all-reduce is RDNA4-only (gfx1200/gfx1201); "
                          "device %d reports %s -- falling back to the default path\n",
                          __func__, devices[i], arch);
            return nullptr;
        }
    }

    auto * p = new ggml_cuda_ar_pipeline{};
    p->n_devices        = n_devices;
    p->copy_bytes       = GGML_CUDA_AR_COPY_MAX_BYTES;
    p->copy_threshold   = ggml_cuda_ar_env_u64("GGML_CUDA_AR_COPY_THRESHOLD", GGML_CUDA_AR_COPY_THRESHOLD_DEFAULT);
    // 0 = use the per-call heuristic (default).  Non-zero env value forces a
    // fixed chunk size for diagnostics, with a floor at COPY_CHUNK_BYTES_MIN.
    p->copy_chunk_bytes = ggml_cuda_ar_env_u64("GGML_CUDA_AR_COPY_CHUNK_BYTES", 0);
    if (p->copy_chunk_bytes > 0 && p->copy_chunk_bytes < GGML_CUDA_AR_COPY_CHUNK_BYTES_MIN) {
        GGML_LOG_WARN("%s: GGML_CUDA_AR_COPY_CHUNK_BYTES=%zu below minimum %zu; clamping\n",
                      __func__, p->copy_chunk_bytes, GGML_CUDA_AR_COPY_CHUNK_BYTES_MIN);
        p->copy_chunk_bytes = GGML_CUDA_AR_COPY_CHUNK_BYTES_MIN;
    }
    // Default 1: BF16 round-trip is always on for F32 inputs (any non-zero
    // ne).  Set GGML_CUDA_AR_BF16_THRESHOLD=0 to disable, or to a larger
    // byte threshold to opt out for small tensors.
    p->bf16_threshold   = ggml_cuda_ar_env_u64("GGML_CUDA_AR_BF16_THRESHOLD", 1);
    p->use_sleep        = ggml_cuda_ar_env_u64("GGML_CUDA_AR_SLEEP", 1) != 0;
    p->fused            = ggml_cuda_ar_env_u64("GGML_CUDA_AR_FUSED", 0) != 0;
    if (p->fused) {
        GGML_LOG_WARN("%s: fused-stage mode enabled (GGML_CUDA_AR_FUSED=1); "
                      "stage kernel is captured into subgraph graphs (WIP)\n", __func__);
    }
    p->pace             = ggml_cuda_ar_env_u64("GGML_CUDA_AR_PACE", 0) != 0;
    if (p->pace) {
        GGML_LOG_WARN("%s: host-side lockstep pacing enabled (GGML_CUDA_AR_PACE=1); "
                      "poll peers' prev AR before enqueueing (WIP)\n", __func__);
    }
    // devices[] must be filled before any per-device hipMalloc.  Profile
    // alloc used p->devices[] while it was still zero, so every buffer
    // landed on GPU 0 and MTP's second pipeline hung GPU 1 (gfx1201).
    for (size_t i = 0; i < n_devices; ++i) {
        p->devices[i] = devices[i];
    }
    p->prof_enabled     = ggml_cuda_ar_env_u64("GGML_CUDA_AR_PROFILE", 0) != 0;
    if (p->prof_enabled) {
        GGML_LOG_WARN("%s: per-call profiling enabled (GGML_CUDA_AR_PROFILE=1); "
                      "this is WIP tuning instrumentation\n", __func__);
        for (size_t i = 0; i < n_devices; ++i) {
            ggml_cuda_set_device(p->devices[i]);
            if (hipMalloc(reinterpret_cast<void **>(&p->prof_spin[i]),
                          GGML_CUDA_AR_PROF_MAX * 2 * sizeof(int64_t)) != hipSuccess ||
                hipMalloc(reinterpret_cast<void **>(&p->prof_start[i]),
                          GGML_CUDA_AR_PROF_MAX * sizeof(int64_t)) != hipSuccess) {
                GGML_LOG_ERROR("%s: prof alloc failed for device %d\n", __func__, p->devices[i]);
                ggml_cuda_ar_pipeline_free(p);
                return nullptr;
            }
        }
    }

    // Per-device streams and event pools.
    for (size_t i = 0; i < n_devices; ++i) {
        ggml_cuda_set_device(p->devices[i]);

        hipStream_t stream = nullptr;
        if (hipStreamCreateWithFlags(&stream, hipStreamNonBlocking) != hipSuccess) {
            GGML_LOG_ERROR("%s: hipStreamCreateWithFlags failed for device %d\n",
                           __func__, p->devices[i]);
            ggml_cuda_ar_pipeline_free(p);
            return nullptr;
        }
        p->streams[i] = stream;

        for (int s = 0; s < GGML_CUDA_AR_POOL_SIZE; ++s) {
            bool ok =
                hipEventCreateWithFlags(&p->ev_pool[i][s].app, hipEventDisableTiming) == hipSuccess &&
                hipEventCreateWithFlags(&p->ev_pool[i][s].h2d, hipEventDisableTiming) == hipSuccess &&
                hipEventCreateWithFlags(&p->ev_pool[i][s].ker, hipEventDisableTiming) == hipSuccess;
            for (int c = 0; ok && c < GGML_CUDA_AR_COPY_MAX_CHUNKS; ++c) {
                ok = hipEventCreateWithFlags(&p->ev_pool[i][s].cpy[c], hipEventDisableTiming) == hipSuccess;
            }
            if (!ok) {
                GGML_LOG_ERROR("%s: hipEventCreate failed for device %d slot %d\n",
                               __func__, p->devices[i], s);
                ggml_cuda_ar_pipeline_free(p);
                return nullptr;
            }
        }

        // Pacing: pre-record every slot's end-of-AR event so the first calls'
        // lockstep polls never spin on unrecorded events.
        for (int s = 0; s < GGML_CUDA_AR_POOL_SIZE; ++s) {
            CUDA_CHECK(hipEventRecord(p->ev_pool[i][s].ker, p->streams[i]));
        }
        CUDA_CHECK(hipStreamSynchronize(p->streams[i]));

        if (hipEventCreateWithFlags(&p->host_large_read_done[i], hipEventDisableTiming) != hipSuccess) {
            GGML_LOG_ERROR("%s: hipEventCreate for host_large_read_done failed for device %d\n",
                           __func__, p->devices[i]);
            ggml_cuda_ar_pipeline_free(p);
            return nullptr;
        }
        if (hipEventCreateWithFlags(&p->dev_tmp_kernel_done[i], hipEventDisableTiming) != hipSuccess) {
            GGML_LOG_ERROR("%s: hipEventCreate for dev_tmp_kernel_done failed for device %d\n",
                           __func__, p->devices[i]);
            ggml_cuda_ar_pipeline_free(p);
            return nullptr;
        }
    }

    // Arrival ring: cache-line padded so each GPU's int is on its own line.
    const size_t arrival_bytes =
        (size_t)GGML_CUDA_AR_POOL_SIZE * n_devices *
        GGML_CUDA_AR_KERNEL_BLOCKS * GGML_CUDA_AR_ARRIVAL_STRIDE;
    if (p->arrival.alloc(arrival_bytes) != hipSuccess) {
        GGML_LOG_ERROR("%s: alloc for arrival ring failed (%zu bytes)\n",
                       __func__, arrival_bytes);
        ggml_cuda_ar_pipeline_free(p);
        return nullptr;
    }
    ggml_cuda_set_device(p->devices[0]);
    if (hipMemset(p->arrival.dev, 0, arrival_bytes) != hipSuccess) {
        GGML_LOG_ERROR("%s: hipMemset for arrival ring failed (%zu bytes)\n",
                       __func__, arrival_bytes);
        ggml_cuda_ar_pipeline_free(p);
        return nullptr;
    }

    // Bounded-spin timeout: the budget is expressed in clock64() cycles,
    // assuming ~2 GHz so the real-time timeout is at or below the configured
    // ms (a lower GPU clock only makes the budget longer, still far below
    // the driver's queue fence timeout).  0 disables (legacy unbounded spin).
    p->spin_timeout_ms    = (uint32_t) ggml_cuda_ar_env_u64("GGML_CUDA_AR_SPIN_TIMEOUT_MS", 20);
    p->spin_budget_cycles = (uint64_t) p->spin_timeout_ms * 2000000ull;
    if (p->poison.alloc(64) != hipSuccess) {
        GGML_LOG_ERROR("%s: alloc for spin-timeout poison flag failed\n", __func__);
        ggml_cuda_ar_pipeline_free(p);
        return nullptr;
    }
    *(int *) p->poison.host = 0;

    // Per-device pinned staging buffers -- POOL_SIZE-deep ring so the chunked-
    // kernel can write the next slot's data while the peer is still reading
    // the previous slot's. Indexed by (slot * buf_bytes) at the call site.
    p->buf_bytes = GGML_CUDA_AR_MAX_BYTES;
    const size_t host_wire_total = (size_t) GGML_CUDA_AR_POOL_SIZE * n_devices * p->buf_bytes;
    if (p->host_wire.alloc(host_wire_total) != hipSuccess) {
        GGML_LOG_ERROR("%s: alloc for staging failed (%zu bytes)\n",
                       __func__, host_wire_total);
        ggml_cuda_ar_pipeline_free(p);
        return nullptr;
    }

    if (p->fused) {
        // Stage control: device-mapped so the stage kernel (baked into graphs)
        // and the reduce kernel share per-call slot/token/type state without
        // host-side copies.  Initial values match the first acquire_slot
        // (call_count 0 -> slot 0, token 1; F32 input, BF16 wire).
        p->stage_control_host = { 0, 1, 1, 1 };
        for (size_t i = 0; i < n_devices; ++i) {
            ggml_cuda_set_device(p->devices[i]);
            if (hipMalloc(reinterpret_cast<void **>(&p->stage_control_dev[i]),
                          sizeof(ggml_cuda_ar_stage_control)) != hipSuccess ||
                hipMalloc(reinterpret_cast<void **>(&p->stage_scratch[i]),
                          GGML_CUDA_AR_MAX_BYTES / 2) != hipSuccess) {
                GGML_LOG_ERROR("%s: alloc for stage state failed\n", __func__);
                ggml_cuda_ar_pipeline_free(p);
                return nullptr;
            }
            if (hipMemcpy(p->stage_control_dev[i], &p->stage_control_host,
                          sizeof(ggml_cuda_ar_stage_control), hipMemcpyHostToDevice) != hipSuccess) {
                GGML_LOG_ERROR("%s: failed to init stage control\n", __func__);
                ggml_cuda_ar_pipeline_free(p);
                return nullptr;
            }
        }
        for (size_t i = 0; i < n_devices; ++i) {
            ggml_cuda_ar_stage_hook_set(p->devices[i], ggml_cuda_ar_stage_hook_fn, p);
        }
    }

    // Copy-engine path: pinned host staging + device scratch, sized for the
    // largest tensor we accept on this path (GGML_CUDA_AR_COPY_MAX_BYTES).
    // dev_tmp is single-buffered; cross-AR safety is enforced by an explicit
    // cross-stream wait in copy_impl on the prior AR's add_kernel-done event.
    for (size_t i = 0; i < n_devices; ++i) {
        ggml_cuda_set_device(p->devices[i]);
        if (p->host_large[i].alloc(p->copy_bytes) != hipSuccess) {
            GGML_LOG_ERROR("%s: alloc for large staging failed (%zu bytes)\n",
                           __func__, p->copy_bytes);
            ggml_cuda_ar_pipeline_free(p);
            return nullptr;
        }
        if (hipMalloc(reinterpret_cast<void **>(&p->dev_tmp[i]), p->copy_bytes) != hipSuccess) {
            GGML_LOG_ERROR("%s: hipMalloc for copy scratch failed (%zu bytes) on device %d\n",
                           __func__, p->copy_bytes, p->devices[i]);
            ggml_cuda_ar_pipeline_free(p);
            return nullptr;
        }
    }

    GGML_LOG_INFO("%s: initialized HIP AllReduce pipeline: %zu GPUs, "
                  "%zu KB chunked kernel staging + %zu MB copy-engine staging per GPU\n",
                  __func__, n_devices, p->buf_bytes >> 10, p->copy_bytes >> 20);

    return p;
}

void ggml_cuda_ar_pipeline_free(ggml_cuda_ar_pipeline * p) {
    if (!p) {
        return;
    }

    // Drain all in-flight kernels before tearing down resources.
    for (int i = 0; i < p->n_devices; ++i) {
        if (p->streams[i]) {
            ggml_cuda_set_device(p->devices[i]);
            CUDA_CHECK(hipStreamSynchronize(p->streams[i]));
        }
    }

    // --- WIP tuning instrumentation: report per-call distribution ---------
    if (p->prof_enabled && p->prof_n > 0) {
        ggml_cuda_set_device(p->devices[0]);
        std::vector<double> us; us.reserve(p->prof_n);
        double total_us = 0;
        for (size_t i = 0; i < p->prof_n; ++i) {
            float ms = 0;
            CUDA_CHECK(hipEventElapsedTime(&ms, p->prof_t0[i], p->prof_t1[i]));
            double d = (double) ms * 1e3;
            us.push_back(d);
            total_us += d;
            CUDA_CHECK(hipEventDestroy(p->prof_t0[i]));
            CUDA_CHECK(hipEventDestroy(p->prof_t1[i]));
        }
        std::sort(us.begin(), us.end());
        auto pct = [&](double q) { return us[(size_t)(q * (us.size() - 1))]; };
        fprintf(stderr, "AR-PROFILE: %zu calls, total %.1f ms, avg %.1f us/call | "
                      "min %.1f p50 %.1f p90 %.1f p99 %.1f max %.1f us | "
                      "ne range %" PRId64 "..%" PRId64 "\n",
                      us.size(), total_us / 1e3, total_us / us.size(),
                      us.front(), pct(0.50), pct(0.90), pct(0.99), us.back(),
                      *std::min_element(p->prof_ne, p->prof_ne + p->prof_n),
                      *std::max_element(p->prof_ne, p->prof_ne + p->prof_n));
        // size histogram: count of calls per distinct ne (sorted)
        std::vector<std::pair<int64_t, size_t>> hist;
        for (size_t i = 0; i < p->prof_n; ++i) {
            bool found = false;
            for (auto & h : hist) { if (h.first == p->prof_ne[i]) { h.second++; found = true; break; } }
            if (!found) hist.push_back({p->prof_ne[i], 1});
        }
        std::sort(hist.begin(), hist.end());
        for (auto & h : hist) {
            fprintf(stderr, "AR-PROFILE:   ne=%" PRId64 "  calls=%zu\n", h.first, h.second);
        }
        // Per-device spin (arrival busy-wait) stats: clock64 cycles -> us.
        for (int dev = 0; dev < p->n_devices; ++dev) {
            std::vector<int64_t> spin(2 * p->prof_n);
            ggml_cuda_set_device(p->devices[dev]);
            CUDA_CHECK(hipMemcpy(spin.data(), p->prof_spin[dev], 2 * p->prof_n * sizeof(int64_t), hipMemcpyDeviceToHost));
            int rate_khz = 0;
            CUDA_CHECK(hipDeviceGetAttribute(&rate_khz, hipDeviceAttributeClockRate, p->devices[dev]));
            std::vector<double> sp_us; sp_us.reserve(p->prof_n);
            double spin_total = 0; size_t n_spin = 0;
            for (size_t i = 0; i < p->prof_n; ++i) {
                if (spin[2*i] != 0 || spin[2*i+1] != 0) {  // kernel may not have run for late calls
                    double d = (double)(spin[2*i+1] - spin[2*i]) * 1e3 / (double)rate_khz;
                    sp_us.push_back(d); spin_total += d; n_spin++;
                }
            }
            if (n_spin > 0) {
                std::sort(sp_us.begin(), sp_us.end());
                auto pct = [&](double q) { return sp_us[(size_t)(q * (sp_us.size() - 1))]; };
                fprintf(stderr,
                    "AR-PROFILE:   dev%d spin: %zu calls, total %.1f ms, avg %.2f us | "
                    "min %.1f p50 %.1f p90 %.1f p99 %.1f max %.1f us (clock %d kHz)\n",
                    dev, n_spin, spin_total/1e3, spin_total/n_spin,
                    sp_us.front(), pct(0.50), pct(0.90), pct(0.99), sp_us.back(), rate_khz);
            }
        }
        // Phase-1 duration per device (kernel entry -> signal write), from the
        // same-GPU clock64: spin_start - kernel_start.  Asymmetry here means
        // the data path (stage writes + fence) is slower on one device; equal
        // durations mean the arrival delay is pre-kernel (dispatch).
        {
            int rate_khz = 0;
            ggml_cuda_set_device(p->devices[0]);
            CUDA_CHECK(hipDeviceGetAttribute(&rate_khz, hipDeviceAttributeClockRate, p->devices[0]));
            for (int dev = 0; dev < p->n_devices; ++dev) {
                std::vector<int64_t> start(p->prof_n), spin(2 * p->prof_n);
                ggml_cuda_set_device(p->devices[dev]);
                CUDA_CHECK(hipMemcpy(start.data(), p->prof_start[dev], p->prof_n * sizeof(int64_t), hipMemcpyDeviceToHost));
                CUDA_CHECK(hipMemcpy(spin.data(), p->prof_spin[dev], 2 * p->prof_n * sizeof(int64_t), hipMemcpyDeviceToHost));
                std::vector<double> p1_us; p1_us.reserve(p->prof_n);
                for (size_t i = 0; i < p->prof_n; ++i) {
                    if (start[i] != 0 && spin[2*i] != 0 && spin[2*i] >= start[i]) {
                        p1_us.push_back((double)(spin[2*i] - start[i]) * 1e3 / (double)rate_khz);
                    }
                }
                if (!p1_us.empty()) {
                    std::sort(p1_us.begin(), p1_us.end());
                    auto pct = [&](double q) { return p1_us[(size_t)(q * (p1_us.size() - 1))]; };
                    fprintf(stderr,
                        "AR-PROFILE:   dev%d phase1(entry->signal): p25 %.1f p50 %.1f p75 %.1f "
                        "(min %.1f max %.1f) us (clock %d kHz)\n",
                        dev, pct(0.25), pct(0.50), pct(0.75), p1_us.front(), p1_us.back(), rate_khz);
                }
            }
        }
    }
    // --- end WIP instrumentation -------------------------------------------

    if (p->fused) {
        for (int i = 0; i < p->n_devices; ++i) {
            ggml_cuda_ar_stage_hook_set(p->devices[i], nullptr, nullptr);
        }
        for (int i = 0; i < p->n_devices; ++i) {
            if (p->stage_control_dev[i]) {
                ggml_cuda_set_device(p->devices[i]);
                CUDA_CHECK(hipFree(p->stage_control_dev[i]));
            }
            if (p->stage_scratch[i]) {
                ggml_cuda_set_device(p->devices[i]);
                CUDA_CHECK(hipFree(p->stage_scratch[i]));
            }
        }
    }
    p->host_wire.free();
    for (int i = 0; i < p->n_devices; ++i) {
        p->host_large[i].free();
        if (p->prof_start[i]) {
            ggml_cuda_set_device(p->devices[i]);
            CUDA_CHECK(hipFree(p->prof_start[i]));
        }
        if (p->dev_tmp[i]) {
            ggml_cuda_set_device(p->devices[i]);
            CUDA_CHECK(hipFree(p->dev_tmp[i]));
        }
        ggml_cuda_set_device(p->devices[i]);
        for (int s = 0; s < GGML_CUDA_AR_POOL_SIZE; ++s) {
            if (p->ev_pool[i][s].app) { CUDA_CHECK(hipEventDestroy(p->ev_pool[i][s].app)); }
            for (int c = 0; c < GGML_CUDA_AR_COPY_MAX_CHUNKS; ++c) {
                if (p->ev_pool[i][s].cpy[c]) { CUDA_CHECK(hipEventDestroy(p->ev_pool[i][s].cpy[c])); }
            }
            if (p->ev_pool[i][s].h2d) { CUDA_CHECK(hipEventDestroy(p->ev_pool[i][s].h2d)); }
            if (p->ev_pool[i][s].ker) { CUDA_CHECK(hipEventDestroy(p->ev_pool[i][s].ker)); }
        }
        if (p->host_large_read_done[i]) {
            ggml_cuda_set_device(p->devices[i]);
            CUDA_CHECK(hipEventDestroy(p->host_large_read_done[i]));
        }
        if (p->dev_tmp_kernel_done[i]) {
            ggml_cuda_set_device(p->devices[i]);
            CUDA_CHECK(hipEventDestroy(p->dev_tmp_kernel_done[i]));
        }
        if (p->streams[i]) {
            ggml_cuda_set_device(p->devices[i]);
            CUDA_CHECK(hipStreamDestroy(p->streams[i]));
        }
    }
    if (p->prof_enabled) {
        for (int i = 0; i < p->n_devices; ++i) {
            if (p->prof_spin[i]) {
                ggml_cuda_set_device(p->devices[i]);
                CUDA_CHECK(hipFree(p->prof_spin[i]));
                p->prof_spin[i] = nullptr;
            }
        }
    }
    p->poison.free();
    p->arrival.free();
    delete p;
}

// ---------------------------------------------------------------------------
// Dispatch
// ---------------------------------------------------------------------------

// Asymmetric copy_impl: data sent over PCIe in T_src precision (one element of
// nbytes per ne element); accumulated locally into a T_dst buffer.  When
// T_src == T_dst this is the original homogeneous reduction.  When they differ
// (e.g. BF16 wire / F32 accumulator) the add kernel rounds dst through T_src
// for bit-equivalence between GPUs and we skip the otherwise-needed
// post-conversion entirely.
template <typename T_src, typename T_dst>
static bool ggml_cuda_ar_allreduce_copy_impl(
        ggml_cuda_ar_pipeline * p,
        ggml_backend_t        * backends,
        T_src * const           src_buf[GGML_CUDA_MAX_DEVICES],
        T_dst * const           dst_buf[GGML_CUDA_MAX_DEVICES],
        const bool              compute[GGML_CUDA_MAX_DEVICES],
        int64_t                 ne,
        size_t                  nbytes) {
    GGML_ASSERT(p->n_devices == 2);
    GGML_ASSERT(nbytes <= p->copy_bytes);
    GGML_ASSERT(ne <= std::numeric_limits<int>::max());

    const size_t chunk_bytes = ggml_cuda_ar_chunk_bytes(p, nbytes);
    GGML_ASSERT(chunk_bytes > 0);

    const int slot = ggml_cuda_ar_acquire_slot(p).slot;
    const size_t copy_chunks = (nbytes + chunk_bytes - 1) / chunk_bytes;
    GGML_ASSERT(copy_chunks <= GGML_CUDA_AR_COPY_MAX_CHUNKS);

    ggml_backend_cuda_context * cuda_ctx[2] = {};

    // Stage 1: both GPUs copy their local contribution to pinned host memory.
    for (int i = 0; i < 2; ++i) {
        ggml_cuda_set_device(p->devices[i]);
        cuda_ctx[i] = static_cast<ggml_backend_cuda_context *>(backends[i]->context);
        GGML_ASSERT(cuda_ctx[i]->device == p->devices[i]);

        ggml_cuda_ar_wait_for_compute(p, cuda_ctx[i], i, slot);

        // Wait for peer's H2D from our host_large[i] (recorded in the
        // previous AR's stage 2) to complete before we overwrite host_large[i].
        // host_large_read_done[peer] = peer finished reading host_large[i].
        // No-op on the first AR -- no prior record exists.
        if (p->host_large_read_done_valid) {
            const int peer = 1 - i;
            CUDA_CHECK(hipStreamWaitEvent(p->streams[i], p->host_large_read_done[peer]));
        }

        if (!compute[i]) {
            CUDA_CHECK(hipMemsetAsync(src_buf[i], 0, nbytes, p->streams[i]));
        }

        for (size_t c = 0; c < copy_chunks; ++c) {
            const size_t offset = c * chunk_bytes;
            const size_t this_bytes = (nbytes - offset) < chunk_bytes ?
                (nbytes - offset) : chunk_bytes;

            CUDA_CHECK(hipMemcpyAsync(
                p->host_large[i].host + offset, reinterpret_cast<char *>(src_buf[i]) + offset, this_bytes,
                hipMemcpyDeviceToHost, p->streams[i]));
            CUDA_CHECK(hipEventRecord(p->ev_pool[i][slot].cpy[c], p->streams[i]));
        }
    }

    // Stage 2: each GPU waits for each peer D2H chunk, pulls that chunk back to
    // local device scratch (dev_tmp), then performs one device-local add over
    // the assembled peer tensor.  The H2Ds run on the AR stream (copy engine)
    // and the add_kernel runs on the caller's compute stream, so the AR stream
    // stays pure-copy and avoids an in-stream copy->compute engine switch every
    // AR.  dev_tmp is single-buffered: the AR stream waits cross-stream on the
    // prior AR's add_kernel-done event before overwriting it.
    for (int i = 0; i < 2; ++i) {
        const int peer = 1 - i;
        ggml_cuda_set_device(p->devices[i]);

        // Wait for the previous AR's add_kernel (on the compute stream) to
        // finish reading dev_tmp before our H2D overwrites it.  No-op on the
        // first copy_impl call.
        if (p->dev_tmp_kernel_done_valid) {
            CUDA_CHECK(hipStreamWaitEvent(p->streams[i], p->dev_tmp_kernel_done[i]));
        }

        for (size_t c = 0; c < copy_chunks; ++c) {
            const size_t offset = c * chunk_bytes;
            const size_t this_bytes = (nbytes - offset) < chunk_bytes ?
                (nbytes - offset) : chunk_bytes;

            CUDA_CHECK(hipStreamWaitEvent(p->streams[i], p->ev_pool[peer][slot].cpy[c]));
            CUDA_CHECK(hipMemcpyAsync(
                p->dev_tmp[i] + offset, p->host_large[peer].host + offset, this_bytes,
                hipMemcpyHostToDevice, p->streams[i]));
        }

        // Mark our reads of host_large[peer] complete so peer's next AR can
        // safely overwrite it.
        CUDA_CHECK(hipEventRecord(p->host_large_read_done[i], p->streams[i]));

        // Hand off from AR stream (copy engine) to compute stream: compute
        // stream waits for all H2Ds to finish, then runs the add_kernel.
        CUDA_CHECK(hipEventRecord(p->ev_pool[i][slot].h2d, p->streams[i]));
        CUDA_CHECK(hipStreamWaitEvent(cuda_ctx[i]->stream(), p->ev_pool[i][slot].h2d));

        const int block_size = 256;
        int n_blocks = (int) ((ne + block_size - 1) / block_size);
        if (n_blocks > 1024) {
            n_blocks = 1024;
        }
        ggml_cuda_ar_add_kernel<T_dst, T_src><<<n_blocks, block_size, 0, cuda_ctx[i]->stream()>>>(
            dst_buf[i],
            reinterpret_cast<const T_src *>(p->dev_tmp[i]),
            (int) ne);
        CUDA_CHECK(hipGetLastError());

        // Record dev_tmp-released on the compute stream so the next copy_impl
        // can wait for the kernel to finish before overwriting dev_tmp.  Also
        // record AR-done as ev.ker for acquire_slot's pool-wraparound sync.
        CUDA_CHECK(hipEventRecord(p->dev_tmp_kernel_done[i], cuda_ctx[i]->stream()));
        CUDA_CHECK(hipEventRecord(p->ev_pool[i][slot].ker, cuda_ctx[i]->stream()));
    }
    p->host_large_read_done_valid = true;
    p->dev_tmp_kernel_done_valid = true;

    return true;
}

// Outer-level chunker: copy_impl handles up to copy_bytes per call (limited by
// the host_large / dev_tmp allocation size).  When the full AR exceeds that,
// slice the tensor into copy_bytes-sized pieces and call copy_impl repeatedly.
// Each slice goes through its own stage 1 -> stage 2 cycle and acquires its own
// slot, so cross-AR fences and pool wraparound work the same way as for any
// other sequence of small ARs.
template <typename T_src, typename T_dst>
static bool ggml_cuda_ar_allreduce_copy_outer(
        ggml_cuda_ar_pipeline * p,
        ggml_backend_t        * backends,
        T_src * const           src_buf[GGML_CUDA_MAX_DEVICES],
        T_dst * const           dst_buf[GGML_CUDA_MAX_DEVICES],
        const bool              compute[GGML_CUDA_MAX_DEVICES],
        int64_t                 ne) {
    const int64_t outer_max_elems = (int64_t) (p->copy_bytes / sizeof(T_src));
    GGML_ASSERT(outer_max_elems > 0);

    bool ok = true;
    for (int64_t outer_start = 0; outer_start < ne && ok; outer_start += outer_max_elems) {
        const int64_t outer_ne     = std::min(outer_max_elems, ne - outer_start);
        const size_t  outer_nbytes = (size_t) outer_ne * sizeof(T_src);

        T_src * src[GGML_CUDA_MAX_DEVICES] = {};
        T_dst * dst[GGML_CUDA_MAX_DEVICES] = {};
        for (int i = 0; i < p->n_devices; ++i) {
            src[i] = src_buf[i] + outer_start;
            dst[i] = dst_buf[i] + outer_start;
        }
        ok = ggml_cuda_ar_allreduce_copy_impl<T_src, T_dst>(
            p, backends, src, dst, compute, outer_ne, outer_nbytes);
    }
    return ok;
}

bool ggml_cuda_ar_allreduce(
        ggml_cuda_ar_pipeline * p,
        ggml_backend_t        * backends,
        ggml_tensor           ** tensors) {
    GGML_ASSERT(p != nullptr);

    const int n = p->n_devices;
    GGML_ASSERT(n >= 2);

    const ggml_type input_type = tensors[0]->type;
    GGML_ASSERT(input_type == GGML_TYPE_F32 || input_type == GGML_TYPE_F16 || input_type == GGML_TYPE_BF16);

    const int64_t ne = ggml_nelements(tensors[0]);
    GGML_ASSERT(ne > 0);

    // Bounded-spin recovery: if a previous chunked kernel timed out waiting
    // for its peer (arrival lost on a PCIe hiccup), the kernel set the
    // host-mapped poison flag and left its tensor holding the local shard.
    // Run this call through the meta-backend butterfly (self-contained, no
    // two-sided protocol) to re-sync both devices; the chunked path resumes
    // on the next call.
    if (*(volatile int *) p->poison.host != 0) {
        *(volatile int *) p->poison.host = 0;
        GGML_LOG_WARN("internal AR: peer arrival not observed within %u ms "
                      "(call %llu); falling back to butterfly AllReduce to "
                      "re-sync devices\n",
                      p->spin_timeout_ms, (unsigned long long) p->call_count);
        return false;
    }

    const size_t   input_nbytes = ggml_nbytes(tensors[0]);

    // BF16 round-trip: F32 inputs >= bf16_threshold are converted to BF16 for
    // the reduction (chunked or copy-engine), halving on-wire bytes. Matches
    // RCCL's behaviour. The pre-conversion zeroes inactive shards so the
    // inner paths see them as already-prepared compute tensors.
    const bool use_bf16 =
        input_type == GGML_TYPE_F32 &&
        p->bf16_threshold > 0 &&
        input_nbytes >= p->bf16_threshold;

    const ggml_type kernel_type = use_bf16 ? GGML_TYPE_BF16 : input_type;
    const size_t    type_size   = ggml_type_size(kernel_type);
    GGML_ASSERT(p->buf_bytes >= type_size);
    const size_t    nbytes      = (size_t) ne * type_size;

    // --- WIP tuning instrumentation: bracket the call on device 0's compute
    // stream (the caller's stream; both paths' last work lands there).
    ggml_backend_cuda_context * prof_ctx = static_cast<ggml_backend_cuda_context *>(backends[0]->context);
    hipStream_t prof_stream = prof_ctx->stream();
    const bool prof_on = p->prof_enabled && p->prof_n < GGML_CUDA_AR_PROF_MAX;
    const size_t prof_idx = p->prof_n;
    if (prof_on) {
        ggml_cuda_set_device(p->devices[0]);
        CUDA_CHECK(hipEventCreateWithFlags(&p->prof_t0[prof_idx], 0));
        CUDA_CHECK(hipEventCreateWithFlags(&p->prof_t1[prof_idx], 0));
        CUDA_CHECK(hipEventRecord(p->prof_t0[prof_idx], prof_stream));
        p->prof_ne[prof_idx] = ne;
        p->prof_n++;
    }
    // --- end WIP instrumentation ---

    bool compute_flag[GGML_CUDA_MAX_DEVICES] = {};
    for (int i = 0; i < n; ++i) {
        compute_flag[i] = (tensors[i]->flags & GGML_TENSOR_FLAG_COMPUTE) != 0;
    }

    // Decide between copy-engine and chunked kernel paths based on the working
    // type's actual byte count.  No upper bound: copy_outer slices reductions
    // larger than copy_bytes into copy_bytes-sized pieces.
    // Copy-engine path is pairwise (n_devices == 2); larger fanouts use the
    // chunked kernel, which handles any size via chunking.
    const bool use_copy_engine =
        p->n_devices == 2 &&
        p->copy_threshold > 0 &&
        nbytes >= p->copy_threshold;

    // BF16 inactive-shard zeroing: when use_bf16 is on, the combined kernel
    // (chunked kernel path) and the combined add kernel (copy_engine path)
    // both accumulate into the F32 tensor data directly, so an inactive
    // shard's accumulator must start at zero.
    if (use_bf16) {
        for (int i = 0; i < n; ++i) {
            if (!compute_flag[i]) {
                auto * cuda_ctx = static_cast<ggml_backend_cuda_context *>(backends[i]->context);
                GGML_ASSERT(cuda_ctx->device == p->devices[i]);
                ggml_cuda_set_device(p->devices[i]);
                CUDA_CHECK(hipMemsetAsync(tensors[i]->data, 0, (size_t) ne * sizeof(float), cuda_ctx->stream()));
            }
        }
    }

    // Pre-convert F32 -> BF16 into bf16_tmp ONLY for the copy_engine + use_bf16
    // path; the chunked kernel path's combined kernel does the conversion
    // inline as it writes to host_buf.
    ggml_cuda_pool_alloc<nv_bfloat16> bf16_tmp[GGML_CUDA_MAX_DEVICES];
    void * copy_src_ptr[GGML_CUDA_MAX_DEVICES] = {};

    if (use_copy_engine && use_bf16) {
        to_bf16_cuda_t to_bf16 = ggml_get_to_bf16_cuda(GGML_TYPE_F32);
        for (int i = 0; i < n; ++i) {
            auto * cuda_ctx = static_cast<ggml_backend_cuda_context *>(backends[i]->context);
            GGML_ASSERT(cuda_ctx->device == p->devices[i]);
            bf16_tmp[i].pool = &cuda_ctx->pool();
            bf16_tmp[i].alloc(ne);
            ggml_cuda_set_device(p->devices[i]);
            if (compute_flag[i]) {
                to_bf16(tensors[i]->data, bf16_tmp[i].get(), ne, cuda_ctx->stream());
                CUDA_CHECK(hipGetLastError());
            } else {
                CUDA_CHECK(hipMemsetAsync(bf16_tmp[i].get(), 0, nbytes, cuda_ctx->stream()));
            }
            copy_src_ptr[i] = bf16_tmp[i].get();
        }
    }

    bool ok = true;
    if (use_copy_engine) {
        // After up-front BF16 conversion, the tmp buffers already hold the
        // (possibly zeroed-for-inactive) data, so the inner path can treat
        // every shard as compute.
        bool inner_compute[GGML_CUDA_MAX_DEVICES];
        for (int i = 0; i < n; ++i) {
            inner_compute[i] = use_bf16 ? true : compute_flag[i];
        }

        // Dispatch into copy_impl with explicit src/dst types.  When use_bf16
        // is on, the wire type is BF16 (src = bf16_tmp) and the accumulator
        // is F32 (dst = tensors[i]->data); the combined add kernel rounds dst
        // through BF16 for bit-equivalence and writes F32 directly, so no
        // post-conversion is needed.  Otherwise src == dst (same native type).
        if (use_bf16) {
            GGML_ASSERT(kernel_type == GGML_TYPE_BF16);
            nv_bfloat16 * src[GGML_CUDA_MAX_DEVICES] = {};
            float       * dst[GGML_CUDA_MAX_DEVICES] = {};
            for (int i = 0; i < n; ++i) {
                src[i] = static_cast<nv_bfloat16 *>(copy_src_ptr[i]);
                dst[i] = static_cast<float *>(tensors[i]->data);
            }
            ok = ggml_cuda_ar_allreduce_copy_outer<nv_bfloat16, float>(
                p, backends, src, dst, inner_compute, ne);
        } else {
            switch (kernel_type) {
                case GGML_TYPE_F32: {
                    float * buf[GGML_CUDA_MAX_DEVICES] = {};
                    for (int i = 0; i < n; ++i) {
                        buf[i] = static_cast<float *>(tensors[i]->data);
                    }
                    ok = ggml_cuda_ar_allreduce_copy_outer<float, float>(
                        p, backends, buf, buf, inner_compute, ne);
                    break;
                }
                case GGML_TYPE_BF16: {
                    nv_bfloat16 * buf[GGML_CUDA_MAX_DEVICES] = {};
                    for (int i = 0; i < n; ++i) {
                        buf[i] = static_cast<nv_bfloat16 *>(tensors[i]->data);
                    }
                    ok = ggml_cuda_ar_allreduce_copy_outer<nv_bfloat16, nv_bfloat16>(
                        p, backends, buf, buf, inner_compute, ne);
                    break;
                }
                case GGML_TYPE_F16: {
                    half * buf[GGML_CUDA_MAX_DEVICES] = {};
                    for (int i = 0; i < n; ++i) {
                        buf[i] = static_cast<half *>(tensors[i]->data);
                    }
                    ok = ggml_cuda_ar_allreduce_copy_outer<half, half>(
                        p, backends, buf, buf, inner_compute, ne);
                    break;
                }
                default:
                    GGML_ASSERT(false);
            }
        }
    } else {
        // host_buf carries T_wire-typed data; max_chunk_elems is the count that
        // fits in one host_buf at the wire size.
        const size_t max_chunk_elems = p->buf_bytes / type_size;
        const size_t input_type_size = ggml_type_size(input_type);

        // Chunked kernel path runs entirely on the caller's compute stream:
        // since AR is a barrier here, same-stream ordering subsumes any
        // cross-stream event handshake that the copy-engine path needs, and
        // skips the cross-stream scheduling overhead that was hurting the
        // small-tensor (tg) latency on the AR-stream variant.  Only ev.ker is
        // still recorded at end-of-AR for acquire_slot's pool-wraparound check.
        for (int64_t chunk_start = 0; chunk_start < ne; chunk_start += (int64_t) max_chunk_elems) {
            const size_t remaining_elems = (size_t) (ne - chunk_start);
            const size_t chunk_elems = remaining_elems < max_chunk_elems ? remaining_elems : max_chunk_elems;
            const size_t chunk_dst_bytes  = chunk_elems * input_type_size;

            const auto [slot, token] = ggml_cuda_ar_acquire_slot(p);
            const bool last_chunk = chunk_start + (int64_t) chunk_elems == ne;

            for (int i = 0; i < n; ++i) {
                // Host-side lockstep pacing: wait for EVERY peer's PREVIOUS
                // call (prev slot) to complete before enqueueing this device's
                // kernel.  Mirrors rocprof's pacing mechanism: the per-step
                // dispatch-gap asymmetry (dev0 ends late) can only accumulate
                // if the devices' step boundaries drift apart -- this gate
                // re-aligns them every call.  Busy-poll (hipEventQuery), no
                // OS sleep; instant when the peers are already done.
                if (p->pace) {
                    const int prev_slot = (slot + GGML_CUDA_AR_POOL_SIZE - 1) % GGML_CUDA_AR_POOL_SIZE;
                    for (int j = 0; j < n; ++j) {
                        if (j == i) continue;
                        hipError_t e;
                        do {
                            e = hipEventQuery(p->ev_pool[j][prev_slot].ker);
                        } while (e == hipErrorNotReady);
                        GGML_ASSERT(e == hipSuccess);
                    }
                }
                ggml_cuda_set_device(p->devices[i]);
                auto * cuda_ctx = static_cast<ggml_backend_cuda_context *>(backends[i]->context);
                GGML_ASSERT(cuda_ctx->device == p->devices[i]);
                hipStream_t stream = cuda_ctx->stream();

                char * data = static_cast<char *>(tensors[i]->data) + chunk_start * (int64_t) input_type_size;

                // Match RCCL/meta-backend semantics: inactive shards contribute
                // zeros.  On the BF16 path the F32 tensor data was already
                // zeroed up-front (above), so per-chunk zeroing isn't needed.
                if (!compute_flag[i] && !use_bf16) {
                    CUDA_CHECK(hipMemsetAsync(data, 0, chunk_dst_bytes, stream));
                }

#define LAUNCH_AR_KERNEL(T_dst, T_wire) \
                ggml_cuda_ar_kernel<T_dst, T_wire><<<dim3(GGML_CUDA_AR_KERNEL_BLOCKS), dim3(256), 0, stream>>>( \
                    reinterpret_cast<const T_dst *>(data), \
                    reinterpret_cast<T_dst *>(data), \
                    reinterpret_cast<T_wire *>(p->host_wire.dev), \
                    reinterpret_cast<int *>(p->arrival.dev), \
                    i, \
                    static_cast<int>(n), \
                    slot, \
                    static_cast<int>(chunk_elems), \
                    token, \
                    (prof_on) ? (p->prof_spin[i] + prof_idx * 2) : nullptr, \
                    (prof_on) ? (p->prof_start[i] + prof_idx) : nullptr, \
                    p->use_sleep, \
                    p->fused ? p->stage_control_dev[i] : nullptr, \
                    last_chunk && p->fused, \
                    reinterpret_cast<int *>(p->poison.dev), \
                    p->spin_budget_cycles)

                if (use_bf16) {
                    GGML_ASSERT(input_type == GGML_TYPE_F32);
                    LAUNCH_AR_KERNEL(float, nv_bfloat16);
                } else {
                    switch (input_type) {
                        case GGML_TYPE_F32:  LAUNCH_AR_KERNEL(float,       float);       break;
                        case GGML_TYPE_F16:  LAUNCH_AR_KERNEL(half,        half);        break;
                        case GGML_TYPE_BF16: LAUNCH_AR_KERNEL(nv_bfloat16, nv_bfloat16); break;
                        default: GGML_ASSERT(false);
                    }
                }

#undef LAUNCH_AR_KERNEL
                CUDA_CHECK(hipGetLastError());

                if (last_chunk) {
                    CUDA_CHECK(hipEventRecord(p->ev_pool[i][slot].ker, stream));
                }
            }
        }
    }

    // --- WIP tuning instrumentation: close the call bracket ---
    if (prof_on) {
        CUDA_CHECK(hipEventRecord(p->prof_t1[prof_idx], prof_stream));
    }
    // --- end WIP instrumentation ---

    return ok;
}

#endif // defined(GGML_USE_HIP)
