/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [3:0] _03_;
  wire [22:0] _04_;
  wire [19:0] _05_;
  wire [19:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [15:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_0z ? celloutsig_1_8z : celloutsig_1_0z;
  assign celloutsig_0_21z = ~(celloutsig_0_15z | celloutsig_0_17z);
  assign celloutsig_0_42z = ~((celloutsig_0_24z | _00_) & celloutsig_0_13z);
  assign celloutsig_0_7z = ~((in_data[36] | in_data[45]) & (in_data[93] | celloutsig_0_1z[4]));
  assign celloutsig_0_20z = ~((celloutsig_0_11z | celloutsig_0_11z) & (celloutsig_0_11z | celloutsig_0_12z[10]));
  assign celloutsig_0_24z = ~((celloutsig_0_0z[19] | _01_) & (celloutsig_0_18z | celloutsig_0_0z[15]));
  assign celloutsig_0_4z = celloutsig_0_1z[7] | ~(celloutsig_0_1z[7]);
  assign celloutsig_1_0z = in_data[136] | in_data[96];
  assign celloutsig_0_18z = celloutsig_0_16z | celloutsig_0_2z[0];
  reg [10:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 11'h000;
    else _15_ <= celloutsig_0_40z;
  assign out_data[42:32] = _15_;
  reg [22:0] _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _16_ <= 23'h000000;
    else _16_ <= { celloutsig_0_2z[12:11], celloutsig_0_0z, celloutsig_0_3z };
  assign { _04_[22:15], _01_, _04_[13:0] } = _16_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_1z[22:20], celloutsig_1_10z };
  reg [19:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 20'h00000;
    else _18_ <= { _04_[18:15], celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_15z };
  assign { _05_[19:10], _00_, _02_[1:0], _05_[6:0] } = _18_;
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } & { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[155:132] / { 1'h1, in_data[146:129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[49:40] / { 1'h1, celloutsig_0_0z[11:3] };
  assign celloutsig_0_12z = { in_data[15:2], celloutsig_0_10z, celloutsig_0_3z } / { 1'h1, celloutsig_0_0z[15:1] };
  assign celloutsig_0_19z = { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_18z } / { 1'h1, _04_[2:0], celloutsig_0_4z };
  assign celloutsig_0_2z = { celloutsig_0_0z[7:2], celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[5:1], celloutsig_0_1z[9:1], in_data[0] };
  assign celloutsig_0_26z = { in_data[39:37], celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_20z } === { celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_1_5z = celloutsig_1_1z[10:7] > celloutsig_1_1z[18:15];
  assign celloutsig_1_16z = celloutsig_1_1z[16:9] > { in_data[108:104], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = { in_data[168:136], celloutsig_1_2z, celloutsig_1_0z, _03_, _03_ } <= { in_data[148:113], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_9z[8:4] <= celloutsig_0_5z[4:0];
  assign celloutsig_0_3z = celloutsig_0_0z[18:0] && { celloutsig_0_2z[6:4], celloutsig_0_2z };
  assign celloutsig_0_15z = { _04_[15], _01_, _04_[13:2], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_8z } || { celloutsig_0_0z[12:8], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_8z < celloutsig_0_2z[9:4];
  assign celloutsig_0_9z = in_data[54:46] % { 1'h1, celloutsig_0_0z[12:5] };
  assign celloutsig_1_4z = { celloutsig_1_1z[16:13], celloutsig_1_2z } != { in_data[146:141], celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_7z[7:0], celloutsig_1_4z, celloutsig_1_10z } != { celloutsig_1_1z[22:14], celloutsig_1_16z };
  assign celloutsig_0_5z = - { in_data[31:22], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } !== { celloutsig_1_1z[18:14], celloutsig_1_4z };
  assign celloutsig_0_16z = { _04_[10:8], celloutsig_0_1z } !== { celloutsig_0_2z[15:4], celloutsig_0_4z };
  assign celloutsig_0_22z = & { _01_, celloutsig_0_11z, _04_[19:15], _04_[13:3] };
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_2z[2];
  assign celloutsig_1_8z = celloutsig_1_0z & celloutsig_1_5z;
  assign celloutsig_1_13z = ^ { celloutsig_1_1z[14:11], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_27z = ^ { _04_[12:1], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_1_2z = { in_data[168], celloutsig_1_0z, celloutsig_1_0z } << in_data[141:139];
  assign celloutsig_0_14z = in_data[76:74] <<< { _01_, _04_[13:12] };
  assign celloutsig_0_23z = { _04_[2], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_22z } <<< { _04_[18:15], _01_, _04_[13:5] };
  assign celloutsig_0_40z = { celloutsig_0_30z[3:0], celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_4z } >>> { celloutsig_0_1z[8:1], celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[29:10] ~^ in_data[86:67];
  assign celloutsig_0_8z = celloutsig_0_2z[9:4] ^ in_data[39:34];
  assign celloutsig_0_30z = { _04_[17:15], _01_, _04_[13], celloutsig_0_27z } ^ { in_data[35:31], celloutsig_0_7z };
  assign celloutsig_0_13z = ~((celloutsig_0_0z[15] & celloutsig_0_4z) | in_data[95]);
  assign celloutsig_0_17z = ~((celloutsig_0_0z[5] & celloutsig_0_5z[18]) | celloutsig_0_12z[1]);
  assign _02_[2] = _00_;
  assign _04_[14] = _01_;
  assign _05_[9:7] = { _00_, _02_[1:0] };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_0z, celloutsig_1_19z, celloutsig_0_42z };
endmodule
