Simulator report for experimentIII
Thu Oct 31 20:35:08 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 204 nodes    ;
; Simulation Coverage         ;      84.31 % ;
; Total Number of Transitions ; 1836         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+
; Option                                                                                     ; Setting                                      ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                   ; Timing        ;
; Start time                                                                                 ; 0 ns                                         ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                          ;               ;
; Vector input source                                                                        ; D:/quartus II/a1807410102/a3/db/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                           ; On            ;
; Check outputs                                                                              ; Off                                          ; Off           ;
; Report simulation coverage                                                                 ; On                                           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                           ; On            ;
; Display missing 1-value coverage report                                                    ; On                                           ; On            ;
; Display missing 0-value coverage report                                                    ; On                                           ; On            ;
; Detect setup and hold time violations                                                      ; Off                                          ; Off           ;
; Detect glitches                                                                            ; Off                                          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                          ; Off           ;
; Generate Signal Activity File                                                              ; Off                                          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                          ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                         ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                    ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                    ; Transport     ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      84.31 % ;
; Total nodes checked                                 ; 204          ;
; Total output ports checked                          ; 204          ;
; Total output ports with complete 1/0-value coverage ; 172          ;
; Total output ports with no 1/0-value coverage       ; 31           ;
; Total output ports with no 1-value coverage         ; 31           ;
; Total output ports with no 0-value coverage         ; 32           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                  ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |experimentIII|out~0                                                ; |experimentIII|out~0                                                ; out              ;
; |experimentIII|out~1                                                ; |experimentIII|out~1                                                ; out              ;
; |experimentIII|out~2                                                ; |experimentIII|out~2                                                ; out              ;
; |experimentIII|out~3                                                ; |experimentIII|out~3                                                ; out              ;
; |experimentIII|in1[0]                                               ; |experimentIII|in1[0]                                               ; out              ;
; |experimentIII|in1[1]                                               ; |experimentIII|in1[1]                                               ; out              ;
; |experimentIII|in1[2]                                               ; |experimentIII|in1[2]                                               ; out              ;
; |experimentIII|in1[3]                                               ; |experimentIII|in1[3]                                               ; out              ;
; |experimentIII|in2[0]                                               ; |experimentIII|in2[0]                                               ; out              ;
; |experimentIII|in2[1]                                               ; |experimentIII|in2[1]                                               ; out              ;
; |experimentIII|in2[2]                                               ; |experimentIII|in2[2]                                               ; out              ;
; |experimentIII|sel[0]                                               ; |experimentIII|sel[0]                                               ; out              ;
; |experimentIII|sel[1]                                               ; |experimentIII|sel[1]                                               ; out              ;
; |experimentIII|sel[2]                                               ; |experimentIII|sel[2]                                               ; out              ;
; |experimentIII|out[3]                                               ; |experimentIII|out[3]                                               ; pin_out          ;
; |experimentIII|out[2]                                               ; |experimentIII|out[2]                                               ; pin_out          ;
; |experimentIII|out[1]                                               ; |experimentIII|out[1]                                               ; pin_out          ;
; |experimentIII|out[0]                                               ; |experimentIII|out[0]                                               ; pin_out          ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~0              ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~0              ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~1              ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~1              ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~3              ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~3              ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~6              ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~6              ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~7              ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~7              ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~8              ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~8              ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~9              ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~9              ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~10             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~10             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~12             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~12             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~15             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~15             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~16             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~16             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~17             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~17             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~18             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~18             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~19             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~19             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~20             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~20             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~0 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~21             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~21             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~22             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~22             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~23             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~23             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~24             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~24             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~25             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~25             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~26             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~26             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~27             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~27             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~28             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~28             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~29             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~29             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~30             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~30             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~31             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~31             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~32             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~32             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~33             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~33             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~34             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~34             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~35             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~35             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~36             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~36             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~37             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~37             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~38             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~38             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~39             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~39             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~41             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~41             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~42             ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~42             ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~1 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]   ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]   ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~0              ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~0              ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~1              ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~1              ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~3              ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~3              ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~6              ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~6              ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~7              ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~7              ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~8              ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~8              ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~9              ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~9              ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~10             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~10             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~12             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~12             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~15             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~15             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~16             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~16             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~17             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~17             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~19             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~19             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~20             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~20             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~0 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~21             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~21             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~22             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~22             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~23             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~23             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~24             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~24             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~25             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~25             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~26             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~26             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~28             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~28             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~29             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~29             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~30             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~30             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~31             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~31             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~32             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~32             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~33             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~33             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~34             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~34             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~35             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~35             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~37             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~37             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~38             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~38             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~39             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~39             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~41             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~41             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~42             ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~42             ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~1 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]   ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]   ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~0              ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~0              ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~1              ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~1              ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~3              ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~3              ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~6              ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~6              ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~7              ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~7              ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~8              ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~8              ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~9              ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~9              ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~10             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~10             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~12             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~12             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~15             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~15             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~16             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~16             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~17             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~17             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~19             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~19             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~20             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~20             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~0 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~21             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~21             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~22             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~22             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~23             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~23             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~24             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~24             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~25             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~25             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~26             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~26             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~28             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~28             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~29             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~29             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~30             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~30             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~31             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~31             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~32             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~32             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~33             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~33             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~34             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~34             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~35             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~35             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~37             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~37             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~38             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~38             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~39             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~39             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~40             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~40             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~41             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~41             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~42             ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~42             ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~1 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]   ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]   ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~0              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~0              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~1              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~1              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~2              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~2              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~3              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~3              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~4              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~4              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~5              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~5              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~6              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~6              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~7              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~7              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~8              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~8              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~9              ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~9              ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~10             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~10             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~11             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~11             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~12             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~12             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~13             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~13             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~14             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~14             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~15             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~15             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~16             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~16             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~17             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~17             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~19             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~19             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~20             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~20             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~21             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~21             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~22             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~22             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~23             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~23             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~24             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~24             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~25             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~25             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~26             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~26             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~28             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~28             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~29             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~29             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~30             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~30             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~31             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~31             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~32             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~32             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~33             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~33             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~34             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~34             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~35             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~35             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~37             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~37             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~38             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~38             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~39             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~39             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~41             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~41             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~42             ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~42             ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]   ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]   ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; Node Name                                               ; Output Port Name                                        ; Output Port Type ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; |experimentIII|en                                       ; |experimentIII|en                                       ; out              ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~2  ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~2  ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~4  ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~4  ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~5  ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~5  ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~11 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~11 ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~13 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~13 ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~14 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~14 ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~40 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~40 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~2  ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~2  ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~4  ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~4  ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~5  ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~5  ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~11 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~11 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~13 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~13 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~14 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~14 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~18 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~18 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~27 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~27 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~36 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~36 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~40 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~40 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~2  ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~2  ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~4  ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~4  ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~5  ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~5  ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~11 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~11 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~13 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~13 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~14 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~14 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~18 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~18 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~27 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~27 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~36 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~36 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~18 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~18 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~27 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~27 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~36 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~36 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~40 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~40 ; out0             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; Node Name                                               ; Output Port Name                                        ; Output Port Type ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; |experimentIII|en                                       ; |experimentIII|en                                       ; out              ;
; |experimentIII|in2[3]                                   ; |experimentIII|in2[3]                                   ; out              ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~2  ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~2  ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~4  ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~4  ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~5  ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~5  ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~11 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~11 ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~13 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~13 ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~14 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~14 ; out0             ;
; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~40 ; |experimentIII|lpm_mux:Mux3|mux_cqc:auto_generated|_~40 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~2  ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~2  ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~4  ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~4  ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~5  ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~5  ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~11 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~11 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~13 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~13 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~14 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~14 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~18 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~18 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~27 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~27 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~36 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~36 ; out0             ;
; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~40 ; |experimentIII|lpm_mux:Mux2|mux_cqc:auto_generated|_~40 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~2  ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~2  ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~4  ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~4  ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~5  ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~5  ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~11 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~11 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~13 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~13 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~14 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~14 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~18 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~18 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~27 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~27 ; out0             ;
; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~36 ; |experimentIII|lpm_mux:Mux1|mux_cqc:auto_generated|_~36 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~18 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~18 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~27 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~27 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~36 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~36 ; out0             ;
; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~40 ; |experimentIII|lpm_mux:Mux0|mux_cqc:auto_generated|_~40 ; out0             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Oct 31 20:35:08 2019
Info: Command: quartus_sim --simulation_results_format=VWF experimentIII -c experimentIII
Info (324025): Using vector source file "D:/quartus II/a1807410102/a3/db/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      84.31 %
Info (328052): Number of transitions in simulation is 1836
Info (324045): Vector file experimentIII.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4457 megabytes
    Info: Processing ended: Thu Oct 31 20:35:08 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


