
Projetao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007cec  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407cec  00407cec  00017cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20000000  00407cf4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000012c  200009d0  004086c4  000209d0  2**2
                  ALLOC
  4 .stack        00003004  20000afc  004087f0  000209d0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209fa  2**0
                  CONTENTS, READONLY
  7 .debug_info   000159fe  00000000  00000000  00020a53  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002ca5  00000000  00000000  00036451  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005774  00000000  00000000  000390f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c78  00000000  00000000  0003e86a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ba8  00000000  00000000  0003f4e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013804  00000000  00000000  0004008a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c437  00000000  00000000  0005388e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054719  00000000  00000000  0005fcc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002e7c  00000000  00000000  000b43e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 3b 00 20 a1 0c 40 00 9d 0c 40 00 9d 0c 40 00     .;. ..@...@...@.
  400010:	9d 0c 40 00 9d 0c 40 00 9d 0c 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	9d 0c 40 00 9d 0c 40 00 00 00 00 00 9d 0c 40 00     ..@...@.......@.
  40003c:	9d 0c 40 00 9d 0c 40 00 9d 0c 40 00 9d 0c 40 00     ..@...@...@...@.
  40004c:	9d 0c 40 00 9d 0c 40 00 9d 0c 40 00 9d 0c 40 00     ..@...@...@...@.
  40005c:	9d 0c 40 00 9d 0c 40 00 9d 0c 40 00 00 00 00 00     ..@...@...@.....
  40006c:	25 0b 40 00 39 0b 40 00 4d 0b 40 00 9d 0c 40 00     %.@.9.@.M.@...@.
  40007c:	9d 0c 40 00 00 00 00 00 00 00 00 00 9d 0c 40 00     ..@...........@.
  40008c:	9d 0c 40 00 9d 0c 40 00 9d 0c 40 00 9d 0c 40 00     ..@...@...@...@.
  40009c:	31 11 40 00 9d 0c 40 00 9d 0c 40 00 9d 0c 40 00     1.@...@...@...@.
  4000ac:	9d 0c 40 00 9d 0c 40 00 5d 11 40 00 9d 0c 40 00     ..@...@.].@...@.
  4000bc:	89 13 40 00 9d 0c 40 00 9d 0c 40 00 9d 0c 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009d0 	.word	0x200009d0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407cf4 	.word	0x00407cf4

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00407cf4 	.word	0x00407cf4
  40012c:	200009d4 	.word	0x200009d4
  400130:	00407cf4 	.word	0x00407cf4
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000aa4 	.word	0x20000aa4
  400170:	20000a9c 	.word	0x20000a9c

00400174 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400174:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400176:	2401      	movs	r4, #1
  400178:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40017a:	2400      	movs	r4, #0
  40017c:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  40017e:	f240 2502 	movw	r5, #514	; 0x202
  400182:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400186:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  40018a:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40018e:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400190:	0052      	lsls	r2, r2, #1
  400192:	fbb1 f2f2 	udiv	r2, r1, r2
  400196:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400198:	0212      	lsls	r2, r2, #8
  40019a:	b292      	uxth	r2, r2
  40019c:	432b      	orrs	r3, r5
  40019e:	431a      	orrs	r2, r3
  4001a0:	6042      	str	r2, [r0, #4]
	return 0;
}
  4001a2:	4620      	mov	r0, r4
  4001a4:	bc30      	pop	{r4, r5}
  4001a6:	4770      	bx	lr

004001a8 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  4001a8:	6843      	ldr	r3, [r0, #4]
  4001aa:	01d2      	lsls	r2, r2, #7
  4001ac:	b2d2      	uxtb	r2, r2
  4001ae:	4319      	orrs	r1, r3
  4001b0:	430a      	orrs	r2, r1
  4001b2:	6042      	str	r2, [r0, #4]
  4001b4:	4770      	bx	lr

004001b6 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001b6:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001b8:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4001ba:	0609      	lsls	r1, r1, #24
  4001bc:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001c0:	4321      	orrs	r1, r4
  4001c2:	430a      	orrs	r2, r1
  4001c4:	0719      	lsls	r1, r3, #28
  4001c6:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  4001ca:	4311      	orrs	r1, r2
  4001cc:	6041      	str	r1, [r0, #4]
}
  4001ce:	bc10      	pop	{r4}
  4001d0:	4770      	bx	lr

004001d2 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  4001d2:	2302      	movs	r3, #2
  4001d4:	6003      	str	r3, [r0, #0]
  4001d6:	4770      	bx	lr

004001d8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  4001d8:	2301      	movs	r3, #1
  4001da:	fa03 f101 	lsl.w	r1, r3, r1
  4001de:	6101      	str	r1, [r0, #16]
  4001e0:	4770      	bx	lr

004001e2 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  4001e2:	6a00      	ldr	r0, [r0, #32]
}
  4001e4:	4770      	bx	lr

004001e6 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  4001e6:	6241      	str	r1, [r0, #36]	; 0x24
  4001e8:	4770      	bx	lr

004001ea <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  4001ea:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  4001ec:	4770      	bx	lr
	...

004001f0 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  4001f0:	b4f0      	push	{r4, r5, r6, r7}
  4001f2:	b08c      	sub	sp, #48	; 0x30
  4001f4:	4607      	mov	r7, r0
  4001f6:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  4001f8:	ac01      	add	r4, sp, #4
  4001fa:	4d11      	ldr	r5, [pc, #68]	; (400240 <pwm_clocks_generate+0x50>)
  4001fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4001fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400200:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400202:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400204:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400208:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  40020c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  40020e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  400210:	f852 0b04 	ldr.w	r0, [r2], #4
  400214:	fbb6 f0f0 	udiv	r0, r6, r0
  400218:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  40021c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  400220:	d907      	bls.n	400232 <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
  400222:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  400224:	2b0b      	cmp	r3, #11
  400226:	d1f3      	bne.n	400210 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  400228:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
  40022c:	b00c      	add	sp, #48	; 0x30
  40022e:	bcf0      	pop	{r4, r5, r6, r7}
  400230:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  400232:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
  400234:	bf94      	ite	ls
  400236:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
  40023a:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
  40023e:	e7f5      	b.n	40022c <pwm_clocks_generate+0x3c>
  400240:	00407984 	.word	0x00407984

00400244 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  400244:	b570      	push	{r4, r5, r6, lr}
  400246:	4606      	mov	r6, r0
  400248:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  40024a:	680c      	ldr	r4, [r1, #0]
  40024c:	b144      	cbz	r4, 400260 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  40024e:	6889      	ldr	r1, [r1, #8]
  400250:	4620      	mov	r0, r4
  400252:	4b0c      	ldr	r3, [pc, #48]	; (400284 <pwm_init+0x40>)
  400254:	4798      	blx	r3
  400256:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
  400258:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40025c:	4298      	cmp	r0, r3
  40025e:	d00c      	beq.n	40027a <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  400260:	6868      	ldr	r0, [r5, #4]
  400262:	b140      	cbz	r0, 400276 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  400264:	68a9      	ldr	r1, [r5, #8]
  400266:	4b07      	ldr	r3, [pc, #28]	; (400284 <pwm_init+0x40>)
  400268:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  40026a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40026e:	4298      	cmp	r0, r3
  400270:	d005      	beq.n	40027e <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
  400272:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  400276:	6034      	str	r4, [r6, #0]
#endif
	return 0;
  400278:	2400      	movs	r4, #0
}
  40027a:	4620      	mov	r0, r4
  40027c:	bd70      	pop	{r4, r5, r6, pc}
			return result;
  40027e:	4604      	mov	r4, r0
  400280:	e7fb      	b.n	40027a <pwm_init+0x36>
  400282:	bf00      	nop
  400284:	004001f1 	.word	0x004001f1

00400288 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  400288:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  40028a:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  40028c:	684b      	ldr	r3, [r1, #4]
  40028e:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  400292:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  400294:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  400296:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  400298:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
  40029a:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  40029c:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
  4002a0:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
  4002a6:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002a8:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
  4002ac:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002ae:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
  4002b2:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  4002b6:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  4002ba:	68cb      	ldr	r3, [r1, #12]
  4002bc:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4002c0:	690b      	ldr	r3, [r1, #16]
  4002c2:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  4002c6:	7d8b      	ldrb	r3, [r1, #22]
  4002c8:	b13b      	cbz	r3, 4002da <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
  4002ca:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  4002cc:	8b4b      	ldrh	r3, [r1, #26]
  4002ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  4002d2:	eb00 1442 	add.w	r4, r0, r2, lsl #5
  4002d6:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  4002da:	6c85      	ldr	r5, [r0, #72]	; 0x48
  4002dc:	f04f 1301 	mov.w	r3, #65537	; 0x10001
  4002e0:	4093      	lsls	r3, r2
  4002e2:	43db      	mvns	r3, r3
  4002e4:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
  4002e6:	7fcc      	ldrb	r4, [r1, #31]
  4002e8:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  4002ec:	7f8c      	ldrb	r4, [r1, #30]
  4002ee:	4094      	lsls	r4, r2
  4002f0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  4002f4:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  4002f6:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  4002f8:	6c44      	ldr	r4, [r0, #68]	; 0x44
  4002fa:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
  4002fc:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  400300:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  400304:	f891 4020 	ldrb.w	r4, [r1, #32]
  400308:	4094      	lsls	r4, r2
  40030a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40030e:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  400310:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  400312:	2301      	movs	r3, #1
  400314:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
  400316:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  40031a:	b31c      	cbz	r4, 400364 <pwm_channel_init+0xdc>
		p_pwm->PWM_SCM |= channel;
  40031c:	6a04      	ldr	r4, [r0, #32]
  40031e:	431c      	orrs	r4, r3
  400320:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  400322:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  400326:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  400328:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40032a:	bf0c      	ite	eq
  40032c:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  40032e:	439c      	bicne	r4, r3
  400330:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  400332:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  400336:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  400338:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40033a:	bf0c      	ite	eq
  40033c:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  400340:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
  400344:	6683      	str	r3, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  400346:	00d2      	lsls	r2, r2, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  400348:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  40034a:	23ff      	movs	r3, #255	; 0xff
  40034c:	4093      	lsls	r3, r2
  40034e:	ea24 0403 	bic.w	r4, r4, r3
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  400352:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
  400356:	fa03 f202 	lsl.w	r2, r3, r2
  40035a:	4322      	orrs	r2, r4
	p_pwm->PWM_FPE = fault_enable_reg;
  40035c:	66c2      	str	r2, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  40035e:	2000      	movs	r0, #0
  400360:	bc70      	pop	{r4, r5, r6}
  400362:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  400364:	6a04      	ldr	r4, [r0, #32]
  400366:	ea24 0403 	bic.w	r4, r4, r3
  40036a:	6204      	str	r4, [r0, #32]
  40036c:	e7d9      	b.n	400322 <pwm_channel_init+0x9a>

0040036e <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  40036e:	690b      	ldr	r3, [r1, #16]
  400370:	4293      	cmp	r3, r2
  400372:	d202      	bcs.n	40037a <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
  400374:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  400378:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
  40037a:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
  40037c:	60ca      	str	r2, [r1, #12]
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  40037e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  400382:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
	return 0;
  400386:	2000      	movs	r0, #0
  400388:	4770      	bx	lr

0040038a <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  40038a:	2301      	movs	r3, #1
  40038c:	fa03 f101 	lsl.w	r1, r3, r1
  400390:	6041      	str	r1, [r0, #4]
  400392:	4770      	bx	lr

00400394 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  400394:	2301      	movs	r3, #1
  400396:	fa03 f101 	lsl.w	r1, r3, r1
  40039a:	6081      	str	r1, [r0, #8]
  40039c:	4770      	bx	lr

0040039e <pwm_channel_get_interrupt_status>:
uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	return p_pwm->PWM_ISR;
#else
	return p_pwm->PWM_ISR1;
  40039e:	69c0      	ldr	r0, [r0, #28]
#endif
}
  4003a0:	4770      	bx	lr

004003a2 <pwm_channel_enable_interrupt>:
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IER1 = (1 << ul_event) | (1 << (ul_fault + 16));
  4003a2:	3210      	adds	r2, #16
  4003a4:	2301      	movs	r3, #1
  4003a6:	fa03 f202 	lsl.w	r2, r3, r2
  4003aa:	fa03 f101 	lsl.w	r1, r3, r1
  4003ae:	430a      	orrs	r2, r1
  4003b0:	6102      	str	r2, [r0, #16]
  4003b2:	4770      	bx	lr

004003b4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003b4:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003b6:	0189      	lsls	r1, r1, #6
  4003b8:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4003ba:	2402      	movs	r4, #2
  4003bc:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4003be:	f04f 31ff 	mov.w	r1, #4294967295
  4003c2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4003c4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4003c6:	605a      	str	r2, [r3, #4]
}
  4003c8:	bc10      	pop	{r4}
  4003ca:	4770      	bx	lr

004003cc <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4003cc:	0189      	lsls	r1, r1, #6
  4003ce:	2305      	movs	r3, #5
  4003d0:	5043      	str	r3, [r0, r1]
  4003d2:	4770      	bx	lr

004003d4 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4003d4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003d8:	61ca      	str	r2, [r1, #28]
  4003da:	4770      	bx	lr

004003dc <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4003e0:	624a      	str	r2, [r1, #36]	; 0x24
  4003e2:	4770      	bx	lr

004003e4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003e8:	6a08      	ldr	r0, [r1, #32]
}
  4003ea:	4770      	bx	lr

004003ec <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4003ec:	b4f0      	push	{r4, r5, r6, r7}
  4003ee:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003f0:	2402      	movs	r4, #2
  4003f2:	9401      	str	r4, [sp, #4]
  4003f4:	2408      	movs	r4, #8
  4003f6:	9402      	str	r4, [sp, #8]
  4003f8:	2420      	movs	r4, #32
  4003fa:	9403      	str	r4, [sp, #12]
  4003fc:	2480      	movs	r4, #128	; 0x80
  4003fe:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400400:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400402:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400404:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400406:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40040a:	d814      	bhi.n	400436 <tc_find_mck_divisor+0x4a>
  40040c:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40040e:	42a0      	cmp	r0, r4
  400410:	d217      	bcs.n	400442 <tc_find_mck_divisor+0x56>
  400412:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400414:	af01      	add	r7, sp, #4
  400416:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40041a:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40041e:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400420:	4284      	cmp	r4, r0
  400422:	d30a      	bcc.n	40043a <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400424:	4286      	cmp	r6, r0
  400426:	d90d      	bls.n	400444 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400428:	3501      	adds	r5, #1
	for (ul_index = 0;
  40042a:	2d05      	cmp	r5, #5
  40042c:	d1f3      	bne.n	400416 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40042e:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400430:	b006      	add	sp, #24
  400432:	bcf0      	pop	{r4, r5, r6, r7}
  400434:	4770      	bx	lr
			return 0;
  400436:	2000      	movs	r0, #0
  400438:	e7fa      	b.n	400430 <tc_find_mck_divisor+0x44>
  40043a:	2000      	movs	r0, #0
  40043c:	e7f8      	b.n	400430 <tc_find_mck_divisor+0x44>
	return 1;
  40043e:	2001      	movs	r0, #1
  400440:	e7f6      	b.n	400430 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400442:	2500      	movs	r5, #0
	if (p_uldiv) {
  400444:	b12a      	cbz	r2, 400452 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400446:	a906      	add	r1, sp, #24
  400448:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40044c:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400450:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400452:	2b00      	cmp	r3, #0
  400454:	d0f3      	beq.n	40043e <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400456:	601d      	str	r5, [r3, #0]
	return 1;
  400458:	2001      	movs	r0, #1
  40045a:	e7e9      	b.n	400430 <tc_find_mck_divisor+0x44>

0040045c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40045c:	6943      	ldr	r3, [r0, #20]
  40045e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400462:	bf1d      	ittte	ne
  400464:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400468:	61c1      	strne	r1, [r0, #28]
	return 0;
  40046a:	2000      	movne	r0, #0
		return 1;
  40046c:	2001      	moveq	r0, #1
}
  40046e:	4770      	bx	lr

00400470 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400470:	6943      	ldr	r3, [r0, #20]
  400472:	f013 0f01 	tst.w	r3, #1
  400476:	d005      	beq.n	400484 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400478:	6983      	ldr	r3, [r0, #24]
  40047a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40047e:	600b      	str	r3, [r1, #0]

	return 0;
  400480:	2000      	movs	r0, #0
  400482:	4770      	bx	lr
		return 1;
  400484:	2001      	movs	r0, #1
}
  400486:	4770      	bx	lr

00400488 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400488:	3801      	subs	r0, #1
  40048a:	2802      	cmp	r0, #2
  40048c:	d815      	bhi.n	4004ba <_write+0x32>
{
  40048e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400492:	460e      	mov	r6, r1
  400494:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400496:	b19a      	cbz	r2, 4004c0 <_write+0x38>
  400498:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40049a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4004d4 <_write+0x4c>
  40049e:	4f0c      	ldr	r7, [pc, #48]	; (4004d0 <_write+0x48>)
  4004a0:	f8d8 0000 	ldr.w	r0, [r8]
  4004a4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4004a8:	683b      	ldr	r3, [r7, #0]
  4004aa:	4798      	blx	r3
  4004ac:	2800      	cmp	r0, #0
  4004ae:	db0a      	blt.n	4004c6 <_write+0x3e>
  4004b0:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4004b2:	3c01      	subs	r4, #1
  4004b4:	d1f4      	bne.n	4004a0 <_write+0x18>
  4004b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4004ba:	f04f 30ff 	mov.w	r0, #4294967295
  4004be:	4770      	bx	lr
	for (; len != 0; --len) {
  4004c0:	4610      	mov	r0, r2
  4004c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4004c6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4004ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004ce:	bf00      	nop
  4004d0:	20000aa0 	.word	0x20000aa0
  4004d4:	20000aa4 	.word	0x20000aa4

004004d8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4004d8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4004da:	23ac      	movs	r3, #172	; 0xac
  4004dc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4004de:	680b      	ldr	r3, [r1, #0]
  4004e0:	684a      	ldr	r2, [r1, #4]
  4004e2:	fbb3 f3f2 	udiv	r3, r3, r2
  4004e6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4004e8:	1e5c      	subs	r4, r3, #1
  4004ea:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4004ee:	4294      	cmp	r4, r2
  4004f0:	d80b      	bhi.n	40050a <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  4004f2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4004f4:	688b      	ldr	r3, [r1, #8]
  4004f6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4004f8:	f240 2302 	movw	r3, #514	; 0x202
  4004fc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400500:	2350      	movs	r3, #80	; 0x50
  400502:	6003      	str	r3, [r0, #0]

	return 0;
  400504:	2000      	movs	r0, #0
}
  400506:	bc10      	pop	{r4}
  400508:	4770      	bx	lr
		return 1;
  40050a:	2001      	movs	r0, #1
  40050c:	e7fb      	b.n	400506 <uart_init+0x2e>

0040050e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40050e:	6943      	ldr	r3, [r0, #20]
  400510:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400514:	bf1a      	itte	ne
  400516:	61c1      	strne	r1, [r0, #28]
	return 0;
  400518:	2000      	movne	r0, #0
		return 1;
  40051a:	2001      	moveq	r0, #1
}
  40051c:	4770      	bx	lr

0040051e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40051e:	6943      	ldr	r3, [r0, #20]
  400520:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400524:	bf1d      	ittte	ne
  400526:	6983      	ldrne	r3, [r0, #24]
  400528:	700b      	strbne	r3, [r1, #0]
	return 0;
  40052a:	2000      	movne	r0, #0
		return 1;
  40052c:	2001      	moveq	r0, #1
}
  40052e:	4770      	bx	lr

00400530 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400530:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400532:	480e      	ldr	r0, [pc, #56]	; (40056c <sysclk_init+0x3c>)
  400534:	4b0e      	ldr	r3, [pc, #56]	; (400570 <sysclk_init+0x40>)
  400536:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400538:	213e      	movs	r1, #62	; 0x3e
  40053a:	2000      	movs	r0, #0
  40053c:	4b0d      	ldr	r3, [pc, #52]	; (400574 <sysclk_init+0x44>)
  40053e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400540:	4c0d      	ldr	r4, [pc, #52]	; (400578 <sysclk_init+0x48>)
  400542:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400544:	2800      	cmp	r0, #0
  400546:	d0fc      	beq.n	400542 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400548:	4b0c      	ldr	r3, [pc, #48]	; (40057c <sysclk_init+0x4c>)
  40054a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40054c:	4a0c      	ldr	r2, [pc, #48]	; (400580 <sysclk_init+0x50>)
  40054e:	4b0d      	ldr	r3, [pc, #52]	; (400584 <sysclk_init+0x54>)
  400550:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400552:	4c0d      	ldr	r4, [pc, #52]	; (400588 <sysclk_init+0x58>)
  400554:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400556:	2800      	cmp	r0, #0
  400558:	d0fc      	beq.n	400554 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40055a:	2010      	movs	r0, #16
  40055c:	4b0b      	ldr	r3, [pc, #44]	; (40058c <sysclk_init+0x5c>)
  40055e:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400560:	4b0b      	ldr	r3, [pc, #44]	; (400590 <sysclk_init+0x60>)
  400562:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400564:	4801      	ldr	r0, [pc, #4]	; (40056c <sysclk_init+0x3c>)
  400566:	4b02      	ldr	r3, [pc, #8]	; (400570 <sysclk_init+0x40>)
  400568:	4798      	blx	r3
  40056a:	bd10      	pop	{r4, pc}
  40056c:	07270e00 	.word	0x07270e00
  400570:	00400e5d 	.word	0x00400e5d
  400574:	00400bc5 	.word	0x00400bc5
  400578:	00400c19 	.word	0x00400c19
  40057c:	00400c29 	.word	0x00400c29
  400580:	20133f01 	.word	0x20133f01
  400584:	400e0400 	.word	0x400e0400
  400588:	00400c39 	.word	0x00400c39
  40058c:	00400b61 	.word	0x00400b61
  400590:	00400d4d 	.word	0x00400d4d

00400594 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400594:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400596:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40059a:	4b46      	ldr	r3, [pc, #280]	; (4006b4 <board_init+0x120>)
  40059c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40059e:	200b      	movs	r0, #11
  4005a0:	4c45      	ldr	r4, [pc, #276]	; (4006b8 <board_init+0x124>)
  4005a2:	47a0      	blx	r4
  4005a4:	200c      	movs	r0, #12
  4005a6:	47a0      	blx	r4
  4005a8:	200d      	movs	r0, #13
  4005aa:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4005ac:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005b0:	2013      	movs	r0, #19
  4005b2:	4c42      	ldr	r4, [pc, #264]	; (4006bc <board_init+0x128>)
  4005b4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4005b6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005ba:	2014      	movs	r0, #20
  4005bc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4005be:	4940      	ldr	r1, [pc, #256]	; (4006c0 <board_init+0x12c>)
  4005c0:	2023      	movs	r0, #35	; 0x23
  4005c2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4005c4:	493f      	ldr	r1, [pc, #252]	; (4006c4 <board_init+0x130>)
  4005c6:	204c      	movs	r0, #76	; 0x4c
  4005c8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4005ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4005ce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4005d2:	483d      	ldr	r0, [pc, #244]	; (4006c8 <board_init+0x134>)
  4005d4:	4b3d      	ldr	r3, [pc, #244]	; (4006cc <board_init+0x138>)
  4005d6:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4005d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005dc:	2000      	movs	r0, #0
  4005de:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4005e0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005e4:	2008      	movs	r0, #8
  4005e6:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  4005e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005ec:	2052      	movs	r0, #82	; 0x52
  4005ee:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4005f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005f4:	200c      	movs	r0, #12
  4005f6:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4005f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005fc:	200d      	movs	r0, #13
  4005fe:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400600:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400604:	200e      	movs	r0, #14
  400606:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400608:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40060c:	200b      	movs	r0, #11
  40060e:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400610:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400614:	2015      	movs	r0, #21
  400616:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400618:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40061c:	2016      	movs	r0, #22
  40061e:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400620:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400624:	2017      	movs	r0, #23
  400626:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400628:	2017      	movs	r0, #23
  40062a:	4b29      	ldr	r3, [pc, #164]	; (4006d0 <board_init+0x13c>)
  40062c:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  40062e:	4d29      	ldr	r5, [pc, #164]	; (4006d4 <board_init+0x140>)
  400630:	4629      	mov	r1, r5
  400632:	2040      	movs	r0, #64	; 0x40
  400634:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400636:	4629      	mov	r1, r5
  400638:	2041      	movs	r0, #65	; 0x41
  40063a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  40063c:	4629      	mov	r1, r5
  40063e:	2042      	movs	r0, #66	; 0x42
  400640:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400642:	4629      	mov	r1, r5
  400644:	2043      	movs	r0, #67	; 0x43
  400646:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400648:	4629      	mov	r1, r5
  40064a:	2044      	movs	r0, #68	; 0x44
  40064c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  40064e:	4629      	mov	r1, r5
  400650:	2045      	movs	r0, #69	; 0x45
  400652:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400654:	4629      	mov	r1, r5
  400656:	2046      	movs	r0, #70	; 0x46
  400658:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  40065a:	4629      	mov	r1, r5
  40065c:	2047      	movs	r0, #71	; 0x47
  40065e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400660:	4629      	mov	r1, r5
  400662:	204b      	movs	r0, #75	; 0x4b
  400664:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400666:	4629      	mov	r1, r5
  400668:	2048      	movs	r0, #72	; 0x48
  40066a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40066c:	4629      	mov	r1, r5
  40066e:	204f      	movs	r0, #79	; 0x4f
  400670:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400672:	4629      	mov	r1, r5
  400674:	2053      	movs	r0, #83	; 0x53
  400676:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400678:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40067c:	204d      	movs	r0, #77	; 0x4d
  40067e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400680:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400684:	4629      	mov	r1, r5
  400686:	2010      	movs	r0, #16
  400688:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  40068a:	4629      	mov	r1, r5
  40068c:	2011      	movs	r0, #17
  40068e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400690:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400694:	200c      	movs	r0, #12
  400696:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400698:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40069c:	200d      	movs	r0, #13
  40069e:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4006a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006a4:	200e      	movs	r0, #14
  4006a6:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4006a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006ac:	200b      	movs	r0, #11
  4006ae:	47a0      	blx	r4
  4006b0:	bd38      	pop	{r3, r4, r5, pc}
  4006b2:	bf00      	nop
  4006b4:	400e1450 	.word	0x400e1450
  4006b8:	00400c49 	.word	0x00400c49
  4006bc:	00400855 	.word	0x00400855
  4006c0:	28000079 	.word	0x28000079
  4006c4:	28000059 	.word	0x28000059
  4006c8:	400e0e00 	.word	0x400e0e00
  4006cc:	00400975 	.word	0x00400975
  4006d0:	00400819 	.word	0x00400819
  4006d4:	08000001 	.word	0x08000001

004006d8 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4006d8:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4006dc:	0053      	lsls	r3, r2, #1
  4006de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4006e2:	fbb2 f2f3 	udiv	r2, r2, r3
  4006e6:	3a01      	subs	r2, #1
  4006e8:	f3c2 020d 	ubfx	r2, r2, #0, #14
  4006ec:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  4006f0:	4770      	bx	lr

004006f2 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4006f2:	6341      	str	r1, [r0, #52]	; 0x34
  4006f4:	4770      	bx	lr

004006f6 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4006f6:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4006f8:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4006fc:	d039      	beq.n	400772 <pio_set_peripheral+0x7c>
  4006fe:	d813      	bhi.n	400728 <pio_set_peripheral+0x32>
  400700:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400704:	d025      	beq.n	400752 <pio_set_peripheral+0x5c>
  400706:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40070a:	d10a      	bne.n	400722 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40070c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40070e:	4313      	orrs	r3, r2
  400710:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400712:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400714:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400716:	400b      	ands	r3, r1
  400718:	ea23 0302 	bic.w	r3, r3, r2
  40071c:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40071e:	6042      	str	r2, [r0, #4]
  400720:	4770      	bx	lr
	switch (ul_type) {
  400722:	2900      	cmp	r1, #0
  400724:	d1fb      	bne.n	40071e <pio_set_peripheral+0x28>
  400726:	4770      	bx	lr
  400728:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40072c:	d020      	beq.n	400770 <pio_set_peripheral+0x7a>
  40072e:	d809      	bhi.n	400744 <pio_set_peripheral+0x4e>
  400730:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400734:	d1f3      	bne.n	40071e <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400736:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400738:	4313      	orrs	r3, r2
  40073a:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40073c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40073e:	4313      	orrs	r3, r2
  400740:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400742:	e7ec      	b.n	40071e <pio_set_peripheral+0x28>
	switch (ul_type) {
  400744:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400748:	d012      	beq.n	400770 <pio_set_peripheral+0x7a>
  40074a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40074e:	d00f      	beq.n	400770 <pio_set_peripheral+0x7a>
  400750:	e7e5      	b.n	40071e <pio_set_peripheral+0x28>
{
  400752:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400754:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400756:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400758:	43d3      	mvns	r3, r2
  40075a:	4021      	ands	r1, r4
  40075c:	461c      	mov	r4, r3
  40075e:	4019      	ands	r1, r3
  400760:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400762:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400764:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400766:	400b      	ands	r3, r1
  400768:	4023      	ands	r3, r4
  40076a:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40076c:	6042      	str	r2, [r0, #4]
}
  40076e:	bc10      	pop	{r4}
  400770:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400772:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400774:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400776:	400b      	ands	r3, r1
  400778:	ea23 0302 	bic.w	r3, r3, r2
  40077c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40077e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400780:	4313      	orrs	r3, r2
  400782:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400784:	e7cb      	b.n	40071e <pio_set_peripheral+0x28>

00400786 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400786:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400788:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40078c:	bf14      	ite	ne
  40078e:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400790:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400792:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400796:	bf14      	ite	ne
  400798:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  40079a:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  40079c:	f012 0f02 	tst.w	r2, #2
  4007a0:	d107      	bne.n	4007b2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4007a2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4007a6:	bf18      	it	ne
  4007a8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  4007ac:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4007ae:	6001      	str	r1, [r0, #0]
  4007b0:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4007b2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4007b6:	e7f9      	b.n	4007ac <pio_set_input+0x26>

004007b8 <pio_set_output>:
{
  4007b8:	b410      	push	{r4}
  4007ba:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4007bc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4007be:	b944      	cbnz	r4, 4007d2 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4007c0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4007c2:	b143      	cbz	r3, 4007d6 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4007c4:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4007c6:	b942      	cbnz	r2, 4007da <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4007c8:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4007ca:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4007cc:	6001      	str	r1, [r0, #0]
}
  4007ce:	bc10      	pop	{r4}
  4007d0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4007d2:	6641      	str	r1, [r0, #100]	; 0x64
  4007d4:	e7f5      	b.n	4007c2 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4007d6:	6541      	str	r1, [r0, #84]	; 0x54
  4007d8:	e7f5      	b.n	4007c6 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4007da:	6301      	str	r1, [r0, #48]	; 0x30
  4007dc:	e7f5      	b.n	4007ca <pio_set_output+0x12>

004007de <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4007de:	f012 0f10 	tst.w	r2, #16
  4007e2:	d010      	beq.n	400806 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  4007e4:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007e8:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  4007ec:	bf14      	ite	ne
  4007ee:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  4007f2:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  4007f6:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  4007fa:	bf14      	ite	ne
  4007fc:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400800:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400804:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400806:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40080a:	4770      	bx	lr

0040080c <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40080c:	6401      	str	r1, [r0, #64]	; 0x40
  40080e:	4770      	bx	lr

00400810 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400810:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400812:	4770      	bx	lr

00400814 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400814:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400816:	4770      	bx	lr

00400818 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400818:	0943      	lsrs	r3, r0, #5
  40081a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40081e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400822:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400824:	f000 001f 	and.w	r0, r0, #31
  400828:	2201      	movs	r2, #1
  40082a:	fa02 f000 	lsl.w	r0, r2, r0
  40082e:	6358      	str	r0, [r3, #52]	; 0x34
  400830:	4770      	bx	lr

00400832 <pio_toggle_pin>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400832:	0943      	lsrs	r3, r0, #5
  400834:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400838:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40083c:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  40083e:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400840:	f000 021f 	and.w	r2, r0, #31
  400844:	2001      	movs	r0, #1
  400846:	4090      	lsls	r0, r2
  400848:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40084a:	bf14      	ite	ne
  40084c:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40084e:	6318      	streq	r0, [r3, #48]	; 0x30
  400850:	4770      	bx	lr
	...

00400854 <pio_configure_pin>:
{
  400854:	b570      	push	{r4, r5, r6, lr}
  400856:	b082      	sub	sp, #8
  400858:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40085a:	0943      	lsrs	r3, r0, #5
  40085c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400860:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400864:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400866:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40086a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40086e:	d053      	beq.n	400918 <pio_configure_pin+0xc4>
  400870:	d80a      	bhi.n	400888 <pio_configure_pin+0x34>
  400872:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400876:	d02d      	beq.n	4008d4 <pio_configure_pin+0x80>
  400878:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40087c:	d03b      	beq.n	4008f6 <pio_configure_pin+0xa2>
  40087e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400882:	d015      	beq.n	4008b0 <pio_configure_pin+0x5c>
		return 0;
  400884:	2000      	movs	r0, #0
  400886:	e023      	b.n	4008d0 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400888:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40088c:	d055      	beq.n	40093a <pio_configure_pin+0xe6>
  40088e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400892:	d052      	beq.n	40093a <pio_configure_pin+0xe6>
  400894:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400898:	d1f4      	bne.n	400884 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40089a:	f000 011f 	and.w	r1, r0, #31
  40089e:	2601      	movs	r6, #1
  4008a0:	462a      	mov	r2, r5
  4008a2:	fa06 f101 	lsl.w	r1, r6, r1
  4008a6:	4620      	mov	r0, r4
  4008a8:	4b2f      	ldr	r3, [pc, #188]	; (400968 <pio_configure_pin+0x114>)
  4008aa:	4798      	blx	r3
	return 1;
  4008ac:	4630      	mov	r0, r6
		break;
  4008ae:	e00f      	b.n	4008d0 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4008b0:	f000 001f 	and.w	r0, r0, #31
  4008b4:	2601      	movs	r6, #1
  4008b6:	4086      	lsls	r6, r0
  4008b8:	4632      	mov	r2, r6
  4008ba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4008be:	4620      	mov	r0, r4
  4008c0:	4b2a      	ldr	r3, [pc, #168]	; (40096c <pio_configure_pin+0x118>)
  4008c2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4008c4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008c8:	bf14      	ite	ne
  4008ca:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4008cc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4008ce:	2001      	movs	r0, #1
}
  4008d0:	b002      	add	sp, #8
  4008d2:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4008d4:	f000 001f 	and.w	r0, r0, #31
  4008d8:	2601      	movs	r6, #1
  4008da:	4086      	lsls	r6, r0
  4008dc:	4632      	mov	r2, r6
  4008de:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008e2:	4620      	mov	r0, r4
  4008e4:	4b21      	ldr	r3, [pc, #132]	; (40096c <pio_configure_pin+0x118>)
  4008e6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4008e8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008ec:	bf14      	ite	ne
  4008ee:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4008f0:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4008f2:	2001      	movs	r0, #1
  4008f4:	e7ec      	b.n	4008d0 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4008f6:	f000 001f 	and.w	r0, r0, #31
  4008fa:	2601      	movs	r6, #1
  4008fc:	4086      	lsls	r6, r0
  4008fe:	4632      	mov	r2, r6
  400900:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400904:	4620      	mov	r0, r4
  400906:	4b19      	ldr	r3, [pc, #100]	; (40096c <pio_configure_pin+0x118>)
  400908:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40090a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40090e:	bf14      	ite	ne
  400910:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400912:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400914:	2001      	movs	r0, #1
  400916:	e7db      	b.n	4008d0 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400918:	f000 001f 	and.w	r0, r0, #31
  40091c:	2601      	movs	r6, #1
  40091e:	4086      	lsls	r6, r0
  400920:	4632      	mov	r2, r6
  400922:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400926:	4620      	mov	r0, r4
  400928:	4b10      	ldr	r3, [pc, #64]	; (40096c <pio_configure_pin+0x118>)
  40092a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40092c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400930:	bf14      	ite	ne
  400932:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400934:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400936:	2001      	movs	r0, #1
  400938:	e7ca      	b.n	4008d0 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40093a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40093e:	f000 011f 	and.w	r1, r0, #31
  400942:	2601      	movs	r6, #1
  400944:	ea05 0306 	and.w	r3, r5, r6
  400948:	9300      	str	r3, [sp, #0]
  40094a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40094e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400952:	bf14      	ite	ne
  400954:	2200      	movne	r2, #0
  400956:	2201      	moveq	r2, #1
  400958:	fa06 f101 	lsl.w	r1, r6, r1
  40095c:	4620      	mov	r0, r4
  40095e:	4c04      	ldr	r4, [pc, #16]	; (400970 <pio_configure_pin+0x11c>)
  400960:	47a0      	blx	r4
	return 1;
  400962:	4630      	mov	r0, r6
		break;
  400964:	e7b4      	b.n	4008d0 <pio_configure_pin+0x7c>
  400966:	bf00      	nop
  400968:	00400787 	.word	0x00400787
  40096c:	004006f7 	.word	0x004006f7
  400970:	004007b9 	.word	0x004007b9

00400974 <pio_configure_pin_group>:
{
  400974:	b570      	push	{r4, r5, r6, lr}
  400976:	b082      	sub	sp, #8
  400978:	4605      	mov	r5, r0
  40097a:	460e      	mov	r6, r1
  40097c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  40097e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400982:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400986:	d03d      	beq.n	400a04 <pio_configure_pin_group+0x90>
  400988:	d80a      	bhi.n	4009a0 <pio_configure_pin_group+0x2c>
  40098a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40098e:	d021      	beq.n	4009d4 <pio_configure_pin_group+0x60>
  400990:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400994:	d02a      	beq.n	4009ec <pio_configure_pin_group+0x78>
  400996:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40099a:	d00e      	beq.n	4009ba <pio_configure_pin_group+0x46>
		return 0;
  40099c:	2000      	movs	r0, #0
  40099e:	e017      	b.n	4009d0 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4009a0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4009a4:	d03a      	beq.n	400a1c <pio_configure_pin_group+0xa8>
  4009a6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4009aa:	d037      	beq.n	400a1c <pio_configure_pin_group+0xa8>
  4009ac:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4009b0:	d1f4      	bne.n	40099c <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  4009b2:	4b23      	ldr	r3, [pc, #140]	; (400a40 <pio_configure_pin_group+0xcc>)
  4009b4:	4798      	blx	r3
	return 1;
  4009b6:	2001      	movs	r0, #1
		break;
  4009b8:	e00a      	b.n	4009d0 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4009ba:	460a      	mov	r2, r1
  4009bc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009c0:	4b20      	ldr	r3, [pc, #128]	; (400a44 <pio_configure_pin_group+0xd0>)
  4009c2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4009c4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4009c8:	bf14      	ite	ne
  4009ca:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4009cc:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4009ce:	2001      	movs	r0, #1
}
  4009d0:	b002      	add	sp, #8
  4009d2:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4009d4:	460a      	mov	r2, r1
  4009d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009da:	4b1a      	ldr	r3, [pc, #104]	; (400a44 <pio_configure_pin_group+0xd0>)
  4009dc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4009de:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4009e2:	bf14      	ite	ne
  4009e4:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4009e6:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4009e8:	2001      	movs	r0, #1
  4009ea:	e7f1      	b.n	4009d0 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4009ec:	460a      	mov	r2, r1
  4009ee:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4009f2:	4b14      	ldr	r3, [pc, #80]	; (400a44 <pio_configure_pin_group+0xd0>)
  4009f4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4009f6:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4009fa:	bf14      	ite	ne
  4009fc:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4009fe:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400a00:	2001      	movs	r0, #1
  400a02:	e7e5      	b.n	4009d0 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400a04:	460a      	mov	r2, r1
  400a06:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400a0a:	4b0e      	ldr	r3, [pc, #56]	; (400a44 <pio_configure_pin_group+0xd0>)
  400a0c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a0e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400a12:	bf14      	ite	ne
  400a14:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400a16:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400a18:	2001      	movs	r0, #1
  400a1a:	e7d9      	b.n	4009d0 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400a1c:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400a20:	f004 0301 	and.w	r3, r4, #1
  400a24:	9300      	str	r3, [sp, #0]
  400a26:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400a2a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400a2e:	bf14      	ite	ne
  400a30:	2200      	movne	r2, #0
  400a32:	2201      	moveq	r2, #1
  400a34:	4631      	mov	r1, r6
  400a36:	4628      	mov	r0, r5
  400a38:	4c03      	ldr	r4, [pc, #12]	; (400a48 <pio_configure_pin_group+0xd4>)
  400a3a:	47a0      	blx	r4
	return 1;
  400a3c:	2001      	movs	r0, #1
		break;
  400a3e:	e7c7      	b.n	4009d0 <pio_configure_pin_group+0x5c>
  400a40:	00400787 	.word	0x00400787
  400a44:	004006f7 	.word	0x004006f7
  400a48:	004007b9 	.word	0x004007b9

00400a4c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400a50:	4681      	mov	r9, r0
  400a52:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a54:	4b12      	ldr	r3, [pc, #72]	; (400aa0 <pio_handler_process+0x54>)
  400a56:	4798      	blx	r3
  400a58:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400a5a:	4648      	mov	r0, r9
  400a5c:	4b11      	ldr	r3, [pc, #68]	; (400aa4 <pio_handler_process+0x58>)
  400a5e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400a60:	4005      	ands	r5, r0
  400a62:	d013      	beq.n	400a8c <pio_handler_process+0x40>
  400a64:	4c10      	ldr	r4, [pc, #64]	; (400aa8 <pio_handler_process+0x5c>)
  400a66:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400a6a:	e003      	b.n	400a74 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a6c:	42b4      	cmp	r4, r6
  400a6e:	d00d      	beq.n	400a8c <pio_handler_process+0x40>
  400a70:	3410      	adds	r4, #16
		while (status != 0) {
  400a72:	b15d      	cbz	r5, 400a8c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400a74:	6820      	ldr	r0, [r4, #0]
  400a76:	42b8      	cmp	r0, r7
  400a78:	d1f8      	bne.n	400a6c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a7a:	6861      	ldr	r1, [r4, #4]
  400a7c:	4229      	tst	r1, r5
  400a7e:	d0f5      	beq.n	400a6c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a80:	68e3      	ldr	r3, [r4, #12]
  400a82:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400a84:	6863      	ldr	r3, [r4, #4]
  400a86:	ea25 0503 	bic.w	r5, r5, r3
  400a8a:	e7ef      	b.n	400a6c <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400a8c:	4b07      	ldr	r3, [pc, #28]	; (400aac <pio_handler_process+0x60>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	b123      	cbz	r3, 400a9c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400a92:	4b07      	ldr	r3, [pc, #28]	; (400ab0 <pio_handler_process+0x64>)
  400a94:	681b      	ldr	r3, [r3, #0]
  400a96:	b10b      	cbz	r3, 400a9c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400a98:	4648      	mov	r0, r9
  400a9a:	4798      	blx	r3
  400a9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400aa0:	00400811 	.word	0x00400811
  400aa4:	00400815 	.word	0x00400815
  400aa8:	200009ec 	.word	0x200009ec
  400aac:	20000aa8 	.word	0x20000aa8
  400ab0:	20000a60 	.word	0x20000a60

00400ab4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400ab6:	4c18      	ldr	r4, [pc, #96]	; (400b18 <pio_handler_set+0x64>)
  400ab8:	6826      	ldr	r6, [r4, #0]
  400aba:	2e06      	cmp	r6, #6
  400abc:	d829      	bhi.n	400b12 <pio_handler_set+0x5e>
  400abe:	f04f 0c00 	mov.w	ip, #0
  400ac2:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ac4:	4f15      	ldr	r7, [pc, #84]	; (400b1c <pio_handler_set+0x68>)
  400ac6:	e004      	b.n	400ad2 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ac8:	3401      	adds	r4, #1
  400aca:	b2e4      	uxtb	r4, r4
  400acc:	46a4      	mov	ip, r4
  400ace:	42a6      	cmp	r6, r4
  400ad0:	d309      	bcc.n	400ae6 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400ad2:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ad4:	0125      	lsls	r5, r4, #4
  400ad6:	597d      	ldr	r5, [r7, r5]
  400ad8:	428d      	cmp	r5, r1
  400ada:	d1f5      	bne.n	400ac8 <pio_handler_set+0x14>
  400adc:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400ae0:	686d      	ldr	r5, [r5, #4]
  400ae2:	4295      	cmp	r5, r2
  400ae4:	d1f0      	bne.n	400ac8 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400ae6:	4d0d      	ldr	r5, [pc, #52]	; (400b1c <pio_handler_set+0x68>)
  400ae8:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400aec:	eb05 040e 	add.w	r4, r5, lr
  400af0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400af4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400af6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400af8:	9906      	ldr	r1, [sp, #24]
  400afa:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400afc:	3601      	adds	r6, #1
  400afe:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400b00:	bf04      	itt	eq
  400b02:	4905      	ldreq	r1, [pc, #20]	; (400b18 <pio_handler_set+0x64>)
  400b04:	600e      	streq	r6, [r1, #0]
  400b06:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b08:	461a      	mov	r2, r3
  400b0a:	4b05      	ldr	r3, [pc, #20]	; (400b20 <pio_handler_set+0x6c>)
  400b0c:	4798      	blx	r3

	return 0;
  400b0e:	2000      	movs	r0, #0
  400b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  400b12:	2001      	movs	r0, #1
}
  400b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b16:	bf00      	nop
  400b18:	20000a5c 	.word	0x20000a5c
  400b1c:	200009ec 	.word	0x200009ec
  400b20:	004007df 	.word	0x004007df

00400b24 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b24:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400b26:	210b      	movs	r1, #11
  400b28:	4801      	ldr	r0, [pc, #4]	; (400b30 <PIOA_Handler+0xc>)
  400b2a:	4b02      	ldr	r3, [pc, #8]	; (400b34 <PIOA_Handler+0x10>)
  400b2c:	4798      	blx	r3
  400b2e:	bd08      	pop	{r3, pc}
  400b30:	400e0e00 	.word	0x400e0e00
  400b34:	00400a4d 	.word	0x00400a4d

00400b38 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b38:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400b3a:	210c      	movs	r1, #12
  400b3c:	4801      	ldr	r0, [pc, #4]	; (400b44 <PIOB_Handler+0xc>)
  400b3e:	4b02      	ldr	r3, [pc, #8]	; (400b48 <PIOB_Handler+0x10>)
  400b40:	4798      	blx	r3
  400b42:	bd08      	pop	{r3, pc}
  400b44:	400e1000 	.word	0x400e1000
  400b48:	00400a4d 	.word	0x00400a4d

00400b4c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400b4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400b4e:	210d      	movs	r1, #13
  400b50:	4801      	ldr	r0, [pc, #4]	; (400b58 <PIOC_Handler+0xc>)
  400b52:	4b02      	ldr	r3, [pc, #8]	; (400b5c <PIOC_Handler+0x10>)
  400b54:	4798      	blx	r3
  400b56:	bd08      	pop	{r3, pc}
  400b58:	400e1200 	.word	0x400e1200
  400b5c:	00400a4d 	.word	0x00400a4d

00400b60 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b60:	4a17      	ldr	r2, [pc, #92]	; (400bc0 <pmc_switch_mck_to_pllack+0x60>)
  400b62:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b68:	4318      	orrs	r0, r3
  400b6a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b6c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b6e:	f013 0f08 	tst.w	r3, #8
  400b72:	d10a      	bne.n	400b8a <pmc_switch_mck_to_pllack+0x2a>
  400b74:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b78:	4911      	ldr	r1, [pc, #68]	; (400bc0 <pmc_switch_mck_to_pllack+0x60>)
  400b7a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b7c:	f012 0f08 	tst.w	r2, #8
  400b80:	d103      	bne.n	400b8a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b82:	3b01      	subs	r3, #1
  400b84:	d1f9      	bne.n	400b7a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400b86:	2001      	movs	r0, #1
  400b88:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b8a:	4a0d      	ldr	r2, [pc, #52]	; (400bc0 <pmc_switch_mck_to_pllack+0x60>)
  400b8c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b8e:	f023 0303 	bic.w	r3, r3, #3
  400b92:	f043 0302 	orr.w	r3, r3, #2
  400b96:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b98:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b9a:	f013 0f08 	tst.w	r3, #8
  400b9e:	d10a      	bne.n	400bb6 <pmc_switch_mck_to_pllack+0x56>
  400ba0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ba4:	4906      	ldr	r1, [pc, #24]	; (400bc0 <pmc_switch_mck_to_pllack+0x60>)
  400ba6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ba8:	f012 0f08 	tst.w	r2, #8
  400bac:	d105      	bne.n	400bba <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bae:	3b01      	subs	r3, #1
  400bb0:	d1f9      	bne.n	400ba6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400bb2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400bb4:	4770      	bx	lr
	return 0;
  400bb6:	2000      	movs	r0, #0
  400bb8:	4770      	bx	lr
  400bba:	2000      	movs	r0, #0
  400bbc:	4770      	bx	lr
  400bbe:	bf00      	nop
  400bc0:	400e0400 	.word	0x400e0400

00400bc4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400bc4:	b9c8      	cbnz	r0, 400bfa <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bc6:	4a11      	ldr	r2, [pc, #68]	; (400c0c <pmc_switch_mainck_to_xtal+0x48>)
  400bc8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400bca:	0209      	lsls	r1, r1, #8
  400bcc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bce:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400bd2:	f023 0303 	bic.w	r3, r3, #3
  400bd6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400bda:	f043 0301 	orr.w	r3, r3, #1
  400bde:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400be0:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400be2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400be4:	f013 0f01 	tst.w	r3, #1
  400be8:	d0fb      	beq.n	400be2 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400bea:	4a08      	ldr	r2, [pc, #32]	; (400c0c <pmc_switch_mainck_to_xtal+0x48>)
  400bec:	6a13      	ldr	r3, [r2, #32]
  400bee:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400bf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400bf6:	6213      	str	r3, [r2, #32]
  400bf8:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bfa:	4904      	ldr	r1, [pc, #16]	; (400c0c <pmc_switch_mainck_to_xtal+0x48>)
  400bfc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bfe:	4a04      	ldr	r2, [pc, #16]	; (400c10 <pmc_switch_mainck_to_xtal+0x4c>)
  400c00:	401a      	ands	r2, r3
  400c02:	4b04      	ldr	r3, [pc, #16]	; (400c14 <pmc_switch_mainck_to_xtal+0x50>)
  400c04:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c06:	620b      	str	r3, [r1, #32]
  400c08:	4770      	bx	lr
  400c0a:	bf00      	nop
  400c0c:	400e0400 	.word	0x400e0400
  400c10:	fec8fffc 	.word	0xfec8fffc
  400c14:	01370002 	.word	0x01370002

00400c18 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c18:	4b02      	ldr	r3, [pc, #8]	; (400c24 <pmc_osc_is_ready_mainck+0xc>)
  400c1a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c1c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400c20:	4770      	bx	lr
  400c22:	bf00      	nop
  400c24:	400e0400 	.word	0x400e0400

00400c28 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c28:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c2c:	4b01      	ldr	r3, [pc, #4]	; (400c34 <pmc_disable_pllack+0xc>)
  400c2e:	629a      	str	r2, [r3, #40]	; 0x28
  400c30:	4770      	bx	lr
  400c32:	bf00      	nop
  400c34:	400e0400 	.word	0x400e0400

00400c38 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c38:	4b02      	ldr	r3, [pc, #8]	; (400c44 <pmc_is_locked_pllack+0xc>)
  400c3a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c3c:	f000 0002 	and.w	r0, r0, #2
  400c40:	4770      	bx	lr
  400c42:	bf00      	nop
  400c44:	400e0400 	.word	0x400e0400

00400c48 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400c48:	2822      	cmp	r0, #34	; 0x22
  400c4a:	d81e      	bhi.n	400c8a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400c4c:	281f      	cmp	r0, #31
  400c4e:	d80c      	bhi.n	400c6a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c50:	4b11      	ldr	r3, [pc, #68]	; (400c98 <pmc_enable_periph_clk+0x50>)
  400c52:	699a      	ldr	r2, [r3, #24]
  400c54:	2301      	movs	r3, #1
  400c56:	4083      	lsls	r3, r0
  400c58:	4393      	bics	r3, r2
  400c5a:	d018      	beq.n	400c8e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c5c:	2301      	movs	r3, #1
  400c5e:	fa03 f000 	lsl.w	r0, r3, r0
  400c62:	4b0d      	ldr	r3, [pc, #52]	; (400c98 <pmc_enable_periph_clk+0x50>)
  400c64:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c66:	2000      	movs	r0, #0
  400c68:	4770      	bx	lr
		ul_id -= 32;
  400c6a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c6c:	4b0a      	ldr	r3, [pc, #40]	; (400c98 <pmc_enable_periph_clk+0x50>)
  400c6e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c72:	2301      	movs	r3, #1
  400c74:	4083      	lsls	r3, r0
  400c76:	4393      	bics	r3, r2
  400c78:	d00b      	beq.n	400c92 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c7a:	2301      	movs	r3, #1
  400c7c:	fa03 f000 	lsl.w	r0, r3, r0
  400c80:	4b05      	ldr	r3, [pc, #20]	; (400c98 <pmc_enable_periph_clk+0x50>)
  400c82:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400c86:	2000      	movs	r0, #0
  400c88:	4770      	bx	lr
		return 1;
  400c8a:	2001      	movs	r0, #1
  400c8c:	4770      	bx	lr
	return 0;
  400c8e:	2000      	movs	r0, #0
  400c90:	4770      	bx	lr
  400c92:	2000      	movs	r0, #0
}
  400c94:	4770      	bx	lr
  400c96:	bf00      	nop
  400c98:	400e0400 	.word	0x400e0400

00400c9c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400c9c:	e7fe      	b.n	400c9c <Dummy_Handler>
	...

00400ca0 <Reset_Handler>:
{
  400ca0:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  400ca2:	4b21      	ldr	r3, [pc, #132]	; (400d28 <Reset_Handler+0x88>)
  400ca4:	4a21      	ldr	r2, [pc, #132]	; (400d2c <Reset_Handler+0x8c>)
  400ca6:	429a      	cmp	r2, r3
  400ca8:	d928      	bls.n	400cfc <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  400caa:	4b21      	ldr	r3, [pc, #132]	; (400d30 <Reset_Handler+0x90>)
  400cac:	4a1e      	ldr	r2, [pc, #120]	; (400d28 <Reset_Handler+0x88>)
  400cae:	429a      	cmp	r2, r3
  400cb0:	d20c      	bcs.n	400ccc <Reset_Handler+0x2c>
  400cb2:	3b01      	subs	r3, #1
  400cb4:	1a9b      	subs	r3, r3, r2
  400cb6:	f023 0303 	bic.w	r3, r3, #3
  400cba:	3304      	adds	r3, #4
  400cbc:	4413      	add	r3, r2
  400cbe:	491b      	ldr	r1, [pc, #108]	; (400d2c <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  400cc0:	f851 0b04 	ldr.w	r0, [r1], #4
  400cc4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400cc8:	429a      	cmp	r2, r3
  400cca:	d1f9      	bne.n	400cc0 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400ccc:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  400cce:	4b19      	ldr	r3, [pc, #100]	; (400d34 <Reset_Handler+0x94>)
  400cd0:	4a19      	ldr	r2, [pc, #100]	; (400d38 <Reset_Handler+0x98>)
  400cd2:	429a      	cmp	r2, r3
  400cd4:	d20a      	bcs.n	400cec <Reset_Handler+0x4c>
  400cd6:	3b01      	subs	r3, #1
  400cd8:	1a9b      	subs	r3, r3, r2
  400cda:	f023 0303 	bic.w	r3, r3, #3
  400cde:	3304      	adds	r3, #4
  400ce0:	4413      	add	r3, r2
		*pDest++ = 0;
  400ce2:	2100      	movs	r1, #0
  400ce4:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400ce8:	429a      	cmp	r2, r3
  400cea:	d1fb      	bne.n	400ce4 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400cec:	4b13      	ldr	r3, [pc, #76]	; (400d3c <Reset_Handler+0x9c>)
  400cee:	4a14      	ldr	r2, [pc, #80]	; (400d40 <Reset_Handler+0xa0>)
  400cf0:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  400cf2:	4b14      	ldr	r3, [pc, #80]	; (400d44 <Reset_Handler+0xa4>)
  400cf4:	4798      	blx	r3
	main();
  400cf6:	4b14      	ldr	r3, [pc, #80]	; (400d48 <Reset_Handler+0xa8>)
  400cf8:	4798      	blx	r3
  400cfa:	e7fe      	b.n	400cfa <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400cfc:	4b0a      	ldr	r3, [pc, #40]	; (400d28 <Reset_Handler+0x88>)
  400cfe:	4a0b      	ldr	r2, [pc, #44]	; (400d2c <Reset_Handler+0x8c>)
  400d00:	429a      	cmp	r2, r3
  400d02:	d2e3      	bcs.n	400ccc <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400d04:	4b0a      	ldr	r3, [pc, #40]	; (400d30 <Reset_Handler+0x90>)
  400d06:	4808      	ldr	r0, [pc, #32]	; (400d28 <Reset_Handler+0x88>)
  400d08:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400d0a:	4611      	mov	r1, r2
  400d0c:	3a04      	subs	r2, #4
  400d0e:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400d10:	2800      	cmp	r0, #0
  400d12:	d0db      	beq.n	400ccc <Reset_Handler+0x2c>
  400d14:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400d18:	f852 0904 	ldr.w	r0, [r2], #-4
  400d1c:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400d20:	42ca      	cmn	r2, r1
  400d22:	d1f9      	bne.n	400d18 <Reset_Handler+0x78>
  400d24:	e7d2      	b.n	400ccc <Reset_Handler+0x2c>
  400d26:	bf00      	nop
  400d28:	20000000 	.word	0x20000000
  400d2c:	00407cf4 	.word	0x00407cf4
  400d30:	200009d0 	.word	0x200009d0
  400d34:	20000afc 	.word	0x20000afc
  400d38:	200009d0 	.word	0x200009d0
  400d3c:	e000ed00 	.word	0xe000ed00
  400d40:	00400000 	.word	0x00400000
  400d44:	00401c65 	.word	0x00401c65
  400d48:	0040139d 	.word	0x0040139d

00400d4c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400d4c:	4b3c      	ldr	r3, [pc, #240]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d50:	f003 0303 	and.w	r3, r3, #3
  400d54:	2b03      	cmp	r3, #3
  400d56:	d80e      	bhi.n	400d76 <SystemCoreClockUpdate+0x2a>
  400d58:	e8df f003 	tbb	[pc, r3]
  400d5c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400d60:	4b38      	ldr	r3, [pc, #224]	; (400e44 <SystemCoreClockUpdate+0xf8>)
  400d62:	695b      	ldr	r3, [r3, #20]
  400d64:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400d68:	bf14      	ite	ne
  400d6a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400d6e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400d72:	4b35      	ldr	r3, [pc, #212]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400d74:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400d76:	4b32      	ldr	r3, [pc, #200]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d7a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d7e:	2b70      	cmp	r3, #112	; 0x70
  400d80:	d055      	beq.n	400e2e <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d82:	4b2f      	ldr	r3, [pc, #188]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400d84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  400d86:	4930      	ldr	r1, [pc, #192]	; (400e48 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d88:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  400d8c:	680b      	ldr	r3, [r1, #0]
  400d8e:	40d3      	lsrs	r3, r2
  400d90:	600b      	str	r3, [r1, #0]
  400d92:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400d94:	4b2a      	ldr	r3, [pc, #168]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400d96:	6a1b      	ldr	r3, [r3, #32]
  400d98:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d9c:	d003      	beq.n	400da6 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400d9e:	4a2b      	ldr	r2, [pc, #172]	; (400e4c <SystemCoreClockUpdate+0x100>)
  400da0:	4b29      	ldr	r3, [pc, #164]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400da2:	601a      	str	r2, [r3, #0]
  400da4:	e7e7      	b.n	400d76 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400da6:	4a2a      	ldr	r2, [pc, #168]	; (400e50 <SystemCoreClockUpdate+0x104>)
  400da8:	4b27      	ldr	r3, [pc, #156]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400daa:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400dac:	4b24      	ldr	r3, [pc, #144]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400dae:	6a1b      	ldr	r3, [r3, #32]
  400db0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400db4:	2b10      	cmp	r3, #16
  400db6:	d005      	beq.n	400dc4 <SystemCoreClockUpdate+0x78>
  400db8:	2b20      	cmp	r3, #32
  400dba:	d1dc      	bne.n	400d76 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400dbc:	4a23      	ldr	r2, [pc, #140]	; (400e4c <SystemCoreClockUpdate+0x100>)
  400dbe:	4b22      	ldr	r3, [pc, #136]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400dc0:	601a      	str	r2, [r3, #0]
			break;
  400dc2:	e7d8      	b.n	400d76 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400dc4:	4a23      	ldr	r2, [pc, #140]	; (400e54 <SystemCoreClockUpdate+0x108>)
  400dc6:	4b20      	ldr	r3, [pc, #128]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400dc8:	601a      	str	r2, [r3, #0]
			break;
  400dca:	e7d4      	b.n	400d76 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400dcc:	4b1c      	ldr	r3, [pc, #112]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400dce:	6a1b      	ldr	r3, [r3, #32]
  400dd0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400dd4:	d018      	beq.n	400e08 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400dd6:	4a1d      	ldr	r2, [pc, #116]	; (400e4c <SystemCoreClockUpdate+0x100>)
  400dd8:	4b1b      	ldr	r3, [pc, #108]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400dda:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400ddc:	4b18      	ldr	r3, [pc, #96]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400de0:	f003 0303 	and.w	r3, r3, #3
  400de4:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400de6:	4a16      	ldr	r2, [pc, #88]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400de8:	bf07      	ittee	eq
  400dea:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400dec:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400dee:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400df0:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400df2:	4815      	ldr	r0, [pc, #84]	; (400e48 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400df4:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400df8:	6803      	ldr	r3, [r0, #0]
  400dfa:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400dfe:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400e00:	fbb3 f3f2 	udiv	r3, r3, r2
  400e04:	6003      	str	r3, [r0, #0]
  400e06:	e7b6      	b.n	400d76 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400e08:	4a11      	ldr	r2, [pc, #68]	; (400e50 <SystemCoreClockUpdate+0x104>)
  400e0a:	4b0f      	ldr	r3, [pc, #60]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400e0c:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400e0e:	4b0c      	ldr	r3, [pc, #48]	; (400e40 <SystemCoreClockUpdate+0xf4>)
  400e10:	6a1b      	ldr	r3, [r3, #32]
  400e12:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e16:	2b10      	cmp	r3, #16
  400e18:	d005      	beq.n	400e26 <SystemCoreClockUpdate+0xda>
  400e1a:	2b20      	cmp	r3, #32
  400e1c:	d1de      	bne.n	400ddc <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400e1e:	4a0b      	ldr	r2, [pc, #44]	; (400e4c <SystemCoreClockUpdate+0x100>)
  400e20:	4b09      	ldr	r3, [pc, #36]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400e22:	601a      	str	r2, [r3, #0]
					break;
  400e24:	e7da      	b.n	400ddc <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400e26:	4a0b      	ldr	r2, [pc, #44]	; (400e54 <SystemCoreClockUpdate+0x108>)
  400e28:	4b07      	ldr	r3, [pc, #28]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400e2a:	601a      	str	r2, [r3, #0]
					break;
  400e2c:	e7d6      	b.n	400ddc <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400e2e:	4a06      	ldr	r2, [pc, #24]	; (400e48 <SystemCoreClockUpdate+0xfc>)
  400e30:	6813      	ldr	r3, [r2, #0]
  400e32:	4909      	ldr	r1, [pc, #36]	; (400e58 <SystemCoreClockUpdate+0x10c>)
  400e34:	fba1 1303 	umull	r1, r3, r1, r3
  400e38:	085b      	lsrs	r3, r3, #1
  400e3a:	6013      	str	r3, [r2, #0]
  400e3c:	4770      	bx	lr
  400e3e:	bf00      	nop
  400e40:	400e0400 	.word	0x400e0400
  400e44:	400e1410 	.word	0x400e1410
  400e48:	20000000 	.word	0x20000000
  400e4c:	00b71b00 	.word	0x00b71b00
  400e50:	003d0900 	.word	0x003d0900
  400e54:	007a1200 	.word	0x007a1200
  400e58:	aaaaaaab 	.word	0xaaaaaaab

00400e5c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400e5c:	4b1a      	ldr	r3, [pc, #104]	; (400ec8 <system_init_flash+0x6c>)
  400e5e:	4298      	cmp	r0, r3
  400e60:	d914      	bls.n	400e8c <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400e62:	4b1a      	ldr	r3, [pc, #104]	; (400ecc <system_init_flash+0x70>)
  400e64:	4298      	cmp	r0, r3
  400e66:	d919      	bls.n	400e9c <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400e68:	4b19      	ldr	r3, [pc, #100]	; (400ed0 <system_init_flash+0x74>)
  400e6a:	4298      	cmp	r0, r3
  400e6c:	d91d      	bls.n	400eaa <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400e6e:	4b19      	ldr	r3, [pc, #100]	; (400ed4 <system_init_flash+0x78>)
  400e70:	4298      	cmp	r0, r3
  400e72:	d921      	bls.n	400eb8 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400e74:	4b18      	ldr	r3, [pc, #96]	; (400ed8 <system_init_flash+0x7c>)
  400e76:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400e78:	bf94      	ite	ls
  400e7a:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400e7e:	4b17      	ldrhi	r3, [pc, #92]	; (400edc <system_init_flash+0x80>)
  400e80:	4a17      	ldr	r2, [pc, #92]	; (400ee0 <system_init_flash+0x84>)
  400e82:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400e84:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400e88:	6013      	str	r3, [r2, #0]
  400e8a:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e8c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400e90:	4a13      	ldr	r2, [pc, #76]	; (400ee0 <system_init_flash+0x84>)
  400e92:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e94:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400e98:	6013      	str	r3, [r2, #0]
  400e9a:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e9c:	4b11      	ldr	r3, [pc, #68]	; (400ee4 <system_init_flash+0x88>)
  400e9e:	4a10      	ldr	r2, [pc, #64]	; (400ee0 <system_init_flash+0x84>)
  400ea0:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ea2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ea6:	6013      	str	r3, [r2, #0]
  400ea8:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400eaa:	4b0f      	ldr	r3, [pc, #60]	; (400ee8 <system_init_flash+0x8c>)
  400eac:	4a0c      	ldr	r2, [pc, #48]	; (400ee0 <system_init_flash+0x84>)
  400eae:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400eb0:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400eb4:	6013      	str	r3, [r2, #0]
  400eb6:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400eb8:	4b0c      	ldr	r3, [pc, #48]	; (400eec <system_init_flash+0x90>)
  400eba:	4a09      	ldr	r2, [pc, #36]	; (400ee0 <system_init_flash+0x84>)
  400ebc:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400ebe:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ec2:	6013      	str	r3, [r2, #0]
  400ec4:	4770      	bx	lr
  400ec6:	bf00      	nop
  400ec8:	01312cff 	.word	0x01312cff
  400ecc:	026259ff 	.word	0x026259ff
  400ed0:	039386ff 	.word	0x039386ff
  400ed4:	04c4b3ff 	.word	0x04c4b3ff
  400ed8:	05f5e0ff 	.word	0x05f5e0ff
  400edc:	04000500 	.word	0x04000500
  400ee0:	400e0a00 	.word	0x400e0a00
  400ee4:	04000100 	.word	0x04000100
  400ee8:	04000200 	.word	0x04000200
  400eec:	04000300 	.word	0x04000300

00400ef0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400ef0:	4b0a      	ldr	r3, [pc, #40]	; (400f1c <_sbrk+0x2c>)
  400ef2:	681b      	ldr	r3, [r3, #0]
  400ef4:	b153      	cbz	r3, 400f0c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400ef6:	4b09      	ldr	r3, [pc, #36]	; (400f1c <_sbrk+0x2c>)
  400ef8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400efa:	181a      	adds	r2, r3, r0
  400efc:	4908      	ldr	r1, [pc, #32]	; (400f20 <_sbrk+0x30>)
  400efe:	4291      	cmp	r1, r2
  400f00:	db08      	blt.n	400f14 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400f02:	4610      	mov	r0, r2
  400f04:	4a05      	ldr	r2, [pc, #20]	; (400f1c <_sbrk+0x2c>)
  400f06:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400f08:	4618      	mov	r0, r3
  400f0a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400f0c:	4a05      	ldr	r2, [pc, #20]	; (400f24 <_sbrk+0x34>)
  400f0e:	4b03      	ldr	r3, [pc, #12]	; (400f1c <_sbrk+0x2c>)
  400f10:	601a      	str	r2, [r3, #0]
  400f12:	e7f0      	b.n	400ef6 <_sbrk+0x6>
		return (caddr_t) -1;	
  400f14:	f04f 30ff 	mov.w	r0, #4294967295
}
  400f18:	4770      	bx	lr
  400f1a:	bf00      	nop
  400f1c:	20000a64 	.word	0x20000a64
  400f20:	20027ffc 	.word	0x20027ffc
  400f24:	20003b00 	.word	0x20003b00

00400f28 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400f28:	f04f 30ff 	mov.w	r0, #4294967295
  400f2c:	4770      	bx	lr

00400f2e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400f2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400f32:	604b      	str	r3, [r1, #4]

	return 0;
}
  400f34:	2000      	movs	r0, #0
  400f36:	4770      	bx	lr

00400f38 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400f38:	2001      	movs	r0, #1
  400f3a:	4770      	bx	lr

00400f3c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400f3c:	2000      	movs	r0, #0
  400f3e:	4770      	bx	lr

00400f40 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400f40:	b5f0      	push	{r4, r5, r6, r7, lr}
  400f42:	b083      	sub	sp, #12
  400f44:	4605      	mov	r5, r0
  400f46:	460c      	mov	r4, r1
	uint32_t val = 0;
  400f48:	2300      	movs	r3, #0
  400f4a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400f4c:	4b18      	ldr	r3, [pc, #96]	; (400fb0 <usart_serial_getchar+0x70>)
  400f4e:	4298      	cmp	r0, r3
  400f50:	d00a      	beq.n	400f68 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400f52:	4b18      	ldr	r3, [pc, #96]	; (400fb4 <usart_serial_getchar+0x74>)
  400f54:	4298      	cmp	r0, r3
  400f56:	d00f      	beq.n	400f78 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400f58:	4b17      	ldr	r3, [pc, #92]	; (400fb8 <usart_serial_getchar+0x78>)
  400f5a:	4298      	cmp	r0, r3
  400f5c:	d014      	beq.n	400f88 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400f5e:	4b17      	ldr	r3, [pc, #92]	; (400fbc <usart_serial_getchar+0x7c>)
  400f60:	429d      	cmp	r5, r3
  400f62:	d01b      	beq.n	400f9c <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400f64:	b003      	add	sp, #12
  400f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400f68:	461f      	mov	r7, r3
  400f6a:	4e15      	ldr	r6, [pc, #84]	; (400fc0 <usart_serial_getchar+0x80>)
  400f6c:	4621      	mov	r1, r4
  400f6e:	4638      	mov	r0, r7
  400f70:	47b0      	blx	r6
  400f72:	2800      	cmp	r0, #0
  400f74:	d1fa      	bne.n	400f6c <usart_serial_getchar+0x2c>
  400f76:	e7f2      	b.n	400f5e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400f78:	461e      	mov	r6, r3
  400f7a:	4d11      	ldr	r5, [pc, #68]	; (400fc0 <usart_serial_getchar+0x80>)
  400f7c:	4621      	mov	r1, r4
  400f7e:	4630      	mov	r0, r6
  400f80:	47a8      	blx	r5
  400f82:	2800      	cmp	r0, #0
  400f84:	d1fa      	bne.n	400f7c <usart_serial_getchar+0x3c>
  400f86:	e7ed      	b.n	400f64 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400f88:	461e      	mov	r6, r3
  400f8a:	4d0e      	ldr	r5, [pc, #56]	; (400fc4 <usart_serial_getchar+0x84>)
  400f8c:	a901      	add	r1, sp, #4
  400f8e:	4630      	mov	r0, r6
  400f90:	47a8      	blx	r5
  400f92:	2800      	cmp	r0, #0
  400f94:	d1fa      	bne.n	400f8c <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  400f96:	9b01      	ldr	r3, [sp, #4]
  400f98:	7023      	strb	r3, [r4, #0]
  400f9a:	e7e3      	b.n	400f64 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400f9c:	461e      	mov	r6, r3
  400f9e:	4d09      	ldr	r5, [pc, #36]	; (400fc4 <usart_serial_getchar+0x84>)
  400fa0:	a901      	add	r1, sp, #4
  400fa2:	4630      	mov	r0, r6
  400fa4:	47a8      	blx	r5
  400fa6:	2800      	cmp	r0, #0
  400fa8:	d1fa      	bne.n	400fa0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  400faa:	9b01      	ldr	r3, [sp, #4]
  400fac:	7023      	strb	r3, [r4, #0]
}
  400fae:	e7d9      	b.n	400f64 <usart_serial_getchar+0x24>
  400fb0:	400e0600 	.word	0x400e0600
  400fb4:	400e0800 	.word	0x400e0800
  400fb8:	40024000 	.word	0x40024000
  400fbc:	40028000 	.word	0x40028000
  400fc0:	0040051f 	.word	0x0040051f
  400fc4:	00400471 	.word	0x00400471

00400fc8 <usart_serial_putchar>:
{
  400fc8:	b570      	push	{r4, r5, r6, lr}
  400fca:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400fcc:	4b18      	ldr	r3, [pc, #96]	; (401030 <usart_serial_putchar+0x68>)
  400fce:	4298      	cmp	r0, r3
  400fd0:	d00a      	beq.n	400fe8 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400fd2:	4b18      	ldr	r3, [pc, #96]	; (401034 <usart_serial_putchar+0x6c>)
  400fd4:	4298      	cmp	r0, r3
  400fd6:	d010      	beq.n	400ffa <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400fd8:	4b17      	ldr	r3, [pc, #92]	; (401038 <usart_serial_putchar+0x70>)
  400fda:	4298      	cmp	r0, r3
  400fdc:	d016      	beq.n	40100c <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400fde:	4b17      	ldr	r3, [pc, #92]	; (40103c <usart_serial_putchar+0x74>)
  400fe0:	4298      	cmp	r0, r3
  400fe2:	d01c      	beq.n	40101e <usart_serial_putchar+0x56>
	return 0;
  400fe4:	2000      	movs	r0, #0
}
  400fe6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400fe8:	461e      	mov	r6, r3
  400fea:	4d15      	ldr	r5, [pc, #84]	; (401040 <usart_serial_putchar+0x78>)
  400fec:	4621      	mov	r1, r4
  400fee:	4630      	mov	r0, r6
  400ff0:	47a8      	blx	r5
  400ff2:	2800      	cmp	r0, #0
  400ff4:	d1fa      	bne.n	400fec <usart_serial_putchar+0x24>
		return 1;
  400ff6:	2001      	movs	r0, #1
  400ff8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ffa:	461e      	mov	r6, r3
  400ffc:	4d10      	ldr	r5, [pc, #64]	; (401040 <usart_serial_putchar+0x78>)
  400ffe:	4621      	mov	r1, r4
  401000:	4630      	mov	r0, r6
  401002:	47a8      	blx	r5
  401004:	2800      	cmp	r0, #0
  401006:	d1fa      	bne.n	400ffe <usart_serial_putchar+0x36>
		return 1;
  401008:	2001      	movs	r0, #1
  40100a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40100c:	461e      	mov	r6, r3
  40100e:	4d0d      	ldr	r5, [pc, #52]	; (401044 <usart_serial_putchar+0x7c>)
  401010:	4621      	mov	r1, r4
  401012:	4630      	mov	r0, r6
  401014:	47a8      	blx	r5
  401016:	2800      	cmp	r0, #0
  401018:	d1fa      	bne.n	401010 <usart_serial_putchar+0x48>
		return 1;
  40101a:	2001      	movs	r0, #1
  40101c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40101e:	461e      	mov	r6, r3
  401020:	4d08      	ldr	r5, [pc, #32]	; (401044 <usart_serial_putchar+0x7c>)
  401022:	4621      	mov	r1, r4
  401024:	4630      	mov	r0, r6
  401026:	47a8      	blx	r5
  401028:	2800      	cmp	r0, #0
  40102a:	d1fa      	bne.n	401022 <usart_serial_putchar+0x5a>
		return 1;
  40102c:	2001      	movs	r0, #1
  40102e:	bd70      	pop	{r4, r5, r6, pc}
  401030:	400e0600 	.word	0x400e0600
  401034:	400e0800 	.word	0x400e0800
  401038:	40024000 	.word	0x40024000
  40103c:	40028000 	.word	0x40028000
  401040:	0040050f 	.word	0x0040050f
  401044:	0040045d 	.word	0x0040045d

00401048 <hum_handle>:
	NVIC_EnableIRQ(ADC_IRQn);
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
}

static void hum_handle(uint32_t id, uint32_t mask)
{
  401048:	b508      	push	{r3, lr}
	//iniciar bomba
	pio_clear(PIOA, PINO_LED_VERDE);
  40104a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40104e:	4802      	ldr	r0, [pc, #8]	; (401058 <hum_handle+0x10>)
  401050:	4b02      	ldr	r3, [pc, #8]	; (40105c <hum_handle+0x14>)
  401052:	4798      	blx	r3
  401054:	bd08      	pop	{r3, pc}
  401056:	bf00      	nop
  401058:	400e0e00 	.word	0x400e0e00
  40105c:	004006f3 	.word	0x004006f3

00401060 <inicializacao_UART>:
void inicializacao_UART (){
  401060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401064:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401066:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4010f4 <inicializacao_UART+0x94>
  40106a:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40106e:	4c16      	ldr	r4, [pc, #88]	; (4010c8 <inicializacao_UART+0x68>)
  401070:	6823      	ldr	r3, [r4, #0]
  401072:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401074:	68a3      	ldr	r3, [r4, #8]
  401076:	9303      	str	r3, [sp, #12]
  401078:	2008      	movs	r0, #8
  40107a:	4f14      	ldr	r7, [pc, #80]	; (4010cc <inicializacao_UART+0x6c>)
  40107c:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  40107e:	4d14      	ldr	r5, [pc, #80]	; (4010d0 <inicializacao_UART+0x70>)
  401080:	a901      	add	r1, sp, #4
  401082:	4628      	mov	r0, r5
  401084:	4e13      	ldr	r6, [pc, #76]	; (4010d4 <inicializacao_UART+0x74>)
  401086:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401088:	4b13      	ldr	r3, [pc, #76]	; (4010d8 <inicializacao_UART+0x78>)
  40108a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40108c:	4a13      	ldr	r2, [pc, #76]	; (4010dc <inicializacao_UART+0x7c>)
  40108e:	4b14      	ldr	r3, [pc, #80]	; (4010e0 <inicializacao_UART+0x80>)
  401090:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401092:	4a14      	ldr	r2, [pc, #80]	; (4010e4 <inicializacao_UART+0x84>)
  401094:	4b14      	ldr	r3, [pc, #80]	; (4010e8 <inicializacao_UART+0x88>)
  401096:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401098:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40109c:	6823      	ldr	r3, [r4, #0]
  40109e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4010a0:	68a3      	ldr	r3, [r4, #8]
  4010a2:	9303      	str	r3, [sp, #12]
  4010a4:	2008      	movs	r0, #8
  4010a6:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4010a8:	a901      	add	r1, sp, #4
  4010aa:	4628      	mov	r0, r5
  4010ac:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4010ae:	4d0f      	ldr	r5, [pc, #60]	; (4010ec <inicializacao_UART+0x8c>)
  4010b0:	682b      	ldr	r3, [r5, #0]
  4010b2:	2100      	movs	r1, #0
  4010b4:	6898      	ldr	r0, [r3, #8]
  4010b6:	4c0e      	ldr	r4, [pc, #56]	; (4010f0 <inicializacao_UART+0x90>)
  4010b8:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4010ba:	682b      	ldr	r3, [r5, #0]
  4010bc:	2100      	movs	r1, #0
  4010be:	6858      	ldr	r0, [r3, #4]
  4010c0:	47a0      	blx	r4
}
  4010c2:	b004      	add	sp, #16
  4010c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010c8:	20000010 	.word	0x20000010
  4010cc:	00400c49 	.word	0x00400c49
  4010d0:	400e0600 	.word	0x400e0600
  4010d4:	004004d9 	.word	0x004004d9
  4010d8:	20000aa4 	.word	0x20000aa4
  4010dc:	00400fc9 	.word	0x00400fc9
  4010e0:	20000aa0 	.word	0x20000aa0
  4010e4:	00400f41 	.word	0x00400f41
  4010e8:	20000a9c 	.word	0x20000a9c
  4010ec:	20000020 	.word	0x20000020
  4010f0:	00401e25 	.word	0x00401e25
  4010f4:	07270e00 	.word	0x07270e00

004010f8 <menu>:
{
  4010f8:	b510      	push	{r4, lr}
	printf("\n\r");
  4010fa:	4806      	ldr	r0, [pc, #24]	; (401114 <menu+0x1c>)
  4010fc:	4b06      	ldr	r3, [pc, #24]	; (401118 <menu+0x20>)
  4010fe:	4798      	blx	r3
	puts("a: Acender LED azul\r");
  401100:	4806      	ldr	r0, [pc, #24]	; (40111c <menu+0x24>)
  401102:	4c07      	ldr	r4, [pc, #28]	; (401120 <menu+0x28>)
  401104:	47a0      	blx	r4
	puts("s: Apagar LED azul\r");
  401106:	4807      	ldr	r0, [pc, #28]	; (401124 <menu+0x2c>)
  401108:	47a0      	blx	r4
	puts("v: Acender LED verde\r");
  40110a:	4807      	ldr	r0, [pc, #28]	; (401128 <menu+0x30>)
  40110c:	47a0      	blx	r4
	puts("b: Apagar LED verde\r");
  40110e:	4807      	ldr	r0, [pc, #28]	; (40112c <menu+0x34>)
  401110:	47a0      	blx	r4
  401112:	bd10      	pop	{r4, pc}
  401114:	004079b8 	.word	0x004079b8
  401118:	00401cb5 	.word	0x00401cb5
  40111c:	004079bc 	.word	0x004079bc
  401120:	00401e15 	.word	0x00401e15
  401124:	004079d4 	.word	0x004079d4
  401128:	004079e8 	.word	0x004079e8
  40112c:	00407a00 	.word	0x00407a00

00401130 <TC0_Handler>:
{
  401130:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  401132:	2100      	movs	r1, #0
  401134:	4804      	ldr	r0, [pc, #16]	; (401148 <TC0_Handler+0x18>)
  401136:	4b05      	ldr	r3, [pc, #20]	; (40114c <TC0_Handler+0x1c>)
  401138:	4798      	blx	r3
	LED_Toggle(LED0_GPIO);
  40113a:	2013      	movs	r0, #19
  40113c:	4b04      	ldr	r3, [pc, #16]	; (401150 <TC0_Handler+0x20>)
  40113e:	4798      	blx	r3
	adc_start(ADC);
  401140:	4804      	ldr	r0, [pc, #16]	; (401154 <TC0_Handler+0x24>)
  401142:	4b05      	ldr	r3, [pc, #20]	; (401158 <TC0_Handler+0x28>)
  401144:	4798      	blx	r3
  401146:	bd08      	pop	{r3, pc}
  401148:	40010000 	.word	0x40010000
  40114c:	004003e5 	.word	0x004003e5
  401150:	00400833 	.word	0x00400833
  401154:	40038000 	.word	0x40038000
  401158:	004001d3 	.word	0x004001d3

0040115c <ADC_Handler>:
{
  40115c:	b530      	push	{r4, r5, lr}
  40115e:	b085      	sub	sp, #20
	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  401160:	4815      	ldr	r0, [pc, #84]	; (4011b8 <ADC_Handler+0x5c>)
  401162:	4b16      	ldr	r3, [pc, #88]	; (4011bc <ADC_Handler+0x60>)
  401164:	4798      	blx	r3
  401166:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  40116a:	d101      	bne.n	401170 <ADC_Handler+0x14>
}
  40116c:	b005      	add	sp, #20
  40116e:	bd30      	pop	{r4, r5, pc}
		result = adc_get_latest_value(ADC);
  401170:	4811      	ldr	r0, [pc, #68]	; (4011b8 <ADC_Handler+0x5c>)
  401172:	4b13      	ldr	r3, [pc, #76]	; (4011c0 <ADC_Handler+0x64>)
  401174:	4798      	blx	r3
		sprintf (buffer, "%d", result);
  401176:	b284      	uxth	r4, r0
  401178:	4622      	mov	r2, r4
  40117a:	4912      	ldr	r1, [pc, #72]	; (4011c4 <ADC_Handler+0x68>)
  40117c:	a801      	add	r0, sp, #4
  40117e:	4b12      	ldr	r3, [pc, #72]	; (4011c8 <ADC_Handler+0x6c>)
  401180:	4798      	blx	r3
		puts(buffer);
  401182:	a801      	add	r0, sp, #4
  401184:	4d11      	ldr	r5, [pc, #68]	; (4011cc <ADC_Handler+0x70>)
  401186:	47a8      	blx	r5
		puts("\r");
  401188:	4811      	ldr	r0, [pc, #68]	; (4011d0 <ADC_Handler+0x74>)
  40118a:	47a8      	blx	r5
		if (result <= (4095*luz_min/100))
  40118c:	4b11      	ldr	r3, [pc, #68]	; (4011d4 <ADC_Handler+0x78>)
  40118e:	681b      	ldr	r3, [r3, #0]
  401190:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
  401194:	4a10      	ldr	r2, [pc, #64]	; (4011d8 <ADC_Handler+0x7c>)
  401196:	fb82 1203 	smull	r1, r2, r2, r3
  40119a:	17db      	asrs	r3, r3, #31
  40119c:	ebc3 1362 	rsb	r3, r3, r2, asr #5
  4011a0:	429c      	cmp	r4, r3
  4011a2:	dc04      	bgt.n	4011ae <ADC_Handler+0x52>
			escuro--;
  4011a4:	4a0d      	ldr	r2, [pc, #52]	; (4011dc <ADC_Handler+0x80>)
  4011a6:	6813      	ldr	r3, [r2, #0]
  4011a8:	3b01      	subs	r3, #1
  4011aa:	6013      	str	r3, [r2, #0]
  4011ac:	e7de      	b.n	40116c <ADC_Handler+0x10>
			escuro = escuro_max;
  4011ae:	4b0c      	ldr	r3, [pc, #48]	; (4011e0 <ADC_Handler+0x84>)
  4011b0:	681a      	ldr	r2, [r3, #0]
  4011b2:	4b0a      	ldr	r3, [pc, #40]	; (4011dc <ADC_Handler+0x80>)
  4011b4:	601a      	str	r2, [r3, #0]
}
  4011b6:	e7d9      	b.n	40116c <ADC_Handler+0x10>
  4011b8:	40038000 	.word	0x40038000
  4011bc:	004001eb 	.word	0x004001eb
  4011c0:	004001e3 	.word	0x004001e3
  4011c4:	004079b0 	.word	0x004079b0
  4011c8:	00401fc5 	.word	0x00401fc5
  4011cc:	00401e15 	.word	0x00401e15
  4011d0:	004079fc 	.word	0x004079fc
  4011d4:	2000000c 	.word	0x2000000c
  4011d8:	51eb851f 	.word	0x51eb851f
  4011dc:	20000004 	.word	0x20000004
  4011e0:	20000008 	.word	0x20000008

004011e4 <configure_adc>:
{
  4011e4:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
  4011e6:	201d      	movs	r0, #29
  4011e8:	4b13      	ldr	r3, [pc, #76]	; (401238 <configure_adc+0x54>)
  4011ea:	4798      	blx	r3
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  4011ec:	4c13      	ldr	r4, [pc, #76]	; (40123c <configure_adc+0x58>)
  4011ee:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4011f2:	4a13      	ldr	r2, [pc, #76]	; (401240 <configure_adc+0x5c>)
  4011f4:	4913      	ldr	r1, [pc, #76]	; (401244 <configure_adc+0x60>)
  4011f6:	4620      	mov	r0, r4
  4011f8:	4d13      	ldr	r5, [pc, #76]	; (401248 <configure_adc+0x64>)
  4011fa:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  4011fc:	2302      	movs	r3, #2
  4011fe:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401202:	210f      	movs	r1, #15
  401204:	4620      	mov	r0, r4
  401206:	4d11      	ldr	r5, [pc, #68]	; (40124c <configure_adc+0x68>)
  401208:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  40120a:	2200      	movs	r2, #0
  40120c:	4611      	mov	r1, r2
  40120e:	4620      	mov	r0, r4
  401210:	4b0f      	ldr	r3, [pc, #60]	; (401250 <configure_adc+0x6c>)
  401212:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL);
  401214:	2105      	movs	r1, #5
  401216:	4620      	mov	r0, r4
  401218:	4b0e      	ldr	r3, [pc, #56]	; (401254 <configure_adc+0x70>)
  40121a:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40121c:	4b0e      	ldr	r3, [pc, #56]	; (401258 <configure_adc+0x74>)
  40121e:	2250      	movs	r2, #80	; 0x50
  401220:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401224:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401228:	601a      	str	r2, [r3, #0]
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  40122a:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  40122e:	4620      	mov	r0, r4
  401230:	4b0a      	ldr	r3, [pc, #40]	; (40125c <configure_adc+0x78>)
  401232:	4798      	blx	r3
  401234:	bd38      	pop	{r3, r4, r5, pc}
  401236:	bf00      	nop
  401238:	00400c49 	.word	0x00400c49
  40123c:	40038000 	.word	0x40038000
  401240:	0061a800 	.word	0x0061a800
  401244:	07270e00 	.word	0x07270e00
  401248:	00400175 	.word	0x00400175
  40124c:	004001b7 	.word	0x004001b7
  401250:	004001a9 	.word	0x004001a9
  401254:	004001d9 	.word	0x004001d9
  401258:	e000e100 	.word	0xe000e100
  40125c:	004001e7 	.word	0x004001e7

00401260 <configure_hum>:
}

void configure_hum(void)
{
  401260:	b530      	push	{r4, r5, lr}
  401262:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB);
  401264:	200c      	movs	r0, #12
  401266:	4b13      	ldr	r3, [pc, #76]	; (4012b4 <configure_hum+0x54>)
  401268:	4798      	blx	r3
	
	pio_set_input(PIO_HUM, PINO_HUM, PIN_PUSHBUTTON_1_ATTR);
  40126a:	4c13      	ldr	r4, [pc, #76]	; (4012b8 <configure_hum+0x58>)
  40126c:	2279      	movs	r2, #121	; 0x79
  40126e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401272:	4620      	mov	r0, r4
  401274:	4b11      	ldr	r3, [pc, #68]	; (4012bc <configure_hum+0x5c>)
  401276:	4798      	blx	r3
	pio_set_debounce_filter(PIO_HUM, PINO_HUM, 10);
  401278:	220a      	movs	r2, #10
  40127a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40127e:	4620      	mov	r0, r4
  401280:	4b0f      	ldr	r3, [pc, #60]	; (4012c0 <configure_hum+0x60>)
  401282:	4798      	blx	r3
	pio_handler_set(PIO_HUM, ID_PIOA, PINO_HUM, PIN_PUSHBUTTON_1_ATTR ,hum_handle);
  401284:	4b0f      	ldr	r3, [pc, #60]	; (4012c4 <configure_hum+0x64>)
  401286:	9300      	str	r3, [sp, #0]
  401288:	2379      	movs	r3, #121	; 0x79
  40128a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  40128e:	210b      	movs	r1, #11
  401290:	4620      	mov	r0, r4
  401292:	4d0d      	ldr	r5, [pc, #52]	; (4012c8 <configure_hum+0x68>)
  401294:	47a8      	blx	r5
	pio_enable_interrupt(PIO_HUM, PINO_HUM);
  401296:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40129a:	4620      	mov	r0, r4
  40129c:	4b0b      	ldr	r3, [pc, #44]	; (4012cc <configure_hum+0x6c>)
  40129e:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4012a0:	4b0b      	ldr	r3, [pc, #44]	; (4012d0 <configure_hum+0x70>)
  4012a2:	2250      	movs	r2, #80	; 0x50
  4012a4:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4012a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4012ac:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(PIOA_IRQn, 5);
	NVIC_EnableIRQ(PIOA_IRQn);
}
  4012ae:	b003      	add	sp, #12
  4012b0:	bd30      	pop	{r4, r5, pc}
  4012b2:	bf00      	nop
  4012b4:	00400c49 	.word	0x00400c49
  4012b8:	400e0e00 	.word	0x400e0e00
  4012bc:	00400787 	.word	0x00400787
  4012c0:	004006d9 	.word	0x004006d9
  4012c4:	00401049 	.word	0x00401049
  4012c8:	00400ab5 	.word	0x00400ab5
  4012cc:	0040080d 	.word	0x0040080d
  4012d0:	e000e100 	.word	0xe000e100

004012d4 <configure_pwm>:

void configure_pwm(void)
{
  4012d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4012d6:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
  4012d8:	201f      	movs	r0, #31
  4012da:	4b1d      	ldr	r3, [pc, #116]	; (401350 <configure_pwm+0x7c>)
  4012dc:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_BOMBA);
  4012de:	4e1d      	ldr	r6, [pc, #116]	; (401354 <configure_pwm+0x80>)
  4012e0:	2100      	movs	r1, #0
  4012e2:	4630      	mov	r0, r6
  4012e4:	4b1c      	ldr	r3, [pc, #112]	; (401358 <configure_pwm+0x84>)
  4012e6:	4798      	blx	r3

	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  4012e8:	4b1c      	ldr	r3, [pc, #112]	; (40135c <configure_pwm+0x88>)
  4012ea:	9301      	str	r3, [sp, #4]
  4012ec:	2500      	movs	r5, #0
  4012ee:	9502      	str	r5, [sp, #8]
  4012f0:	4b1b      	ldr	r3, [pc, #108]	; (401360 <configure_pwm+0x8c>)
  4012f2:	9303      	str	r3, [sp, #12]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	pwm_init(PWM, &clock_setting);
  4012f4:	a901      	add	r1, sp, #4
  4012f6:	4630      	mov	r0, r6
  4012f8:	4b1a      	ldr	r3, [pc, #104]	; (401364 <configure_pwm+0x90>)
  4012fa:	4798      	blx	r3

	/* Initialize PWM channel for LED0 */
	/* Period is left-aligned */
	g_pwm_channel_bomba.alignment = PWM_ALIGN_LEFT;
  4012fc:	4c1a      	ldr	r4, [pc, #104]	; (401368 <configure_pwm+0x94>)
  4012fe:	8125      	strh	r5, [r4, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_bomba.polarity = PWM_LOW;
  401300:	72a5      	strb	r5, [r4, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_bomba.ul_prescaler = PWM_CMR_CPRE_CLKA;
  401302:	230b      	movs	r3, #11
  401304:	6063      	str	r3, [r4, #4]
	/* Period value of output waveform */
	g_pwm_channel_bomba.ul_period = PERIOD_VALUE;
  401306:	2764      	movs	r7, #100	; 0x64
  401308:	6127      	str	r7, [r4, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_bomba.ul_duty = INIT_DUTY_VALUE;
  40130a:	60e7      	str	r7, [r4, #12]
	g_pwm_channel_bomba.channel = PWM_CHANNEL_BOMBA;
  40130c:	6025      	str	r5, [r4, #0]

	pwm_channel_init(PWM, &g_pwm_channel_bomba);
  40130e:	4621      	mov	r1, r4
  401310:	4630      	mov	r0, r6
  401312:	4b16      	ldr	r3, [pc, #88]	; (40136c <configure_pwm+0x98>)
  401314:	4798      	blx	r3

	/* Enable channel counter event interrupt */
	pwm_channel_enable_interrupt(PWM, PWM_CHANNEL_BOMBA, 0);
  401316:	462a      	mov	r2, r5
  401318:	4629      	mov	r1, r5
  40131a:	4630      	mov	r0, r6
  40131c:	4b14      	ldr	r3, [pc, #80]	; (401370 <configure_pwm+0x9c>)
  40131e:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401320:	4b14      	ldr	r3, [pc, #80]	; (401374 <configure_pwm+0xa0>)
  401322:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401326:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40132a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40132e:	f883 531f 	strb.w	r5, [r3, #799]	; 0x31f
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401332:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(PWM_IRQn);
	NVIC_SetPriority(PWM_IRQn, 0);
	NVIC_EnableIRQ(PWM_IRQn);
	
	/* Enable PWM channels for LEDs */
	pwm_channel_enable(PWM, PWM_CHANNEL_BOMBA);
  401334:	4629      	mov	r1, r5
  401336:	4630      	mov	r0, r6
  401338:	4b0f      	ldr	r3, [pc, #60]	; (401378 <configure_pwm+0xa4>)
  40133a:	4798      	blx	r3
	
	pwm_channel_update_duty(PWM, &g_pwm_channel_bomba, INIT_DUTY_VALUE);
  40133c:	463a      	mov	r2, r7
  40133e:	4621      	mov	r1, r4
  401340:	4630      	mov	r0, r6
  401342:	4b0e      	ldr	r3, [pc, #56]	; (40137c <configure_pwm+0xa8>)
  401344:	4798      	blx	r3
	
	puts("PWM");
  401346:	480e      	ldr	r0, [pc, #56]	; (401380 <configure_pwm+0xac>)
  401348:	4b0e      	ldr	r3, [pc, #56]	; (401384 <configure_pwm+0xb0>)
  40134a:	4798      	blx	r3
}
  40134c:	b005      	add	sp, #20
  40134e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401350:	00400c49 	.word	0x00400c49
  401354:	40020000 	.word	0x40020000
  401358:	00400395 	.word	0x00400395
  40135c:	000186a0 	.word	0x000186a0
  401360:	07270e00 	.word	0x07270e00
  401364:	00400245 	.word	0x00400245
  401368:	20000aac 	.word	0x20000aac
  40136c:	00400289 	.word	0x00400289
  401370:	004003a3 	.word	0x004003a3
  401374:	e000e100 	.word	0xe000e100
  401378:	0040038b 	.word	0x0040038b
  40137c:	0040036f 	.word	0x0040036f
  401380:	004079b4 	.word	0x004079b4
  401384:	00401e15 	.word	0x00401e15

00401388 <PWM_Handler>:

void PWM_Handler(void)
{
  401388:	b508      	push	{r3, lr}
	uint32_t events = pwm_channel_get_interrupt_status(PWM);
  40138a:	4802      	ldr	r0, [pc, #8]	; (401394 <PWM_Handler+0xc>)
  40138c:	4b02      	ldr	r3, [pc, #8]	; (401398 <PWM_Handler+0x10>)
  40138e:	4798      	blx	r3
  401390:	bd08      	pop	{r3, pc}
  401392:	bf00      	nop
  401394:	40020000 	.word	0x40020000
  401398:	0040039f 	.word	0x0040039f

0040139c <main>:
}

int main (void)
{
  40139c:	b500      	push	{lr}
  40139e:	b085      	sub	sp, #20
	sysclk_init();
  4013a0:	4b25      	ldr	r3, [pc, #148]	; (401438 <main+0x9c>)
  4013a2:	4798      	blx	r3
	board_init();
  4013a4:	4b25      	ldr	r3, [pc, #148]	; (40143c <main+0xa0>)
  4013a6:	4798      	blx	r3
	inicializacao_UART();
  4013a8:	4b25      	ldr	r3, [pc, #148]	; (401440 <main+0xa4>)
  4013aa:	4798      	blx	r3
	configure_hum();
  4013ac:	4b25      	ldr	r3, [pc, #148]	; (401444 <main+0xa8>)
  4013ae:	4798      	blx	r3
	configure_adc();
  4013b0:	4b25      	ldr	r3, [pc, #148]	; (401448 <main+0xac>)
  4013b2:	4798      	blx	r3
	configure_pwm();
  4013b4:	4b25      	ldr	r3, [pc, #148]	; (40144c <main+0xb0>)
  4013b6:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  4013b8:	2017      	movs	r0, #23
  4013ba:	4b25      	ldr	r3, [pc, #148]	; (401450 <main+0xb4>)
  4013bc:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  4013be:	4d25      	ldr	r5, [pc, #148]	; (401454 <main+0xb8>)
  4013c0:	9500      	str	r5, [sp, #0]
  4013c2:	ab03      	add	r3, sp, #12
  4013c4:	aa02      	add	r2, sp, #8
  4013c6:	4629      	mov	r1, r5
  4013c8:	2001      	movs	r0, #1
  4013ca:	4c23      	ldr	r4, [pc, #140]	; (401458 <main+0xbc>)
  4013cc:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4013ce:	4c23      	ldr	r4, [pc, #140]	; (40145c <main+0xc0>)
  4013d0:	9a03      	ldr	r2, [sp, #12]
  4013d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4013d6:	2100      	movs	r1, #0
  4013d8:	4620      	mov	r0, r4
  4013da:	4b21      	ldr	r3, [pc, #132]	; (401460 <main+0xc4>)
  4013dc:	4798      	blx	r3
	tc_write_rc(TC, CHANNEL, counts);
  4013de:	9a02      	ldr	r2, [sp, #8]
  4013e0:	fbb5 f2f2 	udiv	r2, r5, r2
  4013e4:	2100      	movs	r1, #0
  4013e6:	4620      	mov	r0, r4
  4013e8:	4b1e      	ldr	r3, [pc, #120]	; (401464 <main+0xc8>)
  4013ea:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4013ec:	4b1e      	ldr	r3, [pc, #120]	; (401468 <main+0xcc>)
  4013ee:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4013f2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4013f6:	2140      	movs	r1, #64	; 0x40
  4013f8:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4013fc:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  4013fe:	2210      	movs	r2, #16
  401400:	2100      	movs	r1, #0
  401402:	4620      	mov	r0, r4
  401404:	4b19      	ldr	r3, [pc, #100]	; (40146c <main+0xd0>)
  401406:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401408:	2100      	movs	r1, #0
  40140a:	4620      	mov	r0, r4
  40140c:	4b18      	ldr	r3, [pc, #96]	; (401470 <main+0xd4>)
  40140e:	4798      	blx	r3
	tc_config(1);
	
	pio_set_output(PIOA, PINO_LED_AZUL, HIGH, DISABLE, ENABLE);
  401410:	4e18      	ldr	r6, [pc, #96]	; (401474 <main+0xd8>)
  401412:	2401      	movs	r4, #1
  401414:	9400      	str	r4, [sp, #0]
  401416:	2300      	movs	r3, #0
  401418:	4622      	mov	r2, r4
  40141a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40141e:	4630      	mov	r0, r6
  401420:	4d15      	ldr	r5, [pc, #84]	; (401478 <main+0xdc>)
  401422:	47a8      	blx	r5
	pio_set_output(PIOA, PINO_LED_VERDE, HIGH, DISABLE, ENABLE);
  401424:	9400      	str	r4, [sp, #0]
  401426:	2300      	movs	r3, #0
  401428:	4622      	mov	r2, r4
  40142a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40142e:	4630      	mov	r0, r6
  401430:	47a8      	blx	r5

	menu();
  401432:	4b12      	ldr	r3, [pc, #72]	; (40147c <main+0xe0>)
  401434:	4798      	blx	r3
  401436:	e7fe      	b.n	401436 <main+0x9a>
  401438:	00400531 	.word	0x00400531
  40143c:	00400595 	.word	0x00400595
  401440:	00401061 	.word	0x00401061
  401444:	00401261 	.word	0x00401261
  401448:	004011e5 	.word	0x004011e5
  40144c:	004012d5 	.word	0x004012d5
  401450:	00400c49 	.word	0x00400c49
  401454:	07270e00 	.word	0x07270e00
  401458:	004003ed 	.word	0x004003ed
  40145c:	40010000 	.word	0x40010000
  401460:	004003b5 	.word	0x004003b5
  401464:	004003d5 	.word	0x004003d5
  401468:	e000e100 	.word	0xe000e100
  40146c:	004003dd 	.word	0x004003dd
  401470:	004003cd 	.word	0x004003cd
  401474:	400e0e00 	.word	0x400e0e00
  401478:	004007b9 	.word	0x004007b9
  40147c:	004010f9 	.word	0x004010f9

00401480 <__aeabi_drsub>:
  401480:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401484:	e002      	b.n	40148c <__adddf3>
  401486:	bf00      	nop

00401488 <__aeabi_dsub>:
  401488:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040148c <__adddf3>:
  40148c:	b530      	push	{r4, r5, lr}
  40148e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401492:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401496:	ea94 0f05 	teq	r4, r5
  40149a:	bf08      	it	eq
  40149c:	ea90 0f02 	teqeq	r0, r2
  4014a0:	bf1f      	itttt	ne
  4014a2:	ea54 0c00 	orrsne.w	ip, r4, r0
  4014a6:	ea55 0c02 	orrsne.w	ip, r5, r2
  4014aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4014ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4014b2:	f000 80e2 	beq.w	40167a <__adddf3+0x1ee>
  4014b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4014ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4014be:	bfb8      	it	lt
  4014c0:	426d      	neglt	r5, r5
  4014c2:	dd0c      	ble.n	4014de <__adddf3+0x52>
  4014c4:	442c      	add	r4, r5
  4014c6:	ea80 0202 	eor.w	r2, r0, r2
  4014ca:	ea81 0303 	eor.w	r3, r1, r3
  4014ce:	ea82 0000 	eor.w	r0, r2, r0
  4014d2:	ea83 0101 	eor.w	r1, r3, r1
  4014d6:	ea80 0202 	eor.w	r2, r0, r2
  4014da:	ea81 0303 	eor.w	r3, r1, r3
  4014de:	2d36      	cmp	r5, #54	; 0x36
  4014e0:	bf88      	it	hi
  4014e2:	bd30      	pophi	{r4, r5, pc}
  4014e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4014e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4014ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4014f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4014f4:	d002      	beq.n	4014fc <__adddf3+0x70>
  4014f6:	4240      	negs	r0, r0
  4014f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4014fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401500:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401504:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401508:	d002      	beq.n	401510 <__adddf3+0x84>
  40150a:	4252      	negs	r2, r2
  40150c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401510:	ea94 0f05 	teq	r4, r5
  401514:	f000 80a7 	beq.w	401666 <__adddf3+0x1da>
  401518:	f1a4 0401 	sub.w	r4, r4, #1
  40151c:	f1d5 0e20 	rsbs	lr, r5, #32
  401520:	db0d      	blt.n	40153e <__adddf3+0xb2>
  401522:	fa02 fc0e 	lsl.w	ip, r2, lr
  401526:	fa22 f205 	lsr.w	r2, r2, r5
  40152a:	1880      	adds	r0, r0, r2
  40152c:	f141 0100 	adc.w	r1, r1, #0
  401530:	fa03 f20e 	lsl.w	r2, r3, lr
  401534:	1880      	adds	r0, r0, r2
  401536:	fa43 f305 	asr.w	r3, r3, r5
  40153a:	4159      	adcs	r1, r3
  40153c:	e00e      	b.n	40155c <__adddf3+0xd0>
  40153e:	f1a5 0520 	sub.w	r5, r5, #32
  401542:	f10e 0e20 	add.w	lr, lr, #32
  401546:	2a01      	cmp	r2, #1
  401548:	fa03 fc0e 	lsl.w	ip, r3, lr
  40154c:	bf28      	it	cs
  40154e:	f04c 0c02 	orrcs.w	ip, ip, #2
  401552:	fa43 f305 	asr.w	r3, r3, r5
  401556:	18c0      	adds	r0, r0, r3
  401558:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40155c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401560:	d507      	bpl.n	401572 <__adddf3+0xe6>
  401562:	f04f 0e00 	mov.w	lr, #0
  401566:	f1dc 0c00 	rsbs	ip, ip, #0
  40156a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40156e:	eb6e 0101 	sbc.w	r1, lr, r1
  401572:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401576:	d31b      	bcc.n	4015b0 <__adddf3+0x124>
  401578:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40157c:	d30c      	bcc.n	401598 <__adddf3+0x10c>
  40157e:	0849      	lsrs	r1, r1, #1
  401580:	ea5f 0030 	movs.w	r0, r0, rrx
  401584:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401588:	f104 0401 	add.w	r4, r4, #1
  40158c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401590:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401594:	f080 809a 	bcs.w	4016cc <__adddf3+0x240>
  401598:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40159c:	bf08      	it	eq
  40159e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4015a2:	f150 0000 	adcs.w	r0, r0, #0
  4015a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4015aa:	ea41 0105 	orr.w	r1, r1, r5
  4015ae:	bd30      	pop	{r4, r5, pc}
  4015b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4015b4:	4140      	adcs	r0, r0
  4015b6:	eb41 0101 	adc.w	r1, r1, r1
  4015ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4015be:	f1a4 0401 	sub.w	r4, r4, #1
  4015c2:	d1e9      	bne.n	401598 <__adddf3+0x10c>
  4015c4:	f091 0f00 	teq	r1, #0
  4015c8:	bf04      	itt	eq
  4015ca:	4601      	moveq	r1, r0
  4015cc:	2000      	moveq	r0, #0
  4015ce:	fab1 f381 	clz	r3, r1
  4015d2:	bf08      	it	eq
  4015d4:	3320      	addeq	r3, #32
  4015d6:	f1a3 030b 	sub.w	r3, r3, #11
  4015da:	f1b3 0220 	subs.w	r2, r3, #32
  4015de:	da0c      	bge.n	4015fa <__adddf3+0x16e>
  4015e0:	320c      	adds	r2, #12
  4015e2:	dd08      	ble.n	4015f6 <__adddf3+0x16a>
  4015e4:	f102 0c14 	add.w	ip, r2, #20
  4015e8:	f1c2 020c 	rsb	r2, r2, #12
  4015ec:	fa01 f00c 	lsl.w	r0, r1, ip
  4015f0:	fa21 f102 	lsr.w	r1, r1, r2
  4015f4:	e00c      	b.n	401610 <__adddf3+0x184>
  4015f6:	f102 0214 	add.w	r2, r2, #20
  4015fa:	bfd8      	it	le
  4015fc:	f1c2 0c20 	rsble	ip, r2, #32
  401600:	fa01 f102 	lsl.w	r1, r1, r2
  401604:	fa20 fc0c 	lsr.w	ip, r0, ip
  401608:	bfdc      	itt	le
  40160a:	ea41 010c 	orrle.w	r1, r1, ip
  40160e:	4090      	lslle	r0, r2
  401610:	1ae4      	subs	r4, r4, r3
  401612:	bfa2      	ittt	ge
  401614:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401618:	4329      	orrge	r1, r5
  40161a:	bd30      	popge	{r4, r5, pc}
  40161c:	ea6f 0404 	mvn.w	r4, r4
  401620:	3c1f      	subs	r4, #31
  401622:	da1c      	bge.n	40165e <__adddf3+0x1d2>
  401624:	340c      	adds	r4, #12
  401626:	dc0e      	bgt.n	401646 <__adddf3+0x1ba>
  401628:	f104 0414 	add.w	r4, r4, #20
  40162c:	f1c4 0220 	rsb	r2, r4, #32
  401630:	fa20 f004 	lsr.w	r0, r0, r4
  401634:	fa01 f302 	lsl.w	r3, r1, r2
  401638:	ea40 0003 	orr.w	r0, r0, r3
  40163c:	fa21 f304 	lsr.w	r3, r1, r4
  401640:	ea45 0103 	orr.w	r1, r5, r3
  401644:	bd30      	pop	{r4, r5, pc}
  401646:	f1c4 040c 	rsb	r4, r4, #12
  40164a:	f1c4 0220 	rsb	r2, r4, #32
  40164e:	fa20 f002 	lsr.w	r0, r0, r2
  401652:	fa01 f304 	lsl.w	r3, r1, r4
  401656:	ea40 0003 	orr.w	r0, r0, r3
  40165a:	4629      	mov	r1, r5
  40165c:	bd30      	pop	{r4, r5, pc}
  40165e:	fa21 f004 	lsr.w	r0, r1, r4
  401662:	4629      	mov	r1, r5
  401664:	bd30      	pop	{r4, r5, pc}
  401666:	f094 0f00 	teq	r4, #0
  40166a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40166e:	bf06      	itte	eq
  401670:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401674:	3401      	addeq	r4, #1
  401676:	3d01      	subne	r5, #1
  401678:	e74e      	b.n	401518 <__adddf3+0x8c>
  40167a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40167e:	bf18      	it	ne
  401680:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401684:	d029      	beq.n	4016da <__adddf3+0x24e>
  401686:	ea94 0f05 	teq	r4, r5
  40168a:	bf08      	it	eq
  40168c:	ea90 0f02 	teqeq	r0, r2
  401690:	d005      	beq.n	40169e <__adddf3+0x212>
  401692:	ea54 0c00 	orrs.w	ip, r4, r0
  401696:	bf04      	itt	eq
  401698:	4619      	moveq	r1, r3
  40169a:	4610      	moveq	r0, r2
  40169c:	bd30      	pop	{r4, r5, pc}
  40169e:	ea91 0f03 	teq	r1, r3
  4016a2:	bf1e      	ittt	ne
  4016a4:	2100      	movne	r1, #0
  4016a6:	2000      	movne	r0, #0
  4016a8:	bd30      	popne	{r4, r5, pc}
  4016aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4016ae:	d105      	bne.n	4016bc <__adddf3+0x230>
  4016b0:	0040      	lsls	r0, r0, #1
  4016b2:	4149      	adcs	r1, r1
  4016b4:	bf28      	it	cs
  4016b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4016ba:	bd30      	pop	{r4, r5, pc}
  4016bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4016c0:	bf3c      	itt	cc
  4016c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4016c6:	bd30      	popcc	{r4, r5, pc}
  4016c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4016cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4016d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4016d4:	f04f 0000 	mov.w	r0, #0
  4016d8:	bd30      	pop	{r4, r5, pc}
  4016da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4016de:	bf1a      	itte	ne
  4016e0:	4619      	movne	r1, r3
  4016e2:	4610      	movne	r0, r2
  4016e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4016e8:	bf1c      	itt	ne
  4016ea:	460b      	movne	r3, r1
  4016ec:	4602      	movne	r2, r0
  4016ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4016f2:	bf06      	itte	eq
  4016f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4016f8:	ea91 0f03 	teqeq	r1, r3
  4016fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401700:	bd30      	pop	{r4, r5, pc}
  401702:	bf00      	nop

00401704 <__aeabi_ui2d>:
  401704:	f090 0f00 	teq	r0, #0
  401708:	bf04      	itt	eq
  40170a:	2100      	moveq	r1, #0
  40170c:	4770      	bxeq	lr
  40170e:	b530      	push	{r4, r5, lr}
  401710:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401714:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401718:	f04f 0500 	mov.w	r5, #0
  40171c:	f04f 0100 	mov.w	r1, #0
  401720:	e750      	b.n	4015c4 <__adddf3+0x138>
  401722:	bf00      	nop

00401724 <__aeabi_i2d>:
  401724:	f090 0f00 	teq	r0, #0
  401728:	bf04      	itt	eq
  40172a:	2100      	moveq	r1, #0
  40172c:	4770      	bxeq	lr
  40172e:	b530      	push	{r4, r5, lr}
  401730:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401734:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401738:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40173c:	bf48      	it	mi
  40173e:	4240      	negmi	r0, r0
  401740:	f04f 0100 	mov.w	r1, #0
  401744:	e73e      	b.n	4015c4 <__adddf3+0x138>
  401746:	bf00      	nop

00401748 <__aeabi_f2d>:
  401748:	0042      	lsls	r2, r0, #1
  40174a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40174e:	ea4f 0131 	mov.w	r1, r1, rrx
  401752:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401756:	bf1f      	itttt	ne
  401758:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40175c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401760:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401764:	4770      	bxne	lr
  401766:	f092 0f00 	teq	r2, #0
  40176a:	bf14      	ite	ne
  40176c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401770:	4770      	bxeq	lr
  401772:	b530      	push	{r4, r5, lr}
  401774:	f44f 7460 	mov.w	r4, #896	; 0x380
  401778:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40177c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401780:	e720      	b.n	4015c4 <__adddf3+0x138>
  401782:	bf00      	nop

00401784 <__aeabi_ul2d>:
  401784:	ea50 0201 	orrs.w	r2, r0, r1
  401788:	bf08      	it	eq
  40178a:	4770      	bxeq	lr
  40178c:	b530      	push	{r4, r5, lr}
  40178e:	f04f 0500 	mov.w	r5, #0
  401792:	e00a      	b.n	4017aa <__aeabi_l2d+0x16>

00401794 <__aeabi_l2d>:
  401794:	ea50 0201 	orrs.w	r2, r0, r1
  401798:	bf08      	it	eq
  40179a:	4770      	bxeq	lr
  40179c:	b530      	push	{r4, r5, lr}
  40179e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4017a2:	d502      	bpl.n	4017aa <__aeabi_l2d+0x16>
  4017a4:	4240      	negs	r0, r0
  4017a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4017aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4017ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4017b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4017b6:	f43f aedc 	beq.w	401572 <__adddf3+0xe6>
  4017ba:	f04f 0203 	mov.w	r2, #3
  4017be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4017c2:	bf18      	it	ne
  4017c4:	3203      	addne	r2, #3
  4017c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4017ca:	bf18      	it	ne
  4017cc:	3203      	addne	r2, #3
  4017ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4017d2:	f1c2 0320 	rsb	r3, r2, #32
  4017d6:	fa00 fc03 	lsl.w	ip, r0, r3
  4017da:	fa20 f002 	lsr.w	r0, r0, r2
  4017de:	fa01 fe03 	lsl.w	lr, r1, r3
  4017e2:	ea40 000e 	orr.w	r0, r0, lr
  4017e6:	fa21 f102 	lsr.w	r1, r1, r2
  4017ea:	4414      	add	r4, r2
  4017ec:	e6c1      	b.n	401572 <__adddf3+0xe6>
  4017ee:	bf00      	nop

004017f0 <__aeabi_dmul>:
  4017f0:	b570      	push	{r4, r5, r6, lr}
  4017f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4017f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4017fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4017fe:	bf1d      	ittte	ne
  401800:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401804:	ea94 0f0c 	teqne	r4, ip
  401808:	ea95 0f0c 	teqne	r5, ip
  40180c:	f000 f8de 	bleq	4019cc <__aeabi_dmul+0x1dc>
  401810:	442c      	add	r4, r5
  401812:	ea81 0603 	eor.w	r6, r1, r3
  401816:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40181a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40181e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401822:	bf18      	it	ne
  401824:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401828:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40182c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401830:	d038      	beq.n	4018a4 <__aeabi_dmul+0xb4>
  401832:	fba0 ce02 	umull	ip, lr, r0, r2
  401836:	f04f 0500 	mov.w	r5, #0
  40183a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40183e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401842:	fbe0 e503 	umlal	lr, r5, r0, r3
  401846:	f04f 0600 	mov.w	r6, #0
  40184a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40184e:	f09c 0f00 	teq	ip, #0
  401852:	bf18      	it	ne
  401854:	f04e 0e01 	orrne.w	lr, lr, #1
  401858:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40185c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401860:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401864:	d204      	bcs.n	401870 <__aeabi_dmul+0x80>
  401866:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40186a:	416d      	adcs	r5, r5
  40186c:	eb46 0606 	adc.w	r6, r6, r6
  401870:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401874:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401878:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40187c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401880:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401884:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401888:	bf88      	it	hi
  40188a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40188e:	d81e      	bhi.n	4018ce <__aeabi_dmul+0xde>
  401890:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401894:	bf08      	it	eq
  401896:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40189a:	f150 0000 	adcs.w	r0, r0, #0
  40189e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4018a2:	bd70      	pop	{r4, r5, r6, pc}
  4018a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4018a8:	ea46 0101 	orr.w	r1, r6, r1
  4018ac:	ea40 0002 	orr.w	r0, r0, r2
  4018b0:	ea81 0103 	eor.w	r1, r1, r3
  4018b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4018b8:	bfc2      	ittt	gt
  4018ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4018be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4018c2:	bd70      	popgt	{r4, r5, r6, pc}
  4018c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4018c8:	f04f 0e00 	mov.w	lr, #0
  4018cc:	3c01      	subs	r4, #1
  4018ce:	f300 80ab 	bgt.w	401a28 <__aeabi_dmul+0x238>
  4018d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4018d6:	bfde      	ittt	le
  4018d8:	2000      	movle	r0, #0
  4018da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4018de:	bd70      	pople	{r4, r5, r6, pc}
  4018e0:	f1c4 0400 	rsb	r4, r4, #0
  4018e4:	3c20      	subs	r4, #32
  4018e6:	da35      	bge.n	401954 <__aeabi_dmul+0x164>
  4018e8:	340c      	adds	r4, #12
  4018ea:	dc1b      	bgt.n	401924 <__aeabi_dmul+0x134>
  4018ec:	f104 0414 	add.w	r4, r4, #20
  4018f0:	f1c4 0520 	rsb	r5, r4, #32
  4018f4:	fa00 f305 	lsl.w	r3, r0, r5
  4018f8:	fa20 f004 	lsr.w	r0, r0, r4
  4018fc:	fa01 f205 	lsl.w	r2, r1, r5
  401900:	ea40 0002 	orr.w	r0, r0, r2
  401904:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401908:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40190c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401910:	fa21 f604 	lsr.w	r6, r1, r4
  401914:	eb42 0106 	adc.w	r1, r2, r6
  401918:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40191c:	bf08      	it	eq
  40191e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401922:	bd70      	pop	{r4, r5, r6, pc}
  401924:	f1c4 040c 	rsb	r4, r4, #12
  401928:	f1c4 0520 	rsb	r5, r4, #32
  40192c:	fa00 f304 	lsl.w	r3, r0, r4
  401930:	fa20 f005 	lsr.w	r0, r0, r5
  401934:	fa01 f204 	lsl.w	r2, r1, r4
  401938:	ea40 0002 	orr.w	r0, r0, r2
  40193c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401940:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401944:	f141 0100 	adc.w	r1, r1, #0
  401948:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40194c:	bf08      	it	eq
  40194e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401952:	bd70      	pop	{r4, r5, r6, pc}
  401954:	f1c4 0520 	rsb	r5, r4, #32
  401958:	fa00 f205 	lsl.w	r2, r0, r5
  40195c:	ea4e 0e02 	orr.w	lr, lr, r2
  401960:	fa20 f304 	lsr.w	r3, r0, r4
  401964:	fa01 f205 	lsl.w	r2, r1, r5
  401968:	ea43 0302 	orr.w	r3, r3, r2
  40196c:	fa21 f004 	lsr.w	r0, r1, r4
  401970:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401974:	fa21 f204 	lsr.w	r2, r1, r4
  401978:	ea20 0002 	bic.w	r0, r0, r2
  40197c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401980:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401984:	bf08      	it	eq
  401986:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40198a:	bd70      	pop	{r4, r5, r6, pc}
  40198c:	f094 0f00 	teq	r4, #0
  401990:	d10f      	bne.n	4019b2 <__aeabi_dmul+0x1c2>
  401992:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401996:	0040      	lsls	r0, r0, #1
  401998:	eb41 0101 	adc.w	r1, r1, r1
  40199c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4019a0:	bf08      	it	eq
  4019a2:	3c01      	subeq	r4, #1
  4019a4:	d0f7      	beq.n	401996 <__aeabi_dmul+0x1a6>
  4019a6:	ea41 0106 	orr.w	r1, r1, r6
  4019aa:	f095 0f00 	teq	r5, #0
  4019ae:	bf18      	it	ne
  4019b0:	4770      	bxne	lr
  4019b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4019b6:	0052      	lsls	r2, r2, #1
  4019b8:	eb43 0303 	adc.w	r3, r3, r3
  4019bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4019c0:	bf08      	it	eq
  4019c2:	3d01      	subeq	r5, #1
  4019c4:	d0f7      	beq.n	4019b6 <__aeabi_dmul+0x1c6>
  4019c6:	ea43 0306 	orr.w	r3, r3, r6
  4019ca:	4770      	bx	lr
  4019cc:	ea94 0f0c 	teq	r4, ip
  4019d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4019d4:	bf18      	it	ne
  4019d6:	ea95 0f0c 	teqne	r5, ip
  4019da:	d00c      	beq.n	4019f6 <__aeabi_dmul+0x206>
  4019dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4019e0:	bf18      	it	ne
  4019e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4019e6:	d1d1      	bne.n	40198c <__aeabi_dmul+0x19c>
  4019e8:	ea81 0103 	eor.w	r1, r1, r3
  4019ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019f0:	f04f 0000 	mov.w	r0, #0
  4019f4:	bd70      	pop	{r4, r5, r6, pc}
  4019f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4019fa:	bf06      	itte	eq
  4019fc:	4610      	moveq	r0, r2
  4019fe:	4619      	moveq	r1, r3
  401a00:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401a04:	d019      	beq.n	401a3a <__aeabi_dmul+0x24a>
  401a06:	ea94 0f0c 	teq	r4, ip
  401a0a:	d102      	bne.n	401a12 <__aeabi_dmul+0x222>
  401a0c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401a10:	d113      	bne.n	401a3a <__aeabi_dmul+0x24a>
  401a12:	ea95 0f0c 	teq	r5, ip
  401a16:	d105      	bne.n	401a24 <__aeabi_dmul+0x234>
  401a18:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401a1c:	bf1c      	itt	ne
  401a1e:	4610      	movne	r0, r2
  401a20:	4619      	movne	r1, r3
  401a22:	d10a      	bne.n	401a3a <__aeabi_dmul+0x24a>
  401a24:	ea81 0103 	eor.w	r1, r1, r3
  401a28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a2c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401a30:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401a34:	f04f 0000 	mov.w	r0, #0
  401a38:	bd70      	pop	{r4, r5, r6, pc}
  401a3a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401a3e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401a42:	bd70      	pop	{r4, r5, r6, pc}

00401a44 <__aeabi_ddiv>:
  401a44:	b570      	push	{r4, r5, r6, lr}
  401a46:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401a4a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401a4e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401a52:	bf1d      	ittte	ne
  401a54:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401a58:	ea94 0f0c 	teqne	r4, ip
  401a5c:	ea95 0f0c 	teqne	r5, ip
  401a60:	f000 f8a7 	bleq	401bb2 <__aeabi_ddiv+0x16e>
  401a64:	eba4 0405 	sub.w	r4, r4, r5
  401a68:	ea81 0e03 	eor.w	lr, r1, r3
  401a6c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401a70:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401a74:	f000 8088 	beq.w	401b88 <__aeabi_ddiv+0x144>
  401a78:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401a7c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401a80:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401a84:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401a88:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401a8c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401a90:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401a94:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401a98:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401a9c:	429d      	cmp	r5, r3
  401a9e:	bf08      	it	eq
  401aa0:	4296      	cmpeq	r6, r2
  401aa2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401aa6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401aaa:	d202      	bcs.n	401ab2 <__aeabi_ddiv+0x6e>
  401aac:	085b      	lsrs	r3, r3, #1
  401aae:	ea4f 0232 	mov.w	r2, r2, rrx
  401ab2:	1ab6      	subs	r6, r6, r2
  401ab4:	eb65 0503 	sbc.w	r5, r5, r3
  401ab8:	085b      	lsrs	r3, r3, #1
  401aba:	ea4f 0232 	mov.w	r2, r2, rrx
  401abe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401ac2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401ac6:	ebb6 0e02 	subs.w	lr, r6, r2
  401aca:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ace:	bf22      	ittt	cs
  401ad0:	1ab6      	subcs	r6, r6, r2
  401ad2:	4675      	movcs	r5, lr
  401ad4:	ea40 000c 	orrcs.w	r0, r0, ip
  401ad8:	085b      	lsrs	r3, r3, #1
  401ada:	ea4f 0232 	mov.w	r2, r2, rrx
  401ade:	ebb6 0e02 	subs.w	lr, r6, r2
  401ae2:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ae6:	bf22      	ittt	cs
  401ae8:	1ab6      	subcs	r6, r6, r2
  401aea:	4675      	movcs	r5, lr
  401aec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401af0:	085b      	lsrs	r3, r3, #1
  401af2:	ea4f 0232 	mov.w	r2, r2, rrx
  401af6:	ebb6 0e02 	subs.w	lr, r6, r2
  401afa:	eb75 0e03 	sbcs.w	lr, r5, r3
  401afe:	bf22      	ittt	cs
  401b00:	1ab6      	subcs	r6, r6, r2
  401b02:	4675      	movcs	r5, lr
  401b04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401b08:	085b      	lsrs	r3, r3, #1
  401b0a:	ea4f 0232 	mov.w	r2, r2, rrx
  401b0e:	ebb6 0e02 	subs.w	lr, r6, r2
  401b12:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b16:	bf22      	ittt	cs
  401b18:	1ab6      	subcs	r6, r6, r2
  401b1a:	4675      	movcs	r5, lr
  401b1c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401b20:	ea55 0e06 	orrs.w	lr, r5, r6
  401b24:	d018      	beq.n	401b58 <__aeabi_ddiv+0x114>
  401b26:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401b2a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401b2e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401b32:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401b36:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401b3a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401b3e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401b42:	d1c0      	bne.n	401ac6 <__aeabi_ddiv+0x82>
  401b44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b48:	d10b      	bne.n	401b62 <__aeabi_ddiv+0x11e>
  401b4a:	ea41 0100 	orr.w	r1, r1, r0
  401b4e:	f04f 0000 	mov.w	r0, #0
  401b52:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401b56:	e7b6      	b.n	401ac6 <__aeabi_ddiv+0x82>
  401b58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b5c:	bf04      	itt	eq
  401b5e:	4301      	orreq	r1, r0
  401b60:	2000      	moveq	r0, #0
  401b62:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401b66:	bf88      	it	hi
  401b68:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401b6c:	f63f aeaf 	bhi.w	4018ce <__aeabi_dmul+0xde>
  401b70:	ebb5 0c03 	subs.w	ip, r5, r3
  401b74:	bf04      	itt	eq
  401b76:	ebb6 0c02 	subseq.w	ip, r6, r2
  401b7a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401b7e:	f150 0000 	adcs.w	r0, r0, #0
  401b82:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401b86:	bd70      	pop	{r4, r5, r6, pc}
  401b88:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401b8c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401b90:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401b94:	bfc2      	ittt	gt
  401b96:	ebd4 050c 	rsbsgt	r5, r4, ip
  401b9a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401b9e:	bd70      	popgt	{r4, r5, r6, pc}
  401ba0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401ba4:	f04f 0e00 	mov.w	lr, #0
  401ba8:	3c01      	subs	r4, #1
  401baa:	e690      	b.n	4018ce <__aeabi_dmul+0xde>
  401bac:	ea45 0e06 	orr.w	lr, r5, r6
  401bb0:	e68d      	b.n	4018ce <__aeabi_dmul+0xde>
  401bb2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401bb6:	ea94 0f0c 	teq	r4, ip
  401bba:	bf08      	it	eq
  401bbc:	ea95 0f0c 	teqeq	r5, ip
  401bc0:	f43f af3b 	beq.w	401a3a <__aeabi_dmul+0x24a>
  401bc4:	ea94 0f0c 	teq	r4, ip
  401bc8:	d10a      	bne.n	401be0 <__aeabi_ddiv+0x19c>
  401bca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401bce:	f47f af34 	bne.w	401a3a <__aeabi_dmul+0x24a>
  401bd2:	ea95 0f0c 	teq	r5, ip
  401bd6:	f47f af25 	bne.w	401a24 <__aeabi_dmul+0x234>
  401bda:	4610      	mov	r0, r2
  401bdc:	4619      	mov	r1, r3
  401bde:	e72c      	b.n	401a3a <__aeabi_dmul+0x24a>
  401be0:	ea95 0f0c 	teq	r5, ip
  401be4:	d106      	bne.n	401bf4 <__aeabi_ddiv+0x1b0>
  401be6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401bea:	f43f aefd 	beq.w	4019e8 <__aeabi_dmul+0x1f8>
  401bee:	4610      	mov	r0, r2
  401bf0:	4619      	mov	r1, r3
  401bf2:	e722      	b.n	401a3a <__aeabi_dmul+0x24a>
  401bf4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401bf8:	bf18      	it	ne
  401bfa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401bfe:	f47f aec5 	bne.w	40198c <__aeabi_dmul+0x19c>
  401c02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401c06:	f47f af0d 	bne.w	401a24 <__aeabi_dmul+0x234>
  401c0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401c0e:	f47f aeeb 	bne.w	4019e8 <__aeabi_dmul+0x1f8>
  401c12:	e712      	b.n	401a3a <__aeabi_dmul+0x24a>

00401c14 <__aeabi_d2iz>:
  401c14:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401c18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  401c1c:	d215      	bcs.n	401c4a <__aeabi_d2iz+0x36>
  401c1e:	d511      	bpl.n	401c44 <__aeabi_d2iz+0x30>
  401c20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  401c24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  401c28:	d912      	bls.n	401c50 <__aeabi_d2iz+0x3c>
  401c2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401c2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401c32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  401c36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401c3a:	fa23 f002 	lsr.w	r0, r3, r2
  401c3e:	bf18      	it	ne
  401c40:	4240      	negne	r0, r0
  401c42:	4770      	bx	lr
  401c44:	f04f 0000 	mov.w	r0, #0
  401c48:	4770      	bx	lr
  401c4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  401c4e:	d105      	bne.n	401c5c <__aeabi_d2iz+0x48>
  401c50:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  401c54:	bf08      	it	eq
  401c56:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  401c5a:	4770      	bx	lr
  401c5c:	f04f 0000 	mov.w	r0, #0
  401c60:	4770      	bx	lr
  401c62:	bf00      	nop

00401c64 <__libc_init_array>:
  401c64:	b570      	push	{r4, r5, r6, lr}
  401c66:	4e0f      	ldr	r6, [pc, #60]	; (401ca4 <__libc_init_array+0x40>)
  401c68:	4d0f      	ldr	r5, [pc, #60]	; (401ca8 <__libc_init_array+0x44>)
  401c6a:	1b76      	subs	r6, r6, r5
  401c6c:	10b6      	asrs	r6, r6, #2
  401c6e:	bf18      	it	ne
  401c70:	2400      	movne	r4, #0
  401c72:	d005      	beq.n	401c80 <__libc_init_array+0x1c>
  401c74:	3401      	adds	r4, #1
  401c76:	f855 3b04 	ldr.w	r3, [r5], #4
  401c7a:	4798      	blx	r3
  401c7c:	42a6      	cmp	r6, r4
  401c7e:	d1f9      	bne.n	401c74 <__libc_init_array+0x10>
  401c80:	4e0a      	ldr	r6, [pc, #40]	; (401cac <__libc_init_array+0x48>)
  401c82:	4d0b      	ldr	r5, [pc, #44]	; (401cb0 <__libc_init_array+0x4c>)
  401c84:	1b76      	subs	r6, r6, r5
  401c86:	f006 f81f 	bl	407cc8 <_init>
  401c8a:	10b6      	asrs	r6, r6, #2
  401c8c:	bf18      	it	ne
  401c8e:	2400      	movne	r4, #0
  401c90:	d006      	beq.n	401ca0 <__libc_init_array+0x3c>
  401c92:	3401      	adds	r4, #1
  401c94:	f855 3b04 	ldr.w	r3, [r5], #4
  401c98:	4798      	blx	r3
  401c9a:	42a6      	cmp	r6, r4
  401c9c:	d1f9      	bne.n	401c92 <__libc_init_array+0x2e>
  401c9e:	bd70      	pop	{r4, r5, r6, pc}
  401ca0:	bd70      	pop	{r4, r5, r6, pc}
  401ca2:	bf00      	nop
  401ca4:	00407cd4 	.word	0x00407cd4
  401ca8:	00407cd4 	.word	0x00407cd4
  401cac:	00407cdc 	.word	0x00407cdc
  401cb0:	00407cd4 	.word	0x00407cd4

00401cb4 <iprintf>:
  401cb4:	b40f      	push	{r0, r1, r2, r3}
  401cb6:	b500      	push	{lr}
  401cb8:	4907      	ldr	r1, [pc, #28]	; (401cd8 <iprintf+0x24>)
  401cba:	b083      	sub	sp, #12
  401cbc:	ab04      	add	r3, sp, #16
  401cbe:	6808      	ldr	r0, [r1, #0]
  401cc0:	f853 2b04 	ldr.w	r2, [r3], #4
  401cc4:	6881      	ldr	r1, [r0, #8]
  401cc6:	9301      	str	r3, [sp, #4]
  401cc8:	f001 fc96 	bl	4035f8 <_vfiprintf_r>
  401ccc:	b003      	add	sp, #12
  401cce:	f85d eb04 	ldr.w	lr, [sp], #4
  401cd2:	b004      	add	sp, #16
  401cd4:	4770      	bx	lr
  401cd6:	bf00      	nop
  401cd8:	20000020 	.word	0x20000020

00401cdc <memset>:
  401cdc:	b470      	push	{r4, r5, r6}
  401cde:	0786      	lsls	r6, r0, #30
  401ce0:	d046      	beq.n	401d70 <memset+0x94>
  401ce2:	1e54      	subs	r4, r2, #1
  401ce4:	2a00      	cmp	r2, #0
  401ce6:	d041      	beq.n	401d6c <memset+0x90>
  401ce8:	b2ca      	uxtb	r2, r1
  401cea:	4603      	mov	r3, r0
  401cec:	e002      	b.n	401cf4 <memset+0x18>
  401cee:	f114 34ff 	adds.w	r4, r4, #4294967295
  401cf2:	d33b      	bcc.n	401d6c <memset+0x90>
  401cf4:	f803 2b01 	strb.w	r2, [r3], #1
  401cf8:	079d      	lsls	r5, r3, #30
  401cfa:	d1f8      	bne.n	401cee <memset+0x12>
  401cfc:	2c03      	cmp	r4, #3
  401cfe:	d92e      	bls.n	401d5e <memset+0x82>
  401d00:	b2cd      	uxtb	r5, r1
  401d02:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401d06:	2c0f      	cmp	r4, #15
  401d08:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401d0c:	d919      	bls.n	401d42 <memset+0x66>
  401d0e:	f103 0210 	add.w	r2, r3, #16
  401d12:	4626      	mov	r6, r4
  401d14:	3e10      	subs	r6, #16
  401d16:	2e0f      	cmp	r6, #15
  401d18:	f842 5c10 	str.w	r5, [r2, #-16]
  401d1c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401d20:	f842 5c08 	str.w	r5, [r2, #-8]
  401d24:	f842 5c04 	str.w	r5, [r2, #-4]
  401d28:	f102 0210 	add.w	r2, r2, #16
  401d2c:	d8f2      	bhi.n	401d14 <memset+0x38>
  401d2e:	f1a4 0210 	sub.w	r2, r4, #16
  401d32:	f022 020f 	bic.w	r2, r2, #15
  401d36:	f004 040f 	and.w	r4, r4, #15
  401d3a:	3210      	adds	r2, #16
  401d3c:	2c03      	cmp	r4, #3
  401d3e:	4413      	add	r3, r2
  401d40:	d90d      	bls.n	401d5e <memset+0x82>
  401d42:	461e      	mov	r6, r3
  401d44:	4622      	mov	r2, r4
  401d46:	3a04      	subs	r2, #4
  401d48:	2a03      	cmp	r2, #3
  401d4a:	f846 5b04 	str.w	r5, [r6], #4
  401d4e:	d8fa      	bhi.n	401d46 <memset+0x6a>
  401d50:	1f22      	subs	r2, r4, #4
  401d52:	f022 0203 	bic.w	r2, r2, #3
  401d56:	3204      	adds	r2, #4
  401d58:	4413      	add	r3, r2
  401d5a:	f004 0403 	and.w	r4, r4, #3
  401d5e:	b12c      	cbz	r4, 401d6c <memset+0x90>
  401d60:	b2c9      	uxtb	r1, r1
  401d62:	441c      	add	r4, r3
  401d64:	f803 1b01 	strb.w	r1, [r3], #1
  401d68:	429c      	cmp	r4, r3
  401d6a:	d1fb      	bne.n	401d64 <memset+0x88>
  401d6c:	bc70      	pop	{r4, r5, r6}
  401d6e:	4770      	bx	lr
  401d70:	4614      	mov	r4, r2
  401d72:	4603      	mov	r3, r0
  401d74:	e7c2      	b.n	401cfc <memset+0x20>
  401d76:	bf00      	nop

00401d78 <_puts_r>:
  401d78:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d7a:	4605      	mov	r5, r0
  401d7c:	b089      	sub	sp, #36	; 0x24
  401d7e:	4608      	mov	r0, r1
  401d80:	460c      	mov	r4, r1
  401d82:	f000 f95d 	bl	402040 <strlen>
  401d86:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401d88:	4f21      	ldr	r7, [pc, #132]	; (401e10 <_puts_r+0x98>)
  401d8a:	9404      	str	r4, [sp, #16]
  401d8c:	2601      	movs	r6, #1
  401d8e:	1c44      	adds	r4, r0, #1
  401d90:	a904      	add	r1, sp, #16
  401d92:	2202      	movs	r2, #2
  401d94:	9403      	str	r4, [sp, #12]
  401d96:	9005      	str	r0, [sp, #20]
  401d98:	68ac      	ldr	r4, [r5, #8]
  401d9a:	9706      	str	r7, [sp, #24]
  401d9c:	9607      	str	r6, [sp, #28]
  401d9e:	9101      	str	r1, [sp, #4]
  401da0:	9202      	str	r2, [sp, #8]
  401da2:	b353      	cbz	r3, 401dfa <_puts_r+0x82>
  401da4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401da6:	f013 0f01 	tst.w	r3, #1
  401daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401dae:	b29a      	uxth	r2, r3
  401db0:	d101      	bne.n	401db6 <_puts_r+0x3e>
  401db2:	0590      	lsls	r0, r2, #22
  401db4:	d525      	bpl.n	401e02 <_puts_r+0x8a>
  401db6:	0491      	lsls	r1, r2, #18
  401db8:	d406      	bmi.n	401dc8 <_puts_r+0x50>
  401dba:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401dbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401dc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401dc4:	81a3      	strh	r3, [r4, #12]
  401dc6:	6662      	str	r2, [r4, #100]	; 0x64
  401dc8:	4628      	mov	r0, r5
  401dca:	aa01      	add	r2, sp, #4
  401dcc:	4621      	mov	r1, r4
  401dce:	f003 fdd5 	bl	40597c <__sfvwrite_r>
  401dd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401dd4:	2800      	cmp	r0, #0
  401dd6:	bf0c      	ite	eq
  401dd8:	250a      	moveq	r5, #10
  401dda:	f04f 35ff 	movne.w	r5, #4294967295
  401dde:	07da      	lsls	r2, r3, #31
  401de0:	d402      	bmi.n	401de8 <_puts_r+0x70>
  401de2:	89a3      	ldrh	r3, [r4, #12]
  401de4:	059b      	lsls	r3, r3, #22
  401de6:	d502      	bpl.n	401dee <_puts_r+0x76>
  401de8:	4628      	mov	r0, r5
  401dea:	b009      	add	sp, #36	; 0x24
  401dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401dee:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401df0:	f003 ff88 	bl	405d04 <__retarget_lock_release_recursive>
  401df4:	4628      	mov	r0, r5
  401df6:	b009      	add	sp, #36	; 0x24
  401df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401dfa:	4628      	mov	r0, r5
  401dfc:	f003 fbb2 	bl	405564 <__sinit>
  401e00:	e7d0      	b.n	401da4 <_puts_r+0x2c>
  401e02:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401e04:	f003 ff7c 	bl	405d00 <__retarget_lock_acquire_recursive>
  401e08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e0c:	b29a      	uxth	r2, r3
  401e0e:	e7d2      	b.n	401db6 <_puts_r+0x3e>
  401e10:	00407a1c 	.word	0x00407a1c

00401e14 <puts>:
  401e14:	4b02      	ldr	r3, [pc, #8]	; (401e20 <puts+0xc>)
  401e16:	4601      	mov	r1, r0
  401e18:	6818      	ldr	r0, [r3, #0]
  401e1a:	f7ff bfad 	b.w	401d78 <_puts_r>
  401e1e:	bf00      	nop
  401e20:	20000020 	.word	0x20000020

00401e24 <setbuf>:
  401e24:	2900      	cmp	r1, #0
  401e26:	bf0c      	ite	eq
  401e28:	2202      	moveq	r2, #2
  401e2a:	2200      	movne	r2, #0
  401e2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401e30:	f000 b800 	b.w	401e34 <setvbuf>

00401e34 <setvbuf>:
  401e34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401e38:	4c61      	ldr	r4, [pc, #388]	; (401fc0 <setvbuf+0x18c>)
  401e3a:	6825      	ldr	r5, [r4, #0]
  401e3c:	b083      	sub	sp, #12
  401e3e:	4604      	mov	r4, r0
  401e40:	460f      	mov	r7, r1
  401e42:	4690      	mov	r8, r2
  401e44:	461e      	mov	r6, r3
  401e46:	b115      	cbz	r5, 401e4e <setvbuf+0x1a>
  401e48:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401e4a:	2b00      	cmp	r3, #0
  401e4c:	d064      	beq.n	401f18 <setvbuf+0xe4>
  401e4e:	f1b8 0f02 	cmp.w	r8, #2
  401e52:	d006      	beq.n	401e62 <setvbuf+0x2e>
  401e54:	f1b8 0f01 	cmp.w	r8, #1
  401e58:	f200 809f 	bhi.w	401f9a <setvbuf+0x166>
  401e5c:	2e00      	cmp	r6, #0
  401e5e:	f2c0 809c 	blt.w	401f9a <setvbuf+0x166>
  401e62:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401e64:	07d8      	lsls	r0, r3, #31
  401e66:	d534      	bpl.n	401ed2 <setvbuf+0x9e>
  401e68:	4621      	mov	r1, r4
  401e6a:	4628      	mov	r0, r5
  401e6c:	f003 fb22 	bl	4054b4 <_fflush_r>
  401e70:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401e72:	b141      	cbz	r1, 401e86 <setvbuf+0x52>
  401e74:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401e78:	4299      	cmp	r1, r3
  401e7a:	d002      	beq.n	401e82 <setvbuf+0x4e>
  401e7c:	4628      	mov	r0, r5
  401e7e:	f003 fc97 	bl	4057b0 <_free_r>
  401e82:	2300      	movs	r3, #0
  401e84:	6323      	str	r3, [r4, #48]	; 0x30
  401e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e8a:	2200      	movs	r2, #0
  401e8c:	61a2      	str	r2, [r4, #24]
  401e8e:	6062      	str	r2, [r4, #4]
  401e90:	061a      	lsls	r2, r3, #24
  401e92:	d43a      	bmi.n	401f0a <setvbuf+0xd6>
  401e94:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401e98:	f023 0303 	bic.w	r3, r3, #3
  401e9c:	f1b8 0f02 	cmp.w	r8, #2
  401ea0:	81a3      	strh	r3, [r4, #12]
  401ea2:	d01d      	beq.n	401ee0 <setvbuf+0xac>
  401ea4:	ab01      	add	r3, sp, #4
  401ea6:	466a      	mov	r2, sp
  401ea8:	4621      	mov	r1, r4
  401eaa:	4628      	mov	r0, r5
  401eac:	f003 ff2c 	bl	405d08 <__swhatbuf_r>
  401eb0:	89a3      	ldrh	r3, [r4, #12]
  401eb2:	4318      	orrs	r0, r3
  401eb4:	81a0      	strh	r0, [r4, #12]
  401eb6:	2e00      	cmp	r6, #0
  401eb8:	d132      	bne.n	401f20 <setvbuf+0xec>
  401eba:	9e00      	ldr	r6, [sp, #0]
  401ebc:	4630      	mov	r0, r6
  401ebe:	f003 ff9b 	bl	405df8 <malloc>
  401ec2:	4607      	mov	r7, r0
  401ec4:	2800      	cmp	r0, #0
  401ec6:	d06b      	beq.n	401fa0 <setvbuf+0x16c>
  401ec8:	89a3      	ldrh	r3, [r4, #12]
  401eca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401ece:	81a3      	strh	r3, [r4, #12]
  401ed0:	e028      	b.n	401f24 <setvbuf+0xf0>
  401ed2:	89a3      	ldrh	r3, [r4, #12]
  401ed4:	0599      	lsls	r1, r3, #22
  401ed6:	d4c7      	bmi.n	401e68 <setvbuf+0x34>
  401ed8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401eda:	f003 ff11 	bl	405d00 <__retarget_lock_acquire_recursive>
  401ede:	e7c3      	b.n	401e68 <setvbuf+0x34>
  401ee0:	2500      	movs	r5, #0
  401ee2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401ee4:	2600      	movs	r6, #0
  401ee6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401eea:	f043 0302 	orr.w	r3, r3, #2
  401eee:	2001      	movs	r0, #1
  401ef0:	60a6      	str	r6, [r4, #8]
  401ef2:	07ce      	lsls	r6, r1, #31
  401ef4:	81a3      	strh	r3, [r4, #12]
  401ef6:	6022      	str	r2, [r4, #0]
  401ef8:	6122      	str	r2, [r4, #16]
  401efa:	6160      	str	r0, [r4, #20]
  401efc:	d401      	bmi.n	401f02 <setvbuf+0xce>
  401efe:	0598      	lsls	r0, r3, #22
  401f00:	d53e      	bpl.n	401f80 <setvbuf+0x14c>
  401f02:	4628      	mov	r0, r5
  401f04:	b003      	add	sp, #12
  401f06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401f0a:	6921      	ldr	r1, [r4, #16]
  401f0c:	4628      	mov	r0, r5
  401f0e:	f003 fc4f 	bl	4057b0 <_free_r>
  401f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401f16:	e7bd      	b.n	401e94 <setvbuf+0x60>
  401f18:	4628      	mov	r0, r5
  401f1a:	f003 fb23 	bl	405564 <__sinit>
  401f1e:	e796      	b.n	401e4e <setvbuf+0x1a>
  401f20:	2f00      	cmp	r7, #0
  401f22:	d0cb      	beq.n	401ebc <setvbuf+0x88>
  401f24:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401f26:	2b00      	cmp	r3, #0
  401f28:	d033      	beq.n	401f92 <setvbuf+0x15e>
  401f2a:	9b00      	ldr	r3, [sp, #0]
  401f2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401f30:	6027      	str	r7, [r4, #0]
  401f32:	429e      	cmp	r6, r3
  401f34:	bf1c      	itt	ne
  401f36:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401f3a:	81a2      	strhne	r2, [r4, #12]
  401f3c:	f1b8 0f01 	cmp.w	r8, #1
  401f40:	bf04      	itt	eq
  401f42:	f042 0201 	orreq.w	r2, r2, #1
  401f46:	81a2      	strheq	r2, [r4, #12]
  401f48:	b292      	uxth	r2, r2
  401f4a:	f012 0308 	ands.w	r3, r2, #8
  401f4e:	6127      	str	r7, [r4, #16]
  401f50:	6166      	str	r6, [r4, #20]
  401f52:	d00e      	beq.n	401f72 <setvbuf+0x13e>
  401f54:	07d1      	lsls	r1, r2, #31
  401f56:	d51a      	bpl.n	401f8e <setvbuf+0x15a>
  401f58:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401f5a:	4276      	negs	r6, r6
  401f5c:	2300      	movs	r3, #0
  401f5e:	f015 0501 	ands.w	r5, r5, #1
  401f62:	61a6      	str	r6, [r4, #24]
  401f64:	60a3      	str	r3, [r4, #8]
  401f66:	d009      	beq.n	401f7c <setvbuf+0x148>
  401f68:	2500      	movs	r5, #0
  401f6a:	4628      	mov	r0, r5
  401f6c:	b003      	add	sp, #12
  401f6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401f72:	60a3      	str	r3, [r4, #8]
  401f74:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401f76:	f015 0501 	ands.w	r5, r5, #1
  401f7a:	d1f5      	bne.n	401f68 <setvbuf+0x134>
  401f7c:	0593      	lsls	r3, r2, #22
  401f7e:	d4c0      	bmi.n	401f02 <setvbuf+0xce>
  401f80:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401f82:	f003 febf 	bl	405d04 <__retarget_lock_release_recursive>
  401f86:	4628      	mov	r0, r5
  401f88:	b003      	add	sp, #12
  401f8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401f8e:	60a6      	str	r6, [r4, #8]
  401f90:	e7f0      	b.n	401f74 <setvbuf+0x140>
  401f92:	4628      	mov	r0, r5
  401f94:	f003 fae6 	bl	405564 <__sinit>
  401f98:	e7c7      	b.n	401f2a <setvbuf+0xf6>
  401f9a:	f04f 35ff 	mov.w	r5, #4294967295
  401f9e:	e7b0      	b.n	401f02 <setvbuf+0xce>
  401fa0:	f8dd 9000 	ldr.w	r9, [sp]
  401fa4:	45b1      	cmp	r9, r6
  401fa6:	d004      	beq.n	401fb2 <setvbuf+0x17e>
  401fa8:	4648      	mov	r0, r9
  401faa:	f003 ff25 	bl	405df8 <malloc>
  401fae:	4607      	mov	r7, r0
  401fb0:	b920      	cbnz	r0, 401fbc <setvbuf+0x188>
  401fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401fb6:	f04f 35ff 	mov.w	r5, #4294967295
  401fba:	e792      	b.n	401ee2 <setvbuf+0xae>
  401fbc:	464e      	mov	r6, r9
  401fbe:	e783      	b.n	401ec8 <setvbuf+0x94>
  401fc0:	20000020 	.word	0x20000020

00401fc4 <sprintf>:
  401fc4:	b40e      	push	{r1, r2, r3}
  401fc6:	b5f0      	push	{r4, r5, r6, r7, lr}
  401fc8:	b09c      	sub	sp, #112	; 0x70
  401fca:	ab21      	add	r3, sp, #132	; 0x84
  401fcc:	490f      	ldr	r1, [pc, #60]	; (40200c <sprintf+0x48>)
  401fce:	f853 2b04 	ldr.w	r2, [r3], #4
  401fd2:	9301      	str	r3, [sp, #4]
  401fd4:	4605      	mov	r5, r0
  401fd6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401fda:	6808      	ldr	r0, [r1, #0]
  401fdc:	9502      	str	r5, [sp, #8]
  401fde:	f44f 7702 	mov.w	r7, #520	; 0x208
  401fe2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401fe6:	a902      	add	r1, sp, #8
  401fe8:	9506      	str	r5, [sp, #24]
  401fea:	f8ad 7014 	strh.w	r7, [sp, #20]
  401fee:	9404      	str	r4, [sp, #16]
  401ff0:	9407      	str	r4, [sp, #28]
  401ff2:	f8ad 6016 	strh.w	r6, [sp, #22]
  401ff6:	f000 f891 	bl	40211c <_svfprintf_r>
  401ffa:	9b02      	ldr	r3, [sp, #8]
  401ffc:	2200      	movs	r2, #0
  401ffe:	701a      	strb	r2, [r3, #0]
  402000:	b01c      	add	sp, #112	; 0x70
  402002:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402006:	b003      	add	sp, #12
  402008:	4770      	bx	lr
  40200a:	bf00      	nop
  40200c:	20000020 	.word	0x20000020
	...

00402040 <strlen>:
  402040:	f890 f000 	pld	[r0]
  402044:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402048:	f020 0107 	bic.w	r1, r0, #7
  40204c:	f06f 0c00 	mvn.w	ip, #0
  402050:	f010 0407 	ands.w	r4, r0, #7
  402054:	f891 f020 	pld	[r1, #32]
  402058:	f040 8049 	bne.w	4020ee <strlen+0xae>
  40205c:	f04f 0400 	mov.w	r4, #0
  402060:	f06f 0007 	mvn.w	r0, #7
  402064:	e9d1 2300 	ldrd	r2, r3, [r1]
  402068:	f891 f040 	pld	[r1, #64]	; 0x40
  40206c:	f100 0008 	add.w	r0, r0, #8
  402070:	fa82 f24c 	uadd8	r2, r2, ip
  402074:	faa4 f28c 	sel	r2, r4, ip
  402078:	fa83 f34c 	uadd8	r3, r3, ip
  40207c:	faa2 f38c 	sel	r3, r2, ip
  402080:	bb4b      	cbnz	r3, 4020d6 <strlen+0x96>
  402082:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402086:	fa82 f24c 	uadd8	r2, r2, ip
  40208a:	f100 0008 	add.w	r0, r0, #8
  40208e:	faa4 f28c 	sel	r2, r4, ip
  402092:	fa83 f34c 	uadd8	r3, r3, ip
  402096:	faa2 f38c 	sel	r3, r2, ip
  40209a:	b9e3      	cbnz	r3, 4020d6 <strlen+0x96>
  40209c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4020a0:	fa82 f24c 	uadd8	r2, r2, ip
  4020a4:	f100 0008 	add.w	r0, r0, #8
  4020a8:	faa4 f28c 	sel	r2, r4, ip
  4020ac:	fa83 f34c 	uadd8	r3, r3, ip
  4020b0:	faa2 f38c 	sel	r3, r2, ip
  4020b4:	b97b      	cbnz	r3, 4020d6 <strlen+0x96>
  4020b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4020ba:	f101 0120 	add.w	r1, r1, #32
  4020be:	fa82 f24c 	uadd8	r2, r2, ip
  4020c2:	f100 0008 	add.w	r0, r0, #8
  4020c6:	faa4 f28c 	sel	r2, r4, ip
  4020ca:	fa83 f34c 	uadd8	r3, r3, ip
  4020ce:	faa2 f38c 	sel	r3, r2, ip
  4020d2:	2b00      	cmp	r3, #0
  4020d4:	d0c6      	beq.n	402064 <strlen+0x24>
  4020d6:	2a00      	cmp	r2, #0
  4020d8:	bf04      	itt	eq
  4020da:	3004      	addeq	r0, #4
  4020dc:	461a      	moveq	r2, r3
  4020de:	ba12      	rev	r2, r2
  4020e0:	fab2 f282 	clz	r2, r2
  4020e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4020e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4020ec:	4770      	bx	lr
  4020ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4020f2:	f004 0503 	and.w	r5, r4, #3
  4020f6:	f1c4 0000 	rsb	r0, r4, #0
  4020fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4020fe:	f014 0f04 	tst.w	r4, #4
  402102:	f891 f040 	pld	[r1, #64]	; 0x40
  402106:	fa0c f505 	lsl.w	r5, ip, r5
  40210a:	ea62 0205 	orn	r2, r2, r5
  40210e:	bf1c      	itt	ne
  402110:	ea63 0305 	ornne	r3, r3, r5
  402114:	4662      	movne	r2, ip
  402116:	f04f 0400 	mov.w	r4, #0
  40211a:	e7a9      	b.n	402070 <strlen+0x30>

0040211c <_svfprintf_r>:
  40211c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402120:	b0c3      	sub	sp, #268	; 0x10c
  402122:	460c      	mov	r4, r1
  402124:	910b      	str	r1, [sp, #44]	; 0x2c
  402126:	4692      	mov	sl, r2
  402128:	930f      	str	r3, [sp, #60]	; 0x3c
  40212a:	900c      	str	r0, [sp, #48]	; 0x30
  40212c:	f003 fdd6 	bl	405cdc <_localeconv_r>
  402130:	6803      	ldr	r3, [r0, #0]
  402132:	931a      	str	r3, [sp, #104]	; 0x68
  402134:	4618      	mov	r0, r3
  402136:	f7ff ff83 	bl	402040 <strlen>
  40213a:	89a3      	ldrh	r3, [r4, #12]
  40213c:	9019      	str	r0, [sp, #100]	; 0x64
  40213e:	0619      	lsls	r1, r3, #24
  402140:	d503      	bpl.n	40214a <_svfprintf_r+0x2e>
  402142:	6923      	ldr	r3, [r4, #16]
  402144:	2b00      	cmp	r3, #0
  402146:	f001 8003 	beq.w	403150 <_svfprintf_r+0x1034>
  40214a:	2300      	movs	r3, #0
  40214c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402150:	9313      	str	r3, [sp, #76]	; 0x4c
  402152:	9315      	str	r3, [sp, #84]	; 0x54
  402154:	9314      	str	r3, [sp, #80]	; 0x50
  402156:	9327      	str	r3, [sp, #156]	; 0x9c
  402158:	9326      	str	r3, [sp, #152]	; 0x98
  40215a:	9318      	str	r3, [sp, #96]	; 0x60
  40215c:	931b      	str	r3, [sp, #108]	; 0x6c
  40215e:	9309      	str	r3, [sp, #36]	; 0x24
  402160:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402164:	46c8      	mov	r8, r9
  402166:	9316      	str	r3, [sp, #88]	; 0x58
  402168:	9317      	str	r3, [sp, #92]	; 0x5c
  40216a:	f89a 3000 	ldrb.w	r3, [sl]
  40216e:	4654      	mov	r4, sl
  402170:	b1e3      	cbz	r3, 4021ac <_svfprintf_r+0x90>
  402172:	2b25      	cmp	r3, #37	; 0x25
  402174:	d102      	bne.n	40217c <_svfprintf_r+0x60>
  402176:	e019      	b.n	4021ac <_svfprintf_r+0x90>
  402178:	2b25      	cmp	r3, #37	; 0x25
  40217a:	d003      	beq.n	402184 <_svfprintf_r+0x68>
  40217c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402180:	2b00      	cmp	r3, #0
  402182:	d1f9      	bne.n	402178 <_svfprintf_r+0x5c>
  402184:	eba4 050a 	sub.w	r5, r4, sl
  402188:	b185      	cbz	r5, 4021ac <_svfprintf_r+0x90>
  40218a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40218c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40218e:	f8c8 a000 	str.w	sl, [r8]
  402192:	3301      	adds	r3, #1
  402194:	442a      	add	r2, r5
  402196:	2b07      	cmp	r3, #7
  402198:	f8c8 5004 	str.w	r5, [r8, #4]
  40219c:	9227      	str	r2, [sp, #156]	; 0x9c
  40219e:	9326      	str	r3, [sp, #152]	; 0x98
  4021a0:	dc7f      	bgt.n	4022a2 <_svfprintf_r+0x186>
  4021a2:	f108 0808 	add.w	r8, r8, #8
  4021a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4021a8:	442b      	add	r3, r5
  4021aa:	9309      	str	r3, [sp, #36]	; 0x24
  4021ac:	7823      	ldrb	r3, [r4, #0]
  4021ae:	2b00      	cmp	r3, #0
  4021b0:	d07f      	beq.n	4022b2 <_svfprintf_r+0x196>
  4021b2:	2300      	movs	r3, #0
  4021b4:	461a      	mov	r2, r3
  4021b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4021ba:	4619      	mov	r1, r3
  4021bc:	930d      	str	r3, [sp, #52]	; 0x34
  4021be:	469b      	mov	fp, r3
  4021c0:	f04f 30ff 	mov.w	r0, #4294967295
  4021c4:	7863      	ldrb	r3, [r4, #1]
  4021c6:	900a      	str	r0, [sp, #40]	; 0x28
  4021c8:	f104 0a01 	add.w	sl, r4, #1
  4021cc:	f10a 0a01 	add.w	sl, sl, #1
  4021d0:	f1a3 0020 	sub.w	r0, r3, #32
  4021d4:	2858      	cmp	r0, #88	; 0x58
  4021d6:	f200 83c1 	bhi.w	40295c <_svfprintf_r+0x840>
  4021da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4021de:	0238      	.short	0x0238
  4021e0:	03bf03bf 	.word	0x03bf03bf
  4021e4:	03bf0240 	.word	0x03bf0240
  4021e8:	03bf03bf 	.word	0x03bf03bf
  4021ec:	03bf03bf 	.word	0x03bf03bf
  4021f0:	024503bf 	.word	0x024503bf
  4021f4:	03bf0203 	.word	0x03bf0203
  4021f8:	026b005d 	.word	0x026b005d
  4021fc:	028603bf 	.word	0x028603bf
  402200:	039d039d 	.word	0x039d039d
  402204:	039d039d 	.word	0x039d039d
  402208:	039d039d 	.word	0x039d039d
  40220c:	039d039d 	.word	0x039d039d
  402210:	03bf039d 	.word	0x03bf039d
  402214:	03bf03bf 	.word	0x03bf03bf
  402218:	03bf03bf 	.word	0x03bf03bf
  40221c:	03bf03bf 	.word	0x03bf03bf
  402220:	03bf03bf 	.word	0x03bf03bf
  402224:	033703bf 	.word	0x033703bf
  402228:	03bf0357 	.word	0x03bf0357
  40222c:	03bf0357 	.word	0x03bf0357
  402230:	03bf03bf 	.word	0x03bf03bf
  402234:	039803bf 	.word	0x039803bf
  402238:	03bf03bf 	.word	0x03bf03bf
  40223c:	03bf03ad 	.word	0x03bf03ad
  402240:	03bf03bf 	.word	0x03bf03bf
  402244:	03bf03bf 	.word	0x03bf03bf
  402248:	03bf0259 	.word	0x03bf0259
  40224c:	031e03bf 	.word	0x031e03bf
  402250:	03bf03bf 	.word	0x03bf03bf
  402254:	03bf03bf 	.word	0x03bf03bf
  402258:	03bf03bf 	.word	0x03bf03bf
  40225c:	03bf03bf 	.word	0x03bf03bf
  402260:	03bf03bf 	.word	0x03bf03bf
  402264:	02db02c6 	.word	0x02db02c6
  402268:	03570357 	.word	0x03570357
  40226c:	028b0357 	.word	0x028b0357
  402270:	03bf02db 	.word	0x03bf02db
  402274:	029003bf 	.word	0x029003bf
  402278:	029d03bf 	.word	0x029d03bf
  40227c:	02b401cc 	.word	0x02b401cc
  402280:	03bf0208 	.word	0x03bf0208
  402284:	03bf01e1 	.word	0x03bf01e1
  402288:	03bf007e 	.word	0x03bf007e
  40228c:	020d03bf 	.word	0x020d03bf
  402290:	980d      	ldr	r0, [sp, #52]	; 0x34
  402292:	930f      	str	r3, [sp, #60]	; 0x3c
  402294:	4240      	negs	r0, r0
  402296:	900d      	str	r0, [sp, #52]	; 0x34
  402298:	f04b 0b04 	orr.w	fp, fp, #4
  40229c:	f89a 3000 	ldrb.w	r3, [sl]
  4022a0:	e794      	b.n	4021cc <_svfprintf_r+0xb0>
  4022a2:	aa25      	add	r2, sp, #148	; 0x94
  4022a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022a8:	f004 feca 	bl	407040 <__ssprint_r>
  4022ac:	b940      	cbnz	r0, 4022c0 <_svfprintf_r+0x1a4>
  4022ae:	46c8      	mov	r8, r9
  4022b0:	e779      	b.n	4021a6 <_svfprintf_r+0x8a>
  4022b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4022b4:	b123      	cbz	r3, 4022c0 <_svfprintf_r+0x1a4>
  4022b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022ba:	aa25      	add	r2, sp, #148	; 0x94
  4022bc:	f004 fec0 	bl	407040 <__ssprint_r>
  4022c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4022c2:	899b      	ldrh	r3, [r3, #12]
  4022c4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4022c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4022ca:	bf18      	it	ne
  4022cc:	f04f 33ff 	movne.w	r3, #4294967295
  4022d0:	9309      	str	r3, [sp, #36]	; 0x24
  4022d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4022d4:	b043      	add	sp, #268	; 0x10c
  4022d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022da:	f01b 0f20 	tst.w	fp, #32
  4022de:	9311      	str	r3, [sp, #68]	; 0x44
  4022e0:	f040 81dd 	bne.w	40269e <_svfprintf_r+0x582>
  4022e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022e6:	f01b 0f10 	tst.w	fp, #16
  4022ea:	4613      	mov	r3, r2
  4022ec:	f040 856e 	bne.w	402dcc <_svfprintf_r+0xcb0>
  4022f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4022f4:	f000 856a 	beq.w	402dcc <_svfprintf_r+0xcb0>
  4022f8:	8814      	ldrh	r4, [r2, #0]
  4022fa:	3204      	adds	r2, #4
  4022fc:	2500      	movs	r5, #0
  4022fe:	2301      	movs	r3, #1
  402300:	920f      	str	r2, [sp, #60]	; 0x3c
  402302:	2700      	movs	r7, #0
  402304:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402308:	990a      	ldr	r1, [sp, #40]	; 0x28
  40230a:	1c4a      	adds	r2, r1, #1
  40230c:	f000 8265 	beq.w	4027da <_svfprintf_r+0x6be>
  402310:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402314:	9207      	str	r2, [sp, #28]
  402316:	ea54 0205 	orrs.w	r2, r4, r5
  40231a:	f040 8264 	bne.w	4027e6 <_svfprintf_r+0x6ca>
  40231e:	2900      	cmp	r1, #0
  402320:	f040 843c 	bne.w	402b9c <_svfprintf_r+0xa80>
  402324:	2b00      	cmp	r3, #0
  402326:	f040 84d7 	bne.w	402cd8 <_svfprintf_r+0xbbc>
  40232a:	f01b 0301 	ands.w	r3, fp, #1
  40232e:	930e      	str	r3, [sp, #56]	; 0x38
  402330:	f000 8604 	beq.w	402f3c <_svfprintf_r+0xe20>
  402334:	ae42      	add	r6, sp, #264	; 0x108
  402336:	2330      	movs	r3, #48	; 0x30
  402338:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40233c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40233e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402340:	4293      	cmp	r3, r2
  402342:	bfb8      	it	lt
  402344:	4613      	movlt	r3, r2
  402346:	9308      	str	r3, [sp, #32]
  402348:	2300      	movs	r3, #0
  40234a:	9312      	str	r3, [sp, #72]	; 0x48
  40234c:	b117      	cbz	r7, 402354 <_svfprintf_r+0x238>
  40234e:	9b08      	ldr	r3, [sp, #32]
  402350:	3301      	adds	r3, #1
  402352:	9308      	str	r3, [sp, #32]
  402354:	9b07      	ldr	r3, [sp, #28]
  402356:	f013 0302 	ands.w	r3, r3, #2
  40235a:	9310      	str	r3, [sp, #64]	; 0x40
  40235c:	d002      	beq.n	402364 <_svfprintf_r+0x248>
  40235e:	9b08      	ldr	r3, [sp, #32]
  402360:	3302      	adds	r3, #2
  402362:	9308      	str	r3, [sp, #32]
  402364:	9b07      	ldr	r3, [sp, #28]
  402366:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40236a:	f040 830e 	bne.w	40298a <_svfprintf_r+0x86e>
  40236e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402370:	9a08      	ldr	r2, [sp, #32]
  402372:	eba3 0b02 	sub.w	fp, r3, r2
  402376:	f1bb 0f00 	cmp.w	fp, #0
  40237a:	f340 8306 	ble.w	40298a <_svfprintf_r+0x86e>
  40237e:	f1bb 0f10 	cmp.w	fp, #16
  402382:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402384:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402386:	dd29      	ble.n	4023dc <_svfprintf_r+0x2c0>
  402388:	4643      	mov	r3, r8
  40238a:	4621      	mov	r1, r4
  40238c:	46a8      	mov	r8, r5
  40238e:	2710      	movs	r7, #16
  402390:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402392:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402394:	e006      	b.n	4023a4 <_svfprintf_r+0x288>
  402396:	f1ab 0b10 	sub.w	fp, fp, #16
  40239a:	f1bb 0f10 	cmp.w	fp, #16
  40239e:	f103 0308 	add.w	r3, r3, #8
  4023a2:	dd18      	ble.n	4023d6 <_svfprintf_r+0x2ba>
  4023a4:	3201      	adds	r2, #1
  4023a6:	48b7      	ldr	r0, [pc, #732]	; (402684 <_svfprintf_r+0x568>)
  4023a8:	9226      	str	r2, [sp, #152]	; 0x98
  4023aa:	3110      	adds	r1, #16
  4023ac:	2a07      	cmp	r2, #7
  4023ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4023b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4023b4:	ddef      	ble.n	402396 <_svfprintf_r+0x27a>
  4023b6:	aa25      	add	r2, sp, #148	; 0x94
  4023b8:	4629      	mov	r1, r5
  4023ba:	4620      	mov	r0, r4
  4023bc:	f004 fe40 	bl	407040 <__ssprint_r>
  4023c0:	2800      	cmp	r0, #0
  4023c2:	f47f af7d 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  4023c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4023ca:	f1bb 0f10 	cmp.w	fp, #16
  4023ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4023d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4023d2:	464b      	mov	r3, r9
  4023d4:	dce6      	bgt.n	4023a4 <_svfprintf_r+0x288>
  4023d6:	4645      	mov	r5, r8
  4023d8:	460c      	mov	r4, r1
  4023da:	4698      	mov	r8, r3
  4023dc:	3201      	adds	r2, #1
  4023de:	4ba9      	ldr	r3, [pc, #676]	; (402684 <_svfprintf_r+0x568>)
  4023e0:	9226      	str	r2, [sp, #152]	; 0x98
  4023e2:	445c      	add	r4, fp
  4023e4:	2a07      	cmp	r2, #7
  4023e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4023e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4023ec:	f300 8498 	bgt.w	402d20 <_svfprintf_r+0xc04>
  4023f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023f4:	f108 0808 	add.w	r8, r8, #8
  4023f8:	b177      	cbz	r7, 402418 <_svfprintf_r+0x2fc>
  4023fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023fc:	3301      	adds	r3, #1
  4023fe:	3401      	adds	r4, #1
  402400:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402404:	2201      	movs	r2, #1
  402406:	2b07      	cmp	r3, #7
  402408:	9427      	str	r4, [sp, #156]	; 0x9c
  40240a:	9326      	str	r3, [sp, #152]	; 0x98
  40240c:	e888 0006 	stmia.w	r8, {r1, r2}
  402410:	f300 83db 	bgt.w	402bca <_svfprintf_r+0xaae>
  402414:	f108 0808 	add.w	r8, r8, #8
  402418:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40241a:	b16b      	cbz	r3, 402438 <_svfprintf_r+0x31c>
  40241c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40241e:	3301      	adds	r3, #1
  402420:	3402      	adds	r4, #2
  402422:	a91e      	add	r1, sp, #120	; 0x78
  402424:	2202      	movs	r2, #2
  402426:	2b07      	cmp	r3, #7
  402428:	9427      	str	r4, [sp, #156]	; 0x9c
  40242a:	9326      	str	r3, [sp, #152]	; 0x98
  40242c:	e888 0006 	stmia.w	r8, {r1, r2}
  402430:	f300 83d6 	bgt.w	402be0 <_svfprintf_r+0xac4>
  402434:	f108 0808 	add.w	r8, r8, #8
  402438:	2d80      	cmp	r5, #128	; 0x80
  40243a:	f000 8315 	beq.w	402a68 <_svfprintf_r+0x94c>
  40243e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402440:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402442:	1a9f      	subs	r7, r3, r2
  402444:	2f00      	cmp	r7, #0
  402446:	dd36      	ble.n	4024b6 <_svfprintf_r+0x39a>
  402448:	2f10      	cmp	r7, #16
  40244a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40244c:	4d8e      	ldr	r5, [pc, #568]	; (402688 <_svfprintf_r+0x56c>)
  40244e:	dd27      	ble.n	4024a0 <_svfprintf_r+0x384>
  402450:	4642      	mov	r2, r8
  402452:	4621      	mov	r1, r4
  402454:	46b0      	mov	r8, r6
  402456:	f04f 0b10 	mov.w	fp, #16
  40245a:	462e      	mov	r6, r5
  40245c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40245e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402460:	e004      	b.n	40246c <_svfprintf_r+0x350>
  402462:	3f10      	subs	r7, #16
  402464:	2f10      	cmp	r7, #16
  402466:	f102 0208 	add.w	r2, r2, #8
  40246a:	dd15      	ble.n	402498 <_svfprintf_r+0x37c>
  40246c:	3301      	adds	r3, #1
  40246e:	3110      	adds	r1, #16
  402470:	2b07      	cmp	r3, #7
  402472:	9127      	str	r1, [sp, #156]	; 0x9c
  402474:	9326      	str	r3, [sp, #152]	; 0x98
  402476:	e882 0840 	stmia.w	r2, {r6, fp}
  40247a:	ddf2      	ble.n	402462 <_svfprintf_r+0x346>
  40247c:	aa25      	add	r2, sp, #148	; 0x94
  40247e:	4629      	mov	r1, r5
  402480:	4620      	mov	r0, r4
  402482:	f004 fddd 	bl	407040 <__ssprint_r>
  402486:	2800      	cmp	r0, #0
  402488:	f47f af1a 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  40248c:	3f10      	subs	r7, #16
  40248e:	2f10      	cmp	r7, #16
  402490:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402492:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402494:	464a      	mov	r2, r9
  402496:	dce9      	bgt.n	40246c <_svfprintf_r+0x350>
  402498:	4635      	mov	r5, r6
  40249a:	460c      	mov	r4, r1
  40249c:	4646      	mov	r6, r8
  40249e:	4690      	mov	r8, r2
  4024a0:	3301      	adds	r3, #1
  4024a2:	443c      	add	r4, r7
  4024a4:	2b07      	cmp	r3, #7
  4024a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4024a8:	9326      	str	r3, [sp, #152]	; 0x98
  4024aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4024ae:	f300 8381 	bgt.w	402bb4 <_svfprintf_r+0xa98>
  4024b2:	f108 0808 	add.w	r8, r8, #8
  4024b6:	9b07      	ldr	r3, [sp, #28]
  4024b8:	05df      	lsls	r7, r3, #23
  4024ba:	f100 8268 	bmi.w	40298e <_svfprintf_r+0x872>
  4024be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4024c2:	f8c8 6000 	str.w	r6, [r8]
  4024c6:	3301      	adds	r3, #1
  4024c8:	440c      	add	r4, r1
  4024ca:	2b07      	cmp	r3, #7
  4024cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4024ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4024d2:	9326      	str	r3, [sp, #152]	; 0x98
  4024d4:	f300 834d 	bgt.w	402b72 <_svfprintf_r+0xa56>
  4024d8:	f108 0808 	add.w	r8, r8, #8
  4024dc:	9b07      	ldr	r3, [sp, #28]
  4024de:	075b      	lsls	r3, r3, #29
  4024e0:	d53a      	bpl.n	402558 <_svfprintf_r+0x43c>
  4024e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4024e4:	9a08      	ldr	r2, [sp, #32]
  4024e6:	1a9d      	subs	r5, r3, r2
  4024e8:	2d00      	cmp	r5, #0
  4024ea:	dd35      	ble.n	402558 <_svfprintf_r+0x43c>
  4024ec:	2d10      	cmp	r5, #16
  4024ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024f0:	dd20      	ble.n	402534 <_svfprintf_r+0x418>
  4024f2:	2610      	movs	r6, #16
  4024f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4024f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4024fa:	e004      	b.n	402506 <_svfprintf_r+0x3ea>
  4024fc:	3d10      	subs	r5, #16
  4024fe:	2d10      	cmp	r5, #16
  402500:	f108 0808 	add.w	r8, r8, #8
  402504:	dd16      	ble.n	402534 <_svfprintf_r+0x418>
  402506:	3301      	adds	r3, #1
  402508:	4a5e      	ldr	r2, [pc, #376]	; (402684 <_svfprintf_r+0x568>)
  40250a:	9326      	str	r3, [sp, #152]	; 0x98
  40250c:	3410      	adds	r4, #16
  40250e:	2b07      	cmp	r3, #7
  402510:	9427      	str	r4, [sp, #156]	; 0x9c
  402512:	e888 0044 	stmia.w	r8, {r2, r6}
  402516:	ddf1      	ble.n	4024fc <_svfprintf_r+0x3e0>
  402518:	aa25      	add	r2, sp, #148	; 0x94
  40251a:	4659      	mov	r1, fp
  40251c:	4638      	mov	r0, r7
  40251e:	f004 fd8f 	bl	407040 <__ssprint_r>
  402522:	2800      	cmp	r0, #0
  402524:	f47f aecc 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402528:	3d10      	subs	r5, #16
  40252a:	2d10      	cmp	r5, #16
  40252c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40252e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402530:	46c8      	mov	r8, r9
  402532:	dce8      	bgt.n	402506 <_svfprintf_r+0x3ea>
  402534:	3301      	adds	r3, #1
  402536:	4a53      	ldr	r2, [pc, #332]	; (402684 <_svfprintf_r+0x568>)
  402538:	9326      	str	r3, [sp, #152]	; 0x98
  40253a:	442c      	add	r4, r5
  40253c:	2b07      	cmp	r3, #7
  40253e:	9427      	str	r4, [sp, #156]	; 0x9c
  402540:	e888 0024 	stmia.w	r8, {r2, r5}
  402544:	dd08      	ble.n	402558 <_svfprintf_r+0x43c>
  402546:	aa25      	add	r2, sp, #148	; 0x94
  402548:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40254a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40254c:	f004 fd78 	bl	407040 <__ssprint_r>
  402550:	2800      	cmp	r0, #0
  402552:	f47f aeb5 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402556:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402558:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40255a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40255c:	9908      	ldr	r1, [sp, #32]
  40255e:	428a      	cmp	r2, r1
  402560:	bfac      	ite	ge
  402562:	189b      	addge	r3, r3, r2
  402564:	185b      	addlt	r3, r3, r1
  402566:	9309      	str	r3, [sp, #36]	; 0x24
  402568:	2c00      	cmp	r4, #0
  40256a:	f040 830d 	bne.w	402b88 <_svfprintf_r+0xa6c>
  40256e:	2300      	movs	r3, #0
  402570:	9326      	str	r3, [sp, #152]	; 0x98
  402572:	46c8      	mov	r8, r9
  402574:	e5f9      	b.n	40216a <_svfprintf_r+0x4e>
  402576:	9311      	str	r3, [sp, #68]	; 0x44
  402578:	f01b 0320 	ands.w	r3, fp, #32
  40257c:	f040 81e3 	bne.w	402946 <_svfprintf_r+0x82a>
  402580:	f01b 0210 	ands.w	r2, fp, #16
  402584:	f040 842e 	bne.w	402de4 <_svfprintf_r+0xcc8>
  402588:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40258c:	f000 842a 	beq.w	402de4 <_svfprintf_r+0xcc8>
  402590:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402592:	4613      	mov	r3, r2
  402594:	460a      	mov	r2, r1
  402596:	3204      	adds	r2, #4
  402598:	880c      	ldrh	r4, [r1, #0]
  40259a:	920f      	str	r2, [sp, #60]	; 0x3c
  40259c:	2500      	movs	r5, #0
  40259e:	e6b0      	b.n	402302 <_svfprintf_r+0x1e6>
  4025a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025a2:	9311      	str	r3, [sp, #68]	; 0x44
  4025a4:	6816      	ldr	r6, [r2, #0]
  4025a6:	2400      	movs	r4, #0
  4025a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4025ac:	1d15      	adds	r5, r2, #4
  4025ae:	2e00      	cmp	r6, #0
  4025b0:	f000 86a7 	beq.w	403302 <_svfprintf_r+0x11e6>
  4025b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4025b6:	1c53      	adds	r3, r2, #1
  4025b8:	f000 8609 	beq.w	4031ce <_svfprintf_r+0x10b2>
  4025bc:	4621      	mov	r1, r4
  4025be:	4630      	mov	r0, r6
  4025c0:	f003 feee 	bl	4063a0 <memchr>
  4025c4:	2800      	cmp	r0, #0
  4025c6:	f000 86e1 	beq.w	40338c <_svfprintf_r+0x1270>
  4025ca:	1b83      	subs	r3, r0, r6
  4025cc:	930e      	str	r3, [sp, #56]	; 0x38
  4025ce:	940a      	str	r4, [sp, #40]	; 0x28
  4025d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4025d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4025d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4025da:	9308      	str	r3, [sp, #32]
  4025dc:	9412      	str	r4, [sp, #72]	; 0x48
  4025de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025e2:	e6b3      	b.n	40234c <_svfprintf_r+0x230>
  4025e4:	f89a 3000 	ldrb.w	r3, [sl]
  4025e8:	2201      	movs	r2, #1
  4025ea:	212b      	movs	r1, #43	; 0x2b
  4025ec:	e5ee      	b.n	4021cc <_svfprintf_r+0xb0>
  4025ee:	f04b 0b20 	orr.w	fp, fp, #32
  4025f2:	f89a 3000 	ldrb.w	r3, [sl]
  4025f6:	e5e9      	b.n	4021cc <_svfprintf_r+0xb0>
  4025f8:	9311      	str	r3, [sp, #68]	; 0x44
  4025fa:	2a00      	cmp	r2, #0
  4025fc:	f040 8795 	bne.w	40352a <_svfprintf_r+0x140e>
  402600:	4b22      	ldr	r3, [pc, #136]	; (40268c <_svfprintf_r+0x570>)
  402602:	9318      	str	r3, [sp, #96]	; 0x60
  402604:	f01b 0f20 	tst.w	fp, #32
  402608:	f040 8111 	bne.w	40282e <_svfprintf_r+0x712>
  40260c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40260e:	f01b 0f10 	tst.w	fp, #16
  402612:	4613      	mov	r3, r2
  402614:	f040 83e1 	bne.w	402dda <_svfprintf_r+0xcbe>
  402618:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40261c:	f000 83dd 	beq.w	402dda <_svfprintf_r+0xcbe>
  402620:	3304      	adds	r3, #4
  402622:	8814      	ldrh	r4, [r2, #0]
  402624:	930f      	str	r3, [sp, #60]	; 0x3c
  402626:	2500      	movs	r5, #0
  402628:	f01b 0f01 	tst.w	fp, #1
  40262c:	f000 810c 	beq.w	402848 <_svfprintf_r+0x72c>
  402630:	ea54 0305 	orrs.w	r3, r4, r5
  402634:	f000 8108 	beq.w	402848 <_svfprintf_r+0x72c>
  402638:	2330      	movs	r3, #48	; 0x30
  40263a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40263e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402642:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402646:	f04b 0b02 	orr.w	fp, fp, #2
  40264a:	2302      	movs	r3, #2
  40264c:	e659      	b.n	402302 <_svfprintf_r+0x1e6>
  40264e:	f89a 3000 	ldrb.w	r3, [sl]
  402652:	2900      	cmp	r1, #0
  402654:	f47f adba 	bne.w	4021cc <_svfprintf_r+0xb0>
  402658:	2201      	movs	r2, #1
  40265a:	2120      	movs	r1, #32
  40265c:	e5b6      	b.n	4021cc <_svfprintf_r+0xb0>
  40265e:	f04b 0b01 	orr.w	fp, fp, #1
  402662:	f89a 3000 	ldrb.w	r3, [sl]
  402666:	e5b1      	b.n	4021cc <_svfprintf_r+0xb0>
  402668:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40266a:	6823      	ldr	r3, [r4, #0]
  40266c:	930d      	str	r3, [sp, #52]	; 0x34
  40266e:	4618      	mov	r0, r3
  402670:	2800      	cmp	r0, #0
  402672:	4623      	mov	r3, r4
  402674:	f103 0304 	add.w	r3, r3, #4
  402678:	f6ff ae0a 	blt.w	402290 <_svfprintf_r+0x174>
  40267c:	930f      	str	r3, [sp, #60]	; 0x3c
  40267e:	f89a 3000 	ldrb.w	r3, [sl]
  402682:	e5a3      	b.n	4021cc <_svfprintf_r+0xb0>
  402684:	00407a64 	.word	0x00407a64
  402688:	00407a74 	.word	0x00407a74
  40268c:	00407a44 	.word	0x00407a44
  402690:	f04b 0b10 	orr.w	fp, fp, #16
  402694:	f01b 0f20 	tst.w	fp, #32
  402698:	9311      	str	r3, [sp, #68]	; 0x44
  40269a:	f43f ae23 	beq.w	4022e4 <_svfprintf_r+0x1c8>
  40269e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4026a0:	3507      	adds	r5, #7
  4026a2:	f025 0307 	bic.w	r3, r5, #7
  4026a6:	f103 0208 	add.w	r2, r3, #8
  4026aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4026ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4026b0:	2301      	movs	r3, #1
  4026b2:	e626      	b.n	402302 <_svfprintf_r+0x1e6>
  4026b4:	f89a 3000 	ldrb.w	r3, [sl]
  4026b8:	2b2a      	cmp	r3, #42	; 0x2a
  4026ba:	f10a 0401 	add.w	r4, sl, #1
  4026be:	f000 8727 	beq.w	403510 <_svfprintf_r+0x13f4>
  4026c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4026c6:	2809      	cmp	r0, #9
  4026c8:	46a2      	mov	sl, r4
  4026ca:	f200 86ad 	bhi.w	403428 <_svfprintf_r+0x130c>
  4026ce:	2300      	movs	r3, #0
  4026d0:	461c      	mov	r4, r3
  4026d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4026d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4026da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4026de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4026e2:	2809      	cmp	r0, #9
  4026e4:	d9f5      	bls.n	4026d2 <_svfprintf_r+0x5b6>
  4026e6:	940a      	str	r4, [sp, #40]	; 0x28
  4026e8:	e572      	b.n	4021d0 <_svfprintf_r+0xb4>
  4026ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4026ee:	f89a 3000 	ldrb.w	r3, [sl]
  4026f2:	e56b      	b.n	4021cc <_svfprintf_r+0xb0>
  4026f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4026f8:	f89a 3000 	ldrb.w	r3, [sl]
  4026fc:	e566      	b.n	4021cc <_svfprintf_r+0xb0>
  4026fe:	f89a 3000 	ldrb.w	r3, [sl]
  402702:	2b6c      	cmp	r3, #108	; 0x6c
  402704:	bf03      	ittte	eq
  402706:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40270a:	f04b 0b20 	orreq.w	fp, fp, #32
  40270e:	f10a 0a01 	addeq.w	sl, sl, #1
  402712:	f04b 0b10 	orrne.w	fp, fp, #16
  402716:	e559      	b.n	4021cc <_svfprintf_r+0xb0>
  402718:	2a00      	cmp	r2, #0
  40271a:	f040 8711 	bne.w	403540 <_svfprintf_r+0x1424>
  40271e:	f01b 0f20 	tst.w	fp, #32
  402722:	f040 84f9 	bne.w	403118 <_svfprintf_r+0xffc>
  402726:	f01b 0f10 	tst.w	fp, #16
  40272a:	f040 84ac 	bne.w	403086 <_svfprintf_r+0xf6a>
  40272e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402732:	f000 84a8 	beq.w	403086 <_svfprintf_r+0xf6a>
  402736:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402738:	6813      	ldr	r3, [r2, #0]
  40273a:	3204      	adds	r2, #4
  40273c:	920f      	str	r2, [sp, #60]	; 0x3c
  40273e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402742:	801a      	strh	r2, [r3, #0]
  402744:	e511      	b.n	40216a <_svfprintf_r+0x4e>
  402746:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402748:	4bb3      	ldr	r3, [pc, #716]	; (402a18 <_svfprintf_r+0x8fc>)
  40274a:	680c      	ldr	r4, [r1, #0]
  40274c:	9318      	str	r3, [sp, #96]	; 0x60
  40274e:	2230      	movs	r2, #48	; 0x30
  402750:	2378      	movs	r3, #120	; 0x78
  402752:	3104      	adds	r1, #4
  402754:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402758:	9311      	str	r3, [sp, #68]	; 0x44
  40275a:	f04b 0b02 	orr.w	fp, fp, #2
  40275e:	910f      	str	r1, [sp, #60]	; 0x3c
  402760:	2500      	movs	r5, #0
  402762:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402766:	2302      	movs	r3, #2
  402768:	e5cb      	b.n	402302 <_svfprintf_r+0x1e6>
  40276a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40276c:	9311      	str	r3, [sp, #68]	; 0x44
  40276e:	680a      	ldr	r2, [r1, #0]
  402770:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402774:	2300      	movs	r3, #0
  402776:	460a      	mov	r2, r1
  402778:	461f      	mov	r7, r3
  40277a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40277e:	3204      	adds	r2, #4
  402780:	2301      	movs	r3, #1
  402782:	9308      	str	r3, [sp, #32]
  402784:	f8cd b01c 	str.w	fp, [sp, #28]
  402788:	970a      	str	r7, [sp, #40]	; 0x28
  40278a:	9712      	str	r7, [sp, #72]	; 0x48
  40278c:	920f      	str	r2, [sp, #60]	; 0x3c
  40278e:	930e      	str	r3, [sp, #56]	; 0x38
  402790:	ae28      	add	r6, sp, #160	; 0xa0
  402792:	e5df      	b.n	402354 <_svfprintf_r+0x238>
  402794:	9311      	str	r3, [sp, #68]	; 0x44
  402796:	2a00      	cmp	r2, #0
  402798:	f040 86ea 	bne.w	403570 <_svfprintf_r+0x1454>
  40279c:	f01b 0f20 	tst.w	fp, #32
  4027a0:	d15d      	bne.n	40285e <_svfprintf_r+0x742>
  4027a2:	f01b 0f10 	tst.w	fp, #16
  4027a6:	f040 8308 	bne.w	402dba <_svfprintf_r+0xc9e>
  4027aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4027ae:	f000 8304 	beq.w	402dba <_svfprintf_r+0xc9e>
  4027b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4027b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4027b8:	3104      	adds	r1, #4
  4027ba:	17e5      	asrs	r5, r4, #31
  4027bc:	4622      	mov	r2, r4
  4027be:	462b      	mov	r3, r5
  4027c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4027c2:	2a00      	cmp	r2, #0
  4027c4:	f173 0300 	sbcs.w	r3, r3, #0
  4027c8:	db58      	blt.n	40287c <_svfprintf_r+0x760>
  4027ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4027cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4027d0:	1c4a      	adds	r2, r1, #1
  4027d2:	f04f 0301 	mov.w	r3, #1
  4027d6:	f47f ad9b 	bne.w	402310 <_svfprintf_r+0x1f4>
  4027da:	ea54 0205 	orrs.w	r2, r4, r5
  4027de:	f000 81df 	beq.w	402ba0 <_svfprintf_r+0xa84>
  4027e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4027e6:	2b01      	cmp	r3, #1
  4027e8:	f000 827b 	beq.w	402ce2 <_svfprintf_r+0xbc6>
  4027ec:	2b02      	cmp	r3, #2
  4027ee:	f040 8206 	bne.w	402bfe <_svfprintf_r+0xae2>
  4027f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4027f4:	464e      	mov	r6, r9
  4027f6:	0923      	lsrs	r3, r4, #4
  4027f8:	f004 010f 	and.w	r1, r4, #15
  4027fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402800:	092a      	lsrs	r2, r5, #4
  402802:	461c      	mov	r4, r3
  402804:	4615      	mov	r5, r2
  402806:	5c43      	ldrb	r3, [r0, r1]
  402808:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40280c:	ea54 0305 	orrs.w	r3, r4, r5
  402810:	d1f1      	bne.n	4027f6 <_svfprintf_r+0x6da>
  402812:	eba9 0306 	sub.w	r3, r9, r6
  402816:	930e      	str	r3, [sp, #56]	; 0x38
  402818:	e590      	b.n	40233c <_svfprintf_r+0x220>
  40281a:	9311      	str	r3, [sp, #68]	; 0x44
  40281c:	2a00      	cmp	r2, #0
  40281e:	f040 86a3 	bne.w	403568 <_svfprintf_r+0x144c>
  402822:	4b7e      	ldr	r3, [pc, #504]	; (402a1c <_svfprintf_r+0x900>)
  402824:	9318      	str	r3, [sp, #96]	; 0x60
  402826:	f01b 0f20 	tst.w	fp, #32
  40282a:	f43f aeef 	beq.w	40260c <_svfprintf_r+0x4f0>
  40282e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402830:	3507      	adds	r5, #7
  402832:	f025 0307 	bic.w	r3, r5, #7
  402836:	f103 0208 	add.w	r2, r3, #8
  40283a:	f01b 0f01 	tst.w	fp, #1
  40283e:	920f      	str	r2, [sp, #60]	; 0x3c
  402840:	e9d3 4500 	ldrd	r4, r5, [r3]
  402844:	f47f aef4 	bne.w	402630 <_svfprintf_r+0x514>
  402848:	2302      	movs	r3, #2
  40284a:	e55a      	b.n	402302 <_svfprintf_r+0x1e6>
  40284c:	9311      	str	r3, [sp, #68]	; 0x44
  40284e:	2a00      	cmp	r2, #0
  402850:	f040 8686 	bne.w	403560 <_svfprintf_r+0x1444>
  402854:	f04b 0b10 	orr.w	fp, fp, #16
  402858:	f01b 0f20 	tst.w	fp, #32
  40285c:	d0a1      	beq.n	4027a2 <_svfprintf_r+0x686>
  40285e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402860:	3507      	adds	r5, #7
  402862:	f025 0507 	bic.w	r5, r5, #7
  402866:	e9d5 2300 	ldrd	r2, r3, [r5]
  40286a:	2a00      	cmp	r2, #0
  40286c:	f105 0108 	add.w	r1, r5, #8
  402870:	461d      	mov	r5, r3
  402872:	f173 0300 	sbcs.w	r3, r3, #0
  402876:	910f      	str	r1, [sp, #60]	; 0x3c
  402878:	4614      	mov	r4, r2
  40287a:	daa6      	bge.n	4027ca <_svfprintf_r+0x6ae>
  40287c:	272d      	movs	r7, #45	; 0x2d
  40287e:	4264      	negs	r4, r4
  402880:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402884:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402888:	2301      	movs	r3, #1
  40288a:	e53d      	b.n	402308 <_svfprintf_r+0x1ec>
  40288c:	9311      	str	r3, [sp, #68]	; 0x44
  40288e:	2a00      	cmp	r2, #0
  402890:	f040 8662 	bne.w	403558 <_svfprintf_r+0x143c>
  402894:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402896:	3507      	adds	r5, #7
  402898:	f025 0307 	bic.w	r3, r5, #7
  40289c:	f103 0208 	add.w	r2, r3, #8
  4028a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4028a2:	681a      	ldr	r2, [r3, #0]
  4028a4:	9215      	str	r2, [sp, #84]	; 0x54
  4028a6:	685b      	ldr	r3, [r3, #4]
  4028a8:	9314      	str	r3, [sp, #80]	; 0x50
  4028aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4028ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4028ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4028b2:	4628      	mov	r0, r5
  4028b4:	4621      	mov	r1, r4
  4028b6:	f04f 32ff 	mov.w	r2, #4294967295
  4028ba:	4b59      	ldr	r3, [pc, #356]	; (402a20 <_svfprintf_r+0x904>)
  4028bc:	f004 fec4 	bl	407648 <__aeabi_dcmpun>
  4028c0:	2800      	cmp	r0, #0
  4028c2:	f040 834a 	bne.w	402f5a <_svfprintf_r+0xe3e>
  4028c6:	4628      	mov	r0, r5
  4028c8:	4621      	mov	r1, r4
  4028ca:	f04f 32ff 	mov.w	r2, #4294967295
  4028ce:	4b54      	ldr	r3, [pc, #336]	; (402a20 <_svfprintf_r+0x904>)
  4028d0:	f004 fe9c 	bl	40760c <__aeabi_dcmple>
  4028d4:	2800      	cmp	r0, #0
  4028d6:	f040 8340 	bne.w	402f5a <_svfprintf_r+0xe3e>
  4028da:	a815      	add	r0, sp, #84	; 0x54
  4028dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4028de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4028e0:	f004 fe8a 	bl	4075f8 <__aeabi_dcmplt>
  4028e4:	2800      	cmp	r0, #0
  4028e6:	f040 8530 	bne.w	40334a <_svfprintf_r+0x122e>
  4028ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4028ee:	4e4d      	ldr	r6, [pc, #308]	; (402a24 <_svfprintf_r+0x908>)
  4028f0:	4b4d      	ldr	r3, [pc, #308]	; (402a28 <_svfprintf_r+0x90c>)
  4028f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4028f6:	9007      	str	r0, [sp, #28]
  4028f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4028fa:	2203      	movs	r2, #3
  4028fc:	2100      	movs	r1, #0
  4028fe:	9208      	str	r2, [sp, #32]
  402900:	910a      	str	r1, [sp, #40]	; 0x28
  402902:	2847      	cmp	r0, #71	; 0x47
  402904:	bfd8      	it	le
  402906:	461e      	movle	r6, r3
  402908:	920e      	str	r2, [sp, #56]	; 0x38
  40290a:	9112      	str	r1, [sp, #72]	; 0x48
  40290c:	e51e      	b.n	40234c <_svfprintf_r+0x230>
  40290e:	f04b 0b08 	orr.w	fp, fp, #8
  402912:	f89a 3000 	ldrb.w	r3, [sl]
  402916:	e459      	b.n	4021cc <_svfprintf_r+0xb0>
  402918:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40291c:	2300      	movs	r3, #0
  40291e:	461c      	mov	r4, r3
  402920:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402924:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402928:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40292c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402930:	2809      	cmp	r0, #9
  402932:	d9f5      	bls.n	402920 <_svfprintf_r+0x804>
  402934:	940d      	str	r4, [sp, #52]	; 0x34
  402936:	e44b      	b.n	4021d0 <_svfprintf_r+0xb4>
  402938:	f04b 0b10 	orr.w	fp, fp, #16
  40293c:	9311      	str	r3, [sp, #68]	; 0x44
  40293e:	f01b 0320 	ands.w	r3, fp, #32
  402942:	f43f ae1d 	beq.w	402580 <_svfprintf_r+0x464>
  402946:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402948:	3507      	adds	r5, #7
  40294a:	f025 0307 	bic.w	r3, r5, #7
  40294e:	f103 0208 	add.w	r2, r3, #8
  402952:	e9d3 4500 	ldrd	r4, r5, [r3]
  402956:	920f      	str	r2, [sp, #60]	; 0x3c
  402958:	2300      	movs	r3, #0
  40295a:	e4d2      	b.n	402302 <_svfprintf_r+0x1e6>
  40295c:	9311      	str	r3, [sp, #68]	; 0x44
  40295e:	2a00      	cmp	r2, #0
  402960:	f040 85e7 	bne.w	403532 <_svfprintf_r+0x1416>
  402964:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402966:	2a00      	cmp	r2, #0
  402968:	f43f aca3 	beq.w	4022b2 <_svfprintf_r+0x196>
  40296c:	2300      	movs	r3, #0
  40296e:	2101      	movs	r1, #1
  402970:	461f      	mov	r7, r3
  402972:	9108      	str	r1, [sp, #32]
  402974:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402978:	f8cd b01c 	str.w	fp, [sp, #28]
  40297c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402980:	930a      	str	r3, [sp, #40]	; 0x28
  402982:	9312      	str	r3, [sp, #72]	; 0x48
  402984:	910e      	str	r1, [sp, #56]	; 0x38
  402986:	ae28      	add	r6, sp, #160	; 0xa0
  402988:	e4e4      	b.n	402354 <_svfprintf_r+0x238>
  40298a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40298c:	e534      	b.n	4023f8 <_svfprintf_r+0x2dc>
  40298e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402990:	2b65      	cmp	r3, #101	; 0x65
  402992:	f340 80a7 	ble.w	402ae4 <_svfprintf_r+0x9c8>
  402996:	a815      	add	r0, sp, #84	; 0x54
  402998:	c80d      	ldmia	r0, {r0, r2, r3}
  40299a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40299c:	f004 fe22 	bl	4075e4 <__aeabi_dcmpeq>
  4029a0:	2800      	cmp	r0, #0
  4029a2:	f000 8150 	beq.w	402c46 <_svfprintf_r+0xb2a>
  4029a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029a8:	4a20      	ldr	r2, [pc, #128]	; (402a2c <_svfprintf_r+0x910>)
  4029aa:	f8c8 2000 	str.w	r2, [r8]
  4029ae:	3301      	adds	r3, #1
  4029b0:	3401      	adds	r4, #1
  4029b2:	2201      	movs	r2, #1
  4029b4:	2b07      	cmp	r3, #7
  4029b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4029b8:	9326      	str	r3, [sp, #152]	; 0x98
  4029ba:	f8c8 2004 	str.w	r2, [r8, #4]
  4029be:	f300 836a 	bgt.w	403096 <_svfprintf_r+0xf7a>
  4029c2:	f108 0808 	add.w	r8, r8, #8
  4029c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4029c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4029ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029cc:	4293      	cmp	r3, r2
  4029ce:	db03      	blt.n	4029d8 <_svfprintf_r+0x8bc>
  4029d0:	9b07      	ldr	r3, [sp, #28]
  4029d2:	07dd      	lsls	r5, r3, #31
  4029d4:	f57f ad82 	bpl.w	4024dc <_svfprintf_r+0x3c0>
  4029d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029da:	9919      	ldr	r1, [sp, #100]	; 0x64
  4029dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4029de:	f8c8 2000 	str.w	r2, [r8]
  4029e2:	3301      	adds	r3, #1
  4029e4:	440c      	add	r4, r1
  4029e6:	2b07      	cmp	r3, #7
  4029e8:	f8c8 1004 	str.w	r1, [r8, #4]
  4029ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4029ee:	9326      	str	r3, [sp, #152]	; 0x98
  4029f0:	f300 839e 	bgt.w	403130 <_svfprintf_r+0x1014>
  4029f4:	f108 0808 	add.w	r8, r8, #8
  4029f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029fa:	1e5e      	subs	r6, r3, #1
  4029fc:	2e00      	cmp	r6, #0
  4029fe:	f77f ad6d 	ble.w	4024dc <_svfprintf_r+0x3c0>
  402a02:	2e10      	cmp	r6, #16
  402a04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a06:	4d0a      	ldr	r5, [pc, #40]	; (402a30 <_svfprintf_r+0x914>)
  402a08:	f340 81f5 	ble.w	402df6 <_svfprintf_r+0xcda>
  402a0c:	4622      	mov	r2, r4
  402a0e:	2710      	movs	r7, #16
  402a10:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402a14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402a16:	e013      	b.n	402a40 <_svfprintf_r+0x924>
  402a18:	00407a44 	.word	0x00407a44
  402a1c:	00407a30 	.word	0x00407a30
  402a20:	7fefffff 	.word	0x7fefffff
  402a24:	00407a24 	.word	0x00407a24
  402a28:	00407a20 	.word	0x00407a20
  402a2c:	00407a60 	.word	0x00407a60
  402a30:	00407a74 	.word	0x00407a74
  402a34:	f108 0808 	add.w	r8, r8, #8
  402a38:	3e10      	subs	r6, #16
  402a3a:	2e10      	cmp	r6, #16
  402a3c:	f340 81da 	ble.w	402df4 <_svfprintf_r+0xcd8>
  402a40:	3301      	adds	r3, #1
  402a42:	3210      	adds	r2, #16
  402a44:	2b07      	cmp	r3, #7
  402a46:	9227      	str	r2, [sp, #156]	; 0x9c
  402a48:	9326      	str	r3, [sp, #152]	; 0x98
  402a4a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a4e:	ddf1      	ble.n	402a34 <_svfprintf_r+0x918>
  402a50:	aa25      	add	r2, sp, #148	; 0x94
  402a52:	4621      	mov	r1, r4
  402a54:	4658      	mov	r0, fp
  402a56:	f004 faf3 	bl	407040 <__ssprint_r>
  402a5a:	2800      	cmp	r0, #0
  402a5c:	f47f ac30 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402a60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a64:	46c8      	mov	r8, r9
  402a66:	e7e7      	b.n	402a38 <_svfprintf_r+0x91c>
  402a68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402a6a:	9a08      	ldr	r2, [sp, #32]
  402a6c:	1a9f      	subs	r7, r3, r2
  402a6e:	2f00      	cmp	r7, #0
  402a70:	f77f ace5 	ble.w	40243e <_svfprintf_r+0x322>
  402a74:	2f10      	cmp	r7, #16
  402a76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a78:	4db6      	ldr	r5, [pc, #728]	; (402d54 <_svfprintf_r+0xc38>)
  402a7a:	dd27      	ble.n	402acc <_svfprintf_r+0x9b0>
  402a7c:	4642      	mov	r2, r8
  402a7e:	4621      	mov	r1, r4
  402a80:	46b0      	mov	r8, r6
  402a82:	f04f 0b10 	mov.w	fp, #16
  402a86:	462e      	mov	r6, r5
  402a88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402a8c:	e004      	b.n	402a98 <_svfprintf_r+0x97c>
  402a8e:	3f10      	subs	r7, #16
  402a90:	2f10      	cmp	r7, #16
  402a92:	f102 0208 	add.w	r2, r2, #8
  402a96:	dd15      	ble.n	402ac4 <_svfprintf_r+0x9a8>
  402a98:	3301      	adds	r3, #1
  402a9a:	3110      	adds	r1, #16
  402a9c:	2b07      	cmp	r3, #7
  402a9e:	9127      	str	r1, [sp, #156]	; 0x9c
  402aa0:	9326      	str	r3, [sp, #152]	; 0x98
  402aa2:	e882 0840 	stmia.w	r2, {r6, fp}
  402aa6:	ddf2      	ble.n	402a8e <_svfprintf_r+0x972>
  402aa8:	aa25      	add	r2, sp, #148	; 0x94
  402aaa:	4629      	mov	r1, r5
  402aac:	4620      	mov	r0, r4
  402aae:	f004 fac7 	bl	407040 <__ssprint_r>
  402ab2:	2800      	cmp	r0, #0
  402ab4:	f47f ac04 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402ab8:	3f10      	subs	r7, #16
  402aba:	2f10      	cmp	r7, #16
  402abc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402abe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac0:	464a      	mov	r2, r9
  402ac2:	dce9      	bgt.n	402a98 <_svfprintf_r+0x97c>
  402ac4:	4635      	mov	r5, r6
  402ac6:	460c      	mov	r4, r1
  402ac8:	4646      	mov	r6, r8
  402aca:	4690      	mov	r8, r2
  402acc:	3301      	adds	r3, #1
  402ace:	443c      	add	r4, r7
  402ad0:	2b07      	cmp	r3, #7
  402ad2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ad4:	9326      	str	r3, [sp, #152]	; 0x98
  402ad6:	e888 00a0 	stmia.w	r8, {r5, r7}
  402ada:	f300 8232 	bgt.w	402f42 <_svfprintf_r+0xe26>
  402ade:	f108 0808 	add.w	r8, r8, #8
  402ae2:	e4ac      	b.n	40243e <_svfprintf_r+0x322>
  402ae4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ae6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ae8:	2b01      	cmp	r3, #1
  402aea:	f340 81fe 	ble.w	402eea <_svfprintf_r+0xdce>
  402aee:	3701      	adds	r7, #1
  402af0:	3401      	adds	r4, #1
  402af2:	2301      	movs	r3, #1
  402af4:	2f07      	cmp	r7, #7
  402af6:	9427      	str	r4, [sp, #156]	; 0x9c
  402af8:	9726      	str	r7, [sp, #152]	; 0x98
  402afa:	f8c8 6000 	str.w	r6, [r8]
  402afe:	f8c8 3004 	str.w	r3, [r8, #4]
  402b02:	f300 8203 	bgt.w	402f0c <_svfprintf_r+0xdf0>
  402b06:	f108 0808 	add.w	r8, r8, #8
  402b0a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402b0c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402b0e:	f8c8 3000 	str.w	r3, [r8]
  402b12:	3701      	adds	r7, #1
  402b14:	4414      	add	r4, r2
  402b16:	2f07      	cmp	r7, #7
  402b18:	9427      	str	r4, [sp, #156]	; 0x9c
  402b1a:	9726      	str	r7, [sp, #152]	; 0x98
  402b1c:	f8c8 2004 	str.w	r2, [r8, #4]
  402b20:	f300 8200 	bgt.w	402f24 <_svfprintf_r+0xe08>
  402b24:	f108 0808 	add.w	r8, r8, #8
  402b28:	a815      	add	r0, sp, #84	; 0x54
  402b2a:	c80d      	ldmia	r0, {r0, r2, r3}
  402b2c:	9914      	ldr	r1, [sp, #80]	; 0x50
  402b2e:	f004 fd59 	bl	4075e4 <__aeabi_dcmpeq>
  402b32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b34:	2800      	cmp	r0, #0
  402b36:	f040 8101 	bne.w	402d3c <_svfprintf_r+0xc20>
  402b3a:	3b01      	subs	r3, #1
  402b3c:	3701      	adds	r7, #1
  402b3e:	3601      	adds	r6, #1
  402b40:	441c      	add	r4, r3
  402b42:	2f07      	cmp	r7, #7
  402b44:	9726      	str	r7, [sp, #152]	; 0x98
  402b46:	9427      	str	r4, [sp, #156]	; 0x9c
  402b48:	f8c8 6000 	str.w	r6, [r8]
  402b4c:	f8c8 3004 	str.w	r3, [r8, #4]
  402b50:	f300 8127 	bgt.w	402da2 <_svfprintf_r+0xc86>
  402b54:	f108 0808 	add.w	r8, r8, #8
  402b58:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402b5a:	f8c8 2004 	str.w	r2, [r8, #4]
  402b5e:	3701      	adds	r7, #1
  402b60:	4414      	add	r4, r2
  402b62:	ab21      	add	r3, sp, #132	; 0x84
  402b64:	2f07      	cmp	r7, #7
  402b66:	9427      	str	r4, [sp, #156]	; 0x9c
  402b68:	9726      	str	r7, [sp, #152]	; 0x98
  402b6a:	f8c8 3000 	str.w	r3, [r8]
  402b6e:	f77f acb3 	ble.w	4024d8 <_svfprintf_r+0x3bc>
  402b72:	aa25      	add	r2, sp, #148	; 0x94
  402b74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b76:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b78:	f004 fa62 	bl	407040 <__ssprint_r>
  402b7c:	2800      	cmp	r0, #0
  402b7e:	f47f ab9f 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402b82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b84:	46c8      	mov	r8, r9
  402b86:	e4a9      	b.n	4024dc <_svfprintf_r+0x3c0>
  402b88:	aa25      	add	r2, sp, #148	; 0x94
  402b8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b8e:	f004 fa57 	bl	407040 <__ssprint_r>
  402b92:	2800      	cmp	r0, #0
  402b94:	f43f aceb 	beq.w	40256e <_svfprintf_r+0x452>
  402b98:	f7ff bb92 	b.w	4022c0 <_svfprintf_r+0x1a4>
  402b9c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402ba0:	2b01      	cmp	r3, #1
  402ba2:	f000 8134 	beq.w	402e0e <_svfprintf_r+0xcf2>
  402ba6:	2b02      	cmp	r3, #2
  402ba8:	d125      	bne.n	402bf6 <_svfprintf_r+0xada>
  402baa:	f8cd b01c 	str.w	fp, [sp, #28]
  402bae:	2400      	movs	r4, #0
  402bb0:	2500      	movs	r5, #0
  402bb2:	e61e      	b.n	4027f2 <_svfprintf_r+0x6d6>
  402bb4:	aa25      	add	r2, sp, #148	; 0x94
  402bb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bba:	f004 fa41 	bl	407040 <__ssprint_r>
  402bbe:	2800      	cmp	r0, #0
  402bc0:	f47f ab7e 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402bc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bc6:	46c8      	mov	r8, r9
  402bc8:	e475      	b.n	4024b6 <_svfprintf_r+0x39a>
  402bca:	aa25      	add	r2, sp, #148	; 0x94
  402bcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bce:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bd0:	f004 fa36 	bl	407040 <__ssprint_r>
  402bd4:	2800      	cmp	r0, #0
  402bd6:	f47f ab73 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402bda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bdc:	46c8      	mov	r8, r9
  402bde:	e41b      	b.n	402418 <_svfprintf_r+0x2fc>
  402be0:	aa25      	add	r2, sp, #148	; 0x94
  402be2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402be4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402be6:	f004 fa2b 	bl	407040 <__ssprint_r>
  402bea:	2800      	cmp	r0, #0
  402bec:	f47f ab68 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402bf0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bf2:	46c8      	mov	r8, r9
  402bf4:	e420      	b.n	402438 <_svfprintf_r+0x31c>
  402bf6:	f8cd b01c 	str.w	fp, [sp, #28]
  402bfa:	2400      	movs	r4, #0
  402bfc:	2500      	movs	r5, #0
  402bfe:	4649      	mov	r1, r9
  402c00:	e000      	b.n	402c04 <_svfprintf_r+0xae8>
  402c02:	4631      	mov	r1, r6
  402c04:	08e2      	lsrs	r2, r4, #3
  402c06:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402c0a:	08e8      	lsrs	r0, r5, #3
  402c0c:	f004 0307 	and.w	r3, r4, #7
  402c10:	4605      	mov	r5, r0
  402c12:	4614      	mov	r4, r2
  402c14:	3330      	adds	r3, #48	; 0x30
  402c16:	ea54 0205 	orrs.w	r2, r4, r5
  402c1a:	f801 3c01 	strb.w	r3, [r1, #-1]
  402c1e:	f101 36ff 	add.w	r6, r1, #4294967295
  402c22:	d1ee      	bne.n	402c02 <_svfprintf_r+0xae6>
  402c24:	9a07      	ldr	r2, [sp, #28]
  402c26:	07d2      	lsls	r2, r2, #31
  402c28:	f57f adf3 	bpl.w	402812 <_svfprintf_r+0x6f6>
  402c2c:	2b30      	cmp	r3, #48	; 0x30
  402c2e:	f43f adf0 	beq.w	402812 <_svfprintf_r+0x6f6>
  402c32:	3902      	subs	r1, #2
  402c34:	2330      	movs	r3, #48	; 0x30
  402c36:	f806 3c01 	strb.w	r3, [r6, #-1]
  402c3a:	eba9 0301 	sub.w	r3, r9, r1
  402c3e:	930e      	str	r3, [sp, #56]	; 0x38
  402c40:	460e      	mov	r6, r1
  402c42:	f7ff bb7b 	b.w	40233c <_svfprintf_r+0x220>
  402c46:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402c48:	2900      	cmp	r1, #0
  402c4a:	f340 822e 	ble.w	4030aa <_svfprintf_r+0xf8e>
  402c4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c52:	4293      	cmp	r3, r2
  402c54:	bfa8      	it	ge
  402c56:	4613      	movge	r3, r2
  402c58:	2b00      	cmp	r3, #0
  402c5a:	461f      	mov	r7, r3
  402c5c:	dd0d      	ble.n	402c7a <_svfprintf_r+0xb5e>
  402c5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c60:	f8c8 6000 	str.w	r6, [r8]
  402c64:	3301      	adds	r3, #1
  402c66:	443c      	add	r4, r7
  402c68:	2b07      	cmp	r3, #7
  402c6a:	9427      	str	r4, [sp, #156]	; 0x9c
  402c6c:	f8c8 7004 	str.w	r7, [r8, #4]
  402c70:	9326      	str	r3, [sp, #152]	; 0x98
  402c72:	f300 831f 	bgt.w	4032b4 <_svfprintf_r+0x1198>
  402c76:	f108 0808 	add.w	r8, r8, #8
  402c7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c7c:	2f00      	cmp	r7, #0
  402c7e:	bfa8      	it	ge
  402c80:	1bdb      	subge	r3, r3, r7
  402c82:	2b00      	cmp	r3, #0
  402c84:	461f      	mov	r7, r3
  402c86:	f340 80d6 	ble.w	402e36 <_svfprintf_r+0xd1a>
  402c8a:	2f10      	cmp	r7, #16
  402c8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c8e:	4d31      	ldr	r5, [pc, #196]	; (402d54 <_svfprintf_r+0xc38>)
  402c90:	f340 81ed 	ble.w	40306e <_svfprintf_r+0xf52>
  402c94:	4642      	mov	r2, r8
  402c96:	4621      	mov	r1, r4
  402c98:	46b0      	mov	r8, r6
  402c9a:	f04f 0b10 	mov.w	fp, #16
  402c9e:	462e      	mov	r6, r5
  402ca0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402ca2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402ca4:	e004      	b.n	402cb0 <_svfprintf_r+0xb94>
  402ca6:	3208      	adds	r2, #8
  402ca8:	3f10      	subs	r7, #16
  402caa:	2f10      	cmp	r7, #16
  402cac:	f340 81db 	ble.w	403066 <_svfprintf_r+0xf4a>
  402cb0:	3301      	adds	r3, #1
  402cb2:	3110      	adds	r1, #16
  402cb4:	2b07      	cmp	r3, #7
  402cb6:	9127      	str	r1, [sp, #156]	; 0x9c
  402cb8:	9326      	str	r3, [sp, #152]	; 0x98
  402cba:	e882 0840 	stmia.w	r2, {r6, fp}
  402cbe:	ddf2      	ble.n	402ca6 <_svfprintf_r+0xb8a>
  402cc0:	aa25      	add	r2, sp, #148	; 0x94
  402cc2:	4629      	mov	r1, r5
  402cc4:	4620      	mov	r0, r4
  402cc6:	f004 f9bb 	bl	407040 <__ssprint_r>
  402cca:	2800      	cmp	r0, #0
  402ccc:	f47f aaf8 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402cd0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402cd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cd4:	464a      	mov	r2, r9
  402cd6:	e7e7      	b.n	402ca8 <_svfprintf_r+0xb8c>
  402cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402cda:	930e      	str	r3, [sp, #56]	; 0x38
  402cdc:	464e      	mov	r6, r9
  402cde:	f7ff bb2d 	b.w	40233c <_svfprintf_r+0x220>
  402ce2:	2d00      	cmp	r5, #0
  402ce4:	bf08      	it	eq
  402ce6:	2c0a      	cmpeq	r4, #10
  402ce8:	f0c0 808f 	bcc.w	402e0a <_svfprintf_r+0xcee>
  402cec:	464e      	mov	r6, r9
  402cee:	4620      	mov	r0, r4
  402cf0:	4629      	mov	r1, r5
  402cf2:	220a      	movs	r2, #10
  402cf4:	2300      	movs	r3, #0
  402cf6:	f004 fcbd 	bl	407674 <__aeabi_uldivmod>
  402cfa:	3230      	adds	r2, #48	; 0x30
  402cfc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402d00:	4620      	mov	r0, r4
  402d02:	4629      	mov	r1, r5
  402d04:	2300      	movs	r3, #0
  402d06:	220a      	movs	r2, #10
  402d08:	f004 fcb4 	bl	407674 <__aeabi_uldivmod>
  402d0c:	4604      	mov	r4, r0
  402d0e:	460d      	mov	r5, r1
  402d10:	ea54 0305 	orrs.w	r3, r4, r5
  402d14:	d1eb      	bne.n	402cee <_svfprintf_r+0xbd2>
  402d16:	eba9 0306 	sub.w	r3, r9, r6
  402d1a:	930e      	str	r3, [sp, #56]	; 0x38
  402d1c:	f7ff bb0e 	b.w	40233c <_svfprintf_r+0x220>
  402d20:	aa25      	add	r2, sp, #148	; 0x94
  402d22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d24:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d26:	f004 f98b 	bl	407040 <__ssprint_r>
  402d2a:	2800      	cmp	r0, #0
  402d2c:	f47f aac8 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402d30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d36:	46c8      	mov	r8, r9
  402d38:	f7ff bb5e 	b.w	4023f8 <_svfprintf_r+0x2dc>
  402d3c:	1e5e      	subs	r6, r3, #1
  402d3e:	2e00      	cmp	r6, #0
  402d40:	f77f af0a 	ble.w	402b58 <_svfprintf_r+0xa3c>
  402d44:	2e10      	cmp	r6, #16
  402d46:	4d03      	ldr	r5, [pc, #12]	; (402d54 <_svfprintf_r+0xc38>)
  402d48:	dd22      	ble.n	402d90 <_svfprintf_r+0xc74>
  402d4a:	4622      	mov	r2, r4
  402d4c:	f04f 0b10 	mov.w	fp, #16
  402d50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d52:	e006      	b.n	402d62 <_svfprintf_r+0xc46>
  402d54:	00407a74 	.word	0x00407a74
  402d58:	3e10      	subs	r6, #16
  402d5a:	2e10      	cmp	r6, #16
  402d5c:	f108 0808 	add.w	r8, r8, #8
  402d60:	dd15      	ble.n	402d8e <_svfprintf_r+0xc72>
  402d62:	3701      	adds	r7, #1
  402d64:	3210      	adds	r2, #16
  402d66:	2f07      	cmp	r7, #7
  402d68:	9227      	str	r2, [sp, #156]	; 0x9c
  402d6a:	9726      	str	r7, [sp, #152]	; 0x98
  402d6c:	e888 0820 	stmia.w	r8, {r5, fp}
  402d70:	ddf2      	ble.n	402d58 <_svfprintf_r+0xc3c>
  402d72:	aa25      	add	r2, sp, #148	; 0x94
  402d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d76:	4620      	mov	r0, r4
  402d78:	f004 f962 	bl	407040 <__ssprint_r>
  402d7c:	2800      	cmp	r0, #0
  402d7e:	f47f aa9f 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402d82:	3e10      	subs	r6, #16
  402d84:	2e10      	cmp	r6, #16
  402d86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d88:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d8a:	46c8      	mov	r8, r9
  402d8c:	dce9      	bgt.n	402d62 <_svfprintf_r+0xc46>
  402d8e:	4614      	mov	r4, r2
  402d90:	3701      	adds	r7, #1
  402d92:	4434      	add	r4, r6
  402d94:	2f07      	cmp	r7, #7
  402d96:	9427      	str	r4, [sp, #156]	; 0x9c
  402d98:	9726      	str	r7, [sp, #152]	; 0x98
  402d9a:	e888 0060 	stmia.w	r8, {r5, r6}
  402d9e:	f77f aed9 	ble.w	402b54 <_svfprintf_r+0xa38>
  402da2:	aa25      	add	r2, sp, #148	; 0x94
  402da4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402da6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402da8:	f004 f94a 	bl	407040 <__ssprint_r>
  402dac:	2800      	cmp	r0, #0
  402dae:	f47f aa87 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402db2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402db4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402db6:	46c8      	mov	r8, r9
  402db8:	e6ce      	b.n	402b58 <_svfprintf_r+0xa3c>
  402dba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dbc:	6814      	ldr	r4, [r2, #0]
  402dbe:	4613      	mov	r3, r2
  402dc0:	3304      	adds	r3, #4
  402dc2:	17e5      	asrs	r5, r4, #31
  402dc4:	930f      	str	r3, [sp, #60]	; 0x3c
  402dc6:	4622      	mov	r2, r4
  402dc8:	462b      	mov	r3, r5
  402dca:	e4fa      	b.n	4027c2 <_svfprintf_r+0x6a6>
  402dcc:	3204      	adds	r2, #4
  402dce:	681c      	ldr	r4, [r3, #0]
  402dd0:	920f      	str	r2, [sp, #60]	; 0x3c
  402dd2:	2301      	movs	r3, #1
  402dd4:	2500      	movs	r5, #0
  402dd6:	f7ff ba94 	b.w	402302 <_svfprintf_r+0x1e6>
  402dda:	681c      	ldr	r4, [r3, #0]
  402ddc:	3304      	adds	r3, #4
  402dde:	930f      	str	r3, [sp, #60]	; 0x3c
  402de0:	2500      	movs	r5, #0
  402de2:	e421      	b.n	402628 <_svfprintf_r+0x50c>
  402de4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402de6:	460a      	mov	r2, r1
  402de8:	3204      	adds	r2, #4
  402dea:	680c      	ldr	r4, [r1, #0]
  402dec:	920f      	str	r2, [sp, #60]	; 0x3c
  402dee:	2500      	movs	r5, #0
  402df0:	f7ff ba87 	b.w	402302 <_svfprintf_r+0x1e6>
  402df4:	4614      	mov	r4, r2
  402df6:	3301      	adds	r3, #1
  402df8:	4434      	add	r4, r6
  402dfa:	2b07      	cmp	r3, #7
  402dfc:	9427      	str	r4, [sp, #156]	; 0x9c
  402dfe:	9326      	str	r3, [sp, #152]	; 0x98
  402e00:	e888 0060 	stmia.w	r8, {r5, r6}
  402e04:	f77f ab68 	ble.w	4024d8 <_svfprintf_r+0x3bc>
  402e08:	e6b3      	b.n	402b72 <_svfprintf_r+0xa56>
  402e0a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402e0e:	f8cd b01c 	str.w	fp, [sp, #28]
  402e12:	ae42      	add	r6, sp, #264	; 0x108
  402e14:	3430      	adds	r4, #48	; 0x30
  402e16:	2301      	movs	r3, #1
  402e18:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402e1c:	930e      	str	r3, [sp, #56]	; 0x38
  402e1e:	f7ff ba8d 	b.w	40233c <_svfprintf_r+0x220>
  402e22:	aa25      	add	r2, sp, #148	; 0x94
  402e24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e26:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e28:	f004 f90a 	bl	407040 <__ssprint_r>
  402e2c:	2800      	cmp	r0, #0
  402e2e:	f47f aa47 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402e32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e34:	46c8      	mov	r8, r9
  402e36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402e38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e3a:	429a      	cmp	r2, r3
  402e3c:	db44      	blt.n	402ec8 <_svfprintf_r+0xdac>
  402e3e:	9b07      	ldr	r3, [sp, #28]
  402e40:	07d9      	lsls	r1, r3, #31
  402e42:	d441      	bmi.n	402ec8 <_svfprintf_r+0xdac>
  402e44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e46:	9812      	ldr	r0, [sp, #72]	; 0x48
  402e48:	1a9a      	subs	r2, r3, r2
  402e4a:	1a1d      	subs	r5, r3, r0
  402e4c:	4295      	cmp	r5, r2
  402e4e:	bfa8      	it	ge
  402e50:	4615      	movge	r5, r2
  402e52:	2d00      	cmp	r5, #0
  402e54:	dd0e      	ble.n	402e74 <_svfprintf_r+0xd58>
  402e56:	9926      	ldr	r1, [sp, #152]	; 0x98
  402e58:	f8c8 5004 	str.w	r5, [r8, #4]
  402e5c:	3101      	adds	r1, #1
  402e5e:	4406      	add	r6, r0
  402e60:	442c      	add	r4, r5
  402e62:	2907      	cmp	r1, #7
  402e64:	f8c8 6000 	str.w	r6, [r8]
  402e68:	9427      	str	r4, [sp, #156]	; 0x9c
  402e6a:	9126      	str	r1, [sp, #152]	; 0x98
  402e6c:	f300 823b 	bgt.w	4032e6 <_svfprintf_r+0x11ca>
  402e70:	f108 0808 	add.w	r8, r8, #8
  402e74:	2d00      	cmp	r5, #0
  402e76:	bfac      	ite	ge
  402e78:	1b56      	subge	r6, r2, r5
  402e7a:	4616      	movlt	r6, r2
  402e7c:	2e00      	cmp	r6, #0
  402e7e:	f77f ab2d 	ble.w	4024dc <_svfprintf_r+0x3c0>
  402e82:	2e10      	cmp	r6, #16
  402e84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e86:	4db0      	ldr	r5, [pc, #704]	; (403148 <_svfprintf_r+0x102c>)
  402e88:	ddb5      	ble.n	402df6 <_svfprintf_r+0xcda>
  402e8a:	4622      	mov	r2, r4
  402e8c:	2710      	movs	r7, #16
  402e8e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402e92:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402e94:	e004      	b.n	402ea0 <_svfprintf_r+0xd84>
  402e96:	f108 0808 	add.w	r8, r8, #8
  402e9a:	3e10      	subs	r6, #16
  402e9c:	2e10      	cmp	r6, #16
  402e9e:	dda9      	ble.n	402df4 <_svfprintf_r+0xcd8>
  402ea0:	3301      	adds	r3, #1
  402ea2:	3210      	adds	r2, #16
  402ea4:	2b07      	cmp	r3, #7
  402ea6:	9227      	str	r2, [sp, #156]	; 0x9c
  402ea8:	9326      	str	r3, [sp, #152]	; 0x98
  402eaa:	e888 00a0 	stmia.w	r8, {r5, r7}
  402eae:	ddf2      	ble.n	402e96 <_svfprintf_r+0xd7a>
  402eb0:	aa25      	add	r2, sp, #148	; 0x94
  402eb2:	4621      	mov	r1, r4
  402eb4:	4658      	mov	r0, fp
  402eb6:	f004 f8c3 	bl	407040 <__ssprint_r>
  402eba:	2800      	cmp	r0, #0
  402ebc:	f47f aa00 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402ec0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ec2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ec4:	46c8      	mov	r8, r9
  402ec6:	e7e8      	b.n	402e9a <_svfprintf_r+0xd7e>
  402ec8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402eca:	9819      	ldr	r0, [sp, #100]	; 0x64
  402ecc:	991a      	ldr	r1, [sp, #104]	; 0x68
  402ece:	f8c8 1000 	str.w	r1, [r8]
  402ed2:	3301      	adds	r3, #1
  402ed4:	4404      	add	r4, r0
  402ed6:	2b07      	cmp	r3, #7
  402ed8:	9427      	str	r4, [sp, #156]	; 0x9c
  402eda:	f8c8 0004 	str.w	r0, [r8, #4]
  402ede:	9326      	str	r3, [sp, #152]	; 0x98
  402ee0:	f300 81f5 	bgt.w	4032ce <_svfprintf_r+0x11b2>
  402ee4:	f108 0808 	add.w	r8, r8, #8
  402ee8:	e7ac      	b.n	402e44 <_svfprintf_r+0xd28>
  402eea:	9b07      	ldr	r3, [sp, #28]
  402eec:	07da      	lsls	r2, r3, #31
  402eee:	f53f adfe 	bmi.w	402aee <_svfprintf_r+0x9d2>
  402ef2:	3701      	adds	r7, #1
  402ef4:	3401      	adds	r4, #1
  402ef6:	2301      	movs	r3, #1
  402ef8:	2f07      	cmp	r7, #7
  402efa:	9427      	str	r4, [sp, #156]	; 0x9c
  402efc:	9726      	str	r7, [sp, #152]	; 0x98
  402efe:	f8c8 6000 	str.w	r6, [r8]
  402f02:	f8c8 3004 	str.w	r3, [r8, #4]
  402f06:	f77f ae25 	ble.w	402b54 <_svfprintf_r+0xa38>
  402f0a:	e74a      	b.n	402da2 <_svfprintf_r+0xc86>
  402f0c:	aa25      	add	r2, sp, #148	; 0x94
  402f0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f10:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f12:	f004 f895 	bl	407040 <__ssprint_r>
  402f16:	2800      	cmp	r0, #0
  402f18:	f47f a9d2 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402f1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f20:	46c8      	mov	r8, r9
  402f22:	e5f2      	b.n	402b0a <_svfprintf_r+0x9ee>
  402f24:	aa25      	add	r2, sp, #148	; 0x94
  402f26:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f28:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f2a:	f004 f889 	bl	407040 <__ssprint_r>
  402f2e:	2800      	cmp	r0, #0
  402f30:	f47f a9c6 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402f34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f36:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f38:	46c8      	mov	r8, r9
  402f3a:	e5f5      	b.n	402b28 <_svfprintf_r+0xa0c>
  402f3c:	464e      	mov	r6, r9
  402f3e:	f7ff b9fd 	b.w	40233c <_svfprintf_r+0x220>
  402f42:	aa25      	add	r2, sp, #148	; 0x94
  402f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f46:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f48:	f004 f87a 	bl	407040 <__ssprint_r>
  402f4c:	2800      	cmp	r0, #0
  402f4e:	f47f a9b7 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  402f52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f54:	46c8      	mov	r8, r9
  402f56:	f7ff ba72 	b.w	40243e <_svfprintf_r+0x322>
  402f5a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402f5c:	4622      	mov	r2, r4
  402f5e:	4620      	mov	r0, r4
  402f60:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402f62:	4623      	mov	r3, r4
  402f64:	4621      	mov	r1, r4
  402f66:	f004 fb6f 	bl	407648 <__aeabi_dcmpun>
  402f6a:	2800      	cmp	r0, #0
  402f6c:	f040 8286 	bne.w	40347c <_svfprintf_r+0x1360>
  402f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f72:	3301      	adds	r3, #1
  402f74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f76:	f023 0320 	bic.w	r3, r3, #32
  402f7a:	930e      	str	r3, [sp, #56]	; 0x38
  402f7c:	f000 81e2 	beq.w	403344 <_svfprintf_r+0x1228>
  402f80:	2b47      	cmp	r3, #71	; 0x47
  402f82:	f000 811e 	beq.w	4031c2 <_svfprintf_r+0x10a6>
  402f86:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402f8a:	9307      	str	r3, [sp, #28]
  402f8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402f8e:	1e1f      	subs	r7, r3, #0
  402f90:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402f92:	9308      	str	r3, [sp, #32]
  402f94:	bfbb      	ittet	lt
  402f96:	463b      	movlt	r3, r7
  402f98:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402f9c:	2300      	movge	r3, #0
  402f9e:	232d      	movlt	r3, #45	; 0x2d
  402fa0:	9310      	str	r3, [sp, #64]	; 0x40
  402fa2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fa4:	2b66      	cmp	r3, #102	; 0x66
  402fa6:	f000 81bb 	beq.w	403320 <_svfprintf_r+0x1204>
  402faa:	2b46      	cmp	r3, #70	; 0x46
  402fac:	f000 80df 	beq.w	40316e <_svfprintf_r+0x1052>
  402fb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fb2:	9a08      	ldr	r2, [sp, #32]
  402fb4:	2b45      	cmp	r3, #69	; 0x45
  402fb6:	bf0c      	ite	eq
  402fb8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402fba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402fbc:	a823      	add	r0, sp, #140	; 0x8c
  402fbe:	a920      	add	r1, sp, #128	; 0x80
  402fc0:	bf08      	it	eq
  402fc2:	1c5d      	addeq	r5, r3, #1
  402fc4:	9004      	str	r0, [sp, #16]
  402fc6:	9103      	str	r1, [sp, #12]
  402fc8:	a81f      	add	r0, sp, #124	; 0x7c
  402fca:	2102      	movs	r1, #2
  402fcc:	463b      	mov	r3, r7
  402fce:	9002      	str	r0, [sp, #8]
  402fd0:	9501      	str	r5, [sp, #4]
  402fd2:	9100      	str	r1, [sp, #0]
  402fd4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fd6:	f001 faa3 	bl	404520 <_dtoa_r>
  402fda:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fdc:	2b67      	cmp	r3, #103	; 0x67
  402fde:	4606      	mov	r6, r0
  402fe0:	f040 81e0 	bne.w	4033a4 <_svfprintf_r+0x1288>
  402fe4:	f01b 0f01 	tst.w	fp, #1
  402fe8:	f000 8246 	beq.w	403478 <_svfprintf_r+0x135c>
  402fec:	1974      	adds	r4, r6, r5
  402fee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402ff0:	9808      	ldr	r0, [sp, #32]
  402ff2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402ff4:	4639      	mov	r1, r7
  402ff6:	f004 faf5 	bl	4075e4 <__aeabi_dcmpeq>
  402ffa:	2800      	cmp	r0, #0
  402ffc:	f040 8165 	bne.w	4032ca <_svfprintf_r+0x11ae>
  403000:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403002:	42a3      	cmp	r3, r4
  403004:	d206      	bcs.n	403014 <_svfprintf_r+0xef8>
  403006:	2130      	movs	r1, #48	; 0x30
  403008:	1c5a      	adds	r2, r3, #1
  40300a:	9223      	str	r2, [sp, #140]	; 0x8c
  40300c:	7019      	strb	r1, [r3, #0]
  40300e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403010:	429c      	cmp	r4, r3
  403012:	d8f9      	bhi.n	403008 <_svfprintf_r+0xeec>
  403014:	1b9b      	subs	r3, r3, r6
  403016:	9313      	str	r3, [sp, #76]	; 0x4c
  403018:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40301a:	2b47      	cmp	r3, #71	; 0x47
  40301c:	f000 80e9 	beq.w	4031f2 <_svfprintf_r+0x10d6>
  403020:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403022:	2b65      	cmp	r3, #101	; 0x65
  403024:	f340 81cd 	ble.w	4033c2 <_svfprintf_r+0x12a6>
  403028:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40302a:	2b66      	cmp	r3, #102	; 0x66
  40302c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40302e:	9312      	str	r3, [sp, #72]	; 0x48
  403030:	f000 819e 	beq.w	403370 <_svfprintf_r+0x1254>
  403034:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403036:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403038:	4619      	mov	r1, r3
  40303a:	4291      	cmp	r1, r2
  40303c:	f300 818a 	bgt.w	403354 <_svfprintf_r+0x1238>
  403040:	f01b 0f01 	tst.w	fp, #1
  403044:	f040 8213 	bne.w	40346e <_svfprintf_r+0x1352>
  403048:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40304c:	9308      	str	r3, [sp, #32]
  40304e:	2367      	movs	r3, #103	; 0x67
  403050:	920e      	str	r2, [sp, #56]	; 0x38
  403052:	9311      	str	r3, [sp, #68]	; 0x44
  403054:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403056:	2b00      	cmp	r3, #0
  403058:	f040 80c4 	bne.w	4031e4 <_svfprintf_r+0x10c8>
  40305c:	930a      	str	r3, [sp, #40]	; 0x28
  40305e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403062:	f7ff b973 	b.w	40234c <_svfprintf_r+0x230>
  403066:	4635      	mov	r5, r6
  403068:	460c      	mov	r4, r1
  40306a:	4646      	mov	r6, r8
  40306c:	4690      	mov	r8, r2
  40306e:	3301      	adds	r3, #1
  403070:	443c      	add	r4, r7
  403072:	2b07      	cmp	r3, #7
  403074:	9427      	str	r4, [sp, #156]	; 0x9c
  403076:	9326      	str	r3, [sp, #152]	; 0x98
  403078:	e888 00a0 	stmia.w	r8, {r5, r7}
  40307c:	f73f aed1 	bgt.w	402e22 <_svfprintf_r+0xd06>
  403080:	f108 0808 	add.w	r8, r8, #8
  403084:	e6d7      	b.n	402e36 <_svfprintf_r+0xd1a>
  403086:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403088:	6813      	ldr	r3, [r2, #0]
  40308a:	3204      	adds	r2, #4
  40308c:	920f      	str	r2, [sp, #60]	; 0x3c
  40308e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403090:	601a      	str	r2, [r3, #0]
  403092:	f7ff b86a 	b.w	40216a <_svfprintf_r+0x4e>
  403096:	aa25      	add	r2, sp, #148	; 0x94
  403098:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40309a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40309c:	f003 ffd0 	bl	407040 <__ssprint_r>
  4030a0:	2800      	cmp	r0, #0
  4030a2:	f47f a90d 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  4030a6:	46c8      	mov	r8, r9
  4030a8:	e48d      	b.n	4029c6 <_svfprintf_r+0x8aa>
  4030aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030ac:	4a27      	ldr	r2, [pc, #156]	; (40314c <_svfprintf_r+0x1030>)
  4030ae:	f8c8 2000 	str.w	r2, [r8]
  4030b2:	3301      	adds	r3, #1
  4030b4:	3401      	adds	r4, #1
  4030b6:	2201      	movs	r2, #1
  4030b8:	2b07      	cmp	r3, #7
  4030ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4030bc:	9326      	str	r3, [sp, #152]	; 0x98
  4030be:	f8c8 2004 	str.w	r2, [r8, #4]
  4030c2:	dc72      	bgt.n	4031aa <_svfprintf_r+0x108e>
  4030c4:	f108 0808 	add.w	r8, r8, #8
  4030c8:	b929      	cbnz	r1, 4030d6 <_svfprintf_r+0xfba>
  4030ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030cc:	b91b      	cbnz	r3, 4030d6 <_svfprintf_r+0xfba>
  4030ce:	9b07      	ldr	r3, [sp, #28]
  4030d0:	07d8      	lsls	r0, r3, #31
  4030d2:	f57f aa03 	bpl.w	4024dc <_svfprintf_r+0x3c0>
  4030d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4030da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4030dc:	f8c8 2000 	str.w	r2, [r8]
  4030e0:	3301      	adds	r3, #1
  4030e2:	4602      	mov	r2, r0
  4030e4:	4422      	add	r2, r4
  4030e6:	2b07      	cmp	r3, #7
  4030e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4030ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4030ee:	9326      	str	r3, [sp, #152]	; 0x98
  4030f0:	f300 818d 	bgt.w	40340e <_svfprintf_r+0x12f2>
  4030f4:	f108 0808 	add.w	r8, r8, #8
  4030f8:	2900      	cmp	r1, #0
  4030fa:	f2c0 8165 	blt.w	4033c8 <_svfprintf_r+0x12ac>
  4030fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403100:	f8c8 6000 	str.w	r6, [r8]
  403104:	3301      	adds	r3, #1
  403106:	188c      	adds	r4, r1, r2
  403108:	2b07      	cmp	r3, #7
  40310a:	9427      	str	r4, [sp, #156]	; 0x9c
  40310c:	9326      	str	r3, [sp, #152]	; 0x98
  40310e:	f8c8 1004 	str.w	r1, [r8, #4]
  403112:	f77f a9e1 	ble.w	4024d8 <_svfprintf_r+0x3bc>
  403116:	e52c      	b.n	402b72 <_svfprintf_r+0xa56>
  403118:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40311a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40311c:	6813      	ldr	r3, [r2, #0]
  40311e:	17cd      	asrs	r5, r1, #31
  403120:	4608      	mov	r0, r1
  403122:	3204      	adds	r2, #4
  403124:	4629      	mov	r1, r5
  403126:	920f      	str	r2, [sp, #60]	; 0x3c
  403128:	e9c3 0100 	strd	r0, r1, [r3]
  40312c:	f7ff b81d 	b.w	40216a <_svfprintf_r+0x4e>
  403130:	aa25      	add	r2, sp, #148	; 0x94
  403132:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403134:	980c      	ldr	r0, [sp, #48]	; 0x30
  403136:	f003 ff83 	bl	407040 <__ssprint_r>
  40313a:	2800      	cmp	r0, #0
  40313c:	f47f a8c0 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  403140:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403142:	46c8      	mov	r8, r9
  403144:	e458      	b.n	4029f8 <_svfprintf_r+0x8dc>
  403146:	bf00      	nop
  403148:	00407a74 	.word	0x00407a74
  40314c:	00407a60 	.word	0x00407a60
  403150:	2140      	movs	r1, #64	; 0x40
  403152:	980c      	ldr	r0, [sp, #48]	; 0x30
  403154:	f002 fe58 	bl	405e08 <_malloc_r>
  403158:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40315a:	6010      	str	r0, [r2, #0]
  40315c:	6110      	str	r0, [r2, #16]
  40315e:	2800      	cmp	r0, #0
  403160:	f000 81f2 	beq.w	403548 <_svfprintf_r+0x142c>
  403164:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403166:	2340      	movs	r3, #64	; 0x40
  403168:	6153      	str	r3, [r2, #20]
  40316a:	f7fe bfee 	b.w	40214a <_svfprintf_r+0x2e>
  40316e:	a823      	add	r0, sp, #140	; 0x8c
  403170:	a920      	add	r1, sp, #128	; 0x80
  403172:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403174:	9004      	str	r0, [sp, #16]
  403176:	9103      	str	r1, [sp, #12]
  403178:	a81f      	add	r0, sp, #124	; 0x7c
  40317a:	2103      	movs	r1, #3
  40317c:	9002      	str	r0, [sp, #8]
  40317e:	9a08      	ldr	r2, [sp, #32]
  403180:	9401      	str	r4, [sp, #4]
  403182:	463b      	mov	r3, r7
  403184:	9100      	str	r1, [sp, #0]
  403186:	980c      	ldr	r0, [sp, #48]	; 0x30
  403188:	f001 f9ca 	bl	404520 <_dtoa_r>
  40318c:	4625      	mov	r5, r4
  40318e:	4606      	mov	r6, r0
  403190:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403192:	2b46      	cmp	r3, #70	; 0x46
  403194:	eb06 0405 	add.w	r4, r6, r5
  403198:	f47f af29 	bne.w	402fee <_svfprintf_r+0xed2>
  40319c:	7833      	ldrb	r3, [r6, #0]
  40319e:	2b30      	cmp	r3, #48	; 0x30
  4031a0:	f000 8178 	beq.w	403494 <_svfprintf_r+0x1378>
  4031a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4031a6:	442c      	add	r4, r5
  4031a8:	e721      	b.n	402fee <_svfprintf_r+0xed2>
  4031aa:	aa25      	add	r2, sp, #148	; 0x94
  4031ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031b0:	f003 ff46 	bl	407040 <__ssprint_r>
  4031b4:	2800      	cmp	r0, #0
  4031b6:	f47f a883 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  4031ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4031bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031be:	46c8      	mov	r8, r9
  4031c0:	e782      	b.n	4030c8 <_svfprintf_r+0xfac>
  4031c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031c4:	2b00      	cmp	r3, #0
  4031c6:	bf08      	it	eq
  4031c8:	2301      	moveq	r3, #1
  4031ca:	930a      	str	r3, [sp, #40]	; 0x28
  4031cc:	e6db      	b.n	402f86 <_svfprintf_r+0xe6a>
  4031ce:	4630      	mov	r0, r6
  4031d0:	940a      	str	r4, [sp, #40]	; 0x28
  4031d2:	f7fe ff35 	bl	402040 <strlen>
  4031d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4031d8:	900e      	str	r0, [sp, #56]	; 0x38
  4031da:	f8cd b01c 	str.w	fp, [sp, #28]
  4031de:	4603      	mov	r3, r0
  4031e0:	f7ff b9f9 	b.w	4025d6 <_svfprintf_r+0x4ba>
  4031e4:	272d      	movs	r7, #45	; 0x2d
  4031e6:	2300      	movs	r3, #0
  4031e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4031ec:	930a      	str	r3, [sp, #40]	; 0x28
  4031ee:	f7ff b8ae 	b.w	40234e <_svfprintf_r+0x232>
  4031f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031f4:	9312      	str	r3, [sp, #72]	; 0x48
  4031f6:	461a      	mov	r2, r3
  4031f8:	3303      	adds	r3, #3
  4031fa:	db04      	blt.n	403206 <_svfprintf_r+0x10ea>
  4031fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031fe:	4619      	mov	r1, r3
  403200:	4291      	cmp	r1, r2
  403202:	f6bf af17 	bge.w	403034 <_svfprintf_r+0xf18>
  403206:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403208:	3b02      	subs	r3, #2
  40320a:	9311      	str	r3, [sp, #68]	; 0x44
  40320c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403210:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403214:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403216:	3b01      	subs	r3, #1
  403218:	2b00      	cmp	r3, #0
  40321a:	931f      	str	r3, [sp, #124]	; 0x7c
  40321c:	bfbd      	ittte	lt
  40321e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403220:	f1c3 0301 	rsblt	r3, r3, #1
  403224:	222d      	movlt	r2, #45	; 0x2d
  403226:	222b      	movge	r2, #43	; 0x2b
  403228:	2b09      	cmp	r3, #9
  40322a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40322e:	f340 8116 	ble.w	40345e <_svfprintf_r+0x1342>
  403232:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403236:	4620      	mov	r0, r4
  403238:	4dab      	ldr	r5, [pc, #684]	; (4034e8 <_svfprintf_r+0x13cc>)
  40323a:	e000      	b.n	40323e <_svfprintf_r+0x1122>
  40323c:	4610      	mov	r0, r2
  40323e:	fb85 1203 	smull	r1, r2, r5, r3
  403242:	17d9      	asrs	r1, r3, #31
  403244:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403248:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40324c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403250:	3230      	adds	r2, #48	; 0x30
  403252:	2909      	cmp	r1, #9
  403254:	f800 2c01 	strb.w	r2, [r0, #-1]
  403258:	460b      	mov	r3, r1
  40325a:	f100 32ff 	add.w	r2, r0, #4294967295
  40325e:	dced      	bgt.n	40323c <_svfprintf_r+0x1120>
  403260:	3330      	adds	r3, #48	; 0x30
  403262:	3802      	subs	r0, #2
  403264:	b2d9      	uxtb	r1, r3
  403266:	4284      	cmp	r4, r0
  403268:	f802 1c01 	strb.w	r1, [r2, #-1]
  40326c:	f240 8165 	bls.w	40353a <_svfprintf_r+0x141e>
  403270:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403274:	4613      	mov	r3, r2
  403276:	e001      	b.n	40327c <_svfprintf_r+0x1160>
  403278:	f813 1b01 	ldrb.w	r1, [r3], #1
  40327c:	f800 1b01 	strb.w	r1, [r0], #1
  403280:	42a3      	cmp	r3, r4
  403282:	d1f9      	bne.n	403278 <_svfprintf_r+0x115c>
  403284:	3301      	adds	r3, #1
  403286:	1a9b      	subs	r3, r3, r2
  403288:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40328c:	4413      	add	r3, r2
  40328e:	aa21      	add	r2, sp, #132	; 0x84
  403290:	1a9b      	subs	r3, r3, r2
  403292:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403294:	931b      	str	r3, [sp, #108]	; 0x6c
  403296:	2a01      	cmp	r2, #1
  403298:	4413      	add	r3, r2
  40329a:	930e      	str	r3, [sp, #56]	; 0x38
  40329c:	f340 8119 	ble.w	4034d2 <_svfprintf_r+0x13b6>
  4032a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032a4:	4413      	add	r3, r2
  4032a6:	930e      	str	r3, [sp, #56]	; 0x38
  4032a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032ac:	9308      	str	r3, [sp, #32]
  4032ae:	2300      	movs	r3, #0
  4032b0:	9312      	str	r3, [sp, #72]	; 0x48
  4032b2:	e6cf      	b.n	403054 <_svfprintf_r+0xf38>
  4032b4:	aa25      	add	r2, sp, #148	; 0x94
  4032b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032ba:	f003 fec1 	bl	407040 <__ssprint_r>
  4032be:	2800      	cmp	r0, #0
  4032c0:	f47e affe 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  4032c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032c6:	46c8      	mov	r8, r9
  4032c8:	e4d7      	b.n	402c7a <_svfprintf_r+0xb5e>
  4032ca:	4623      	mov	r3, r4
  4032cc:	e6a2      	b.n	403014 <_svfprintf_r+0xef8>
  4032ce:	aa25      	add	r2, sp, #148	; 0x94
  4032d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032d4:	f003 feb4 	bl	407040 <__ssprint_r>
  4032d8:	2800      	cmp	r0, #0
  4032da:	f47e aff1 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  4032de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4032e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032e2:	46c8      	mov	r8, r9
  4032e4:	e5ae      	b.n	402e44 <_svfprintf_r+0xd28>
  4032e6:	aa25      	add	r2, sp, #148	; 0x94
  4032e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032ec:	f003 fea8 	bl	407040 <__ssprint_r>
  4032f0:	2800      	cmp	r0, #0
  4032f2:	f47e afe5 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  4032f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4032f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032fc:	1a9a      	subs	r2, r3, r2
  4032fe:	46c8      	mov	r8, r9
  403300:	e5b8      	b.n	402e74 <_svfprintf_r+0xd58>
  403302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403304:	9612      	str	r6, [sp, #72]	; 0x48
  403306:	2b06      	cmp	r3, #6
  403308:	bf28      	it	cs
  40330a:	2306      	movcs	r3, #6
  40330c:	960a      	str	r6, [sp, #40]	; 0x28
  40330e:	4637      	mov	r7, r6
  403310:	9308      	str	r3, [sp, #32]
  403312:	950f      	str	r5, [sp, #60]	; 0x3c
  403314:	f8cd b01c 	str.w	fp, [sp, #28]
  403318:	930e      	str	r3, [sp, #56]	; 0x38
  40331a:	4e74      	ldr	r6, [pc, #464]	; (4034ec <_svfprintf_r+0x13d0>)
  40331c:	f7ff b816 	b.w	40234c <_svfprintf_r+0x230>
  403320:	a823      	add	r0, sp, #140	; 0x8c
  403322:	a920      	add	r1, sp, #128	; 0x80
  403324:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403326:	9004      	str	r0, [sp, #16]
  403328:	9103      	str	r1, [sp, #12]
  40332a:	a81f      	add	r0, sp, #124	; 0x7c
  40332c:	2103      	movs	r1, #3
  40332e:	9002      	str	r0, [sp, #8]
  403330:	9a08      	ldr	r2, [sp, #32]
  403332:	9501      	str	r5, [sp, #4]
  403334:	463b      	mov	r3, r7
  403336:	9100      	str	r1, [sp, #0]
  403338:	980c      	ldr	r0, [sp, #48]	; 0x30
  40333a:	f001 f8f1 	bl	404520 <_dtoa_r>
  40333e:	4606      	mov	r6, r0
  403340:	1944      	adds	r4, r0, r5
  403342:	e72b      	b.n	40319c <_svfprintf_r+0x1080>
  403344:	2306      	movs	r3, #6
  403346:	930a      	str	r3, [sp, #40]	; 0x28
  403348:	e61d      	b.n	402f86 <_svfprintf_r+0xe6a>
  40334a:	272d      	movs	r7, #45	; 0x2d
  40334c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403350:	f7ff bacd 	b.w	4028ee <_svfprintf_r+0x7d2>
  403354:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403356:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403358:	4413      	add	r3, r2
  40335a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40335c:	930e      	str	r3, [sp, #56]	; 0x38
  40335e:	2a00      	cmp	r2, #0
  403360:	f340 80b0 	ble.w	4034c4 <_svfprintf_r+0x13a8>
  403364:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403368:	9308      	str	r3, [sp, #32]
  40336a:	2367      	movs	r3, #103	; 0x67
  40336c:	9311      	str	r3, [sp, #68]	; 0x44
  40336e:	e671      	b.n	403054 <_svfprintf_r+0xf38>
  403370:	2b00      	cmp	r3, #0
  403372:	f340 80c3 	ble.w	4034fc <_svfprintf_r+0x13e0>
  403376:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403378:	2a00      	cmp	r2, #0
  40337a:	f040 8099 	bne.w	4034b0 <_svfprintf_r+0x1394>
  40337e:	f01b 0f01 	tst.w	fp, #1
  403382:	f040 8095 	bne.w	4034b0 <_svfprintf_r+0x1394>
  403386:	9308      	str	r3, [sp, #32]
  403388:	930e      	str	r3, [sp, #56]	; 0x38
  40338a:	e663      	b.n	403054 <_svfprintf_r+0xf38>
  40338c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40338e:	9308      	str	r3, [sp, #32]
  403390:	930e      	str	r3, [sp, #56]	; 0x38
  403392:	900a      	str	r0, [sp, #40]	; 0x28
  403394:	950f      	str	r5, [sp, #60]	; 0x3c
  403396:	f8cd b01c 	str.w	fp, [sp, #28]
  40339a:	9012      	str	r0, [sp, #72]	; 0x48
  40339c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4033a0:	f7fe bfd4 	b.w	40234c <_svfprintf_r+0x230>
  4033a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033a6:	2b47      	cmp	r3, #71	; 0x47
  4033a8:	f47f ae20 	bne.w	402fec <_svfprintf_r+0xed0>
  4033ac:	f01b 0f01 	tst.w	fp, #1
  4033b0:	f47f aeee 	bne.w	403190 <_svfprintf_r+0x1074>
  4033b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4033b6:	1b9b      	subs	r3, r3, r6
  4033b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4033ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4033bc:	2b47      	cmp	r3, #71	; 0x47
  4033be:	f43f af18 	beq.w	4031f2 <_svfprintf_r+0x10d6>
  4033c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4033c4:	9312      	str	r3, [sp, #72]	; 0x48
  4033c6:	e721      	b.n	40320c <_svfprintf_r+0x10f0>
  4033c8:	424f      	negs	r7, r1
  4033ca:	3110      	adds	r1, #16
  4033cc:	4d48      	ldr	r5, [pc, #288]	; (4034f0 <_svfprintf_r+0x13d4>)
  4033ce:	da2f      	bge.n	403430 <_svfprintf_r+0x1314>
  4033d0:	2410      	movs	r4, #16
  4033d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4033d6:	e004      	b.n	4033e2 <_svfprintf_r+0x12c6>
  4033d8:	f108 0808 	add.w	r8, r8, #8
  4033dc:	3f10      	subs	r7, #16
  4033de:	2f10      	cmp	r7, #16
  4033e0:	dd26      	ble.n	403430 <_svfprintf_r+0x1314>
  4033e2:	3301      	adds	r3, #1
  4033e4:	3210      	adds	r2, #16
  4033e6:	2b07      	cmp	r3, #7
  4033e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4033ea:	9326      	str	r3, [sp, #152]	; 0x98
  4033ec:	f8c8 5000 	str.w	r5, [r8]
  4033f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4033f4:	ddf0      	ble.n	4033d8 <_svfprintf_r+0x12bc>
  4033f6:	aa25      	add	r2, sp, #148	; 0x94
  4033f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033fa:	4658      	mov	r0, fp
  4033fc:	f003 fe20 	bl	407040 <__ssprint_r>
  403400:	2800      	cmp	r0, #0
  403402:	f47e af5d 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  403406:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403408:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40340a:	46c8      	mov	r8, r9
  40340c:	e7e6      	b.n	4033dc <_svfprintf_r+0x12c0>
  40340e:	aa25      	add	r2, sp, #148	; 0x94
  403410:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403412:	980c      	ldr	r0, [sp, #48]	; 0x30
  403414:	f003 fe14 	bl	407040 <__ssprint_r>
  403418:	2800      	cmp	r0, #0
  40341a:	f47e af51 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  40341e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403420:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403422:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403424:	46c8      	mov	r8, r9
  403426:	e667      	b.n	4030f8 <_svfprintf_r+0xfdc>
  403428:	2000      	movs	r0, #0
  40342a:	900a      	str	r0, [sp, #40]	; 0x28
  40342c:	f7fe bed0 	b.w	4021d0 <_svfprintf_r+0xb4>
  403430:	3301      	adds	r3, #1
  403432:	443a      	add	r2, r7
  403434:	2b07      	cmp	r3, #7
  403436:	e888 00a0 	stmia.w	r8, {r5, r7}
  40343a:	9227      	str	r2, [sp, #156]	; 0x9c
  40343c:	9326      	str	r3, [sp, #152]	; 0x98
  40343e:	f108 0808 	add.w	r8, r8, #8
  403442:	f77f ae5c 	ble.w	4030fe <_svfprintf_r+0xfe2>
  403446:	aa25      	add	r2, sp, #148	; 0x94
  403448:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40344a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40344c:	f003 fdf8 	bl	407040 <__ssprint_r>
  403450:	2800      	cmp	r0, #0
  403452:	f47e af35 	bne.w	4022c0 <_svfprintf_r+0x1a4>
  403456:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403458:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40345a:	46c8      	mov	r8, r9
  40345c:	e64f      	b.n	4030fe <_svfprintf_r+0xfe2>
  40345e:	3330      	adds	r3, #48	; 0x30
  403460:	2230      	movs	r2, #48	; 0x30
  403462:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403466:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40346a:	ab22      	add	r3, sp, #136	; 0x88
  40346c:	e70f      	b.n	40328e <_svfprintf_r+0x1172>
  40346e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403470:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403472:	4413      	add	r3, r2
  403474:	930e      	str	r3, [sp, #56]	; 0x38
  403476:	e775      	b.n	403364 <_svfprintf_r+0x1248>
  403478:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40347a:	e5cb      	b.n	403014 <_svfprintf_r+0xef8>
  40347c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40347e:	4e1d      	ldr	r6, [pc, #116]	; (4034f4 <_svfprintf_r+0x13d8>)
  403480:	2b00      	cmp	r3, #0
  403482:	bfb6      	itet	lt
  403484:	272d      	movlt	r7, #45	; 0x2d
  403486:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40348a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40348e:	4b1a      	ldr	r3, [pc, #104]	; (4034f8 <_svfprintf_r+0x13dc>)
  403490:	f7ff ba2f 	b.w	4028f2 <_svfprintf_r+0x7d6>
  403494:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403496:	9808      	ldr	r0, [sp, #32]
  403498:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40349a:	4639      	mov	r1, r7
  40349c:	f004 f8a2 	bl	4075e4 <__aeabi_dcmpeq>
  4034a0:	2800      	cmp	r0, #0
  4034a2:	f47f ae7f 	bne.w	4031a4 <_svfprintf_r+0x1088>
  4034a6:	f1c5 0501 	rsb	r5, r5, #1
  4034aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4034ac:	442c      	add	r4, r5
  4034ae:	e59e      	b.n	402fee <_svfprintf_r+0xed2>
  4034b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4034b4:	4413      	add	r3, r2
  4034b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4034b8:	441a      	add	r2, r3
  4034ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4034be:	920e      	str	r2, [sp, #56]	; 0x38
  4034c0:	9308      	str	r3, [sp, #32]
  4034c2:	e5c7      	b.n	403054 <_svfprintf_r+0xf38>
  4034c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4034c8:	f1c3 0301 	rsb	r3, r3, #1
  4034cc:	441a      	add	r2, r3
  4034ce:	4613      	mov	r3, r2
  4034d0:	e7d0      	b.n	403474 <_svfprintf_r+0x1358>
  4034d2:	f01b 0301 	ands.w	r3, fp, #1
  4034d6:	9312      	str	r3, [sp, #72]	; 0x48
  4034d8:	f47f aee2 	bne.w	4032a0 <_svfprintf_r+0x1184>
  4034dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4034de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034e2:	9308      	str	r3, [sp, #32]
  4034e4:	e5b6      	b.n	403054 <_svfprintf_r+0xf38>
  4034e6:	bf00      	nop
  4034e8:	66666667 	.word	0x66666667
  4034ec:	00407a58 	.word	0x00407a58
  4034f0:	00407a74 	.word	0x00407a74
  4034f4:	00407a2c 	.word	0x00407a2c
  4034f8:	00407a28 	.word	0x00407a28
  4034fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034fe:	b913      	cbnz	r3, 403506 <_svfprintf_r+0x13ea>
  403500:	f01b 0f01 	tst.w	fp, #1
  403504:	d002      	beq.n	40350c <_svfprintf_r+0x13f0>
  403506:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403508:	3301      	adds	r3, #1
  40350a:	e7d4      	b.n	4034b6 <_svfprintf_r+0x139a>
  40350c:	2301      	movs	r3, #1
  40350e:	e73a      	b.n	403386 <_svfprintf_r+0x126a>
  403510:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403512:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403516:	6828      	ldr	r0, [r5, #0]
  403518:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40351c:	900a      	str	r0, [sp, #40]	; 0x28
  40351e:	4628      	mov	r0, r5
  403520:	3004      	adds	r0, #4
  403522:	46a2      	mov	sl, r4
  403524:	900f      	str	r0, [sp, #60]	; 0x3c
  403526:	f7fe be51 	b.w	4021cc <_svfprintf_r+0xb0>
  40352a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40352e:	f7ff b867 	b.w	402600 <_svfprintf_r+0x4e4>
  403532:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403536:	f7ff ba15 	b.w	402964 <_svfprintf_r+0x848>
  40353a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40353e:	e6a6      	b.n	40328e <_svfprintf_r+0x1172>
  403540:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403544:	f7ff b8eb 	b.w	40271e <_svfprintf_r+0x602>
  403548:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40354a:	230c      	movs	r3, #12
  40354c:	6013      	str	r3, [r2, #0]
  40354e:	f04f 33ff 	mov.w	r3, #4294967295
  403552:	9309      	str	r3, [sp, #36]	; 0x24
  403554:	f7fe bebd 	b.w	4022d2 <_svfprintf_r+0x1b6>
  403558:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40355c:	f7ff b99a 	b.w	402894 <_svfprintf_r+0x778>
  403560:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403564:	f7ff b976 	b.w	402854 <_svfprintf_r+0x738>
  403568:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40356c:	f7ff b959 	b.w	402822 <_svfprintf_r+0x706>
  403570:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403574:	f7ff b912 	b.w	40279c <_svfprintf_r+0x680>

00403578 <__sprint_r.part.0>:
  403578:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40357c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40357e:	049c      	lsls	r4, r3, #18
  403580:	4693      	mov	fp, r2
  403582:	d52f      	bpl.n	4035e4 <__sprint_r.part.0+0x6c>
  403584:	6893      	ldr	r3, [r2, #8]
  403586:	6812      	ldr	r2, [r2, #0]
  403588:	b353      	cbz	r3, 4035e0 <__sprint_r.part.0+0x68>
  40358a:	460e      	mov	r6, r1
  40358c:	4607      	mov	r7, r0
  40358e:	f102 0908 	add.w	r9, r2, #8
  403592:	e919 0420 	ldmdb	r9, {r5, sl}
  403596:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40359a:	d017      	beq.n	4035cc <__sprint_r.part.0+0x54>
  40359c:	3d04      	subs	r5, #4
  40359e:	2400      	movs	r4, #0
  4035a0:	e001      	b.n	4035a6 <__sprint_r.part.0+0x2e>
  4035a2:	45a0      	cmp	r8, r4
  4035a4:	d010      	beq.n	4035c8 <__sprint_r.part.0+0x50>
  4035a6:	4632      	mov	r2, r6
  4035a8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4035ac:	4638      	mov	r0, r7
  4035ae:	f002 f87b 	bl	4056a8 <_fputwc_r>
  4035b2:	1c43      	adds	r3, r0, #1
  4035b4:	f104 0401 	add.w	r4, r4, #1
  4035b8:	d1f3      	bne.n	4035a2 <__sprint_r.part.0+0x2a>
  4035ba:	2300      	movs	r3, #0
  4035bc:	f8cb 3008 	str.w	r3, [fp, #8]
  4035c0:	f8cb 3004 	str.w	r3, [fp, #4]
  4035c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4035cc:	f02a 0a03 	bic.w	sl, sl, #3
  4035d0:	eba3 030a 	sub.w	r3, r3, sl
  4035d4:	f8cb 3008 	str.w	r3, [fp, #8]
  4035d8:	f109 0908 	add.w	r9, r9, #8
  4035dc:	2b00      	cmp	r3, #0
  4035de:	d1d8      	bne.n	403592 <__sprint_r.part.0+0x1a>
  4035e0:	2000      	movs	r0, #0
  4035e2:	e7ea      	b.n	4035ba <__sprint_r.part.0+0x42>
  4035e4:	f002 f9ca 	bl	40597c <__sfvwrite_r>
  4035e8:	2300      	movs	r3, #0
  4035ea:	f8cb 3008 	str.w	r3, [fp, #8]
  4035ee:	f8cb 3004 	str.w	r3, [fp, #4]
  4035f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035f6:	bf00      	nop

004035f8 <_vfiprintf_r>:
  4035f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035fc:	b0ad      	sub	sp, #180	; 0xb4
  4035fe:	461d      	mov	r5, r3
  403600:	468b      	mov	fp, r1
  403602:	4690      	mov	r8, r2
  403604:	9307      	str	r3, [sp, #28]
  403606:	9006      	str	r0, [sp, #24]
  403608:	b118      	cbz	r0, 403612 <_vfiprintf_r+0x1a>
  40360a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40360c:	2b00      	cmp	r3, #0
  40360e:	f000 80f3 	beq.w	4037f8 <_vfiprintf_r+0x200>
  403612:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403616:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40361a:	07df      	lsls	r7, r3, #31
  40361c:	b281      	uxth	r1, r0
  40361e:	d402      	bmi.n	403626 <_vfiprintf_r+0x2e>
  403620:	058e      	lsls	r6, r1, #22
  403622:	f140 80fc 	bpl.w	40381e <_vfiprintf_r+0x226>
  403626:	048c      	lsls	r4, r1, #18
  403628:	d40a      	bmi.n	403640 <_vfiprintf_r+0x48>
  40362a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40362e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403632:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403636:	f8ab 100c 	strh.w	r1, [fp, #12]
  40363a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40363e:	b289      	uxth	r1, r1
  403640:	0708      	lsls	r0, r1, #28
  403642:	f140 80b3 	bpl.w	4037ac <_vfiprintf_r+0x1b4>
  403646:	f8db 3010 	ldr.w	r3, [fp, #16]
  40364a:	2b00      	cmp	r3, #0
  40364c:	f000 80ae 	beq.w	4037ac <_vfiprintf_r+0x1b4>
  403650:	f001 031a 	and.w	r3, r1, #26
  403654:	2b0a      	cmp	r3, #10
  403656:	f000 80b5 	beq.w	4037c4 <_vfiprintf_r+0x1cc>
  40365a:	2300      	movs	r3, #0
  40365c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403660:	930b      	str	r3, [sp, #44]	; 0x2c
  403662:	9311      	str	r3, [sp, #68]	; 0x44
  403664:	9310      	str	r3, [sp, #64]	; 0x40
  403666:	9303      	str	r3, [sp, #12]
  403668:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40366c:	46ca      	mov	sl, r9
  40366e:	f8cd b010 	str.w	fp, [sp, #16]
  403672:	f898 3000 	ldrb.w	r3, [r8]
  403676:	4644      	mov	r4, r8
  403678:	b1fb      	cbz	r3, 4036ba <_vfiprintf_r+0xc2>
  40367a:	2b25      	cmp	r3, #37	; 0x25
  40367c:	d102      	bne.n	403684 <_vfiprintf_r+0x8c>
  40367e:	e01c      	b.n	4036ba <_vfiprintf_r+0xc2>
  403680:	2b25      	cmp	r3, #37	; 0x25
  403682:	d003      	beq.n	40368c <_vfiprintf_r+0x94>
  403684:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403688:	2b00      	cmp	r3, #0
  40368a:	d1f9      	bne.n	403680 <_vfiprintf_r+0x88>
  40368c:	eba4 0508 	sub.w	r5, r4, r8
  403690:	b19d      	cbz	r5, 4036ba <_vfiprintf_r+0xc2>
  403692:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403694:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403696:	f8ca 8000 	str.w	r8, [sl]
  40369a:	3301      	adds	r3, #1
  40369c:	442a      	add	r2, r5
  40369e:	2b07      	cmp	r3, #7
  4036a0:	f8ca 5004 	str.w	r5, [sl, #4]
  4036a4:	9211      	str	r2, [sp, #68]	; 0x44
  4036a6:	9310      	str	r3, [sp, #64]	; 0x40
  4036a8:	dd7a      	ble.n	4037a0 <_vfiprintf_r+0x1a8>
  4036aa:	2a00      	cmp	r2, #0
  4036ac:	f040 84b0 	bne.w	404010 <_vfiprintf_r+0xa18>
  4036b0:	9b03      	ldr	r3, [sp, #12]
  4036b2:	9210      	str	r2, [sp, #64]	; 0x40
  4036b4:	442b      	add	r3, r5
  4036b6:	46ca      	mov	sl, r9
  4036b8:	9303      	str	r3, [sp, #12]
  4036ba:	7823      	ldrb	r3, [r4, #0]
  4036bc:	2b00      	cmp	r3, #0
  4036be:	f000 83e0 	beq.w	403e82 <_vfiprintf_r+0x88a>
  4036c2:	2000      	movs	r0, #0
  4036c4:	f04f 0300 	mov.w	r3, #0
  4036c8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4036cc:	f104 0801 	add.w	r8, r4, #1
  4036d0:	7862      	ldrb	r2, [r4, #1]
  4036d2:	4605      	mov	r5, r0
  4036d4:	4606      	mov	r6, r0
  4036d6:	4603      	mov	r3, r0
  4036d8:	f04f 34ff 	mov.w	r4, #4294967295
  4036dc:	f108 0801 	add.w	r8, r8, #1
  4036e0:	f1a2 0120 	sub.w	r1, r2, #32
  4036e4:	2958      	cmp	r1, #88	; 0x58
  4036e6:	f200 82de 	bhi.w	403ca6 <_vfiprintf_r+0x6ae>
  4036ea:	e8df f011 	tbh	[pc, r1, lsl #1]
  4036ee:	0221      	.short	0x0221
  4036f0:	02dc02dc 	.word	0x02dc02dc
  4036f4:	02dc0229 	.word	0x02dc0229
  4036f8:	02dc02dc 	.word	0x02dc02dc
  4036fc:	02dc02dc 	.word	0x02dc02dc
  403700:	028902dc 	.word	0x028902dc
  403704:	02dc0295 	.word	0x02dc0295
  403708:	02bd00a2 	.word	0x02bd00a2
  40370c:	019f02dc 	.word	0x019f02dc
  403710:	01a401a4 	.word	0x01a401a4
  403714:	01a401a4 	.word	0x01a401a4
  403718:	01a401a4 	.word	0x01a401a4
  40371c:	01a401a4 	.word	0x01a401a4
  403720:	02dc01a4 	.word	0x02dc01a4
  403724:	02dc02dc 	.word	0x02dc02dc
  403728:	02dc02dc 	.word	0x02dc02dc
  40372c:	02dc02dc 	.word	0x02dc02dc
  403730:	02dc02dc 	.word	0x02dc02dc
  403734:	01b202dc 	.word	0x01b202dc
  403738:	02dc02dc 	.word	0x02dc02dc
  40373c:	02dc02dc 	.word	0x02dc02dc
  403740:	02dc02dc 	.word	0x02dc02dc
  403744:	02dc02dc 	.word	0x02dc02dc
  403748:	02dc02dc 	.word	0x02dc02dc
  40374c:	02dc0197 	.word	0x02dc0197
  403750:	02dc02dc 	.word	0x02dc02dc
  403754:	02dc02dc 	.word	0x02dc02dc
  403758:	02dc019b 	.word	0x02dc019b
  40375c:	025302dc 	.word	0x025302dc
  403760:	02dc02dc 	.word	0x02dc02dc
  403764:	02dc02dc 	.word	0x02dc02dc
  403768:	02dc02dc 	.word	0x02dc02dc
  40376c:	02dc02dc 	.word	0x02dc02dc
  403770:	02dc02dc 	.word	0x02dc02dc
  403774:	021b025a 	.word	0x021b025a
  403778:	02dc02dc 	.word	0x02dc02dc
  40377c:	026e02dc 	.word	0x026e02dc
  403780:	02dc021b 	.word	0x02dc021b
  403784:	027302dc 	.word	0x027302dc
  403788:	01f502dc 	.word	0x01f502dc
  40378c:	02090182 	.word	0x02090182
  403790:	02dc02d7 	.word	0x02dc02d7
  403794:	02dc029a 	.word	0x02dc029a
  403798:	02dc00a7 	.word	0x02dc00a7
  40379c:	022e02dc 	.word	0x022e02dc
  4037a0:	f10a 0a08 	add.w	sl, sl, #8
  4037a4:	9b03      	ldr	r3, [sp, #12]
  4037a6:	442b      	add	r3, r5
  4037a8:	9303      	str	r3, [sp, #12]
  4037aa:	e786      	b.n	4036ba <_vfiprintf_r+0xc2>
  4037ac:	4659      	mov	r1, fp
  4037ae:	9806      	ldr	r0, [sp, #24]
  4037b0:	f000 fdac 	bl	40430c <__swsetup_r>
  4037b4:	bb18      	cbnz	r0, 4037fe <_vfiprintf_r+0x206>
  4037b6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4037ba:	f001 031a 	and.w	r3, r1, #26
  4037be:	2b0a      	cmp	r3, #10
  4037c0:	f47f af4b 	bne.w	40365a <_vfiprintf_r+0x62>
  4037c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4037c8:	2b00      	cmp	r3, #0
  4037ca:	f6ff af46 	blt.w	40365a <_vfiprintf_r+0x62>
  4037ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4037d2:	07db      	lsls	r3, r3, #31
  4037d4:	d405      	bmi.n	4037e2 <_vfiprintf_r+0x1ea>
  4037d6:	058f      	lsls	r7, r1, #22
  4037d8:	d403      	bmi.n	4037e2 <_vfiprintf_r+0x1ea>
  4037da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4037de:	f002 fa91 	bl	405d04 <__retarget_lock_release_recursive>
  4037e2:	462b      	mov	r3, r5
  4037e4:	4642      	mov	r2, r8
  4037e6:	4659      	mov	r1, fp
  4037e8:	9806      	ldr	r0, [sp, #24]
  4037ea:	f000 fd4d 	bl	404288 <__sbprintf>
  4037ee:	9003      	str	r0, [sp, #12]
  4037f0:	9803      	ldr	r0, [sp, #12]
  4037f2:	b02d      	add	sp, #180	; 0xb4
  4037f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037f8:	f001 feb4 	bl	405564 <__sinit>
  4037fc:	e709      	b.n	403612 <_vfiprintf_r+0x1a>
  4037fe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403802:	07d9      	lsls	r1, r3, #31
  403804:	d404      	bmi.n	403810 <_vfiprintf_r+0x218>
  403806:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40380a:	059a      	lsls	r2, r3, #22
  40380c:	f140 84aa 	bpl.w	404164 <_vfiprintf_r+0xb6c>
  403810:	f04f 33ff 	mov.w	r3, #4294967295
  403814:	9303      	str	r3, [sp, #12]
  403816:	9803      	ldr	r0, [sp, #12]
  403818:	b02d      	add	sp, #180	; 0xb4
  40381a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40381e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403822:	f002 fa6d 	bl	405d00 <__retarget_lock_acquire_recursive>
  403826:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40382a:	b281      	uxth	r1, r0
  40382c:	e6fb      	b.n	403626 <_vfiprintf_r+0x2e>
  40382e:	4276      	negs	r6, r6
  403830:	9207      	str	r2, [sp, #28]
  403832:	f043 0304 	orr.w	r3, r3, #4
  403836:	f898 2000 	ldrb.w	r2, [r8]
  40383a:	e74f      	b.n	4036dc <_vfiprintf_r+0xe4>
  40383c:	9608      	str	r6, [sp, #32]
  40383e:	069e      	lsls	r6, r3, #26
  403840:	f100 8450 	bmi.w	4040e4 <_vfiprintf_r+0xaec>
  403844:	9907      	ldr	r1, [sp, #28]
  403846:	06dd      	lsls	r5, r3, #27
  403848:	460a      	mov	r2, r1
  40384a:	f100 83ef 	bmi.w	40402c <_vfiprintf_r+0xa34>
  40384e:	0658      	lsls	r0, r3, #25
  403850:	f140 83ec 	bpl.w	40402c <_vfiprintf_r+0xa34>
  403854:	880e      	ldrh	r6, [r1, #0]
  403856:	3104      	adds	r1, #4
  403858:	2700      	movs	r7, #0
  40385a:	2201      	movs	r2, #1
  40385c:	9107      	str	r1, [sp, #28]
  40385e:	f04f 0100 	mov.w	r1, #0
  403862:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  403866:	2500      	movs	r5, #0
  403868:	1c61      	adds	r1, r4, #1
  40386a:	f000 8116 	beq.w	403a9a <_vfiprintf_r+0x4a2>
  40386e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403872:	9102      	str	r1, [sp, #8]
  403874:	ea56 0107 	orrs.w	r1, r6, r7
  403878:	f040 8114 	bne.w	403aa4 <_vfiprintf_r+0x4ac>
  40387c:	2c00      	cmp	r4, #0
  40387e:	f040 835c 	bne.w	403f3a <_vfiprintf_r+0x942>
  403882:	2a00      	cmp	r2, #0
  403884:	f040 83b7 	bne.w	403ff6 <_vfiprintf_r+0x9fe>
  403888:	f013 0301 	ands.w	r3, r3, #1
  40388c:	9305      	str	r3, [sp, #20]
  40388e:	f000 8457 	beq.w	404140 <_vfiprintf_r+0xb48>
  403892:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403896:	2330      	movs	r3, #48	; 0x30
  403898:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40389c:	9b05      	ldr	r3, [sp, #20]
  40389e:	42a3      	cmp	r3, r4
  4038a0:	bfb8      	it	lt
  4038a2:	4623      	movlt	r3, r4
  4038a4:	9301      	str	r3, [sp, #4]
  4038a6:	b10d      	cbz	r5, 4038ac <_vfiprintf_r+0x2b4>
  4038a8:	3301      	adds	r3, #1
  4038aa:	9301      	str	r3, [sp, #4]
  4038ac:	9b02      	ldr	r3, [sp, #8]
  4038ae:	f013 0302 	ands.w	r3, r3, #2
  4038b2:	9309      	str	r3, [sp, #36]	; 0x24
  4038b4:	d002      	beq.n	4038bc <_vfiprintf_r+0x2c4>
  4038b6:	9b01      	ldr	r3, [sp, #4]
  4038b8:	3302      	adds	r3, #2
  4038ba:	9301      	str	r3, [sp, #4]
  4038bc:	9b02      	ldr	r3, [sp, #8]
  4038be:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4038c2:	930a      	str	r3, [sp, #40]	; 0x28
  4038c4:	f040 8217 	bne.w	403cf6 <_vfiprintf_r+0x6fe>
  4038c8:	9b08      	ldr	r3, [sp, #32]
  4038ca:	9a01      	ldr	r2, [sp, #4]
  4038cc:	1a9d      	subs	r5, r3, r2
  4038ce:	2d00      	cmp	r5, #0
  4038d0:	f340 8211 	ble.w	403cf6 <_vfiprintf_r+0x6fe>
  4038d4:	2d10      	cmp	r5, #16
  4038d6:	f340 8490 	ble.w	4041fa <_vfiprintf_r+0xc02>
  4038da:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4038dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4038de:	4ec4      	ldr	r6, [pc, #784]	; (403bf0 <_vfiprintf_r+0x5f8>)
  4038e0:	46d6      	mov	lr, sl
  4038e2:	2710      	movs	r7, #16
  4038e4:	46a2      	mov	sl, r4
  4038e6:	4619      	mov	r1, r3
  4038e8:	9c06      	ldr	r4, [sp, #24]
  4038ea:	e007      	b.n	4038fc <_vfiprintf_r+0x304>
  4038ec:	f101 0c02 	add.w	ip, r1, #2
  4038f0:	f10e 0e08 	add.w	lr, lr, #8
  4038f4:	4601      	mov	r1, r0
  4038f6:	3d10      	subs	r5, #16
  4038f8:	2d10      	cmp	r5, #16
  4038fa:	dd11      	ble.n	403920 <_vfiprintf_r+0x328>
  4038fc:	1c48      	adds	r0, r1, #1
  4038fe:	3210      	adds	r2, #16
  403900:	2807      	cmp	r0, #7
  403902:	9211      	str	r2, [sp, #68]	; 0x44
  403904:	e88e 00c0 	stmia.w	lr, {r6, r7}
  403908:	9010      	str	r0, [sp, #64]	; 0x40
  40390a:	ddef      	ble.n	4038ec <_vfiprintf_r+0x2f4>
  40390c:	2a00      	cmp	r2, #0
  40390e:	f040 81e4 	bne.w	403cda <_vfiprintf_r+0x6e2>
  403912:	3d10      	subs	r5, #16
  403914:	2d10      	cmp	r5, #16
  403916:	4611      	mov	r1, r2
  403918:	f04f 0c01 	mov.w	ip, #1
  40391c:	46ce      	mov	lr, r9
  40391e:	dced      	bgt.n	4038fc <_vfiprintf_r+0x304>
  403920:	4654      	mov	r4, sl
  403922:	4661      	mov	r1, ip
  403924:	46f2      	mov	sl, lr
  403926:	442a      	add	r2, r5
  403928:	2907      	cmp	r1, #7
  40392a:	9211      	str	r2, [sp, #68]	; 0x44
  40392c:	f8ca 6000 	str.w	r6, [sl]
  403930:	f8ca 5004 	str.w	r5, [sl, #4]
  403934:	9110      	str	r1, [sp, #64]	; 0x40
  403936:	f300 82ec 	bgt.w	403f12 <_vfiprintf_r+0x91a>
  40393a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40393e:	f10a 0a08 	add.w	sl, sl, #8
  403942:	1c48      	adds	r0, r1, #1
  403944:	2d00      	cmp	r5, #0
  403946:	f040 81de 	bne.w	403d06 <_vfiprintf_r+0x70e>
  40394a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40394c:	2b00      	cmp	r3, #0
  40394e:	f000 81f8 	beq.w	403d42 <_vfiprintf_r+0x74a>
  403952:	3202      	adds	r2, #2
  403954:	a90e      	add	r1, sp, #56	; 0x38
  403956:	2302      	movs	r3, #2
  403958:	2807      	cmp	r0, #7
  40395a:	9211      	str	r2, [sp, #68]	; 0x44
  40395c:	9010      	str	r0, [sp, #64]	; 0x40
  40395e:	e88a 000a 	stmia.w	sl, {r1, r3}
  403962:	f340 81ea 	ble.w	403d3a <_vfiprintf_r+0x742>
  403966:	2a00      	cmp	r2, #0
  403968:	f040 838c 	bne.w	404084 <_vfiprintf_r+0xa8c>
  40396c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40396e:	2b80      	cmp	r3, #128	; 0x80
  403970:	f04f 0001 	mov.w	r0, #1
  403974:	4611      	mov	r1, r2
  403976:	46ca      	mov	sl, r9
  403978:	f040 81e7 	bne.w	403d4a <_vfiprintf_r+0x752>
  40397c:	9b08      	ldr	r3, [sp, #32]
  40397e:	9d01      	ldr	r5, [sp, #4]
  403980:	1b5e      	subs	r6, r3, r5
  403982:	2e00      	cmp	r6, #0
  403984:	f340 81e1 	ble.w	403d4a <_vfiprintf_r+0x752>
  403988:	2e10      	cmp	r6, #16
  40398a:	4d9a      	ldr	r5, [pc, #616]	; (403bf4 <_vfiprintf_r+0x5fc>)
  40398c:	f340 8450 	ble.w	404230 <_vfiprintf_r+0xc38>
  403990:	46d4      	mov	ip, sl
  403992:	2710      	movs	r7, #16
  403994:	46a2      	mov	sl, r4
  403996:	9c06      	ldr	r4, [sp, #24]
  403998:	e007      	b.n	4039aa <_vfiprintf_r+0x3b2>
  40399a:	f101 0e02 	add.w	lr, r1, #2
  40399e:	f10c 0c08 	add.w	ip, ip, #8
  4039a2:	4601      	mov	r1, r0
  4039a4:	3e10      	subs	r6, #16
  4039a6:	2e10      	cmp	r6, #16
  4039a8:	dd11      	ble.n	4039ce <_vfiprintf_r+0x3d6>
  4039aa:	1c48      	adds	r0, r1, #1
  4039ac:	3210      	adds	r2, #16
  4039ae:	2807      	cmp	r0, #7
  4039b0:	9211      	str	r2, [sp, #68]	; 0x44
  4039b2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4039b6:	9010      	str	r0, [sp, #64]	; 0x40
  4039b8:	ddef      	ble.n	40399a <_vfiprintf_r+0x3a2>
  4039ba:	2a00      	cmp	r2, #0
  4039bc:	f040 829d 	bne.w	403efa <_vfiprintf_r+0x902>
  4039c0:	3e10      	subs	r6, #16
  4039c2:	2e10      	cmp	r6, #16
  4039c4:	f04f 0e01 	mov.w	lr, #1
  4039c8:	4611      	mov	r1, r2
  4039ca:	46cc      	mov	ip, r9
  4039cc:	dced      	bgt.n	4039aa <_vfiprintf_r+0x3b2>
  4039ce:	4654      	mov	r4, sl
  4039d0:	46e2      	mov	sl, ip
  4039d2:	4432      	add	r2, r6
  4039d4:	f1be 0f07 	cmp.w	lr, #7
  4039d8:	9211      	str	r2, [sp, #68]	; 0x44
  4039da:	e88a 0060 	stmia.w	sl, {r5, r6}
  4039de:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4039e2:	f300 8369 	bgt.w	4040b8 <_vfiprintf_r+0xac0>
  4039e6:	f10a 0a08 	add.w	sl, sl, #8
  4039ea:	f10e 0001 	add.w	r0, lr, #1
  4039ee:	4671      	mov	r1, lr
  4039f0:	e1ab      	b.n	403d4a <_vfiprintf_r+0x752>
  4039f2:	9608      	str	r6, [sp, #32]
  4039f4:	f013 0220 	ands.w	r2, r3, #32
  4039f8:	f040 838c 	bne.w	404114 <_vfiprintf_r+0xb1c>
  4039fc:	f013 0110 	ands.w	r1, r3, #16
  403a00:	f040 831a 	bne.w	404038 <_vfiprintf_r+0xa40>
  403a04:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  403a08:	f000 8316 	beq.w	404038 <_vfiprintf_r+0xa40>
  403a0c:	9807      	ldr	r0, [sp, #28]
  403a0e:	460a      	mov	r2, r1
  403a10:	4601      	mov	r1, r0
  403a12:	3104      	adds	r1, #4
  403a14:	8806      	ldrh	r6, [r0, #0]
  403a16:	9107      	str	r1, [sp, #28]
  403a18:	2700      	movs	r7, #0
  403a1a:	e720      	b.n	40385e <_vfiprintf_r+0x266>
  403a1c:	9608      	str	r6, [sp, #32]
  403a1e:	f043 0310 	orr.w	r3, r3, #16
  403a22:	e7e7      	b.n	4039f4 <_vfiprintf_r+0x3fc>
  403a24:	9608      	str	r6, [sp, #32]
  403a26:	f043 0310 	orr.w	r3, r3, #16
  403a2a:	e708      	b.n	40383e <_vfiprintf_r+0x246>
  403a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403a30:	f898 2000 	ldrb.w	r2, [r8]
  403a34:	e652      	b.n	4036dc <_vfiprintf_r+0xe4>
  403a36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403a3a:	2600      	movs	r6, #0
  403a3c:	f818 2b01 	ldrb.w	r2, [r8], #1
  403a40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403a44:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  403a48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403a4c:	2909      	cmp	r1, #9
  403a4e:	d9f5      	bls.n	403a3c <_vfiprintf_r+0x444>
  403a50:	e646      	b.n	4036e0 <_vfiprintf_r+0xe8>
  403a52:	9608      	str	r6, [sp, #32]
  403a54:	2800      	cmp	r0, #0
  403a56:	f040 8408 	bne.w	40426a <_vfiprintf_r+0xc72>
  403a5a:	f043 0310 	orr.w	r3, r3, #16
  403a5e:	069e      	lsls	r6, r3, #26
  403a60:	f100 834c 	bmi.w	4040fc <_vfiprintf_r+0xb04>
  403a64:	06dd      	lsls	r5, r3, #27
  403a66:	f100 82f3 	bmi.w	404050 <_vfiprintf_r+0xa58>
  403a6a:	0658      	lsls	r0, r3, #25
  403a6c:	f140 82f0 	bpl.w	404050 <_vfiprintf_r+0xa58>
  403a70:	9d07      	ldr	r5, [sp, #28]
  403a72:	f9b5 6000 	ldrsh.w	r6, [r5]
  403a76:	462a      	mov	r2, r5
  403a78:	17f7      	asrs	r7, r6, #31
  403a7a:	3204      	adds	r2, #4
  403a7c:	4630      	mov	r0, r6
  403a7e:	4639      	mov	r1, r7
  403a80:	9207      	str	r2, [sp, #28]
  403a82:	2800      	cmp	r0, #0
  403a84:	f171 0200 	sbcs.w	r2, r1, #0
  403a88:	f2c0 835d 	blt.w	404146 <_vfiprintf_r+0xb4e>
  403a8c:	1c61      	adds	r1, r4, #1
  403a8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403a92:	f04f 0201 	mov.w	r2, #1
  403a96:	f47f aeea 	bne.w	40386e <_vfiprintf_r+0x276>
  403a9a:	ea56 0107 	orrs.w	r1, r6, r7
  403a9e:	f000 824d 	beq.w	403f3c <_vfiprintf_r+0x944>
  403aa2:	9302      	str	r3, [sp, #8]
  403aa4:	2a01      	cmp	r2, #1
  403aa6:	f000 828c 	beq.w	403fc2 <_vfiprintf_r+0x9ca>
  403aaa:	2a02      	cmp	r2, #2
  403aac:	f040 825c 	bne.w	403f68 <_vfiprintf_r+0x970>
  403ab0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403ab2:	46cb      	mov	fp, r9
  403ab4:	0933      	lsrs	r3, r6, #4
  403ab6:	f006 010f 	and.w	r1, r6, #15
  403aba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403abe:	093a      	lsrs	r2, r7, #4
  403ac0:	461e      	mov	r6, r3
  403ac2:	4617      	mov	r7, r2
  403ac4:	5c43      	ldrb	r3, [r0, r1]
  403ac6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  403aca:	ea56 0307 	orrs.w	r3, r6, r7
  403ace:	d1f1      	bne.n	403ab4 <_vfiprintf_r+0x4bc>
  403ad0:	eba9 030b 	sub.w	r3, r9, fp
  403ad4:	9305      	str	r3, [sp, #20]
  403ad6:	e6e1      	b.n	40389c <_vfiprintf_r+0x2a4>
  403ad8:	2800      	cmp	r0, #0
  403ada:	f040 83c0 	bne.w	40425e <_vfiprintf_r+0xc66>
  403ade:	0699      	lsls	r1, r3, #26
  403ae0:	f100 8367 	bmi.w	4041b2 <_vfiprintf_r+0xbba>
  403ae4:	06da      	lsls	r2, r3, #27
  403ae6:	f100 80f1 	bmi.w	403ccc <_vfiprintf_r+0x6d4>
  403aea:	065b      	lsls	r3, r3, #25
  403aec:	f140 80ee 	bpl.w	403ccc <_vfiprintf_r+0x6d4>
  403af0:	9a07      	ldr	r2, [sp, #28]
  403af2:	6813      	ldr	r3, [r2, #0]
  403af4:	3204      	adds	r2, #4
  403af6:	9207      	str	r2, [sp, #28]
  403af8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403afc:	801a      	strh	r2, [r3, #0]
  403afe:	e5b8      	b.n	403672 <_vfiprintf_r+0x7a>
  403b00:	9807      	ldr	r0, [sp, #28]
  403b02:	4a3d      	ldr	r2, [pc, #244]	; (403bf8 <_vfiprintf_r+0x600>)
  403b04:	9608      	str	r6, [sp, #32]
  403b06:	920b      	str	r2, [sp, #44]	; 0x2c
  403b08:	6806      	ldr	r6, [r0, #0]
  403b0a:	2278      	movs	r2, #120	; 0x78
  403b0c:	2130      	movs	r1, #48	; 0x30
  403b0e:	3004      	adds	r0, #4
  403b10:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403b14:	f043 0302 	orr.w	r3, r3, #2
  403b18:	9007      	str	r0, [sp, #28]
  403b1a:	2700      	movs	r7, #0
  403b1c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403b20:	2202      	movs	r2, #2
  403b22:	e69c      	b.n	40385e <_vfiprintf_r+0x266>
  403b24:	9608      	str	r6, [sp, #32]
  403b26:	2800      	cmp	r0, #0
  403b28:	d099      	beq.n	403a5e <_vfiprintf_r+0x466>
  403b2a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403b2e:	e796      	b.n	403a5e <_vfiprintf_r+0x466>
  403b30:	f898 2000 	ldrb.w	r2, [r8]
  403b34:	2d00      	cmp	r5, #0
  403b36:	f47f add1 	bne.w	4036dc <_vfiprintf_r+0xe4>
  403b3a:	2001      	movs	r0, #1
  403b3c:	2520      	movs	r5, #32
  403b3e:	e5cd      	b.n	4036dc <_vfiprintf_r+0xe4>
  403b40:	f043 0301 	orr.w	r3, r3, #1
  403b44:	f898 2000 	ldrb.w	r2, [r8]
  403b48:	e5c8      	b.n	4036dc <_vfiprintf_r+0xe4>
  403b4a:	9608      	str	r6, [sp, #32]
  403b4c:	2800      	cmp	r0, #0
  403b4e:	f040 8393 	bne.w	404278 <_vfiprintf_r+0xc80>
  403b52:	4929      	ldr	r1, [pc, #164]	; (403bf8 <_vfiprintf_r+0x600>)
  403b54:	910b      	str	r1, [sp, #44]	; 0x2c
  403b56:	069f      	lsls	r7, r3, #26
  403b58:	f100 82e8 	bmi.w	40412c <_vfiprintf_r+0xb34>
  403b5c:	9807      	ldr	r0, [sp, #28]
  403b5e:	06de      	lsls	r6, r3, #27
  403b60:	4601      	mov	r1, r0
  403b62:	f100 8270 	bmi.w	404046 <_vfiprintf_r+0xa4e>
  403b66:	065d      	lsls	r5, r3, #25
  403b68:	f140 826d 	bpl.w	404046 <_vfiprintf_r+0xa4e>
  403b6c:	3104      	adds	r1, #4
  403b6e:	8806      	ldrh	r6, [r0, #0]
  403b70:	9107      	str	r1, [sp, #28]
  403b72:	2700      	movs	r7, #0
  403b74:	07d8      	lsls	r0, r3, #31
  403b76:	f140 8222 	bpl.w	403fbe <_vfiprintf_r+0x9c6>
  403b7a:	ea56 0107 	orrs.w	r1, r6, r7
  403b7e:	f000 821e 	beq.w	403fbe <_vfiprintf_r+0x9c6>
  403b82:	2130      	movs	r1, #48	; 0x30
  403b84:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403b88:	f043 0302 	orr.w	r3, r3, #2
  403b8c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403b90:	2202      	movs	r2, #2
  403b92:	e664      	b.n	40385e <_vfiprintf_r+0x266>
  403b94:	9608      	str	r6, [sp, #32]
  403b96:	2800      	cmp	r0, #0
  403b98:	f040 836b 	bne.w	404272 <_vfiprintf_r+0xc7a>
  403b9c:	4917      	ldr	r1, [pc, #92]	; (403bfc <_vfiprintf_r+0x604>)
  403b9e:	910b      	str	r1, [sp, #44]	; 0x2c
  403ba0:	e7d9      	b.n	403b56 <_vfiprintf_r+0x55e>
  403ba2:	9907      	ldr	r1, [sp, #28]
  403ba4:	9608      	str	r6, [sp, #32]
  403ba6:	680a      	ldr	r2, [r1, #0]
  403ba8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403bac:	f04f 0000 	mov.w	r0, #0
  403bb0:	460a      	mov	r2, r1
  403bb2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  403bb6:	3204      	adds	r2, #4
  403bb8:	2001      	movs	r0, #1
  403bba:	9001      	str	r0, [sp, #4]
  403bbc:	9207      	str	r2, [sp, #28]
  403bbe:	9005      	str	r0, [sp, #20]
  403bc0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403bc4:	9302      	str	r3, [sp, #8]
  403bc6:	2400      	movs	r4, #0
  403bc8:	e670      	b.n	4038ac <_vfiprintf_r+0x2b4>
  403bca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403bce:	f898 2000 	ldrb.w	r2, [r8]
  403bd2:	e583      	b.n	4036dc <_vfiprintf_r+0xe4>
  403bd4:	f898 2000 	ldrb.w	r2, [r8]
  403bd8:	2a6c      	cmp	r2, #108	; 0x6c
  403bda:	bf03      	ittte	eq
  403bdc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403be0:	f043 0320 	orreq.w	r3, r3, #32
  403be4:	f108 0801 	addeq.w	r8, r8, #1
  403be8:	f043 0310 	orrne.w	r3, r3, #16
  403bec:	e576      	b.n	4036dc <_vfiprintf_r+0xe4>
  403bee:	bf00      	nop
  403bf0:	00407a84 	.word	0x00407a84
  403bf4:	00407a94 	.word	0x00407a94
  403bf8:	00407a44 	.word	0x00407a44
  403bfc:	00407a30 	.word	0x00407a30
  403c00:	9907      	ldr	r1, [sp, #28]
  403c02:	680e      	ldr	r6, [r1, #0]
  403c04:	460a      	mov	r2, r1
  403c06:	2e00      	cmp	r6, #0
  403c08:	f102 0204 	add.w	r2, r2, #4
  403c0c:	f6ff ae0f 	blt.w	40382e <_vfiprintf_r+0x236>
  403c10:	9207      	str	r2, [sp, #28]
  403c12:	f898 2000 	ldrb.w	r2, [r8]
  403c16:	e561      	b.n	4036dc <_vfiprintf_r+0xe4>
  403c18:	f898 2000 	ldrb.w	r2, [r8]
  403c1c:	2001      	movs	r0, #1
  403c1e:	252b      	movs	r5, #43	; 0x2b
  403c20:	e55c      	b.n	4036dc <_vfiprintf_r+0xe4>
  403c22:	9907      	ldr	r1, [sp, #28]
  403c24:	9608      	str	r6, [sp, #32]
  403c26:	f8d1 b000 	ldr.w	fp, [r1]
  403c2a:	f04f 0200 	mov.w	r2, #0
  403c2e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403c32:	1d0e      	adds	r6, r1, #4
  403c34:	f1bb 0f00 	cmp.w	fp, #0
  403c38:	f000 82e5 	beq.w	404206 <_vfiprintf_r+0xc0e>
  403c3c:	1c67      	adds	r7, r4, #1
  403c3e:	f000 82c4 	beq.w	4041ca <_vfiprintf_r+0xbd2>
  403c42:	4622      	mov	r2, r4
  403c44:	2100      	movs	r1, #0
  403c46:	4658      	mov	r0, fp
  403c48:	9301      	str	r3, [sp, #4]
  403c4a:	f002 fba9 	bl	4063a0 <memchr>
  403c4e:	9b01      	ldr	r3, [sp, #4]
  403c50:	2800      	cmp	r0, #0
  403c52:	f000 82e5 	beq.w	404220 <_vfiprintf_r+0xc28>
  403c56:	eba0 020b 	sub.w	r2, r0, fp
  403c5a:	9205      	str	r2, [sp, #20]
  403c5c:	9607      	str	r6, [sp, #28]
  403c5e:	9302      	str	r3, [sp, #8]
  403c60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403c64:	2400      	movs	r4, #0
  403c66:	e619      	b.n	40389c <_vfiprintf_r+0x2a4>
  403c68:	f898 2000 	ldrb.w	r2, [r8]
  403c6c:	2a2a      	cmp	r2, #42	; 0x2a
  403c6e:	f108 0701 	add.w	r7, r8, #1
  403c72:	f000 82e9 	beq.w	404248 <_vfiprintf_r+0xc50>
  403c76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403c7a:	2909      	cmp	r1, #9
  403c7c:	46b8      	mov	r8, r7
  403c7e:	f04f 0400 	mov.w	r4, #0
  403c82:	f63f ad2d 	bhi.w	4036e0 <_vfiprintf_r+0xe8>
  403c86:	f818 2b01 	ldrb.w	r2, [r8], #1
  403c8a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403c8e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403c92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403c96:	2909      	cmp	r1, #9
  403c98:	d9f5      	bls.n	403c86 <_vfiprintf_r+0x68e>
  403c9a:	e521      	b.n	4036e0 <_vfiprintf_r+0xe8>
  403c9c:	f043 0320 	orr.w	r3, r3, #32
  403ca0:	f898 2000 	ldrb.w	r2, [r8]
  403ca4:	e51a      	b.n	4036dc <_vfiprintf_r+0xe4>
  403ca6:	9608      	str	r6, [sp, #32]
  403ca8:	2800      	cmp	r0, #0
  403caa:	f040 82db 	bne.w	404264 <_vfiprintf_r+0xc6c>
  403cae:	2a00      	cmp	r2, #0
  403cb0:	f000 80e7 	beq.w	403e82 <_vfiprintf_r+0x88a>
  403cb4:	2101      	movs	r1, #1
  403cb6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403cba:	f04f 0200 	mov.w	r2, #0
  403cbe:	9101      	str	r1, [sp, #4]
  403cc0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403cc4:	9105      	str	r1, [sp, #20]
  403cc6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403cca:	e77b      	b.n	403bc4 <_vfiprintf_r+0x5cc>
  403ccc:	9a07      	ldr	r2, [sp, #28]
  403cce:	6813      	ldr	r3, [r2, #0]
  403cd0:	3204      	adds	r2, #4
  403cd2:	9207      	str	r2, [sp, #28]
  403cd4:	9a03      	ldr	r2, [sp, #12]
  403cd6:	601a      	str	r2, [r3, #0]
  403cd8:	e4cb      	b.n	403672 <_vfiprintf_r+0x7a>
  403cda:	aa0f      	add	r2, sp, #60	; 0x3c
  403cdc:	9904      	ldr	r1, [sp, #16]
  403cde:	4620      	mov	r0, r4
  403ce0:	f7ff fc4a 	bl	403578 <__sprint_r.part.0>
  403ce4:	2800      	cmp	r0, #0
  403ce6:	f040 8139 	bne.w	403f5c <_vfiprintf_r+0x964>
  403cea:	9910      	ldr	r1, [sp, #64]	; 0x40
  403cec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403cee:	f101 0c01 	add.w	ip, r1, #1
  403cf2:	46ce      	mov	lr, r9
  403cf4:	e5ff      	b.n	4038f6 <_vfiprintf_r+0x2fe>
  403cf6:	9910      	ldr	r1, [sp, #64]	; 0x40
  403cf8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403cfa:	1c48      	adds	r0, r1, #1
  403cfc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403d00:	2d00      	cmp	r5, #0
  403d02:	f43f ae22 	beq.w	40394a <_vfiprintf_r+0x352>
  403d06:	3201      	adds	r2, #1
  403d08:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403d0c:	2101      	movs	r1, #1
  403d0e:	2807      	cmp	r0, #7
  403d10:	9211      	str	r2, [sp, #68]	; 0x44
  403d12:	9010      	str	r0, [sp, #64]	; 0x40
  403d14:	f8ca 5000 	str.w	r5, [sl]
  403d18:	f8ca 1004 	str.w	r1, [sl, #4]
  403d1c:	f340 8108 	ble.w	403f30 <_vfiprintf_r+0x938>
  403d20:	2a00      	cmp	r2, #0
  403d22:	f040 81bc 	bne.w	40409e <_vfiprintf_r+0xaa6>
  403d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d28:	2b00      	cmp	r3, #0
  403d2a:	f43f ae1f 	beq.w	40396c <_vfiprintf_r+0x374>
  403d2e:	ab0e      	add	r3, sp, #56	; 0x38
  403d30:	2202      	movs	r2, #2
  403d32:	4608      	mov	r0, r1
  403d34:	931c      	str	r3, [sp, #112]	; 0x70
  403d36:	921d      	str	r2, [sp, #116]	; 0x74
  403d38:	46ca      	mov	sl, r9
  403d3a:	4601      	mov	r1, r0
  403d3c:	f10a 0a08 	add.w	sl, sl, #8
  403d40:	3001      	adds	r0, #1
  403d42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d44:	2b80      	cmp	r3, #128	; 0x80
  403d46:	f43f ae19 	beq.w	40397c <_vfiprintf_r+0x384>
  403d4a:	9b05      	ldr	r3, [sp, #20]
  403d4c:	1ae4      	subs	r4, r4, r3
  403d4e:	2c00      	cmp	r4, #0
  403d50:	dd2e      	ble.n	403db0 <_vfiprintf_r+0x7b8>
  403d52:	2c10      	cmp	r4, #16
  403d54:	4db3      	ldr	r5, [pc, #716]	; (404024 <_vfiprintf_r+0xa2c>)
  403d56:	dd1e      	ble.n	403d96 <_vfiprintf_r+0x79e>
  403d58:	46d6      	mov	lr, sl
  403d5a:	2610      	movs	r6, #16
  403d5c:	9f06      	ldr	r7, [sp, #24]
  403d5e:	f8dd a010 	ldr.w	sl, [sp, #16]
  403d62:	e006      	b.n	403d72 <_vfiprintf_r+0x77a>
  403d64:	1c88      	adds	r0, r1, #2
  403d66:	f10e 0e08 	add.w	lr, lr, #8
  403d6a:	4619      	mov	r1, r3
  403d6c:	3c10      	subs	r4, #16
  403d6e:	2c10      	cmp	r4, #16
  403d70:	dd10      	ble.n	403d94 <_vfiprintf_r+0x79c>
  403d72:	1c4b      	adds	r3, r1, #1
  403d74:	3210      	adds	r2, #16
  403d76:	2b07      	cmp	r3, #7
  403d78:	9211      	str	r2, [sp, #68]	; 0x44
  403d7a:	e88e 0060 	stmia.w	lr, {r5, r6}
  403d7e:	9310      	str	r3, [sp, #64]	; 0x40
  403d80:	ddf0      	ble.n	403d64 <_vfiprintf_r+0x76c>
  403d82:	2a00      	cmp	r2, #0
  403d84:	d165      	bne.n	403e52 <_vfiprintf_r+0x85a>
  403d86:	3c10      	subs	r4, #16
  403d88:	2c10      	cmp	r4, #16
  403d8a:	f04f 0001 	mov.w	r0, #1
  403d8e:	4611      	mov	r1, r2
  403d90:	46ce      	mov	lr, r9
  403d92:	dcee      	bgt.n	403d72 <_vfiprintf_r+0x77a>
  403d94:	46f2      	mov	sl, lr
  403d96:	4422      	add	r2, r4
  403d98:	2807      	cmp	r0, #7
  403d9a:	9211      	str	r2, [sp, #68]	; 0x44
  403d9c:	f8ca 5000 	str.w	r5, [sl]
  403da0:	f8ca 4004 	str.w	r4, [sl, #4]
  403da4:	9010      	str	r0, [sp, #64]	; 0x40
  403da6:	f300 8085 	bgt.w	403eb4 <_vfiprintf_r+0x8bc>
  403daa:	f10a 0a08 	add.w	sl, sl, #8
  403dae:	3001      	adds	r0, #1
  403db0:	9905      	ldr	r1, [sp, #20]
  403db2:	f8ca b000 	str.w	fp, [sl]
  403db6:	440a      	add	r2, r1
  403db8:	2807      	cmp	r0, #7
  403dba:	9211      	str	r2, [sp, #68]	; 0x44
  403dbc:	f8ca 1004 	str.w	r1, [sl, #4]
  403dc0:	9010      	str	r0, [sp, #64]	; 0x40
  403dc2:	f340 8082 	ble.w	403eca <_vfiprintf_r+0x8d2>
  403dc6:	2a00      	cmp	r2, #0
  403dc8:	f040 8118 	bne.w	403ffc <_vfiprintf_r+0xa04>
  403dcc:	9b02      	ldr	r3, [sp, #8]
  403dce:	9210      	str	r2, [sp, #64]	; 0x40
  403dd0:	0758      	lsls	r0, r3, #29
  403dd2:	d535      	bpl.n	403e40 <_vfiprintf_r+0x848>
  403dd4:	9b08      	ldr	r3, [sp, #32]
  403dd6:	9901      	ldr	r1, [sp, #4]
  403dd8:	1a5c      	subs	r4, r3, r1
  403dda:	2c00      	cmp	r4, #0
  403ddc:	f340 80e7 	ble.w	403fae <_vfiprintf_r+0x9b6>
  403de0:	46ca      	mov	sl, r9
  403de2:	2c10      	cmp	r4, #16
  403de4:	f340 8218 	ble.w	404218 <_vfiprintf_r+0xc20>
  403de8:	9910      	ldr	r1, [sp, #64]	; 0x40
  403dea:	4e8f      	ldr	r6, [pc, #572]	; (404028 <_vfiprintf_r+0xa30>)
  403dec:	9f06      	ldr	r7, [sp, #24]
  403dee:	f8dd b010 	ldr.w	fp, [sp, #16]
  403df2:	2510      	movs	r5, #16
  403df4:	e006      	b.n	403e04 <_vfiprintf_r+0x80c>
  403df6:	1c88      	adds	r0, r1, #2
  403df8:	f10a 0a08 	add.w	sl, sl, #8
  403dfc:	4619      	mov	r1, r3
  403dfe:	3c10      	subs	r4, #16
  403e00:	2c10      	cmp	r4, #16
  403e02:	dd11      	ble.n	403e28 <_vfiprintf_r+0x830>
  403e04:	1c4b      	adds	r3, r1, #1
  403e06:	3210      	adds	r2, #16
  403e08:	2b07      	cmp	r3, #7
  403e0a:	9211      	str	r2, [sp, #68]	; 0x44
  403e0c:	f8ca 6000 	str.w	r6, [sl]
  403e10:	f8ca 5004 	str.w	r5, [sl, #4]
  403e14:	9310      	str	r3, [sp, #64]	; 0x40
  403e16:	ddee      	ble.n	403df6 <_vfiprintf_r+0x7fe>
  403e18:	bb42      	cbnz	r2, 403e6c <_vfiprintf_r+0x874>
  403e1a:	3c10      	subs	r4, #16
  403e1c:	2c10      	cmp	r4, #16
  403e1e:	f04f 0001 	mov.w	r0, #1
  403e22:	4611      	mov	r1, r2
  403e24:	46ca      	mov	sl, r9
  403e26:	dced      	bgt.n	403e04 <_vfiprintf_r+0x80c>
  403e28:	4422      	add	r2, r4
  403e2a:	2807      	cmp	r0, #7
  403e2c:	9211      	str	r2, [sp, #68]	; 0x44
  403e2e:	f8ca 6000 	str.w	r6, [sl]
  403e32:	f8ca 4004 	str.w	r4, [sl, #4]
  403e36:	9010      	str	r0, [sp, #64]	; 0x40
  403e38:	dd51      	ble.n	403ede <_vfiprintf_r+0x8e6>
  403e3a:	2a00      	cmp	r2, #0
  403e3c:	f040 819b 	bne.w	404176 <_vfiprintf_r+0xb7e>
  403e40:	9b03      	ldr	r3, [sp, #12]
  403e42:	9a08      	ldr	r2, [sp, #32]
  403e44:	9901      	ldr	r1, [sp, #4]
  403e46:	428a      	cmp	r2, r1
  403e48:	bfac      	ite	ge
  403e4a:	189b      	addge	r3, r3, r2
  403e4c:	185b      	addlt	r3, r3, r1
  403e4e:	9303      	str	r3, [sp, #12]
  403e50:	e04e      	b.n	403ef0 <_vfiprintf_r+0x8f8>
  403e52:	aa0f      	add	r2, sp, #60	; 0x3c
  403e54:	4651      	mov	r1, sl
  403e56:	4638      	mov	r0, r7
  403e58:	f7ff fb8e 	bl	403578 <__sprint_r.part.0>
  403e5c:	2800      	cmp	r0, #0
  403e5e:	f040 813f 	bne.w	4040e0 <_vfiprintf_r+0xae8>
  403e62:	9910      	ldr	r1, [sp, #64]	; 0x40
  403e64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e66:	1c48      	adds	r0, r1, #1
  403e68:	46ce      	mov	lr, r9
  403e6a:	e77f      	b.n	403d6c <_vfiprintf_r+0x774>
  403e6c:	aa0f      	add	r2, sp, #60	; 0x3c
  403e6e:	4659      	mov	r1, fp
  403e70:	4638      	mov	r0, r7
  403e72:	f7ff fb81 	bl	403578 <__sprint_r.part.0>
  403e76:	b960      	cbnz	r0, 403e92 <_vfiprintf_r+0x89a>
  403e78:	9910      	ldr	r1, [sp, #64]	; 0x40
  403e7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e7c:	1c48      	adds	r0, r1, #1
  403e7e:	46ca      	mov	sl, r9
  403e80:	e7bd      	b.n	403dfe <_vfiprintf_r+0x806>
  403e82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e84:	f8dd b010 	ldr.w	fp, [sp, #16]
  403e88:	2b00      	cmp	r3, #0
  403e8a:	f040 81d4 	bne.w	404236 <_vfiprintf_r+0xc3e>
  403e8e:	2300      	movs	r3, #0
  403e90:	9310      	str	r3, [sp, #64]	; 0x40
  403e92:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403e96:	f013 0f01 	tst.w	r3, #1
  403e9a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403e9e:	d102      	bne.n	403ea6 <_vfiprintf_r+0x8ae>
  403ea0:	059a      	lsls	r2, r3, #22
  403ea2:	f140 80de 	bpl.w	404062 <_vfiprintf_r+0xa6a>
  403ea6:	065b      	lsls	r3, r3, #25
  403ea8:	f53f acb2 	bmi.w	403810 <_vfiprintf_r+0x218>
  403eac:	9803      	ldr	r0, [sp, #12]
  403eae:	b02d      	add	sp, #180	; 0xb4
  403eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eb4:	2a00      	cmp	r2, #0
  403eb6:	f040 8106 	bne.w	4040c6 <_vfiprintf_r+0xace>
  403eba:	9a05      	ldr	r2, [sp, #20]
  403ebc:	921d      	str	r2, [sp, #116]	; 0x74
  403ebe:	2301      	movs	r3, #1
  403ec0:	9211      	str	r2, [sp, #68]	; 0x44
  403ec2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  403ec6:	9310      	str	r3, [sp, #64]	; 0x40
  403ec8:	46ca      	mov	sl, r9
  403eca:	f10a 0a08 	add.w	sl, sl, #8
  403ece:	9b02      	ldr	r3, [sp, #8]
  403ed0:	0759      	lsls	r1, r3, #29
  403ed2:	d504      	bpl.n	403ede <_vfiprintf_r+0x8e6>
  403ed4:	9b08      	ldr	r3, [sp, #32]
  403ed6:	9901      	ldr	r1, [sp, #4]
  403ed8:	1a5c      	subs	r4, r3, r1
  403eda:	2c00      	cmp	r4, #0
  403edc:	dc81      	bgt.n	403de2 <_vfiprintf_r+0x7ea>
  403ede:	9b03      	ldr	r3, [sp, #12]
  403ee0:	9908      	ldr	r1, [sp, #32]
  403ee2:	9801      	ldr	r0, [sp, #4]
  403ee4:	4281      	cmp	r1, r0
  403ee6:	bfac      	ite	ge
  403ee8:	185b      	addge	r3, r3, r1
  403eea:	181b      	addlt	r3, r3, r0
  403eec:	9303      	str	r3, [sp, #12]
  403eee:	bb72      	cbnz	r2, 403f4e <_vfiprintf_r+0x956>
  403ef0:	2300      	movs	r3, #0
  403ef2:	9310      	str	r3, [sp, #64]	; 0x40
  403ef4:	46ca      	mov	sl, r9
  403ef6:	f7ff bbbc 	b.w	403672 <_vfiprintf_r+0x7a>
  403efa:	aa0f      	add	r2, sp, #60	; 0x3c
  403efc:	9904      	ldr	r1, [sp, #16]
  403efe:	4620      	mov	r0, r4
  403f00:	f7ff fb3a 	bl	403578 <__sprint_r.part.0>
  403f04:	bb50      	cbnz	r0, 403f5c <_vfiprintf_r+0x964>
  403f06:	9910      	ldr	r1, [sp, #64]	; 0x40
  403f08:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403f0a:	f101 0e01 	add.w	lr, r1, #1
  403f0e:	46cc      	mov	ip, r9
  403f10:	e548      	b.n	4039a4 <_vfiprintf_r+0x3ac>
  403f12:	2a00      	cmp	r2, #0
  403f14:	f040 8140 	bne.w	404198 <_vfiprintf_r+0xba0>
  403f18:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403f1c:	2900      	cmp	r1, #0
  403f1e:	f000 811b 	beq.w	404158 <_vfiprintf_r+0xb60>
  403f22:	2201      	movs	r2, #1
  403f24:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  403f28:	4610      	mov	r0, r2
  403f2a:	921d      	str	r2, [sp, #116]	; 0x74
  403f2c:	911c      	str	r1, [sp, #112]	; 0x70
  403f2e:	46ca      	mov	sl, r9
  403f30:	4601      	mov	r1, r0
  403f32:	f10a 0a08 	add.w	sl, sl, #8
  403f36:	3001      	adds	r0, #1
  403f38:	e507      	b.n	40394a <_vfiprintf_r+0x352>
  403f3a:	9b02      	ldr	r3, [sp, #8]
  403f3c:	2a01      	cmp	r2, #1
  403f3e:	f000 8098 	beq.w	404072 <_vfiprintf_r+0xa7a>
  403f42:	2a02      	cmp	r2, #2
  403f44:	d10d      	bne.n	403f62 <_vfiprintf_r+0x96a>
  403f46:	9302      	str	r3, [sp, #8]
  403f48:	2600      	movs	r6, #0
  403f4a:	2700      	movs	r7, #0
  403f4c:	e5b0      	b.n	403ab0 <_vfiprintf_r+0x4b8>
  403f4e:	aa0f      	add	r2, sp, #60	; 0x3c
  403f50:	9904      	ldr	r1, [sp, #16]
  403f52:	9806      	ldr	r0, [sp, #24]
  403f54:	f7ff fb10 	bl	403578 <__sprint_r.part.0>
  403f58:	2800      	cmp	r0, #0
  403f5a:	d0c9      	beq.n	403ef0 <_vfiprintf_r+0x8f8>
  403f5c:	f8dd b010 	ldr.w	fp, [sp, #16]
  403f60:	e797      	b.n	403e92 <_vfiprintf_r+0x89a>
  403f62:	9302      	str	r3, [sp, #8]
  403f64:	2600      	movs	r6, #0
  403f66:	2700      	movs	r7, #0
  403f68:	4649      	mov	r1, r9
  403f6a:	e000      	b.n	403f6e <_vfiprintf_r+0x976>
  403f6c:	4659      	mov	r1, fp
  403f6e:	08f2      	lsrs	r2, r6, #3
  403f70:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403f74:	08f8      	lsrs	r0, r7, #3
  403f76:	f006 0307 	and.w	r3, r6, #7
  403f7a:	4607      	mov	r7, r0
  403f7c:	4616      	mov	r6, r2
  403f7e:	3330      	adds	r3, #48	; 0x30
  403f80:	ea56 0207 	orrs.w	r2, r6, r7
  403f84:	f801 3c01 	strb.w	r3, [r1, #-1]
  403f88:	f101 3bff 	add.w	fp, r1, #4294967295
  403f8c:	d1ee      	bne.n	403f6c <_vfiprintf_r+0x974>
  403f8e:	9a02      	ldr	r2, [sp, #8]
  403f90:	07d6      	lsls	r6, r2, #31
  403f92:	f57f ad9d 	bpl.w	403ad0 <_vfiprintf_r+0x4d8>
  403f96:	2b30      	cmp	r3, #48	; 0x30
  403f98:	f43f ad9a 	beq.w	403ad0 <_vfiprintf_r+0x4d8>
  403f9c:	3902      	subs	r1, #2
  403f9e:	2330      	movs	r3, #48	; 0x30
  403fa0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403fa4:	eba9 0301 	sub.w	r3, r9, r1
  403fa8:	9305      	str	r3, [sp, #20]
  403faa:	468b      	mov	fp, r1
  403fac:	e476      	b.n	40389c <_vfiprintf_r+0x2a4>
  403fae:	9b03      	ldr	r3, [sp, #12]
  403fb0:	9a08      	ldr	r2, [sp, #32]
  403fb2:	428a      	cmp	r2, r1
  403fb4:	bfac      	ite	ge
  403fb6:	189b      	addge	r3, r3, r2
  403fb8:	185b      	addlt	r3, r3, r1
  403fba:	9303      	str	r3, [sp, #12]
  403fbc:	e798      	b.n	403ef0 <_vfiprintf_r+0x8f8>
  403fbe:	2202      	movs	r2, #2
  403fc0:	e44d      	b.n	40385e <_vfiprintf_r+0x266>
  403fc2:	2f00      	cmp	r7, #0
  403fc4:	bf08      	it	eq
  403fc6:	2e0a      	cmpeq	r6, #10
  403fc8:	d352      	bcc.n	404070 <_vfiprintf_r+0xa78>
  403fca:	46cb      	mov	fp, r9
  403fcc:	4630      	mov	r0, r6
  403fce:	4639      	mov	r1, r7
  403fd0:	220a      	movs	r2, #10
  403fd2:	2300      	movs	r3, #0
  403fd4:	f003 fb4e 	bl	407674 <__aeabi_uldivmod>
  403fd8:	3230      	adds	r2, #48	; 0x30
  403fda:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403fde:	4630      	mov	r0, r6
  403fe0:	4639      	mov	r1, r7
  403fe2:	2300      	movs	r3, #0
  403fe4:	220a      	movs	r2, #10
  403fe6:	f003 fb45 	bl	407674 <__aeabi_uldivmod>
  403fea:	4606      	mov	r6, r0
  403fec:	460f      	mov	r7, r1
  403fee:	ea56 0307 	orrs.w	r3, r6, r7
  403ff2:	d1eb      	bne.n	403fcc <_vfiprintf_r+0x9d4>
  403ff4:	e56c      	b.n	403ad0 <_vfiprintf_r+0x4d8>
  403ff6:	9405      	str	r4, [sp, #20]
  403ff8:	46cb      	mov	fp, r9
  403ffa:	e44f      	b.n	40389c <_vfiprintf_r+0x2a4>
  403ffc:	aa0f      	add	r2, sp, #60	; 0x3c
  403ffe:	9904      	ldr	r1, [sp, #16]
  404000:	9806      	ldr	r0, [sp, #24]
  404002:	f7ff fab9 	bl	403578 <__sprint_r.part.0>
  404006:	2800      	cmp	r0, #0
  404008:	d1a8      	bne.n	403f5c <_vfiprintf_r+0x964>
  40400a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40400c:	46ca      	mov	sl, r9
  40400e:	e75e      	b.n	403ece <_vfiprintf_r+0x8d6>
  404010:	aa0f      	add	r2, sp, #60	; 0x3c
  404012:	9904      	ldr	r1, [sp, #16]
  404014:	9806      	ldr	r0, [sp, #24]
  404016:	f7ff faaf 	bl	403578 <__sprint_r.part.0>
  40401a:	2800      	cmp	r0, #0
  40401c:	d19e      	bne.n	403f5c <_vfiprintf_r+0x964>
  40401e:	46ca      	mov	sl, r9
  404020:	f7ff bbc0 	b.w	4037a4 <_vfiprintf_r+0x1ac>
  404024:	00407a94 	.word	0x00407a94
  404028:	00407a84 	.word	0x00407a84
  40402c:	3104      	adds	r1, #4
  40402e:	6816      	ldr	r6, [r2, #0]
  404030:	9107      	str	r1, [sp, #28]
  404032:	2201      	movs	r2, #1
  404034:	2700      	movs	r7, #0
  404036:	e412      	b.n	40385e <_vfiprintf_r+0x266>
  404038:	9807      	ldr	r0, [sp, #28]
  40403a:	4601      	mov	r1, r0
  40403c:	3104      	adds	r1, #4
  40403e:	6806      	ldr	r6, [r0, #0]
  404040:	9107      	str	r1, [sp, #28]
  404042:	2700      	movs	r7, #0
  404044:	e40b      	b.n	40385e <_vfiprintf_r+0x266>
  404046:	680e      	ldr	r6, [r1, #0]
  404048:	3104      	adds	r1, #4
  40404a:	9107      	str	r1, [sp, #28]
  40404c:	2700      	movs	r7, #0
  40404e:	e591      	b.n	403b74 <_vfiprintf_r+0x57c>
  404050:	9907      	ldr	r1, [sp, #28]
  404052:	680e      	ldr	r6, [r1, #0]
  404054:	460a      	mov	r2, r1
  404056:	17f7      	asrs	r7, r6, #31
  404058:	3204      	adds	r2, #4
  40405a:	9207      	str	r2, [sp, #28]
  40405c:	4630      	mov	r0, r6
  40405e:	4639      	mov	r1, r7
  404060:	e50f      	b.n	403a82 <_vfiprintf_r+0x48a>
  404062:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404066:	f001 fe4d 	bl	405d04 <__retarget_lock_release_recursive>
  40406a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40406e:	e71a      	b.n	403ea6 <_vfiprintf_r+0x8ae>
  404070:	9b02      	ldr	r3, [sp, #8]
  404072:	9302      	str	r3, [sp, #8]
  404074:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404078:	3630      	adds	r6, #48	; 0x30
  40407a:	2301      	movs	r3, #1
  40407c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404080:	9305      	str	r3, [sp, #20]
  404082:	e40b      	b.n	40389c <_vfiprintf_r+0x2a4>
  404084:	aa0f      	add	r2, sp, #60	; 0x3c
  404086:	9904      	ldr	r1, [sp, #16]
  404088:	9806      	ldr	r0, [sp, #24]
  40408a:	f7ff fa75 	bl	403578 <__sprint_r.part.0>
  40408e:	2800      	cmp	r0, #0
  404090:	f47f af64 	bne.w	403f5c <_vfiprintf_r+0x964>
  404094:	9910      	ldr	r1, [sp, #64]	; 0x40
  404096:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404098:	1c48      	adds	r0, r1, #1
  40409a:	46ca      	mov	sl, r9
  40409c:	e651      	b.n	403d42 <_vfiprintf_r+0x74a>
  40409e:	aa0f      	add	r2, sp, #60	; 0x3c
  4040a0:	9904      	ldr	r1, [sp, #16]
  4040a2:	9806      	ldr	r0, [sp, #24]
  4040a4:	f7ff fa68 	bl	403578 <__sprint_r.part.0>
  4040a8:	2800      	cmp	r0, #0
  4040aa:	f47f af57 	bne.w	403f5c <_vfiprintf_r+0x964>
  4040ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4040b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4040b2:	1c48      	adds	r0, r1, #1
  4040b4:	46ca      	mov	sl, r9
  4040b6:	e448      	b.n	40394a <_vfiprintf_r+0x352>
  4040b8:	2a00      	cmp	r2, #0
  4040ba:	f040 8091 	bne.w	4041e0 <_vfiprintf_r+0xbe8>
  4040be:	2001      	movs	r0, #1
  4040c0:	4611      	mov	r1, r2
  4040c2:	46ca      	mov	sl, r9
  4040c4:	e641      	b.n	403d4a <_vfiprintf_r+0x752>
  4040c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4040c8:	9904      	ldr	r1, [sp, #16]
  4040ca:	9806      	ldr	r0, [sp, #24]
  4040cc:	f7ff fa54 	bl	403578 <__sprint_r.part.0>
  4040d0:	2800      	cmp	r0, #0
  4040d2:	f47f af43 	bne.w	403f5c <_vfiprintf_r+0x964>
  4040d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4040d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4040da:	3001      	adds	r0, #1
  4040dc:	46ca      	mov	sl, r9
  4040de:	e667      	b.n	403db0 <_vfiprintf_r+0x7b8>
  4040e0:	46d3      	mov	fp, sl
  4040e2:	e6d6      	b.n	403e92 <_vfiprintf_r+0x89a>
  4040e4:	9e07      	ldr	r6, [sp, #28]
  4040e6:	3607      	adds	r6, #7
  4040e8:	f026 0207 	bic.w	r2, r6, #7
  4040ec:	f102 0108 	add.w	r1, r2, #8
  4040f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4040f4:	9107      	str	r1, [sp, #28]
  4040f6:	2201      	movs	r2, #1
  4040f8:	f7ff bbb1 	b.w	40385e <_vfiprintf_r+0x266>
  4040fc:	9e07      	ldr	r6, [sp, #28]
  4040fe:	3607      	adds	r6, #7
  404100:	f026 0607 	bic.w	r6, r6, #7
  404104:	e9d6 0100 	ldrd	r0, r1, [r6]
  404108:	f106 0208 	add.w	r2, r6, #8
  40410c:	9207      	str	r2, [sp, #28]
  40410e:	4606      	mov	r6, r0
  404110:	460f      	mov	r7, r1
  404112:	e4b6      	b.n	403a82 <_vfiprintf_r+0x48a>
  404114:	9e07      	ldr	r6, [sp, #28]
  404116:	3607      	adds	r6, #7
  404118:	f026 0207 	bic.w	r2, r6, #7
  40411c:	f102 0108 	add.w	r1, r2, #8
  404120:	e9d2 6700 	ldrd	r6, r7, [r2]
  404124:	9107      	str	r1, [sp, #28]
  404126:	2200      	movs	r2, #0
  404128:	f7ff bb99 	b.w	40385e <_vfiprintf_r+0x266>
  40412c:	9e07      	ldr	r6, [sp, #28]
  40412e:	3607      	adds	r6, #7
  404130:	f026 0107 	bic.w	r1, r6, #7
  404134:	f101 0008 	add.w	r0, r1, #8
  404138:	9007      	str	r0, [sp, #28]
  40413a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40413e:	e519      	b.n	403b74 <_vfiprintf_r+0x57c>
  404140:	46cb      	mov	fp, r9
  404142:	f7ff bbab 	b.w	40389c <_vfiprintf_r+0x2a4>
  404146:	252d      	movs	r5, #45	; 0x2d
  404148:	4276      	negs	r6, r6
  40414a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40414e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404152:	2201      	movs	r2, #1
  404154:	f7ff bb88 	b.w	403868 <_vfiprintf_r+0x270>
  404158:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40415a:	b9b3      	cbnz	r3, 40418a <_vfiprintf_r+0xb92>
  40415c:	4611      	mov	r1, r2
  40415e:	2001      	movs	r0, #1
  404160:	46ca      	mov	sl, r9
  404162:	e5f2      	b.n	403d4a <_vfiprintf_r+0x752>
  404164:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404168:	f001 fdcc 	bl	405d04 <__retarget_lock_release_recursive>
  40416c:	f04f 33ff 	mov.w	r3, #4294967295
  404170:	9303      	str	r3, [sp, #12]
  404172:	f7ff bb50 	b.w	403816 <_vfiprintf_r+0x21e>
  404176:	aa0f      	add	r2, sp, #60	; 0x3c
  404178:	9904      	ldr	r1, [sp, #16]
  40417a:	9806      	ldr	r0, [sp, #24]
  40417c:	f7ff f9fc 	bl	403578 <__sprint_r.part.0>
  404180:	2800      	cmp	r0, #0
  404182:	f47f aeeb 	bne.w	403f5c <_vfiprintf_r+0x964>
  404186:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404188:	e6a9      	b.n	403ede <_vfiprintf_r+0x8e6>
  40418a:	ab0e      	add	r3, sp, #56	; 0x38
  40418c:	2202      	movs	r2, #2
  40418e:	931c      	str	r3, [sp, #112]	; 0x70
  404190:	921d      	str	r2, [sp, #116]	; 0x74
  404192:	2001      	movs	r0, #1
  404194:	46ca      	mov	sl, r9
  404196:	e5d0      	b.n	403d3a <_vfiprintf_r+0x742>
  404198:	aa0f      	add	r2, sp, #60	; 0x3c
  40419a:	9904      	ldr	r1, [sp, #16]
  40419c:	9806      	ldr	r0, [sp, #24]
  40419e:	f7ff f9eb 	bl	403578 <__sprint_r.part.0>
  4041a2:	2800      	cmp	r0, #0
  4041a4:	f47f aeda 	bne.w	403f5c <_vfiprintf_r+0x964>
  4041a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4041aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4041ac:	1c48      	adds	r0, r1, #1
  4041ae:	46ca      	mov	sl, r9
  4041b0:	e5a4      	b.n	403cfc <_vfiprintf_r+0x704>
  4041b2:	9a07      	ldr	r2, [sp, #28]
  4041b4:	9903      	ldr	r1, [sp, #12]
  4041b6:	6813      	ldr	r3, [r2, #0]
  4041b8:	17cd      	asrs	r5, r1, #31
  4041ba:	4608      	mov	r0, r1
  4041bc:	3204      	adds	r2, #4
  4041be:	4629      	mov	r1, r5
  4041c0:	9207      	str	r2, [sp, #28]
  4041c2:	e9c3 0100 	strd	r0, r1, [r3]
  4041c6:	f7ff ba54 	b.w	403672 <_vfiprintf_r+0x7a>
  4041ca:	4658      	mov	r0, fp
  4041cc:	9607      	str	r6, [sp, #28]
  4041ce:	9302      	str	r3, [sp, #8]
  4041d0:	f7fd ff36 	bl	402040 <strlen>
  4041d4:	2400      	movs	r4, #0
  4041d6:	9005      	str	r0, [sp, #20]
  4041d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4041dc:	f7ff bb5e 	b.w	40389c <_vfiprintf_r+0x2a4>
  4041e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4041e2:	9904      	ldr	r1, [sp, #16]
  4041e4:	9806      	ldr	r0, [sp, #24]
  4041e6:	f7ff f9c7 	bl	403578 <__sprint_r.part.0>
  4041ea:	2800      	cmp	r0, #0
  4041ec:	f47f aeb6 	bne.w	403f5c <_vfiprintf_r+0x964>
  4041f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4041f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4041f4:	1c48      	adds	r0, r1, #1
  4041f6:	46ca      	mov	sl, r9
  4041f8:	e5a7      	b.n	403d4a <_vfiprintf_r+0x752>
  4041fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4041fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4041fe:	4e20      	ldr	r6, [pc, #128]	; (404280 <_vfiprintf_r+0xc88>)
  404200:	3101      	adds	r1, #1
  404202:	f7ff bb90 	b.w	403926 <_vfiprintf_r+0x32e>
  404206:	2c06      	cmp	r4, #6
  404208:	bf28      	it	cs
  40420a:	2406      	movcs	r4, #6
  40420c:	9405      	str	r4, [sp, #20]
  40420e:	9607      	str	r6, [sp, #28]
  404210:	9401      	str	r4, [sp, #4]
  404212:	f8df b070 	ldr.w	fp, [pc, #112]	; 404284 <_vfiprintf_r+0xc8c>
  404216:	e4d5      	b.n	403bc4 <_vfiprintf_r+0x5cc>
  404218:	9810      	ldr	r0, [sp, #64]	; 0x40
  40421a:	4e19      	ldr	r6, [pc, #100]	; (404280 <_vfiprintf_r+0xc88>)
  40421c:	3001      	adds	r0, #1
  40421e:	e603      	b.n	403e28 <_vfiprintf_r+0x830>
  404220:	9405      	str	r4, [sp, #20]
  404222:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404226:	9607      	str	r6, [sp, #28]
  404228:	9302      	str	r3, [sp, #8]
  40422a:	4604      	mov	r4, r0
  40422c:	f7ff bb36 	b.w	40389c <_vfiprintf_r+0x2a4>
  404230:	4686      	mov	lr, r0
  404232:	f7ff bbce 	b.w	4039d2 <_vfiprintf_r+0x3da>
  404236:	9806      	ldr	r0, [sp, #24]
  404238:	aa0f      	add	r2, sp, #60	; 0x3c
  40423a:	4659      	mov	r1, fp
  40423c:	f7ff f99c 	bl	403578 <__sprint_r.part.0>
  404240:	2800      	cmp	r0, #0
  404242:	f43f ae24 	beq.w	403e8e <_vfiprintf_r+0x896>
  404246:	e624      	b.n	403e92 <_vfiprintf_r+0x89a>
  404248:	9907      	ldr	r1, [sp, #28]
  40424a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40424e:	680c      	ldr	r4, [r1, #0]
  404250:	3104      	adds	r1, #4
  404252:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  404256:	46b8      	mov	r8, r7
  404258:	9107      	str	r1, [sp, #28]
  40425a:	f7ff ba3f 	b.w	4036dc <_vfiprintf_r+0xe4>
  40425e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404262:	e43c      	b.n	403ade <_vfiprintf_r+0x4e6>
  404264:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404268:	e521      	b.n	403cae <_vfiprintf_r+0x6b6>
  40426a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40426e:	f7ff bbf4 	b.w	403a5a <_vfiprintf_r+0x462>
  404272:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404276:	e491      	b.n	403b9c <_vfiprintf_r+0x5a4>
  404278:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40427c:	e469      	b.n	403b52 <_vfiprintf_r+0x55a>
  40427e:	bf00      	nop
  404280:	00407a84 	.word	0x00407a84
  404284:	00407a58 	.word	0x00407a58

00404288 <__sbprintf>:
  404288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40428c:	460c      	mov	r4, r1
  40428e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404292:	8989      	ldrh	r1, [r1, #12]
  404294:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404296:	89e5      	ldrh	r5, [r4, #14]
  404298:	9619      	str	r6, [sp, #100]	; 0x64
  40429a:	f021 0102 	bic.w	r1, r1, #2
  40429e:	4606      	mov	r6, r0
  4042a0:	69e0      	ldr	r0, [r4, #28]
  4042a2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4042a6:	4617      	mov	r7, r2
  4042a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4042ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4042ae:	f8ad 500e 	strh.w	r5, [sp, #14]
  4042b2:	4698      	mov	r8, r3
  4042b4:	ad1a      	add	r5, sp, #104	; 0x68
  4042b6:	2300      	movs	r3, #0
  4042b8:	9007      	str	r0, [sp, #28]
  4042ba:	a816      	add	r0, sp, #88	; 0x58
  4042bc:	9209      	str	r2, [sp, #36]	; 0x24
  4042be:	9306      	str	r3, [sp, #24]
  4042c0:	9500      	str	r5, [sp, #0]
  4042c2:	9504      	str	r5, [sp, #16]
  4042c4:	9102      	str	r1, [sp, #8]
  4042c6:	9105      	str	r1, [sp, #20]
  4042c8:	f001 fd16 	bl	405cf8 <__retarget_lock_init_recursive>
  4042cc:	4643      	mov	r3, r8
  4042ce:	463a      	mov	r2, r7
  4042d0:	4669      	mov	r1, sp
  4042d2:	4630      	mov	r0, r6
  4042d4:	f7ff f990 	bl	4035f8 <_vfiprintf_r>
  4042d8:	1e05      	subs	r5, r0, #0
  4042da:	db07      	blt.n	4042ec <__sbprintf+0x64>
  4042dc:	4630      	mov	r0, r6
  4042de:	4669      	mov	r1, sp
  4042e0:	f001 f8e8 	bl	4054b4 <_fflush_r>
  4042e4:	2800      	cmp	r0, #0
  4042e6:	bf18      	it	ne
  4042e8:	f04f 35ff 	movne.w	r5, #4294967295
  4042ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4042f0:	065b      	lsls	r3, r3, #25
  4042f2:	d503      	bpl.n	4042fc <__sbprintf+0x74>
  4042f4:	89a3      	ldrh	r3, [r4, #12]
  4042f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4042fa:	81a3      	strh	r3, [r4, #12]
  4042fc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4042fe:	f001 fcfd 	bl	405cfc <__retarget_lock_close_recursive>
  404302:	4628      	mov	r0, r5
  404304:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040430c <__swsetup_r>:
  40430c:	b538      	push	{r3, r4, r5, lr}
  40430e:	4b30      	ldr	r3, [pc, #192]	; (4043d0 <__swsetup_r+0xc4>)
  404310:	681b      	ldr	r3, [r3, #0]
  404312:	4605      	mov	r5, r0
  404314:	460c      	mov	r4, r1
  404316:	b113      	cbz	r3, 40431e <__swsetup_r+0x12>
  404318:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40431a:	2a00      	cmp	r2, #0
  40431c:	d038      	beq.n	404390 <__swsetup_r+0x84>
  40431e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404322:	b293      	uxth	r3, r2
  404324:	0718      	lsls	r0, r3, #28
  404326:	d50c      	bpl.n	404342 <__swsetup_r+0x36>
  404328:	6920      	ldr	r0, [r4, #16]
  40432a:	b1a8      	cbz	r0, 404358 <__swsetup_r+0x4c>
  40432c:	f013 0201 	ands.w	r2, r3, #1
  404330:	d01e      	beq.n	404370 <__swsetup_r+0x64>
  404332:	6963      	ldr	r3, [r4, #20]
  404334:	2200      	movs	r2, #0
  404336:	425b      	negs	r3, r3
  404338:	61a3      	str	r3, [r4, #24]
  40433a:	60a2      	str	r2, [r4, #8]
  40433c:	b1f0      	cbz	r0, 40437c <__swsetup_r+0x70>
  40433e:	2000      	movs	r0, #0
  404340:	bd38      	pop	{r3, r4, r5, pc}
  404342:	06d9      	lsls	r1, r3, #27
  404344:	d53c      	bpl.n	4043c0 <__swsetup_r+0xb4>
  404346:	0758      	lsls	r0, r3, #29
  404348:	d426      	bmi.n	404398 <__swsetup_r+0x8c>
  40434a:	6920      	ldr	r0, [r4, #16]
  40434c:	f042 0308 	orr.w	r3, r2, #8
  404350:	81a3      	strh	r3, [r4, #12]
  404352:	b29b      	uxth	r3, r3
  404354:	2800      	cmp	r0, #0
  404356:	d1e9      	bne.n	40432c <__swsetup_r+0x20>
  404358:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40435c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404360:	d0e4      	beq.n	40432c <__swsetup_r+0x20>
  404362:	4628      	mov	r0, r5
  404364:	4621      	mov	r1, r4
  404366:	f001 fcfd 	bl	405d64 <__smakebuf_r>
  40436a:	89a3      	ldrh	r3, [r4, #12]
  40436c:	6920      	ldr	r0, [r4, #16]
  40436e:	e7dd      	b.n	40432c <__swsetup_r+0x20>
  404370:	0799      	lsls	r1, r3, #30
  404372:	bf58      	it	pl
  404374:	6962      	ldrpl	r2, [r4, #20]
  404376:	60a2      	str	r2, [r4, #8]
  404378:	2800      	cmp	r0, #0
  40437a:	d1e0      	bne.n	40433e <__swsetup_r+0x32>
  40437c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404380:	061a      	lsls	r2, r3, #24
  404382:	d5dd      	bpl.n	404340 <__swsetup_r+0x34>
  404384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404388:	81a3      	strh	r3, [r4, #12]
  40438a:	f04f 30ff 	mov.w	r0, #4294967295
  40438e:	bd38      	pop	{r3, r4, r5, pc}
  404390:	4618      	mov	r0, r3
  404392:	f001 f8e7 	bl	405564 <__sinit>
  404396:	e7c2      	b.n	40431e <__swsetup_r+0x12>
  404398:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40439a:	b151      	cbz	r1, 4043b2 <__swsetup_r+0xa6>
  40439c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4043a0:	4299      	cmp	r1, r3
  4043a2:	d004      	beq.n	4043ae <__swsetup_r+0xa2>
  4043a4:	4628      	mov	r0, r5
  4043a6:	f001 fa03 	bl	4057b0 <_free_r>
  4043aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4043ae:	2300      	movs	r3, #0
  4043b0:	6323      	str	r3, [r4, #48]	; 0x30
  4043b2:	2300      	movs	r3, #0
  4043b4:	6920      	ldr	r0, [r4, #16]
  4043b6:	6063      	str	r3, [r4, #4]
  4043b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4043bc:	6020      	str	r0, [r4, #0]
  4043be:	e7c5      	b.n	40434c <__swsetup_r+0x40>
  4043c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4043c4:	2309      	movs	r3, #9
  4043c6:	602b      	str	r3, [r5, #0]
  4043c8:	f04f 30ff 	mov.w	r0, #4294967295
  4043cc:	81a2      	strh	r2, [r4, #12]
  4043ce:	bd38      	pop	{r3, r4, r5, pc}
  4043d0:	20000020 	.word	0x20000020

004043d4 <register_fini>:
  4043d4:	4b02      	ldr	r3, [pc, #8]	; (4043e0 <register_fini+0xc>)
  4043d6:	b113      	cbz	r3, 4043de <register_fini+0xa>
  4043d8:	4802      	ldr	r0, [pc, #8]	; (4043e4 <register_fini+0x10>)
  4043da:	f000 b805 	b.w	4043e8 <atexit>
  4043de:	4770      	bx	lr
  4043e0:	00000000 	.word	0x00000000
  4043e4:	004055d5 	.word	0x004055d5

004043e8 <atexit>:
  4043e8:	2300      	movs	r3, #0
  4043ea:	4601      	mov	r1, r0
  4043ec:	461a      	mov	r2, r3
  4043ee:	4618      	mov	r0, r3
  4043f0:	f002 bf4a 	b.w	407288 <__register_exitproc>

004043f4 <quorem>:
  4043f4:	6902      	ldr	r2, [r0, #16]
  4043f6:	690b      	ldr	r3, [r1, #16]
  4043f8:	4293      	cmp	r3, r2
  4043fa:	f300 808d 	bgt.w	404518 <quorem+0x124>
  4043fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404402:	f103 38ff 	add.w	r8, r3, #4294967295
  404406:	f101 0714 	add.w	r7, r1, #20
  40440a:	f100 0b14 	add.w	fp, r0, #20
  40440e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404412:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404416:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40441a:	b083      	sub	sp, #12
  40441c:	3201      	adds	r2, #1
  40441e:	fbb3 f9f2 	udiv	r9, r3, r2
  404422:	eb0b 0304 	add.w	r3, fp, r4
  404426:	9400      	str	r4, [sp, #0]
  404428:	eb07 0a04 	add.w	sl, r7, r4
  40442c:	9301      	str	r3, [sp, #4]
  40442e:	f1b9 0f00 	cmp.w	r9, #0
  404432:	d039      	beq.n	4044a8 <quorem+0xb4>
  404434:	2500      	movs	r5, #0
  404436:	462e      	mov	r6, r5
  404438:	46bc      	mov	ip, r7
  40443a:	46de      	mov	lr, fp
  40443c:	f85c 4b04 	ldr.w	r4, [ip], #4
  404440:	f8de 3000 	ldr.w	r3, [lr]
  404444:	b2a2      	uxth	r2, r4
  404446:	fb09 5502 	mla	r5, r9, r2, r5
  40444a:	0c22      	lsrs	r2, r4, #16
  40444c:	0c2c      	lsrs	r4, r5, #16
  40444e:	fb09 4202 	mla	r2, r9, r2, r4
  404452:	b2ad      	uxth	r5, r5
  404454:	1b75      	subs	r5, r6, r5
  404456:	b296      	uxth	r6, r2
  404458:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40445c:	fa15 f383 	uxtah	r3, r5, r3
  404460:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404464:	b29b      	uxth	r3, r3
  404466:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40446a:	45e2      	cmp	sl, ip
  40446c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404470:	f84e 3b04 	str.w	r3, [lr], #4
  404474:	ea4f 4626 	mov.w	r6, r6, asr #16
  404478:	d2e0      	bcs.n	40443c <quorem+0x48>
  40447a:	9b00      	ldr	r3, [sp, #0]
  40447c:	f85b 3003 	ldr.w	r3, [fp, r3]
  404480:	b993      	cbnz	r3, 4044a8 <quorem+0xb4>
  404482:	9c01      	ldr	r4, [sp, #4]
  404484:	1f23      	subs	r3, r4, #4
  404486:	459b      	cmp	fp, r3
  404488:	d20c      	bcs.n	4044a4 <quorem+0xb0>
  40448a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40448e:	b94b      	cbnz	r3, 4044a4 <quorem+0xb0>
  404490:	f1a4 0308 	sub.w	r3, r4, #8
  404494:	e002      	b.n	40449c <quorem+0xa8>
  404496:	681a      	ldr	r2, [r3, #0]
  404498:	3b04      	subs	r3, #4
  40449a:	b91a      	cbnz	r2, 4044a4 <quorem+0xb0>
  40449c:	459b      	cmp	fp, r3
  40449e:	f108 38ff 	add.w	r8, r8, #4294967295
  4044a2:	d3f8      	bcc.n	404496 <quorem+0xa2>
  4044a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4044a8:	4604      	mov	r4, r0
  4044aa:	f002 fad1 	bl	406a50 <__mcmp>
  4044ae:	2800      	cmp	r0, #0
  4044b0:	db2e      	blt.n	404510 <quorem+0x11c>
  4044b2:	f109 0901 	add.w	r9, r9, #1
  4044b6:	465d      	mov	r5, fp
  4044b8:	2300      	movs	r3, #0
  4044ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4044be:	6828      	ldr	r0, [r5, #0]
  4044c0:	b28a      	uxth	r2, r1
  4044c2:	1a9a      	subs	r2, r3, r2
  4044c4:	0c0b      	lsrs	r3, r1, #16
  4044c6:	fa12 f280 	uxtah	r2, r2, r0
  4044ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4044ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4044d2:	b292      	uxth	r2, r2
  4044d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4044d8:	45ba      	cmp	sl, r7
  4044da:	f845 2b04 	str.w	r2, [r5], #4
  4044de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4044e2:	d2ea      	bcs.n	4044ba <quorem+0xc6>
  4044e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4044e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4044ec:	b982      	cbnz	r2, 404510 <quorem+0x11c>
  4044ee:	1f1a      	subs	r2, r3, #4
  4044f0:	4593      	cmp	fp, r2
  4044f2:	d20b      	bcs.n	40450c <quorem+0x118>
  4044f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4044f8:	b942      	cbnz	r2, 40450c <quorem+0x118>
  4044fa:	3b08      	subs	r3, #8
  4044fc:	e002      	b.n	404504 <quorem+0x110>
  4044fe:	681a      	ldr	r2, [r3, #0]
  404500:	3b04      	subs	r3, #4
  404502:	b91a      	cbnz	r2, 40450c <quorem+0x118>
  404504:	459b      	cmp	fp, r3
  404506:	f108 38ff 	add.w	r8, r8, #4294967295
  40450a:	d3f8      	bcc.n	4044fe <quorem+0x10a>
  40450c:	f8c4 8010 	str.w	r8, [r4, #16]
  404510:	4648      	mov	r0, r9
  404512:	b003      	add	sp, #12
  404514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404518:	2000      	movs	r0, #0
  40451a:	4770      	bx	lr
  40451c:	0000      	movs	r0, r0
	...

00404520 <_dtoa_r>:
  404520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404524:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404526:	b09b      	sub	sp, #108	; 0x6c
  404528:	4604      	mov	r4, r0
  40452a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40452c:	4692      	mov	sl, r2
  40452e:	469b      	mov	fp, r3
  404530:	b141      	cbz	r1, 404544 <_dtoa_r+0x24>
  404532:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404534:	604a      	str	r2, [r1, #4]
  404536:	2301      	movs	r3, #1
  404538:	4093      	lsls	r3, r2
  40453a:	608b      	str	r3, [r1, #8]
  40453c:	f002 f8b0 	bl	4066a0 <_Bfree>
  404540:	2300      	movs	r3, #0
  404542:	6423      	str	r3, [r4, #64]	; 0x40
  404544:	f1bb 0f00 	cmp.w	fp, #0
  404548:	465d      	mov	r5, fp
  40454a:	db35      	blt.n	4045b8 <_dtoa_r+0x98>
  40454c:	2300      	movs	r3, #0
  40454e:	6033      	str	r3, [r6, #0]
  404550:	4b9d      	ldr	r3, [pc, #628]	; (4047c8 <_dtoa_r+0x2a8>)
  404552:	43ab      	bics	r3, r5
  404554:	d015      	beq.n	404582 <_dtoa_r+0x62>
  404556:	4650      	mov	r0, sl
  404558:	4659      	mov	r1, fp
  40455a:	2200      	movs	r2, #0
  40455c:	2300      	movs	r3, #0
  40455e:	f003 f841 	bl	4075e4 <__aeabi_dcmpeq>
  404562:	4680      	mov	r8, r0
  404564:	2800      	cmp	r0, #0
  404566:	d02d      	beq.n	4045c4 <_dtoa_r+0xa4>
  404568:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40456a:	2301      	movs	r3, #1
  40456c:	6013      	str	r3, [r2, #0]
  40456e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404570:	2b00      	cmp	r3, #0
  404572:	f000 80bd 	beq.w	4046f0 <_dtoa_r+0x1d0>
  404576:	4895      	ldr	r0, [pc, #596]	; (4047cc <_dtoa_r+0x2ac>)
  404578:	6018      	str	r0, [r3, #0]
  40457a:	3801      	subs	r0, #1
  40457c:	b01b      	add	sp, #108	; 0x6c
  40457e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404582:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404584:	f242 730f 	movw	r3, #9999	; 0x270f
  404588:	6013      	str	r3, [r2, #0]
  40458a:	f1ba 0f00 	cmp.w	sl, #0
  40458e:	d10d      	bne.n	4045ac <_dtoa_r+0x8c>
  404590:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404594:	b955      	cbnz	r5, 4045ac <_dtoa_r+0x8c>
  404596:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404598:	488d      	ldr	r0, [pc, #564]	; (4047d0 <_dtoa_r+0x2b0>)
  40459a:	2b00      	cmp	r3, #0
  40459c:	d0ee      	beq.n	40457c <_dtoa_r+0x5c>
  40459e:	f100 0308 	add.w	r3, r0, #8
  4045a2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4045a4:	6013      	str	r3, [r2, #0]
  4045a6:	b01b      	add	sp, #108	; 0x6c
  4045a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4045ae:	4889      	ldr	r0, [pc, #548]	; (4047d4 <_dtoa_r+0x2b4>)
  4045b0:	2b00      	cmp	r3, #0
  4045b2:	d0e3      	beq.n	40457c <_dtoa_r+0x5c>
  4045b4:	1cc3      	adds	r3, r0, #3
  4045b6:	e7f4      	b.n	4045a2 <_dtoa_r+0x82>
  4045b8:	2301      	movs	r3, #1
  4045ba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4045be:	6033      	str	r3, [r6, #0]
  4045c0:	46ab      	mov	fp, r5
  4045c2:	e7c5      	b.n	404550 <_dtoa_r+0x30>
  4045c4:	aa18      	add	r2, sp, #96	; 0x60
  4045c6:	ab19      	add	r3, sp, #100	; 0x64
  4045c8:	9201      	str	r2, [sp, #4]
  4045ca:	9300      	str	r3, [sp, #0]
  4045cc:	4652      	mov	r2, sl
  4045ce:	465b      	mov	r3, fp
  4045d0:	4620      	mov	r0, r4
  4045d2:	f002 fadd 	bl	406b90 <__d2b>
  4045d6:	0d2b      	lsrs	r3, r5, #20
  4045d8:	4681      	mov	r9, r0
  4045da:	d071      	beq.n	4046c0 <_dtoa_r+0x1a0>
  4045dc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4045e0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4045e4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4045e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4045ea:	4650      	mov	r0, sl
  4045ec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4045f0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4045f4:	2200      	movs	r2, #0
  4045f6:	4b78      	ldr	r3, [pc, #480]	; (4047d8 <_dtoa_r+0x2b8>)
  4045f8:	f7fc ff46 	bl	401488 <__aeabi_dsub>
  4045fc:	a36c      	add	r3, pc, #432	; (adr r3, 4047b0 <_dtoa_r+0x290>)
  4045fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  404602:	f7fd f8f5 	bl	4017f0 <__aeabi_dmul>
  404606:	a36c      	add	r3, pc, #432	; (adr r3, 4047b8 <_dtoa_r+0x298>)
  404608:	e9d3 2300 	ldrd	r2, r3, [r3]
  40460c:	f7fc ff3e 	bl	40148c <__adddf3>
  404610:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404614:	4630      	mov	r0, r6
  404616:	f7fd f885 	bl	401724 <__aeabi_i2d>
  40461a:	a369      	add	r3, pc, #420	; (adr r3, 4047c0 <_dtoa_r+0x2a0>)
  40461c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404620:	f7fd f8e6 	bl	4017f0 <__aeabi_dmul>
  404624:	4602      	mov	r2, r0
  404626:	460b      	mov	r3, r1
  404628:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40462c:	f7fc ff2e 	bl	40148c <__adddf3>
  404630:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404634:	f7fd faee 	bl	401c14 <__aeabi_d2iz>
  404638:	2200      	movs	r2, #0
  40463a:	9002      	str	r0, [sp, #8]
  40463c:	2300      	movs	r3, #0
  40463e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404642:	f002 ffd9 	bl	4075f8 <__aeabi_dcmplt>
  404646:	2800      	cmp	r0, #0
  404648:	f040 8173 	bne.w	404932 <_dtoa_r+0x412>
  40464c:	9d02      	ldr	r5, [sp, #8]
  40464e:	2d16      	cmp	r5, #22
  404650:	f200 815d 	bhi.w	40490e <_dtoa_r+0x3ee>
  404654:	4b61      	ldr	r3, [pc, #388]	; (4047dc <_dtoa_r+0x2bc>)
  404656:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40465a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40465e:	4652      	mov	r2, sl
  404660:	465b      	mov	r3, fp
  404662:	f002 ffe7 	bl	407634 <__aeabi_dcmpgt>
  404666:	2800      	cmp	r0, #0
  404668:	f000 81c5 	beq.w	4049f6 <_dtoa_r+0x4d6>
  40466c:	1e6b      	subs	r3, r5, #1
  40466e:	9302      	str	r3, [sp, #8]
  404670:	2300      	movs	r3, #0
  404672:	930e      	str	r3, [sp, #56]	; 0x38
  404674:	1bbf      	subs	r7, r7, r6
  404676:	1e7b      	subs	r3, r7, #1
  404678:	9306      	str	r3, [sp, #24]
  40467a:	f100 8154 	bmi.w	404926 <_dtoa_r+0x406>
  40467e:	2300      	movs	r3, #0
  404680:	9308      	str	r3, [sp, #32]
  404682:	9b02      	ldr	r3, [sp, #8]
  404684:	2b00      	cmp	r3, #0
  404686:	f2c0 8145 	blt.w	404914 <_dtoa_r+0x3f4>
  40468a:	9a06      	ldr	r2, [sp, #24]
  40468c:	930d      	str	r3, [sp, #52]	; 0x34
  40468e:	4611      	mov	r1, r2
  404690:	4419      	add	r1, r3
  404692:	2300      	movs	r3, #0
  404694:	9106      	str	r1, [sp, #24]
  404696:	930c      	str	r3, [sp, #48]	; 0x30
  404698:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40469a:	2b09      	cmp	r3, #9
  40469c:	d82a      	bhi.n	4046f4 <_dtoa_r+0x1d4>
  40469e:	2b05      	cmp	r3, #5
  4046a0:	f340 865b 	ble.w	40535a <_dtoa_r+0xe3a>
  4046a4:	3b04      	subs	r3, #4
  4046a6:	9324      	str	r3, [sp, #144]	; 0x90
  4046a8:	2500      	movs	r5, #0
  4046aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046ac:	3b02      	subs	r3, #2
  4046ae:	2b03      	cmp	r3, #3
  4046b0:	f200 8642 	bhi.w	405338 <_dtoa_r+0xe18>
  4046b4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4046b8:	02c903d4 	.word	0x02c903d4
  4046bc:	046103df 	.word	0x046103df
  4046c0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4046c2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4046c4:	443e      	add	r6, r7
  4046c6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4046ca:	2b20      	cmp	r3, #32
  4046cc:	f340 818e 	ble.w	4049ec <_dtoa_r+0x4cc>
  4046d0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4046d4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4046d8:	409d      	lsls	r5, r3
  4046da:	fa2a f000 	lsr.w	r0, sl, r0
  4046de:	4328      	orrs	r0, r5
  4046e0:	f7fd f810 	bl	401704 <__aeabi_ui2d>
  4046e4:	2301      	movs	r3, #1
  4046e6:	3e01      	subs	r6, #1
  4046e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4046ec:	9314      	str	r3, [sp, #80]	; 0x50
  4046ee:	e781      	b.n	4045f4 <_dtoa_r+0xd4>
  4046f0:	483b      	ldr	r0, [pc, #236]	; (4047e0 <_dtoa_r+0x2c0>)
  4046f2:	e743      	b.n	40457c <_dtoa_r+0x5c>
  4046f4:	2100      	movs	r1, #0
  4046f6:	6461      	str	r1, [r4, #68]	; 0x44
  4046f8:	4620      	mov	r0, r4
  4046fa:	9125      	str	r1, [sp, #148]	; 0x94
  4046fc:	f001 ffaa 	bl	406654 <_Balloc>
  404700:	f04f 33ff 	mov.w	r3, #4294967295
  404704:	930a      	str	r3, [sp, #40]	; 0x28
  404706:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404708:	930f      	str	r3, [sp, #60]	; 0x3c
  40470a:	2301      	movs	r3, #1
  40470c:	9004      	str	r0, [sp, #16]
  40470e:	6420      	str	r0, [r4, #64]	; 0x40
  404710:	9224      	str	r2, [sp, #144]	; 0x90
  404712:	930b      	str	r3, [sp, #44]	; 0x2c
  404714:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404716:	2b00      	cmp	r3, #0
  404718:	f2c0 80d9 	blt.w	4048ce <_dtoa_r+0x3ae>
  40471c:	9a02      	ldr	r2, [sp, #8]
  40471e:	2a0e      	cmp	r2, #14
  404720:	f300 80d5 	bgt.w	4048ce <_dtoa_r+0x3ae>
  404724:	4b2d      	ldr	r3, [pc, #180]	; (4047dc <_dtoa_r+0x2bc>)
  404726:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40472a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40472e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404732:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404734:	2b00      	cmp	r3, #0
  404736:	f2c0 83ba 	blt.w	404eae <_dtoa_r+0x98e>
  40473a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40473e:	4650      	mov	r0, sl
  404740:	462a      	mov	r2, r5
  404742:	4633      	mov	r3, r6
  404744:	4659      	mov	r1, fp
  404746:	f7fd f97d 	bl	401a44 <__aeabi_ddiv>
  40474a:	f7fd fa63 	bl	401c14 <__aeabi_d2iz>
  40474e:	4680      	mov	r8, r0
  404750:	f7fc ffe8 	bl	401724 <__aeabi_i2d>
  404754:	462a      	mov	r2, r5
  404756:	4633      	mov	r3, r6
  404758:	f7fd f84a 	bl	4017f0 <__aeabi_dmul>
  40475c:	460b      	mov	r3, r1
  40475e:	4602      	mov	r2, r0
  404760:	4659      	mov	r1, fp
  404762:	4650      	mov	r0, sl
  404764:	f7fc fe90 	bl	401488 <__aeabi_dsub>
  404768:	9d04      	ldr	r5, [sp, #16]
  40476a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40476e:	702b      	strb	r3, [r5, #0]
  404770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404772:	2b01      	cmp	r3, #1
  404774:	4606      	mov	r6, r0
  404776:	460f      	mov	r7, r1
  404778:	f105 0501 	add.w	r5, r5, #1
  40477c:	d068      	beq.n	404850 <_dtoa_r+0x330>
  40477e:	2200      	movs	r2, #0
  404780:	4b18      	ldr	r3, [pc, #96]	; (4047e4 <_dtoa_r+0x2c4>)
  404782:	f7fd f835 	bl	4017f0 <__aeabi_dmul>
  404786:	2200      	movs	r2, #0
  404788:	2300      	movs	r3, #0
  40478a:	4606      	mov	r6, r0
  40478c:	460f      	mov	r7, r1
  40478e:	f002 ff29 	bl	4075e4 <__aeabi_dcmpeq>
  404792:	2800      	cmp	r0, #0
  404794:	f040 8088 	bne.w	4048a8 <_dtoa_r+0x388>
  404798:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40479c:	f04f 0a00 	mov.w	sl, #0
  4047a0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4047e4 <_dtoa_r+0x2c4>
  4047a4:	940c      	str	r4, [sp, #48]	; 0x30
  4047a6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4047aa:	e028      	b.n	4047fe <_dtoa_r+0x2de>
  4047ac:	f3af 8000 	nop.w
  4047b0:	636f4361 	.word	0x636f4361
  4047b4:	3fd287a7 	.word	0x3fd287a7
  4047b8:	8b60c8b3 	.word	0x8b60c8b3
  4047bc:	3fc68a28 	.word	0x3fc68a28
  4047c0:	509f79fb 	.word	0x509f79fb
  4047c4:	3fd34413 	.word	0x3fd34413
  4047c8:	7ff00000 	.word	0x7ff00000
  4047cc:	00407a61 	.word	0x00407a61
  4047d0:	00407aa4 	.word	0x00407aa4
  4047d4:	00407ab0 	.word	0x00407ab0
  4047d8:	3ff80000 	.word	0x3ff80000
  4047dc:	00407af0 	.word	0x00407af0
  4047e0:	00407a60 	.word	0x00407a60
  4047e4:	40240000 	.word	0x40240000
  4047e8:	f7fd f802 	bl	4017f0 <__aeabi_dmul>
  4047ec:	2200      	movs	r2, #0
  4047ee:	2300      	movs	r3, #0
  4047f0:	4606      	mov	r6, r0
  4047f2:	460f      	mov	r7, r1
  4047f4:	f002 fef6 	bl	4075e4 <__aeabi_dcmpeq>
  4047f8:	2800      	cmp	r0, #0
  4047fa:	f040 83c1 	bne.w	404f80 <_dtoa_r+0xa60>
  4047fe:	4642      	mov	r2, r8
  404800:	464b      	mov	r3, r9
  404802:	4630      	mov	r0, r6
  404804:	4639      	mov	r1, r7
  404806:	f7fd f91d 	bl	401a44 <__aeabi_ddiv>
  40480a:	f7fd fa03 	bl	401c14 <__aeabi_d2iz>
  40480e:	4604      	mov	r4, r0
  404810:	f7fc ff88 	bl	401724 <__aeabi_i2d>
  404814:	4642      	mov	r2, r8
  404816:	464b      	mov	r3, r9
  404818:	f7fc ffea 	bl	4017f0 <__aeabi_dmul>
  40481c:	4602      	mov	r2, r0
  40481e:	460b      	mov	r3, r1
  404820:	4630      	mov	r0, r6
  404822:	4639      	mov	r1, r7
  404824:	f7fc fe30 	bl	401488 <__aeabi_dsub>
  404828:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40482c:	9e04      	ldr	r6, [sp, #16]
  40482e:	f805 eb01 	strb.w	lr, [r5], #1
  404832:	eba5 0e06 	sub.w	lr, r5, r6
  404836:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404838:	45b6      	cmp	lr, r6
  40483a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40483e:	4652      	mov	r2, sl
  404840:	465b      	mov	r3, fp
  404842:	d1d1      	bne.n	4047e8 <_dtoa_r+0x2c8>
  404844:	46a0      	mov	r8, r4
  404846:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40484a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40484c:	4606      	mov	r6, r0
  40484e:	460f      	mov	r7, r1
  404850:	4632      	mov	r2, r6
  404852:	463b      	mov	r3, r7
  404854:	4630      	mov	r0, r6
  404856:	4639      	mov	r1, r7
  404858:	f7fc fe18 	bl	40148c <__adddf3>
  40485c:	4606      	mov	r6, r0
  40485e:	460f      	mov	r7, r1
  404860:	4602      	mov	r2, r0
  404862:	460b      	mov	r3, r1
  404864:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404868:	f002 fec6 	bl	4075f8 <__aeabi_dcmplt>
  40486c:	b948      	cbnz	r0, 404882 <_dtoa_r+0x362>
  40486e:	4632      	mov	r2, r6
  404870:	463b      	mov	r3, r7
  404872:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404876:	f002 feb5 	bl	4075e4 <__aeabi_dcmpeq>
  40487a:	b1a8      	cbz	r0, 4048a8 <_dtoa_r+0x388>
  40487c:	f018 0f01 	tst.w	r8, #1
  404880:	d012      	beq.n	4048a8 <_dtoa_r+0x388>
  404882:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404886:	9a04      	ldr	r2, [sp, #16]
  404888:	1e6b      	subs	r3, r5, #1
  40488a:	e004      	b.n	404896 <_dtoa_r+0x376>
  40488c:	429a      	cmp	r2, r3
  40488e:	f000 8401 	beq.w	405094 <_dtoa_r+0xb74>
  404892:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404896:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40489a:	f103 0501 	add.w	r5, r3, #1
  40489e:	d0f5      	beq.n	40488c <_dtoa_r+0x36c>
  4048a0:	f108 0801 	add.w	r8, r8, #1
  4048a4:	f883 8000 	strb.w	r8, [r3]
  4048a8:	4649      	mov	r1, r9
  4048aa:	4620      	mov	r0, r4
  4048ac:	f001 fef8 	bl	4066a0 <_Bfree>
  4048b0:	2200      	movs	r2, #0
  4048b2:	9b02      	ldr	r3, [sp, #8]
  4048b4:	702a      	strb	r2, [r5, #0]
  4048b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4048b8:	3301      	adds	r3, #1
  4048ba:	6013      	str	r3, [r2, #0]
  4048bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4048be:	2b00      	cmp	r3, #0
  4048c0:	f000 839e 	beq.w	405000 <_dtoa_r+0xae0>
  4048c4:	9804      	ldr	r0, [sp, #16]
  4048c6:	601d      	str	r5, [r3, #0]
  4048c8:	b01b      	add	sp, #108	; 0x6c
  4048ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4048d0:	2a00      	cmp	r2, #0
  4048d2:	d03e      	beq.n	404952 <_dtoa_r+0x432>
  4048d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4048d6:	2a01      	cmp	r2, #1
  4048d8:	f340 8311 	ble.w	404efe <_dtoa_r+0x9de>
  4048dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4048e0:	1e5f      	subs	r7, r3, #1
  4048e2:	42ba      	cmp	r2, r7
  4048e4:	f2c0 838f 	blt.w	405006 <_dtoa_r+0xae6>
  4048e8:	1bd7      	subs	r7, r2, r7
  4048ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048ec:	2b00      	cmp	r3, #0
  4048ee:	f2c0 848b 	blt.w	405208 <_dtoa_r+0xce8>
  4048f2:	9d08      	ldr	r5, [sp, #32]
  4048f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048f6:	9a08      	ldr	r2, [sp, #32]
  4048f8:	441a      	add	r2, r3
  4048fa:	9208      	str	r2, [sp, #32]
  4048fc:	9a06      	ldr	r2, [sp, #24]
  4048fe:	2101      	movs	r1, #1
  404900:	441a      	add	r2, r3
  404902:	4620      	mov	r0, r4
  404904:	9206      	str	r2, [sp, #24]
  404906:	f001 ff65 	bl	4067d4 <__i2b>
  40490a:	4606      	mov	r6, r0
  40490c:	e024      	b.n	404958 <_dtoa_r+0x438>
  40490e:	2301      	movs	r3, #1
  404910:	930e      	str	r3, [sp, #56]	; 0x38
  404912:	e6af      	b.n	404674 <_dtoa_r+0x154>
  404914:	9a08      	ldr	r2, [sp, #32]
  404916:	9b02      	ldr	r3, [sp, #8]
  404918:	1ad2      	subs	r2, r2, r3
  40491a:	425b      	negs	r3, r3
  40491c:	930c      	str	r3, [sp, #48]	; 0x30
  40491e:	2300      	movs	r3, #0
  404920:	9208      	str	r2, [sp, #32]
  404922:	930d      	str	r3, [sp, #52]	; 0x34
  404924:	e6b8      	b.n	404698 <_dtoa_r+0x178>
  404926:	f1c7 0301 	rsb	r3, r7, #1
  40492a:	9308      	str	r3, [sp, #32]
  40492c:	2300      	movs	r3, #0
  40492e:	9306      	str	r3, [sp, #24]
  404930:	e6a7      	b.n	404682 <_dtoa_r+0x162>
  404932:	9d02      	ldr	r5, [sp, #8]
  404934:	4628      	mov	r0, r5
  404936:	f7fc fef5 	bl	401724 <__aeabi_i2d>
  40493a:	4602      	mov	r2, r0
  40493c:	460b      	mov	r3, r1
  40493e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404942:	f002 fe4f 	bl	4075e4 <__aeabi_dcmpeq>
  404946:	2800      	cmp	r0, #0
  404948:	f47f ae80 	bne.w	40464c <_dtoa_r+0x12c>
  40494c:	1e6b      	subs	r3, r5, #1
  40494e:	9302      	str	r3, [sp, #8]
  404950:	e67c      	b.n	40464c <_dtoa_r+0x12c>
  404952:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404954:	9d08      	ldr	r5, [sp, #32]
  404956:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404958:	2d00      	cmp	r5, #0
  40495a:	dd0c      	ble.n	404976 <_dtoa_r+0x456>
  40495c:	9906      	ldr	r1, [sp, #24]
  40495e:	2900      	cmp	r1, #0
  404960:	460b      	mov	r3, r1
  404962:	dd08      	ble.n	404976 <_dtoa_r+0x456>
  404964:	42a9      	cmp	r1, r5
  404966:	9a08      	ldr	r2, [sp, #32]
  404968:	bfa8      	it	ge
  40496a:	462b      	movge	r3, r5
  40496c:	1ad2      	subs	r2, r2, r3
  40496e:	1aed      	subs	r5, r5, r3
  404970:	1acb      	subs	r3, r1, r3
  404972:	9208      	str	r2, [sp, #32]
  404974:	9306      	str	r3, [sp, #24]
  404976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404978:	b1d3      	cbz	r3, 4049b0 <_dtoa_r+0x490>
  40497a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40497c:	2b00      	cmp	r3, #0
  40497e:	f000 82b7 	beq.w	404ef0 <_dtoa_r+0x9d0>
  404982:	2f00      	cmp	r7, #0
  404984:	dd10      	ble.n	4049a8 <_dtoa_r+0x488>
  404986:	4631      	mov	r1, r6
  404988:	463a      	mov	r2, r7
  40498a:	4620      	mov	r0, r4
  40498c:	f001 ffbe 	bl	40690c <__pow5mult>
  404990:	464a      	mov	r2, r9
  404992:	4601      	mov	r1, r0
  404994:	4606      	mov	r6, r0
  404996:	4620      	mov	r0, r4
  404998:	f001 ff26 	bl	4067e8 <__multiply>
  40499c:	4649      	mov	r1, r9
  40499e:	4680      	mov	r8, r0
  4049a0:	4620      	mov	r0, r4
  4049a2:	f001 fe7d 	bl	4066a0 <_Bfree>
  4049a6:	46c1      	mov	r9, r8
  4049a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049aa:	1bda      	subs	r2, r3, r7
  4049ac:	f040 82a1 	bne.w	404ef2 <_dtoa_r+0x9d2>
  4049b0:	2101      	movs	r1, #1
  4049b2:	4620      	mov	r0, r4
  4049b4:	f001 ff0e 	bl	4067d4 <__i2b>
  4049b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4049ba:	2b00      	cmp	r3, #0
  4049bc:	4680      	mov	r8, r0
  4049be:	dd1c      	ble.n	4049fa <_dtoa_r+0x4da>
  4049c0:	4601      	mov	r1, r0
  4049c2:	461a      	mov	r2, r3
  4049c4:	4620      	mov	r0, r4
  4049c6:	f001 ffa1 	bl	40690c <__pow5mult>
  4049ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4049cc:	2b01      	cmp	r3, #1
  4049ce:	4680      	mov	r8, r0
  4049d0:	f340 8254 	ble.w	404e7c <_dtoa_r+0x95c>
  4049d4:	2300      	movs	r3, #0
  4049d6:	930c      	str	r3, [sp, #48]	; 0x30
  4049d8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4049dc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4049e0:	6918      	ldr	r0, [r3, #16]
  4049e2:	f001 fea7 	bl	406734 <__hi0bits>
  4049e6:	f1c0 0020 	rsb	r0, r0, #32
  4049ea:	e010      	b.n	404a0e <_dtoa_r+0x4ee>
  4049ec:	f1c3 0520 	rsb	r5, r3, #32
  4049f0:	fa0a f005 	lsl.w	r0, sl, r5
  4049f4:	e674      	b.n	4046e0 <_dtoa_r+0x1c0>
  4049f6:	900e      	str	r0, [sp, #56]	; 0x38
  4049f8:	e63c      	b.n	404674 <_dtoa_r+0x154>
  4049fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4049fc:	2b01      	cmp	r3, #1
  4049fe:	f340 8287 	ble.w	404f10 <_dtoa_r+0x9f0>
  404a02:	2300      	movs	r3, #0
  404a04:	930c      	str	r3, [sp, #48]	; 0x30
  404a06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a08:	2001      	movs	r0, #1
  404a0a:	2b00      	cmp	r3, #0
  404a0c:	d1e4      	bne.n	4049d8 <_dtoa_r+0x4b8>
  404a0e:	9a06      	ldr	r2, [sp, #24]
  404a10:	4410      	add	r0, r2
  404a12:	f010 001f 	ands.w	r0, r0, #31
  404a16:	f000 80a1 	beq.w	404b5c <_dtoa_r+0x63c>
  404a1a:	f1c0 0320 	rsb	r3, r0, #32
  404a1e:	2b04      	cmp	r3, #4
  404a20:	f340 849e 	ble.w	405360 <_dtoa_r+0xe40>
  404a24:	9b08      	ldr	r3, [sp, #32]
  404a26:	f1c0 001c 	rsb	r0, r0, #28
  404a2a:	4403      	add	r3, r0
  404a2c:	9308      	str	r3, [sp, #32]
  404a2e:	4613      	mov	r3, r2
  404a30:	4403      	add	r3, r0
  404a32:	4405      	add	r5, r0
  404a34:	9306      	str	r3, [sp, #24]
  404a36:	9b08      	ldr	r3, [sp, #32]
  404a38:	2b00      	cmp	r3, #0
  404a3a:	dd05      	ble.n	404a48 <_dtoa_r+0x528>
  404a3c:	4649      	mov	r1, r9
  404a3e:	461a      	mov	r2, r3
  404a40:	4620      	mov	r0, r4
  404a42:	f001 ffb3 	bl	4069ac <__lshift>
  404a46:	4681      	mov	r9, r0
  404a48:	9b06      	ldr	r3, [sp, #24]
  404a4a:	2b00      	cmp	r3, #0
  404a4c:	dd05      	ble.n	404a5a <_dtoa_r+0x53a>
  404a4e:	4641      	mov	r1, r8
  404a50:	461a      	mov	r2, r3
  404a52:	4620      	mov	r0, r4
  404a54:	f001 ffaa 	bl	4069ac <__lshift>
  404a58:	4680      	mov	r8, r0
  404a5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404a5c:	2b00      	cmp	r3, #0
  404a5e:	f040 8086 	bne.w	404b6e <_dtoa_r+0x64e>
  404a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a64:	2b00      	cmp	r3, #0
  404a66:	f340 8266 	ble.w	404f36 <_dtoa_r+0xa16>
  404a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404a6c:	2b00      	cmp	r3, #0
  404a6e:	f000 8098 	beq.w	404ba2 <_dtoa_r+0x682>
  404a72:	2d00      	cmp	r5, #0
  404a74:	dd05      	ble.n	404a82 <_dtoa_r+0x562>
  404a76:	4631      	mov	r1, r6
  404a78:	462a      	mov	r2, r5
  404a7a:	4620      	mov	r0, r4
  404a7c:	f001 ff96 	bl	4069ac <__lshift>
  404a80:	4606      	mov	r6, r0
  404a82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404a84:	2b00      	cmp	r3, #0
  404a86:	f040 8337 	bne.w	4050f8 <_dtoa_r+0xbd8>
  404a8a:	9606      	str	r6, [sp, #24]
  404a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a8e:	9a04      	ldr	r2, [sp, #16]
  404a90:	f8dd b018 	ldr.w	fp, [sp, #24]
  404a94:	3b01      	subs	r3, #1
  404a96:	18d3      	adds	r3, r2, r3
  404a98:	930b      	str	r3, [sp, #44]	; 0x2c
  404a9a:	f00a 0301 	and.w	r3, sl, #1
  404a9e:	930c      	str	r3, [sp, #48]	; 0x30
  404aa0:	4617      	mov	r7, r2
  404aa2:	46c2      	mov	sl, r8
  404aa4:	4651      	mov	r1, sl
  404aa6:	4648      	mov	r0, r9
  404aa8:	f7ff fca4 	bl	4043f4 <quorem>
  404aac:	4631      	mov	r1, r6
  404aae:	4605      	mov	r5, r0
  404ab0:	4648      	mov	r0, r9
  404ab2:	f001 ffcd 	bl	406a50 <__mcmp>
  404ab6:	465a      	mov	r2, fp
  404ab8:	900a      	str	r0, [sp, #40]	; 0x28
  404aba:	4651      	mov	r1, sl
  404abc:	4620      	mov	r0, r4
  404abe:	f001 ffe3 	bl	406a88 <__mdiff>
  404ac2:	68c2      	ldr	r2, [r0, #12]
  404ac4:	4680      	mov	r8, r0
  404ac6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404aca:	2a00      	cmp	r2, #0
  404acc:	f040 822b 	bne.w	404f26 <_dtoa_r+0xa06>
  404ad0:	4601      	mov	r1, r0
  404ad2:	4648      	mov	r0, r9
  404ad4:	9308      	str	r3, [sp, #32]
  404ad6:	f001 ffbb 	bl	406a50 <__mcmp>
  404ada:	4641      	mov	r1, r8
  404adc:	9006      	str	r0, [sp, #24]
  404ade:	4620      	mov	r0, r4
  404ae0:	f001 fdde 	bl	4066a0 <_Bfree>
  404ae4:	9a06      	ldr	r2, [sp, #24]
  404ae6:	9b08      	ldr	r3, [sp, #32]
  404ae8:	b932      	cbnz	r2, 404af8 <_dtoa_r+0x5d8>
  404aea:	9924      	ldr	r1, [sp, #144]	; 0x90
  404aec:	b921      	cbnz	r1, 404af8 <_dtoa_r+0x5d8>
  404aee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404af0:	2a00      	cmp	r2, #0
  404af2:	f000 83ef 	beq.w	4052d4 <_dtoa_r+0xdb4>
  404af6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404af8:	990a      	ldr	r1, [sp, #40]	; 0x28
  404afa:	2900      	cmp	r1, #0
  404afc:	f2c0 829f 	blt.w	40503e <_dtoa_r+0xb1e>
  404b00:	d105      	bne.n	404b0e <_dtoa_r+0x5ee>
  404b02:	9924      	ldr	r1, [sp, #144]	; 0x90
  404b04:	b919      	cbnz	r1, 404b0e <_dtoa_r+0x5ee>
  404b06:	990c      	ldr	r1, [sp, #48]	; 0x30
  404b08:	2900      	cmp	r1, #0
  404b0a:	f000 8298 	beq.w	40503e <_dtoa_r+0xb1e>
  404b0e:	2a00      	cmp	r2, #0
  404b10:	f300 8306 	bgt.w	405120 <_dtoa_r+0xc00>
  404b14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404b16:	703b      	strb	r3, [r7, #0]
  404b18:	f107 0801 	add.w	r8, r7, #1
  404b1c:	4297      	cmp	r7, r2
  404b1e:	4645      	mov	r5, r8
  404b20:	f000 830c 	beq.w	40513c <_dtoa_r+0xc1c>
  404b24:	4649      	mov	r1, r9
  404b26:	2300      	movs	r3, #0
  404b28:	220a      	movs	r2, #10
  404b2a:	4620      	mov	r0, r4
  404b2c:	f001 fdc2 	bl	4066b4 <__multadd>
  404b30:	455e      	cmp	r6, fp
  404b32:	4681      	mov	r9, r0
  404b34:	4631      	mov	r1, r6
  404b36:	f04f 0300 	mov.w	r3, #0
  404b3a:	f04f 020a 	mov.w	r2, #10
  404b3e:	4620      	mov	r0, r4
  404b40:	f000 81eb 	beq.w	404f1a <_dtoa_r+0x9fa>
  404b44:	f001 fdb6 	bl	4066b4 <__multadd>
  404b48:	4659      	mov	r1, fp
  404b4a:	4606      	mov	r6, r0
  404b4c:	2300      	movs	r3, #0
  404b4e:	220a      	movs	r2, #10
  404b50:	4620      	mov	r0, r4
  404b52:	f001 fdaf 	bl	4066b4 <__multadd>
  404b56:	4647      	mov	r7, r8
  404b58:	4683      	mov	fp, r0
  404b5a:	e7a3      	b.n	404aa4 <_dtoa_r+0x584>
  404b5c:	201c      	movs	r0, #28
  404b5e:	9b08      	ldr	r3, [sp, #32]
  404b60:	4403      	add	r3, r0
  404b62:	9308      	str	r3, [sp, #32]
  404b64:	9b06      	ldr	r3, [sp, #24]
  404b66:	4403      	add	r3, r0
  404b68:	4405      	add	r5, r0
  404b6a:	9306      	str	r3, [sp, #24]
  404b6c:	e763      	b.n	404a36 <_dtoa_r+0x516>
  404b6e:	4641      	mov	r1, r8
  404b70:	4648      	mov	r0, r9
  404b72:	f001 ff6d 	bl	406a50 <__mcmp>
  404b76:	2800      	cmp	r0, #0
  404b78:	f6bf af73 	bge.w	404a62 <_dtoa_r+0x542>
  404b7c:	9f02      	ldr	r7, [sp, #8]
  404b7e:	4649      	mov	r1, r9
  404b80:	2300      	movs	r3, #0
  404b82:	220a      	movs	r2, #10
  404b84:	4620      	mov	r0, r4
  404b86:	3f01      	subs	r7, #1
  404b88:	9702      	str	r7, [sp, #8]
  404b8a:	f001 fd93 	bl	4066b4 <__multadd>
  404b8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404b90:	4681      	mov	r9, r0
  404b92:	2b00      	cmp	r3, #0
  404b94:	f040 83b6 	bne.w	405304 <_dtoa_r+0xde4>
  404b98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404b9a:	2b00      	cmp	r3, #0
  404b9c:	f340 83bf 	ble.w	40531e <_dtoa_r+0xdfe>
  404ba0:	930a      	str	r3, [sp, #40]	; 0x28
  404ba2:	f8dd b010 	ldr.w	fp, [sp, #16]
  404ba6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404ba8:	465d      	mov	r5, fp
  404baa:	e002      	b.n	404bb2 <_dtoa_r+0x692>
  404bac:	f001 fd82 	bl	4066b4 <__multadd>
  404bb0:	4681      	mov	r9, r0
  404bb2:	4641      	mov	r1, r8
  404bb4:	4648      	mov	r0, r9
  404bb6:	f7ff fc1d 	bl	4043f4 <quorem>
  404bba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404bbe:	f805 ab01 	strb.w	sl, [r5], #1
  404bc2:	eba5 030b 	sub.w	r3, r5, fp
  404bc6:	42bb      	cmp	r3, r7
  404bc8:	f04f 020a 	mov.w	r2, #10
  404bcc:	f04f 0300 	mov.w	r3, #0
  404bd0:	4649      	mov	r1, r9
  404bd2:	4620      	mov	r0, r4
  404bd4:	dbea      	blt.n	404bac <_dtoa_r+0x68c>
  404bd6:	9b04      	ldr	r3, [sp, #16]
  404bd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404bda:	2a01      	cmp	r2, #1
  404bdc:	bfac      	ite	ge
  404bde:	189b      	addge	r3, r3, r2
  404be0:	3301      	addlt	r3, #1
  404be2:	461d      	mov	r5, r3
  404be4:	f04f 0b00 	mov.w	fp, #0
  404be8:	4649      	mov	r1, r9
  404bea:	2201      	movs	r2, #1
  404bec:	4620      	mov	r0, r4
  404bee:	f001 fedd 	bl	4069ac <__lshift>
  404bf2:	4641      	mov	r1, r8
  404bf4:	4681      	mov	r9, r0
  404bf6:	f001 ff2b 	bl	406a50 <__mcmp>
  404bfa:	2800      	cmp	r0, #0
  404bfc:	f340 823d 	ble.w	40507a <_dtoa_r+0xb5a>
  404c00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404c04:	9904      	ldr	r1, [sp, #16]
  404c06:	1e6b      	subs	r3, r5, #1
  404c08:	e004      	b.n	404c14 <_dtoa_r+0x6f4>
  404c0a:	428b      	cmp	r3, r1
  404c0c:	f000 81ae 	beq.w	404f6c <_dtoa_r+0xa4c>
  404c10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404c14:	2a39      	cmp	r2, #57	; 0x39
  404c16:	f103 0501 	add.w	r5, r3, #1
  404c1a:	d0f6      	beq.n	404c0a <_dtoa_r+0x6ea>
  404c1c:	3201      	adds	r2, #1
  404c1e:	701a      	strb	r2, [r3, #0]
  404c20:	4641      	mov	r1, r8
  404c22:	4620      	mov	r0, r4
  404c24:	f001 fd3c 	bl	4066a0 <_Bfree>
  404c28:	2e00      	cmp	r6, #0
  404c2a:	f43f ae3d 	beq.w	4048a8 <_dtoa_r+0x388>
  404c2e:	f1bb 0f00 	cmp.w	fp, #0
  404c32:	d005      	beq.n	404c40 <_dtoa_r+0x720>
  404c34:	45b3      	cmp	fp, r6
  404c36:	d003      	beq.n	404c40 <_dtoa_r+0x720>
  404c38:	4659      	mov	r1, fp
  404c3a:	4620      	mov	r0, r4
  404c3c:	f001 fd30 	bl	4066a0 <_Bfree>
  404c40:	4631      	mov	r1, r6
  404c42:	4620      	mov	r0, r4
  404c44:	f001 fd2c 	bl	4066a0 <_Bfree>
  404c48:	e62e      	b.n	4048a8 <_dtoa_r+0x388>
  404c4a:	2300      	movs	r3, #0
  404c4c:	930b      	str	r3, [sp, #44]	; 0x2c
  404c4e:	9b02      	ldr	r3, [sp, #8]
  404c50:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404c52:	4413      	add	r3, r2
  404c54:	930f      	str	r3, [sp, #60]	; 0x3c
  404c56:	3301      	adds	r3, #1
  404c58:	2b01      	cmp	r3, #1
  404c5a:	461f      	mov	r7, r3
  404c5c:	461e      	mov	r6, r3
  404c5e:	930a      	str	r3, [sp, #40]	; 0x28
  404c60:	bfb8      	it	lt
  404c62:	2701      	movlt	r7, #1
  404c64:	2100      	movs	r1, #0
  404c66:	2f17      	cmp	r7, #23
  404c68:	6461      	str	r1, [r4, #68]	; 0x44
  404c6a:	d90a      	bls.n	404c82 <_dtoa_r+0x762>
  404c6c:	2201      	movs	r2, #1
  404c6e:	2304      	movs	r3, #4
  404c70:	005b      	lsls	r3, r3, #1
  404c72:	f103 0014 	add.w	r0, r3, #20
  404c76:	4287      	cmp	r7, r0
  404c78:	4611      	mov	r1, r2
  404c7a:	f102 0201 	add.w	r2, r2, #1
  404c7e:	d2f7      	bcs.n	404c70 <_dtoa_r+0x750>
  404c80:	6461      	str	r1, [r4, #68]	; 0x44
  404c82:	4620      	mov	r0, r4
  404c84:	f001 fce6 	bl	406654 <_Balloc>
  404c88:	2e0e      	cmp	r6, #14
  404c8a:	9004      	str	r0, [sp, #16]
  404c8c:	6420      	str	r0, [r4, #64]	; 0x40
  404c8e:	f63f ad41 	bhi.w	404714 <_dtoa_r+0x1f4>
  404c92:	2d00      	cmp	r5, #0
  404c94:	f43f ad3e 	beq.w	404714 <_dtoa_r+0x1f4>
  404c98:	9902      	ldr	r1, [sp, #8]
  404c9a:	2900      	cmp	r1, #0
  404c9c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404ca0:	f340 8202 	ble.w	4050a8 <_dtoa_r+0xb88>
  404ca4:	4bb8      	ldr	r3, [pc, #736]	; (404f88 <_dtoa_r+0xa68>)
  404ca6:	f001 020f 	and.w	r2, r1, #15
  404caa:	110d      	asrs	r5, r1, #4
  404cac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404cb0:	06e9      	lsls	r1, r5, #27
  404cb2:	e9d3 6700 	ldrd	r6, r7, [r3]
  404cb6:	f140 81ae 	bpl.w	405016 <_dtoa_r+0xaf6>
  404cba:	4bb4      	ldr	r3, [pc, #720]	; (404f8c <_dtoa_r+0xa6c>)
  404cbc:	4650      	mov	r0, sl
  404cbe:	4659      	mov	r1, fp
  404cc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404cc4:	f7fc febe 	bl	401a44 <__aeabi_ddiv>
  404cc8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404ccc:	f005 050f 	and.w	r5, r5, #15
  404cd0:	f04f 0a03 	mov.w	sl, #3
  404cd4:	b18d      	cbz	r5, 404cfa <_dtoa_r+0x7da>
  404cd6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404f8c <_dtoa_r+0xa6c>
  404cda:	07ea      	lsls	r2, r5, #31
  404cdc:	d509      	bpl.n	404cf2 <_dtoa_r+0x7d2>
  404cde:	4630      	mov	r0, r6
  404ce0:	4639      	mov	r1, r7
  404ce2:	e9d8 2300 	ldrd	r2, r3, [r8]
  404ce6:	f7fc fd83 	bl	4017f0 <__aeabi_dmul>
  404cea:	f10a 0a01 	add.w	sl, sl, #1
  404cee:	4606      	mov	r6, r0
  404cf0:	460f      	mov	r7, r1
  404cf2:	106d      	asrs	r5, r5, #1
  404cf4:	f108 0808 	add.w	r8, r8, #8
  404cf8:	d1ef      	bne.n	404cda <_dtoa_r+0x7ba>
  404cfa:	463b      	mov	r3, r7
  404cfc:	4632      	mov	r2, r6
  404cfe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404d02:	f7fc fe9f 	bl	401a44 <__aeabi_ddiv>
  404d06:	4607      	mov	r7, r0
  404d08:	4688      	mov	r8, r1
  404d0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d0c:	b143      	cbz	r3, 404d20 <_dtoa_r+0x800>
  404d0e:	2200      	movs	r2, #0
  404d10:	4b9f      	ldr	r3, [pc, #636]	; (404f90 <_dtoa_r+0xa70>)
  404d12:	4638      	mov	r0, r7
  404d14:	4641      	mov	r1, r8
  404d16:	f002 fc6f 	bl	4075f8 <__aeabi_dcmplt>
  404d1a:	2800      	cmp	r0, #0
  404d1c:	f040 8286 	bne.w	40522c <_dtoa_r+0xd0c>
  404d20:	4650      	mov	r0, sl
  404d22:	f7fc fcff 	bl	401724 <__aeabi_i2d>
  404d26:	463a      	mov	r2, r7
  404d28:	4643      	mov	r3, r8
  404d2a:	f7fc fd61 	bl	4017f0 <__aeabi_dmul>
  404d2e:	4b99      	ldr	r3, [pc, #612]	; (404f94 <_dtoa_r+0xa74>)
  404d30:	2200      	movs	r2, #0
  404d32:	f7fc fbab 	bl	40148c <__adddf3>
  404d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d38:	4605      	mov	r5, r0
  404d3a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404d3e:	2b00      	cmp	r3, #0
  404d40:	f000 813e 	beq.w	404fc0 <_dtoa_r+0xaa0>
  404d44:	9b02      	ldr	r3, [sp, #8]
  404d46:	9315      	str	r3, [sp, #84]	; 0x54
  404d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d4a:	9312      	str	r3, [sp, #72]	; 0x48
  404d4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404d4e:	2b00      	cmp	r3, #0
  404d50:	f000 81fa 	beq.w	405148 <_dtoa_r+0xc28>
  404d54:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404d56:	4b8c      	ldr	r3, [pc, #560]	; (404f88 <_dtoa_r+0xa68>)
  404d58:	498f      	ldr	r1, [pc, #572]	; (404f98 <_dtoa_r+0xa78>)
  404d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404d5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404d62:	2000      	movs	r0, #0
  404d64:	f7fc fe6e 	bl	401a44 <__aeabi_ddiv>
  404d68:	462a      	mov	r2, r5
  404d6a:	4633      	mov	r3, r6
  404d6c:	f7fc fb8c 	bl	401488 <__aeabi_dsub>
  404d70:	4682      	mov	sl, r0
  404d72:	468b      	mov	fp, r1
  404d74:	4638      	mov	r0, r7
  404d76:	4641      	mov	r1, r8
  404d78:	f7fc ff4c 	bl	401c14 <__aeabi_d2iz>
  404d7c:	4605      	mov	r5, r0
  404d7e:	f7fc fcd1 	bl	401724 <__aeabi_i2d>
  404d82:	4602      	mov	r2, r0
  404d84:	460b      	mov	r3, r1
  404d86:	4638      	mov	r0, r7
  404d88:	4641      	mov	r1, r8
  404d8a:	f7fc fb7d 	bl	401488 <__aeabi_dsub>
  404d8e:	3530      	adds	r5, #48	; 0x30
  404d90:	fa5f f885 	uxtb.w	r8, r5
  404d94:	9d04      	ldr	r5, [sp, #16]
  404d96:	4606      	mov	r6, r0
  404d98:	460f      	mov	r7, r1
  404d9a:	f885 8000 	strb.w	r8, [r5]
  404d9e:	4602      	mov	r2, r0
  404da0:	460b      	mov	r3, r1
  404da2:	4650      	mov	r0, sl
  404da4:	4659      	mov	r1, fp
  404da6:	3501      	adds	r5, #1
  404da8:	f002 fc44 	bl	407634 <__aeabi_dcmpgt>
  404dac:	2800      	cmp	r0, #0
  404dae:	d154      	bne.n	404e5a <_dtoa_r+0x93a>
  404db0:	4632      	mov	r2, r6
  404db2:	463b      	mov	r3, r7
  404db4:	2000      	movs	r0, #0
  404db6:	4976      	ldr	r1, [pc, #472]	; (404f90 <_dtoa_r+0xa70>)
  404db8:	f7fc fb66 	bl	401488 <__aeabi_dsub>
  404dbc:	4602      	mov	r2, r0
  404dbe:	460b      	mov	r3, r1
  404dc0:	4650      	mov	r0, sl
  404dc2:	4659      	mov	r1, fp
  404dc4:	f002 fc36 	bl	407634 <__aeabi_dcmpgt>
  404dc8:	2800      	cmp	r0, #0
  404dca:	f040 8270 	bne.w	4052ae <_dtoa_r+0xd8e>
  404dce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404dd0:	2a01      	cmp	r2, #1
  404dd2:	f000 8111 	beq.w	404ff8 <_dtoa_r+0xad8>
  404dd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404dd8:	9a04      	ldr	r2, [sp, #16]
  404dda:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404dde:	4413      	add	r3, r2
  404de0:	4699      	mov	r9, r3
  404de2:	e00d      	b.n	404e00 <_dtoa_r+0x8e0>
  404de4:	2000      	movs	r0, #0
  404de6:	496a      	ldr	r1, [pc, #424]	; (404f90 <_dtoa_r+0xa70>)
  404de8:	f7fc fb4e 	bl	401488 <__aeabi_dsub>
  404dec:	4652      	mov	r2, sl
  404dee:	465b      	mov	r3, fp
  404df0:	f002 fc02 	bl	4075f8 <__aeabi_dcmplt>
  404df4:	2800      	cmp	r0, #0
  404df6:	f040 8258 	bne.w	4052aa <_dtoa_r+0xd8a>
  404dfa:	454d      	cmp	r5, r9
  404dfc:	f000 80fa 	beq.w	404ff4 <_dtoa_r+0xad4>
  404e00:	4650      	mov	r0, sl
  404e02:	4659      	mov	r1, fp
  404e04:	2200      	movs	r2, #0
  404e06:	4b65      	ldr	r3, [pc, #404]	; (404f9c <_dtoa_r+0xa7c>)
  404e08:	f7fc fcf2 	bl	4017f0 <__aeabi_dmul>
  404e0c:	2200      	movs	r2, #0
  404e0e:	4b63      	ldr	r3, [pc, #396]	; (404f9c <_dtoa_r+0xa7c>)
  404e10:	4682      	mov	sl, r0
  404e12:	468b      	mov	fp, r1
  404e14:	4630      	mov	r0, r6
  404e16:	4639      	mov	r1, r7
  404e18:	f7fc fcea 	bl	4017f0 <__aeabi_dmul>
  404e1c:	460f      	mov	r7, r1
  404e1e:	4606      	mov	r6, r0
  404e20:	f7fc fef8 	bl	401c14 <__aeabi_d2iz>
  404e24:	4680      	mov	r8, r0
  404e26:	f7fc fc7d 	bl	401724 <__aeabi_i2d>
  404e2a:	4602      	mov	r2, r0
  404e2c:	460b      	mov	r3, r1
  404e2e:	4630      	mov	r0, r6
  404e30:	4639      	mov	r1, r7
  404e32:	f7fc fb29 	bl	401488 <__aeabi_dsub>
  404e36:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404e3a:	fa5f f888 	uxtb.w	r8, r8
  404e3e:	4652      	mov	r2, sl
  404e40:	465b      	mov	r3, fp
  404e42:	f805 8b01 	strb.w	r8, [r5], #1
  404e46:	4606      	mov	r6, r0
  404e48:	460f      	mov	r7, r1
  404e4a:	f002 fbd5 	bl	4075f8 <__aeabi_dcmplt>
  404e4e:	4632      	mov	r2, r6
  404e50:	463b      	mov	r3, r7
  404e52:	2800      	cmp	r0, #0
  404e54:	d0c6      	beq.n	404de4 <_dtoa_r+0x8c4>
  404e56:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404e5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404e5c:	9302      	str	r3, [sp, #8]
  404e5e:	e523      	b.n	4048a8 <_dtoa_r+0x388>
  404e60:	2300      	movs	r3, #0
  404e62:	930b      	str	r3, [sp, #44]	; 0x2c
  404e64:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404e66:	2b00      	cmp	r3, #0
  404e68:	f340 80dc 	ble.w	405024 <_dtoa_r+0xb04>
  404e6c:	461f      	mov	r7, r3
  404e6e:	461e      	mov	r6, r3
  404e70:	930f      	str	r3, [sp, #60]	; 0x3c
  404e72:	930a      	str	r3, [sp, #40]	; 0x28
  404e74:	e6f6      	b.n	404c64 <_dtoa_r+0x744>
  404e76:	2301      	movs	r3, #1
  404e78:	930b      	str	r3, [sp, #44]	; 0x2c
  404e7a:	e7f3      	b.n	404e64 <_dtoa_r+0x944>
  404e7c:	f1ba 0f00 	cmp.w	sl, #0
  404e80:	f47f ada8 	bne.w	4049d4 <_dtoa_r+0x4b4>
  404e84:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404e88:	2b00      	cmp	r3, #0
  404e8a:	f47f adba 	bne.w	404a02 <_dtoa_r+0x4e2>
  404e8e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404e92:	0d3f      	lsrs	r7, r7, #20
  404e94:	053f      	lsls	r7, r7, #20
  404e96:	2f00      	cmp	r7, #0
  404e98:	f000 820d 	beq.w	4052b6 <_dtoa_r+0xd96>
  404e9c:	9b08      	ldr	r3, [sp, #32]
  404e9e:	3301      	adds	r3, #1
  404ea0:	9308      	str	r3, [sp, #32]
  404ea2:	9b06      	ldr	r3, [sp, #24]
  404ea4:	3301      	adds	r3, #1
  404ea6:	9306      	str	r3, [sp, #24]
  404ea8:	2301      	movs	r3, #1
  404eaa:	930c      	str	r3, [sp, #48]	; 0x30
  404eac:	e5ab      	b.n	404a06 <_dtoa_r+0x4e6>
  404eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404eb0:	2b00      	cmp	r3, #0
  404eb2:	f73f ac42 	bgt.w	40473a <_dtoa_r+0x21a>
  404eb6:	f040 8221 	bne.w	4052fc <_dtoa_r+0xddc>
  404eba:	2200      	movs	r2, #0
  404ebc:	4b38      	ldr	r3, [pc, #224]	; (404fa0 <_dtoa_r+0xa80>)
  404ebe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404ec2:	f7fc fc95 	bl	4017f0 <__aeabi_dmul>
  404ec6:	4652      	mov	r2, sl
  404ec8:	465b      	mov	r3, fp
  404eca:	f002 fba9 	bl	407620 <__aeabi_dcmpge>
  404ece:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404ed2:	4646      	mov	r6, r8
  404ed4:	2800      	cmp	r0, #0
  404ed6:	d041      	beq.n	404f5c <_dtoa_r+0xa3c>
  404ed8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404eda:	9d04      	ldr	r5, [sp, #16]
  404edc:	43db      	mvns	r3, r3
  404ede:	9302      	str	r3, [sp, #8]
  404ee0:	4641      	mov	r1, r8
  404ee2:	4620      	mov	r0, r4
  404ee4:	f001 fbdc 	bl	4066a0 <_Bfree>
  404ee8:	2e00      	cmp	r6, #0
  404eea:	f43f acdd 	beq.w	4048a8 <_dtoa_r+0x388>
  404eee:	e6a7      	b.n	404c40 <_dtoa_r+0x720>
  404ef0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404ef2:	4649      	mov	r1, r9
  404ef4:	4620      	mov	r0, r4
  404ef6:	f001 fd09 	bl	40690c <__pow5mult>
  404efa:	4681      	mov	r9, r0
  404efc:	e558      	b.n	4049b0 <_dtoa_r+0x490>
  404efe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404f00:	2a00      	cmp	r2, #0
  404f02:	f000 8187 	beq.w	405214 <_dtoa_r+0xcf4>
  404f06:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404f0a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404f0c:	9d08      	ldr	r5, [sp, #32]
  404f0e:	e4f2      	b.n	4048f6 <_dtoa_r+0x3d6>
  404f10:	f1ba 0f00 	cmp.w	sl, #0
  404f14:	f47f ad75 	bne.w	404a02 <_dtoa_r+0x4e2>
  404f18:	e7b4      	b.n	404e84 <_dtoa_r+0x964>
  404f1a:	f001 fbcb 	bl	4066b4 <__multadd>
  404f1e:	4647      	mov	r7, r8
  404f20:	4606      	mov	r6, r0
  404f22:	4683      	mov	fp, r0
  404f24:	e5be      	b.n	404aa4 <_dtoa_r+0x584>
  404f26:	4601      	mov	r1, r0
  404f28:	4620      	mov	r0, r4
  404f2a:	9306      	str	r3, [sp, #24]
  404f2c:	f001 fbb8 	bl	4066a0 <_Bfree>
  404f30:	2201      	movs	r2, #1
  404f32:	9b06      	ldr	r3, [sp, #24]
  404f34:	e5e0      	b.n	404af8 <_dtoa_r+0x5d8>
  404f36:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f38:	2b02      	cmp	r3, #2
  404f3a:	f77f ad96 	ble.w	404a6a <_dtoa_r+0x54a>
  404f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f40:	2b00      	cmp	r3, #0
  404f42:	d1c9      	bne.n	404ed8 <_dtoa_r+0x9b8>
  404f44:	4641      	mov	r1, r8
  404f46:	2205      	movs	r2, #5
  404f48:	4620      	mov	r0, r4
  404f4a:	f001 fbb3 	bl	4066b4 <__multadd>
  404f4e:	4601      	mov	r1, r0
  404f50:	4680      	mov	r8, r0
  404f52:	4648      	mov	r0, r9
  404f54:	f001 fd7c 	bl	406a50 <__mcmp>
  404f58:	2800      	cmp	r0, #0
  404f5a:	ddbd      	ble.n	404ed8 <_dtoa_r+0x9b8>
  404f5c:	9a02      	ldr	r2, [sp, #8]
  404f5e:	9904      	ldr	r1, [sp, #16]
  404f60:	2331      	movs	r3, #49	; 0x31
  404f62:	3201      	adds	r2, #1
  404f64:	9202      	str	r2, [sp, #8]
  404f66:	700b      	strb	r3, [r1, #0]
  404f68:	1c4d      	adds	r5, r1, #1
  404f6a:	e7b9      	b.n	404ee0 <_dtoa_r+0x9c0>
  404f6c:	9a02      	ldr	r2, [sp, #8]
  404f6e:	3201      	adds	r2, #1
  404f70:	9202      	str	r2, [sp, #8]
  404f72:	9a04      	ldr	r2, [sp, #16]
  404f74:	2331      	movs	r3, #49	; 0x31
  404f76:	7013      	strb	r3, [r2, #0]
  404f78:	e652      	b.n	404c20 <_dtoa_r+0x700>
  404f7a:	2301      	movs	r3, #1
  404f7c:	930b      	str	r3, [sp, #44]	; 0x2c
  404f7e:	e666      	b.n	404c4e <_dtoa_r+0x72e>
  404f80:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404f84:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404f86:	e48f      	b.n	4048a8 <_dtoa_r+0x388>
  404f88:	00407af0 	.word	0x00407af0
  404f8c:	00407ac8 	.word	0x00407ac8
  404f90:	3ff00000 	.word	0x3ff00000
  404f94:	401c0000 	.word	0x401c0000
  404f98:	3fe00000 	.word	0x3fe00000
  404f9c:	40240000 	.word	0x40240000
  404fa0:	40140000 	.word	0x40140000
  404fa4:	4650      	mov	r0, sl
  404fa6:	f7fc fbbd 	bl	401724 <__aeabi_i2d>
  404faa:	463a      	mov	r2, r7
  404fac:	4643      	mov	r3, r8
  404fae:	f7fc fc1f 	bl	4017f0 <__aeabi_dmul>
  404fb2:	2200      	movs	r2, #0
  404fb4:	4bc1      	ldr	r3, [pc, #772]	; (4052bc <_dtoa_r+0xd9c>)
  404fb6:	f7fc fa69 	bl	40148c <__adddf3>
  404fba:	4605      	mov	r5, r0
  404fbc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404fc0:	4641      	mov	r1, r8
  404fc2:	2200      	movs	r2, #0
  404fc4:	4bbe      	ldr	r3, [pc, #760]	; (4052c0 <_dtoa_r+0xda0>)
  404fc6:	4638      	mov	r0, r7
  404fc8:	f7fc fa5e 	bl	401488 <__aeabi_dsub>
  404fcc:	462a      	mov	r2, r5
  404fce:	4633      	mov	r3, r6
  404fd0:	4682      	mov	sl, r0
  404fd2:	468b      	mov	fp, r1
  404fd4:	f002 fb2e 	bl	407634 <__aeabi_dcmpgt>
  404fd8:	4680      	mov	r8, r0
  404fda:	2800      	cmp	r0, #0
  404fdc:	f040 8110 	bne.w	405200 <_dtoa_r+0xce0>
  404fe0:	462a      	mov	r2, r5
  404fe2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404fe6:	4650      	mov	r0, sl
  404fe8:	4659      	mov	r1, fp
  404fea:	f002 fb05 	bl	4075f8 <__aeabi_dcmplt>
  404fee:	b118      	cbz	r0, 404ff8 <_dtoa_r+0xad8>
  404ff0:	4646      	mov	r6, r8
  404ff2:	e771      	b.n	404ed8 <_dtoa_r+0x9b8>
  404ff4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404ff8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404ffc:	f7ff bb8a 	b.w	404714 <_dtoa_r+0x1f4>
  405000:	9804      	ldr	r0, [sp, #16]
  405002:	f7ff babb 	b.w	40457c <_dtoa_r+0x5c>
  405006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405008:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40500a:	970c      	str	r7, [sp, #48]	; 0x30
  40500c:	1afb      	subs	r3, r7, r3
  40500e:	441a      	add	r2, r3
  405010:	920d      	str	r2, [sp, #52]	; 0x34
  405012:	2700      	movs	r7, #0
  405014:	e469      	b.n	4048ea <_dtoa_r+0x3ca>
  405016:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40501a:	f04f 0a02 	mov.w	sl, #2
  40501e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405022:	e657      	b.n	404cd4 <_dtoa_r+0x7b4>
  405024:	2100      	movs	r1, #0
  405026:	2301      	movs	r3, #1
  405028:	6461      	str	r1, [r4, #68]	; 0x44
  40502a:	4620      	mov	r0, r4
  40502c:	9325      	str	r3, [sp, #148]	; 0x94
  40502e:	f001 fb11 	bl	406654 <_Balloc>
  405032:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405034:	9004      	str	r0, [sp, #16]
  405036:	6420      	str	r0, [r4, #64]	; 0x40
  405038:	930a      	str	r3, [sp, #40]	; 0x28
  40503a:	930f      	str	r3, [sp, #60]	; 0x3c
  40503c:	e629      	b.n	404c92 <_dtoa_r+0x772>
  40503e:	2a00      	cmp	r2, #0
  405040:	46d0      	mov	r8, sl
  405042:	f8cd b018 	str.w	fp, [sp, #24]
  405046:	469a      	mov	sl, r3
  405048:	dd11      	ble.n	40506e <_dtoa_r+0xb4e>
  40504a:	4649      	mov	r1, r9
  40504c:	2201      	movs	r2, #1
  40504e:	4620      	mov	r0, r4
  405050:	f001 fcac 	bl	4069ac <__lshift>
  405054:	4641      	mov	r1, r8
  405056:	4681      	mov	r9, r0
  405058:	f001 fcfa 	bl	406a50 <__mcmp>
  40505c:	2800      	cmp	r0, #0
  40505e:	f340 8146 	ble.w	4052ee <_dtoa_r+0xdce>
  405062:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405066:	f000 8106 	beq.w	405276 <_dtoa_r+0xd56>
  40506a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40506e:	46b3      	mov	fp, r6
  405070:	f887 a000 	strb.w	sl, [r7]
  405074:	1c7d      	adds	r5, r7, #1
  405076:	9e06      	ldr	r6, [sp, #24]
  405078:	e5d2      	b.n	404c20 <_dtoa_r+0x700>
  40507a:	d104      	bne.n	405086 <_dtoa_r+0xb66>
  40507c:	f01a 0f01 	tst.w	sl, #1
  405080:	d001      	beq.n	405086 <_dtoa_r+0xb66>
  405082:	e5bd      	b.n	404c00 <_dtoa_r+0x6e0>
  405084:	4615      	mov	r5, r2
  405086:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40508a:	2b30      	cmp	r3, #48	; 0x30
  40508c:	f105 32ff 	add.w	r2, r5, #4294967295
  405090:	d0f8      	beq.n	405084 <_dtoa_r+0xb64>
  405092:	e5c5      	b.n	404c20 <_dtoa_r+0x700>
  405094:	9904      	ldr	r1, [sp, #16]
  405096:	2230      	movs	r2, #48	; 0x30
  405098:	700a      	strb	r2, [r1, #0]
  40509a:	9a02      	ldr	r2, [sp, #8]
  40509c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4050a0:	3201      	adds	r2, #1
  4050a2:	9202      	str	r2, [sp, #8]
  4050a4:	f7ff bbfc 	b.w	4048a0 <_dtoa_r+0x380>
  4050a8:	f000 80bb 	beq.w	405222 <_dtoa_r+0xd02>
  4050ac:	9b02      	ldr	r3, [sp, #8]
  4050ae:	425d      	negs	r5, r3
  4050b0:	4b84      	ldr	r3, [pc, #528]	; (4052c4 <_dtoa_r+0xda4>)
  4050b2:	f005 020f 	and.w	r2, r5, #15
  4050b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4050ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4050be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4050c2:	f7fc fb95 	bl	4017f0 <__aeabi_dmul>
  4050c6:	112d      	asrs	r5, r5, #4
  4050c8:	4607      	mov	r7, r0
  4050ca:	4688      	mov	r8, r1
  4050cc:	f000 812c 	beq.w	405328 <_dtoa_r+0xe08>
  4050d0:	4e7d      	ldr	r6, [pc, #500]	; (4052c8 <_dtoa_r+0xda8>)
  4050d2:	f04f 0a02 	mov.w	sl, #2
  4050d6:	07eb      	lsls	r3, r5, #31
  4050d8:	d509      	bpl.n	4050ee <_dtoa_r+0xbce>
  4050da:	4638      	mov	r0, r7
  4050dc:	4641      	mov	r1, r8
  4050de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4050e2:	f7fc fb85 	bl	4017f0 <__aeabi_dmul>
  4050e6:	f10a 0a01 	add.w	sl, sl, #1
  4050ea:	4607      	mov	r7, r0
  4050ec:	4688      	mov	r8, r1
  4050ee:	106d      	asrs	r5, r5, #1
  4050f0:	f106 0608 	add.w	r6, r6, #8
  4050f4:	d1ef      	bne.n	4050d6 <_dtoa_r+0xbb6>
  4050f6:	e608      	b.n	404d0a <_dtoa_r+0x7ea>
  4050f8:	6871      	ldr	r1, [r6, #4]
  4050fa:	4620      	mov	r0, r4
  4050fc:	f001 faaa 	bl	406654 <_Balloc>
  405100:	6933      	ldr	r3, [r6, #16]
  405102:	3302      	adds	r3, #2
  405104:	009a      	lsls	r2, r3, #2
  405106:	4605      	mov	r5, r0
  405108:	f106 010c 	add.w	r1, r6, #12
  40510c:	300c      	adds	r0, #12
  40510e:	f001 f997 	bl	406440 <memcpy>
  405112:	4629      	mov	r1, r5
  405114:	2201      	movs	r2, #1
  405116:	4620      	mov	r0, r4
  405118:	f001 fc48 	bl	4069ac <__lshift>
  40511c:	9006      	str	r0, [sp, #24]
  40511e:	e4b5      	b.n	404a8c <_dtoa_r+0x56c>
  405120:	2b39      	cmp	r3, #57	; 0x39
  405122:	f8cd b018 	str.w	fp, [sp, #24]
  405126:	46d0      	mov	r8, sl
  405128:	f000 80a5 	beq.w	405276 <_dtoa_r+0xd56>
  40512c:	f103 0a01 	add.w	sl, r3, #1
  405130:	46b3      	mov	fp, r6
  405132:	f887 a000 	strb.w	sl, [r7]
  405136:	1c7d      	adds	r5, r7, #1
  405138:	9e06      	ldr	r6, [sp, #24]
  40513a:	e571      	b.n	404c20 <_dtoa_r+0x700>
  40513c:	465a      	mov	r2, fp
  40513e:	46d0      	mov	r8, sl
  405140:	46b3      	mov	fp, r6
  405142:	469a      	mov	sl, r3
  405144:	4616      	mov	r6, r2
  405146:	e54f      	b.n	404be8 <_dtoa_r+0x6c8>
  405148:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40514a:	495e      	ldr	r1, [pc, #376]	; (4052c4 <_dtoa_r+0xda4>)
  40514c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405150:	462a      	mov	r2, r5
  405152:	4633      	mov	r3, r6
  405154:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405158:	f7fc fb4a 	bl	4017f0 <__aeabi_dmul>
  40515c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405160:	4638      	mov	r0, r7
  405162:	4641      	mov	r1, r8
  405164:	f7fc fd56 	bl	401c14 <__aeabi_d2iz>
  405168:	4605      	mov	r5, r0
  40516a:	f7fc fadb 	bl	401724 <__aeabi_i2d>
  40516e:	460b      	mov	r3, r1
  405170:	4602      	mov	r2, r0
  405172:	4641      	mov	r1, r8
  405174:	4638      	mov	r0, r7
  405176:	f7fc f987 	bl	401488 <__aeabi_dsub>
  40517a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40517c:	460f      	mov	r7, r1
  40517e:	9904      	ldr	r1, [sp, #16]
  405180:	3530      	adds	r5, #48	; 0x30
  405182:	2b01      	cmp	r3, #1
  405184:	700d      	strb	r5, [r1, #0]
  405186:	4606      	mov	r6, r0
  405188:	f101 0501 	add.w	r5, r1, #1
  40518c:	d026      	beq.n	4051dc <_dtoa_r+0xcbc>
  40518e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405190:	9a04      	ldr	r2, [sp, #16]
  405192:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4052d0 <_dtoa_r+0xdb0>
  405196:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40519a:	4413      	add	r3, r2
  40519c:	f04f 0a00 	mov.w	sl, #0
  4051a0:	4699      	mov	r9, r3
  4051a2:	4652      	mov	r2, sl
  4051a4:	465b      	mov	r3, fp
  4051a6:	4630      	mov	r0, r6
  4051a8:	4639      	mov	r1, r7
  4051aa:	f7fc fb21 	bl	4017f0 <__aeabi_dmul>
  4051ae:	460f      	mov	r7, r1
  4051b0:	4606      	mov	r6, r0
  4051b2:	f7fc fd2f 	bl	401c14 <__aeabi_d2iz>
  4051b6:	4680      	mov	r8, r0
  4051b8:	f7fc fab4 	bl	401724 <__aeabi_i2d>
  4051bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4051c0:	4602      	mov	r2, r0
  4051c2:	460b      	mov	r3, r1
  4051c4:	4630      	mov	r0, r6
  4051c6:	4639      	mov	r1, r7
  4051c8:	f7fc f95e 	bl	401488 <__aeabi_dsub>
  4051cc:	f805 8b01 	strb.w	r8, [r5], #1
  4051d0:	454d      	cmp	r5, r9
  4051d2:	4606      	mov	r6, r0
  4051d4:	460f      	mov	r7, r1
  4051d6:	d1e4      	bne.n	4051a2 <_dtoa_r+0xc82>
  4051d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4051dc:	4b3b      	ldr	r3, [pc, #236]	; (4052cc <_dtoa_r+0xdac>)
  4051de:	2200      	movs	r2, #0
  4051e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4051e4:	f7fc f952 	bl	40148c <__adddf3>
  4051e8:	4632      	mov	r2, r6
  4051ea:	463b      	mov	r3, r7
  4051ec:	f002 fa04 	bl	4075f8 <__aeabi_dcmplt>
  4051f0:	2800      	cmp	r0, #0
  4051f2:	d046      	beq.n	405282 <_dtoa_r+0xd62>
  4051f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4051f6:	9302      	str	r3, [sp, #8]
  4051f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4051fc:	f7ff bb43 	b.w	404886 <_dtoa_r+0x366>
  405200:	f04f 0800 	mov.w	r8, #0
  405204:	4646      	mov	r6, r8
  405206:	e6a9      	b.n	404f5c <_dtoa_r+0xa3c>
  405208:	9b08      	ldr	r3, [sp, #32]
  40520a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40520c:	1a9d      	subs	r5, r3, r2
  40520e:	2300      	movs	r3, #0
  405210:	f7ff bb71 	b.w	4048f6 <_dtoa_r+0x3d6>
  405214:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405216:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405218:	9d08      	ldr	r5, [sp, #32]
  40521a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40521e:	f7ff bb6a 	b.w	4048f6 <_dtoa_r+0x3d6>
  405222:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405226:	f04f 0a02 	mov.w	sl, #2
  40522a:	e56e      	b.n	404d0a <_dtoa_r+0x7ea>
  40522c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40522e:	2b00      	cmp	r3, #0
  405230:	f43f aeb8 	beq.w	404fa4 <_dtoa_r+0xa84>
  405234:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405236:	2b00      	cmp	r3, #0
  405238:	f77f aede 	ble.w	404ff8 <_dtoa_r+0xad8>
  40523c:	2200      	movs	r2, #0
  40523e:	4b24      	ldr	r3, [pc, #144]	; (4052d0 <_dtoa_r+0xdb0>)
  405240:	4638      	mov	r0, r7
  405242:	4641      	mov	r1, r8
  405244:	f7fc fad4 	bl	4017f0 <__aeabi_dmul>
  405248:	4607      	mov	r7, r0
  40524a:	4688      	mov	r8, r1
  40524c:	f10a 0001 	add.w	r0, sl, #1
  405250:	f7fc fa68 	bl	401724 <__aeabi_i2d>
  405254:	463a      	mov	r2, r7
  405256:	4643      	mov	r3, r8
  405258:	f7fc faca 	bl	4017f0 <__aeabi_dmul>
  40525c:	2200      	movs	r2, #0
  40525e:	4b17      	ldr	r3, [pc, #92]	; (4052bc <_dtoa_r+0xd9c>)
  405260:	f7fc f914 	bl	40148c <__adddf3>
  405264:	9a02      	ldr	r2, [sp, #8]
  405266:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405268:	9312      	str	r3, [sp, #72]	; 0x48
  40526a:	3a01      	subs	r2, #1
  40526c:	4605      	mov	r5, r0
  40526e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405272:	9215      	str	r2, [sp, #84]	; 0x54
  405274:	e56a      	b.n	404d4c <_dtoa_r+0x82c>
  405276:	2239      	movs	r2, #57	; 0x39
  405278:	46b3      	mov	fp, r6
  40527a:	703a      	strb	r2, [r7, #0]
  40527c:	9e06      	ldr	r6, [sp, #24]
  40527e:	1c7d      	adds	r5, r7, #1
  405280:	e4c0      	b.n	404c04 <_dtoa_r+0x6e4>
  405282:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405286:	2000      	movs	r0, #0
  405288:	4910      	ldr	r1, [pc, #64]	; (4052cc <_dtoa_r+0xdac>)
  40528a:	f7fc f8fd 	bl	401488 <__aeabi_dsub>
  40528e:	4632      	mov	r2, r6
  405290:	463b      	mov	r3, r7
  405292:	f002 f9cf 	bl	407634 <__aeabi_dcmpgt>
  405296:	b908      	cbnz	r0, 40529c <_dtoa_r+0xd7c>
  405298:	e6ae      	b.n	404ff8 <_dtoa_r+0xad8>
  40529a:	4615      	mov	r5, r2
  40529c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4052a0:	2b30      	cmp	r3, #48	; 0x30
  4052a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4052a6:	d0f8      	beq.n	40529a <_dtoa_r+0xd7a>
  4052a8:	e5d7      	b.n	404e5a <_dtoa_r+0x93a>
  4052aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4052ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4052b0:	9302      	str	r3, [sp, #8]
  4052b2:	f7ff bae8 	b.w	404886 <_dtoa_r+0x366>
  4052b6:	970c      	str	r7, [sp, #48]	; 0x30
  4052b8:	f7ff bba5 	b.w	404a06 <_dtoa_r+0x4e6>
  4052bc:	401c0000 	.word	0x401c0000
  4052c0:	40140000 	.word	0x40140000
  4052c4:	00407af0 	.word	0x00407af0
  4052c8:	00407ac8 	.word	0x00407ac8
  4052cc:	3fe00000 	.word	0x3fe00000
  4052d0:	40240000 	.word	0x40240000
  4052d4:	2b39      	cmp	r3, #57	; 0x39
  4052d6:	f8cd b018 	str.w	fp, [sp, #24]
  4052da:	46d0      	mov	r8, sl
  4052dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4052e0:	469a      	mov	sl, r3
  4052e2:	d0c8      	beq.n	405276 <_dtoa_r+0xd56>
  4052e4:	f1bb 0f00 	cmp.w	fp, #0
  4052e8:	f73f aebf 	bgt.w	40506a <_dtoa_r+0xb4a>
  4052ec:	e6bf      	b.n	40506e <_dtoa_r+0xb4e>
  4052ee:	f47f aebe 	bne.w	40506e <_dtoa_r+0xb4e>
  4052f2:	f01a 0f01 	tst.w	sl, #1
  4052f6:	f43f aeba 	beq.w	40506e <_dtoa_r+0xb4e>
  4052fa:	e6b2      	b.n	405062 <_dtoa_r+0xb42>
  4052fc:	f04f 0800 	mov.w	r8, #0
  405300:	4646      	mov	r6, r8
  405302:	e5e9      	b.n	404ed8 <_dtoa_r+0x9b8>
  405304:	4631      	mov	r1, r6
  405306:	2300      	movs	r3, #0
  405308:	220a      	movs	r2, #10
  40530a:	4620      	mov	r0, r4
  40530c:	f001 f9d2 	bl	4066b4 <__multadd>
  405310:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405312:	2b00      	cmp	r3, #0
  405314:	4606      	mov	r6, r0
  405316:	dd0a      	ble.n	40532e <_dtoa_r+0xe0e>
  405318:	930a      	str	r3, [sp, #40]	; 0x28
  40531a:	f7ff bbaa 	b.w	404a72 <_dtoa_r+0x552>
  40531e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405320:	2b02      	cmp	r3, #2
  405322:	dc23      	bgt.n	40536c <_dtoa_r+0xe4c>
  405324:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405326:	e43b      	b.n	404ba0 <_dtoa_r+0x680>
  405328:	f04f 0a02 	mov.w	sl, #2
  40532c:	e4ed      	b.n	404d0a <_dtoa_r+0x7ea>
  40532e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405330:	2b02      	cmp	r3, #2
  405332:	dc1b      	bgt.n	40536c <_dtoa_r+0xe4c>
  405334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405336:	e7ef      	b.n	405318 <_dtoa_r+0xdf8>
  405338:	2500      	movs	r5, #0
  40533a:	6465      	str	r5, [r4, #68]	; 0x44
  40533c:	4629      	mov	r1, r5
  40533e:	4620      	mov	r0, r4
  405340:	f001 f988 	bl	406654 <_Balloc>
  405344:	f04f 33ff 	mov.w	r3, #4294967295
  405348:	930a      	str	r3, [sp, #40]	; 0x28
  40534a:	930f      	str	r3, [sp, #60]	; 0x3c
  40534c:	2301      	movs	r3, #1
  40534e:	9004      	str	r0, [sp, #16]
  405350:	9525      	str	r5, [sp, #148]	; 0x94
  405352:	6420      	str	r0, [r4, #64]	; 0x40
  405354:	930b      	str	r3, [sp, #44]	; 0x2c
  405356:	f7ff b9dd 	b.w	404714 <_dtoa_r+0x1f4>
  40535a:	2501      	movs	r5, #1
  40535c:	f7ff b9a5 	b.w	4046aa <_dtoa_r+0x18a>
  405360:	f43f ab69 	beq.w	404a36 <_dtoa_r+0x516>
  405364:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405368:	f7ff bbf9 	b.w	404b5e <_dtoa_r+0x63e>
  40536c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40536e:	930a      	str	r3, [sp, #40]	; 0x28
  405370:	e5e5      	b.n	404f3e <_dtoa_r+0xa1e>
  405372:	bf00      	nop

00405374 <__sflush_r>:
  405374:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405378:	b29a      	uxth	r2, r3
  40537a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40537e:	460d      	mov	r5, r1
  405380:	0711      	lsls	r1, r2, #28
  405382:	4680      	mov	r8, r0
  405384:	d43a      	bmi.n	4053fc <__sflush_r+0x88>
  405386:	686a      	ldr	r2, [r5, #4]
  405388:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40538c:	2a00      	cmp	r2, #0
  40538e:	81ab      	strh	r3, [r5, #12]
  405390:	dd6f      	ble.n	405472 <__sflush_r+0xfe>
  405392:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405394:	2c00      	cmp	r4, #0
  405396:	d049      	beq.n	40542c <__sflush_r+0xb8>
  405398:	2200      	movs	r2, #0
  40539a:	b29b      	uxth	r3, r3
  40539c:	f8d8 6000 	ldr.w	r6, [r8]
  4053a0:	f8c8 2000 	str.w	r2, [r8]
  4053a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4053a8:	d067      	beq.n	40547a <__sflush_r+0x106>
  4053aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4053ac:	075f      	lsls	r7, r3, #29
  4053ae:	d505      	bpl.n	4053bc <__sflush_r+0x48>
  4053b0:	6869      	ldr	r1, [r5, #4]
  4053b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4053b4:	1a52      	subs	r2, r2, r1
  4053b6:	b10b      	cbz	r3, 4053bc <__sflush_r+0x48>
  4053b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4053ba:	1ad2      	subs	r2, r2, r3
  4053bc:	2300      	movs	r3, #0
  4053be:	69e9      	ldr	r1, [r5, #28]
  4053c0:	4640      	mov	r0, r8
  4053c2:	47a0      	blx	r4
  4053c4:	1c44      	adds	r4, r0, #1
  4053c6:	d03c      	beq.n	405442 <__sflush_r+0xce>
  4053c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4053cc:	692a      	ldr	r2, [r5, #16]
  4053ce:	602a      	str	r2, [r5, #0]
  4053d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4053d4:	2200      	movs	r2, #0
  4053d6:	81ab      	strh	r3, [r5, #12]
  4053d8:	04db      	lsls	r3, r3, #19
  4053da:	606a      	str	r2, [r5, #4]
  4053dc:	d447      	bmi.n	40546e <__sflush_r+0xfa>
  4053de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4053e0:	f8c8 6000 	str.w	r6, [r8]
  4053e4:	b311      	cbz	r1, 40542c <__sflush_r+0xb8>
  4053e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4053ea:	4299      	cmp	r1, r3
  4053ec:	d002      	beq.n	4053f4 <__sflush_r+0x80>
  4053ee:	4640      	mov	r0, r8
  4053f0:	f000 f9de 	bl	4057b0 <_free_r>
  4053f4:	2000      	movs	r0, #0
  4053f6:	6328      	str	r0, [r5, #48]	; 0x30
  4053f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053fc:	692e      	ldr	r6, [r5, #16]
  4053fe:	b1ae      	cbz	r6, 40542c <__sflush_r+0xb8>
  405400:	682c      	ldr	r4, [r5, #0]
  405402:	602e      	str	r6, [r5, #0]
  405404:	0791      	lsls	r1, r2, #30
  405406:	bf0c      	ite	eq
  405408:	696b      	ldreq	r3, [r5, #20]
  40540a:	2300      	movne	r3, #0
  40540c:	1ba4      	subs	r4, r4, r6
  40540e:	60ab      	str	r3, [r5, #8]
  405410:	e00a      	b.n	405428 <__sflush_r+0xb4>
  405412:	4623      	mov	r3, r4
  405414:	4632      	mov	r2, r6
  405416:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405418:	69e9      	ldr	r1, [r5, #28]
  40541a:	4640      	mov	r0, r8
  40541c:	47b8      	blx	r7
  40541e:	2800      	cmp	r0, #0
  405420:	eba4 0400 	sub.w	r4, r4, r0
  405424:	4406      	add	r6, r0
  405426:	dd04      	ble.n	405432 <__sflush_r+0xbe>
  405428:	2c00      	cmp	r4, #0
  40542a:	dcf2      	bgt.n	405412 <__sflush_r+0x9e>
  40542c:	2000      	movs	r0, #0
  40542e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405432:	89ab      	ldrh	r3, [r5, #12]
  405434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405438:	81ab      	strh	r3, [r5, #12]
  40543a:	f04f 30ff 	mov.w	r0, #4294967295
  40543e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405442:	f8d8 4000 	ldr.w	r4, [r8]
  405446:	2c1d      	cmp	r4, #29
  405448:	d8f3      	bhi.n	405432 <__sflush_r+0xbe>
  40544a:	4b19      	ldr	r3, [pc, #100]	; (4054b0 <__sflush_r+0x13c>)
  40544c:	40e3      	lsrs	r3, r4
  40544e:	43db      	mvns	r3, r3
  405450:	f013 0301 	ands.w	r3, r3, #1
  405454:	d1ed      	bne.n	405432 <__sflush_r+0xbe>
  405456:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40545a:	606b      	str	r3, [r5, #4]
  40545c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405460:	6929      	ldr	r1, [r5, #16]
  405462:	81ab      	strh	r3, [r5, #12]
  405464:	04da      	lsls	r2, r3, #19
  405466:	6029      	str	r1, [r5, #0]
  405468:	d5b9      	bpl.n	4053de <__sflush_r+0x6a>
  40546a:	2c00      	cmp	r4, #0
  40546c:	d1b7      	bne.n	4053de <__sflush_r+0x6a>
  40546e:	6528      	str	r0, [r5, #80]	; 0x50
  405470:	e7b5      	b.n	4053de <__sflush_r+0x6a>
  405472:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405474:	2a00      	cmp	r2, #0
  405476:	dc8c      	bgt.n	405392 <__sflush_r+0x1e>
  405478:	e7d8      	b.n	40542c <__sflush_r+0xb8>
  40547a:	2301      	movs	r3, #1
  40547c:	69e9      	ldr	r1, [r5, #28]
  40547e:	4640      	mov	r0, r8
  405480:	47a0      	blx	r4
  405482:	1c43      	adds	r3, r0, #1
  405484:	4602      	mov	r2, r0
  405486:	d002      	beq.n	40548e <__sflush_r+0x11a>
  405488:	89ab      	ldrh	r3, [r5, #12]
  40548a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40548c:	e78e      	b.n	4053ac <__sflush_r+0x38>
  40548e:	f8d8 3000 	ldr.w	r3, [r8]
  405492:	2b00      	cmp	r3, #0
  405494:	d0f8      	beq.n	405488 <__sflush_r+0x114>
  405496:	2b1d      	cmp	r3, #29
  405498:	d001      	beq.n	40549e <__sflush_r+0x12a>
  40549a:	2b16      	cmp	r3, #22
  40549c:	d102      	bne.n	4054a4 <__sflush_r+0x130>
  40549e:	f8c8 6000 	str.w	r6, [r8]
  4054a2:	e7c3      	b.n	40542c <__sflush_r+0xb8>
  4054a4:	89ab      	ldrh	r3, [r5, #12]
  4054a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054aa:	81ab      	strh	r3, [r5, #12]
  4054ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054b0:	20400001 	.word	0x20400001

004054b4 <_fflush_r>:
  4054b4:	b538      	push	{r3, r4, r5, lr}
  4054b6:	460d      	mov	r5, r1
  4054b8:	4604      	mov	r4, r0
  4054ba:	b108      	cbz	r0, 4054c0 <_fflush_r+0xc>
  4054bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4054be:	b1bb      	cbz	r3, 4054f0 <_fflush_r+0x3c>
  4054c0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4054c4:	b188      	cbz	r0, 4054ea <_fflush_r+0x36>
  4054c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4054c8:	07db      	lsls	r3, r3, #31
  4054ca:	d401      	bmi.n	4054d0 <_fflush_r+0x1c>
  4054cc:	0581      	lsls	r1, r0, #22
  4054ce:	d517      	bpl.n	405500 <_fflush_r+0x4c>
  4054d0:	4620      	mov	r0, r4
  4054d2:	4629      	mov	r1, r5
  4054d4:	f7ff ff4e 	bl	405374 <__sflush_r>
  4054d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4054da:	07da      	lsls	r2, r3, #31
  4054dc:	4604      	mov	r4, r0
  4054de:	d402      	bmi.n	4054e6 <_fflush_r+0x32>
  4054e0:	89ab      	ldrh	r3, [r5, #12]
  4054e2:	059b      	lsls	r3, r3, #22
  4054e4:	d507      	bpl.n	4054f6 <_fflush_r+0x42>
  4054e6:	4620      	mov	r0, r4
  4054e8:	bd38      	pop	{r3, r4, r5, pc}
  4054ea:	4604      	mov	r4, r0
  4054ec:	4620      	mov	r0, r4
  4054ee:	bd38      	pop	{r3, r4, r5, pc}
  4054f0:	f000 f838 	bl	405564 <__sinit>
  4054f4:	e7e4      	b.n	4054c0 <_fflush_r+0xc>
  4054f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4054f8:	f000 fc04 	bl	405d04 <__retarget_lock_release_recursive>
  4054fc:	4620      	mov	r0, r4
  4054fe:	bd38      	pop	{r3, r4, r5, pc}
  405500:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405502:	f000 fbfd 	bl	405d00 <__retarget_lock_acquire_recursive>
  405506:	e7e3      	b.n	4054d0 <_fflush_r+0x1c>

00405508 <_cleanup_r>:
  405508:	4901      	ldr	r1, [pc, #4]	; (405510 <_cleanup_r+0x8>)
  40550a:	f000 bbaf 	b.w	405c6c <_fwalk_reent>
  40550e:	bf00      	nop
  405510:	004073d1 	.word	0x004073d1

00405514 <std.isra.0>:
  405514:	b510      	push	{r4, lr}
  405516:	2300      	movs	r3, #0
  405518:	4604      	mov	r4, r0
  40551a:	8181      	strh	r1, [r0, #12]
  40551c:	81c2      	strh	r2, [r0, #14]
  40551e:	6003      	str	r3, [r0, #0]
  405520:	6043      	str	r3, [r0, #4]
  405522:	6083      	str	r3, [r0, #8]
  405524:	6643      	str	r3, [r0, #100]	; 0x64
  405526:	6103      	str	r3, [r0, #16]
  405528:	6143      	str	r3, [r0, #20]
  40552a:	6183      	str	r3, [r0, #24]
  40552c:	4619      	mov	r1, r3
  40552e:	2208      	movs	r2, #8
  405530:	305c      	adds	r0, #92	; 0x5c
  405532:	f7fc fbd3 	bl	401cdc <memset>
  405536:	4807      	ldr	r0, [pc, #28]	; (405554 <std.isra.0+0x40>)
  405538:	4907      	ldr	r1, [pc, #28]	; (405558 <std.isra.0+0x44>)
  40553a:	4a08      	ldr	r2, [pc, #32]	; (40555c <std.isra.0+0x48>)
  40553c:	4b08      	ldr	r3, [pc, #32]	; (405560 <std.isra.0+0x4c>)
  40553e:	6220      	str	r0, [r4, #32]
  405540:	61e4      	str	r4, [r4, #28]
  405542:	6261      	str	r1, [r4, #36]	; 0x24
  405544:	62a2      	str	r2, [r4, #40]	; 0x28
  405546:	62e3      	str	r3, [r4, #44]	; 0x2c
  405548:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40554c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405550:	f000 bbd2 	b.w	405cf8 <__retarget_lock_init_recursive>
  405554:	00406fb9 	.word	0x00406fb9
  405558:	00406fdd 	.word	0x00406fdd
  40555c:	00407019 	.word	0x00407019
  405560:	00407039 	.word	0x00407039

00405564 <__sinit>:
  405564:	b510      	push	{r4, lr}
  405566:	4604      	mov	r4, r0
  405568:	4812      	ldr	r0, [pc, #72]	; (4055b4 <__sinit+0x50>)
  40556a:	f000 fbc9 	bl	405d00 <__retarget_lock_acquire_recursive>
  40556e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405570:	b9d2      	cbnz	r2, 4055a8 <__sinit+0x44>
  405572:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  405576:	4810      	ldr	r0, [pc, #64]	; (4055b8 <__sinit+0x54>)
  405578:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40557c:	2103      	movs	r1, #3
  40557e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405582:	63e0      	str	r0, [r4, #60]	; 0x3c
  405584:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  405588:	6860      	ldr	r0, [r4, #4]
  40558a:	2104      	movs	r1, #4
  40558c:	f7ff ffc2 	bl	405514 <std.isra.0>
  405590:	2201      	movs	r2, #1
  405592:	2109      	movs	r1, #9
  405594:	68a0      	ldr	r0, [r4, #8]
  405596:	f7ff ffbd 	bl	405514 <std.isra.0>
  40559a:	2202      	movs	r2, #2
  40559c:	2112      	movs	r1, #18
  40559e:	68e0      	ldr	r0, [r4, #12]
  4055a0:	f7ff ffb8 	bl	405514 <std.isra.0>
  4055a4:	2301      	movs	r3, #1
  4055a6:	63a3      	str	r3, [r4, #56]	; 0x38
  4055a8:	4802      	ldr	r0, [pc, #8]	; (4055b4 <__sinit+0x50>)
  4055aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4055ae:	f000 bba9 	b.w	405d04 <__retarget_lock_release_recursive>
  4055b2:	bf00      	nop
  4055b4:	20000ae0 	.word	0x20000ae0
  4055b8:	00405509 	.word	0x00405509

004055bc <__sfp_lock_acquire>:
  4055bc:	4801      	ldr	r0, [pc, #4]	; (4055c4 <__sfp_lock_acquire+0x8>)
  4055be:	f000 bb9f 	b.w	405d00 <__retarget_lock_acquire_recursive>
  4055c2:	bf00      	nop
  4055c4:	20000af4 	.word	0x20000af4

004055c8 <__sfp_lock_release>:
  4055c8:	4801      	ldr	r0, [pc, #4]	; (4055d0 <__sfp_lock_release+0x8>)
  4055ca:	f000 bb9b 	b.w	405d04 <__retarget_lock_release_recursive>
  4055ce:	bf00      	nop
  4055d0:	20000af4 	.word	0x20000af4

004055d4 <__libc_fini_array>:
  4055d4:	b538      	push	{r3, r4, r5, lr}
  4055d6:	4c0a      	ldr	r4, [pc, #40]	; (405600 <__libc_fini_array+0x2c>)
  4055d8:	4d0a      	ldr	r5, [pc, #40]	; (405604 <__libc_fini_array+0x30>)
  4055da:	1b64      	subs	r4, r4, r5
  4055dc:	10a4      	asrs	r4, r4, #2
  4055de:	d00a      	beq.n	4055f6 <__libc_fini_array+0x22>
  4055e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4055e4:	3b01      	subs	r3, #1
  4055e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4055ea:	3c01      	subs	r4, #1
  4055ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4055f0:	4798      	blx	r3
  4055f2:	2c00      	cmp	r4, #0
  4055f4:	d1f9      	bne.n	4055ea <__libc_fini_array+0x16>
  4055f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4055fa:	f002 bb6f 	b.w	407cdc <_fini>
  4055fe:	bf00      	nop
  405600:	00407cec 	.word	0x00407cec
  405604:	00407ce8 	.word	0x00407ce8

00405608 <__fputwc>:
  405608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40560c:	b082      	sub	sp, #8
  40560e:	4680      	mov	r8, r0
  405610:	4689      	mov	r9, r1
  405612:	4614      	mov	r4, r2
  405614:	f000 fb54 	bl	405cc0 <__locale_mb_cur_max>
  405618:	2801      	cmp	r0, #1
  40561a:	d036      	beq.n	40568a <__fputwc+0x82>
  40561c:	464a      	mov	r2, r9
  40561e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405622:	a901      	add	r1, sp, #4
  405624:	4640      	mov	r0, r8
  405626:	f001 fde1 	bl	4071ec <_wcrtomb_r>
  40562a:	1c42      	adds	r2, r0, #1
  40562c:	4606      	mov	r6, r0
  40562e:	d025      	beq.n	40567c <__fputwc+0x74>
  405630:	b3a8      	cbz	r0, 40569e <__fputwc+0x96>
  405632:	f89d e004 	ldrb.w	lr, [sp, #4]
  405636:	2500      	movs	r5, #0
  405638:	f10d 0a04 	add.w	sl, sp, #4
  40563c:	e009      	b.n	405652 <__fputwc+0x4a>
  40563e:	6823      	ldr	r3, [r4, #0]
  405640:	1c5a      	adds	r2, r3, #1
  405642:	6022      	str	r2, [r4, #0]
  405644:	f883 e000 	strb.w	lr, [r3]
  405648:	3501      	adds	r5, #1
  40564a:	42b5      	cmp	r5, r6
  40564c:	d227      	bcs.n	40569e <__fputwc+0x96>
  40564e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405652:	68a3      	ldr	r3, [r4, #8]
  405654:	3b01      	subs	r3, #1
  405656:	2b00      	cmp	r3, #0
  405658:	60a3      	str	r3, [r4, #8]
  40565a:	daf0      	bge.n	40563e <__fputwc+0x36>
  40565c:	69a7      	ldr	r7, [r4, #24]
  40565e:	42bb      	cmp	r3, r7
  405660:	4671      	mov	r1, lr
  405662:	4622      	mov	r2, r4
  405664:	4640      	mov	r0, r8
  405666:	db02      	blt.n	40566e <__fputwc+0x66>
  405668:	f1be 0f0a 	cmp.w	lr, #10
  40566c:	d1e7      	bne.n	40563e <__fputwc+0x36>
  40566e:	f001 fd65 	bl	40713c <__swbuf_r>
  405672:	1c43      	adds	r3, r0, #1
  405674:	d1e8      	bne.n	405648 <__fputwc+0x40>
  405676:	b002      	add	sp, #8
  405678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40567c:	89a3      	ldrh	r3, [r4, #12]
  40567e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405682:	81a3      	strh	r3, [r4, #12]
  405684:	b002      	add	sp, #8
  405686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40568a:	f109 33ff 	add.w	r3, r9, #4294967295
  40568e:	2bfe      	cmp	r3, #254	; 0xfe
  405690:	d8c4      	bhi.n	40561c <__fputwc+0x14>
  405692:	fa5f fe89 	uxtb.w	lr, r9
  405696:	4606      	mov	r6, r0
  405698:	f88d e004 	strb.w	lr, [sp, #4]
  40569c:	e7cb      	b.n	405636 <__fputwc+0x2e>
  40569e:	4648      	mov	r0, r9
  4056a0:	b002      	add	sp, #8
  4056a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056a6:	bf00      	nop

004056a8 <_fputwc_r>:
  4056a8:	b530      	push	{r4, r5, lr}
  4056aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4056ac:	f013 0f01 	tst.w	r3, #1
  4056b0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4056b4:	4614      	mov	r4, r2
  4056b6:	b083      	sub	sp, #12
  4056b8:	4605      	mov	r5, r0
  4056ba:	b29a      	uxth	r2, r3
  4056bc:	d101      	bne.n	4056c2 <_fputwc_r+0x1a>
  4056be:	0590      	lsls	r0, r2, #22
  4056c0:	d51c      	bpl.n	4056fc <_fputwc_r+0x54>
  4056c2:	0490      	lsls	r0, r2, #18
  4056c4:	d406      	bmi.n	4056d4 <_fputwc_r+0x2c>
  4056c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4056c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4056cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4056d0:	81a3      	strh	r3, [r4, #12]
  4056d2:	6662      	str	r2, [r4, #100]	; 0x64
  4056d4:	4628      	mov	r0, r5
  4056d6:	4622      	mov	r2, r4
  4056d8:	f7ff ff96 	bl	405608 <__fputwc>
  4056dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4056de:	07da      	lsls	r2, r3, #31
  4056e0:	4605      	mov	r5, r0
  4056e2:	d402      	bmi.n	4056ea <_fputwc_r+0x42>
  4056e4:	89a3      	ldrh	r3, [r4, #12]
  4056e6:	059b      	lsls	r3, r3, #22
  4056e8:	d502      	bpl.n	4056f0 <_fputwc_r+0x48>
  4056ea:	4628      	mov	r0, r5
  4056ec:	b003      	add	sp, #12
  4056ee:	bd30      	pop	{r4, r5, pc}
  4056f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4056f2:	f000 fb07 	bl	405d04 <__retarget_lock_release_recursive>
  4056f6:	4628      	mov	r0, r5
  4056f8:	b003      	add	sp, #12
  4056fa:	bd30      	pop	{r4, r5, pc}
  4056fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4056fe:	9101      	str	r1, [sp, #4]
  405700:	f000 fafe 	bl	405d00 <__retarget_lock_acquire_recursive>
  405704:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405708:	9901      	ldr	r1, [sp, #4]
  40570a:	b29a      	uxth	r2, r3
  40570c:	e7d9      	b.n	4056c2 <_fputwc_r+0x1a>
  40570e:	bf00      	nop

00405710 <_malloc_trim_r>:
  405710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405712:	4f24      	ldr	r7, [pc, #144]	; (4057a4 <_malloc_trim_r+0x94>)
  405714:	460c      	mov	r4, r1
  405716:	4606      	mov	r6, r0
  405718:	f000 ff90 	bl	40663c <__malloc_lock>
  40571c:	68bb      	ldr	r3, [r7, #8]
  40571e:	685d      	ldr	r5, [r3, #4]
  405720:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405724:	310f      	adds	r1, #15
  405726:	f025 0503 	bic.w	r5, r5, #3
  40572a:	4429      	add	r1, r5
  40572c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405730:	f021 010f 	bic.w	r1, r1, #15
  405734:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405738:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40573c:	db07      	blt.n	40574e <_malloc_trim_r+0x3e>
  40573e:	2100      	movs	r1, #0
  405740:	4630      	mov	r0, r6
  405742:	f001 fc27 	bl	406f94 <_sbrk_r>
  405746:	68bb      	ldr	r3, [r7, #8]
  405748:	442b      	add	r3, r5
  40574a:	4298      	cmp	r0, r3
  40574c:	d004      	beq.n	405758 <_malloc_trim_r+0x48>
  40574e:	4630      	mov	r0, r6
  405750:	f000 ff7a 	bl	406648 <__malloc_unlock>
  405754:	2000      	movs	r0, #0
  405756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405758:	4261      	negs	r1, r4
  40575a:	4630      	mov	r0, r6
  40575c:	f001 fc1a 	bl	406f94 <_sbrk_r>
  405760:	3001      	adds	r0, #1
  405762:	d00d      	beq.n	405780 <_malloc_trim_r+0x70>
  405764:	4b10      	ldr	r3, [pc, #64]	; (4057a8 <_malloc_trim_r+0x98>)
  405766:	68ba      	ldr	r2, [r7, #8]
  405768:	6819      	ldr	r1, [r3, #0]
  40576a:	1b2d      	subs	r5, r5, r4
  40576c:	f045 0501 	orr.w	r5, r5, #1
  405770:	4630      	mov	r0, r6
  405772:	1b09      	subs	r1, r1, r4
  405774:	6055      	str	r5, [r2, #4]
  405776:	6019      	str	r1, [r3, #0]
  405778:	f000 ff66 	bl	406648 <__malloc_unlock>
  40577c:	2001      	movs	r0, #1
  40577e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405780:	2100      	movs	r1, #0
  405782:	4630      	mov	r0, r6
  405784:	f001 fc06 	bl	406f94 <_sbrk_r>
  405788:	68ba      	ldr	r2, [r7, #8]
  40578a:	1a83      	subs	r3, r0, r2
  40578c:	2b0f      	cmp	r3, #15
  40578e:	ddde      	ble.n	40574e <_malloc_trim_r+0x3e>
  405790:	4c06      	ldr	r4, [pc, #24]	; (4057ac <_malloc_trim_r+0x9c>)
  405792:	4905      	ldr	r1, [pc, #20]	; (4057a8 <_malloc_trim_r+0x98>)
  405794:	6824      	ldr	r4, [r4, #0]
  405796:	f043 0301 	orr.w	r3, r3, #1
  40579a:	1b00      	subs	r0, r0, r4
  40579c:	6053      	str	r3, [r2, #4]
  40579e:	6008      	str	r0, [r1, #0]
  4057a0:	e7d5      	b.n	40574e <_malloc_trim_r+0x3e>
  4057a2:	bf00      	nop
  4057a4:	200005c0 	.word	0x200005c0
  4057a8:	20000a68 	.word	0x20000a68
  4057ac:	200009c8 	.word	0x200009c8

004057b0 <_free_r>:
  4057b0:	2900      	cmp	r1, #0
  4057b2:	d044      	beq.n	40583e <_free_r+0x8e>
  4057b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4057b8:	460d      	mov	r5, r1
  4057ba:	4680      	mov	r8, r0
  4057bc:	f000 ff3e 	bl	40663c <__malloc_lock>
  4057c0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4057c4:	4969      	ldr	r1, [pc, #420]	; (40596c <_free_r+0x1bc>)
  4057c6:	f027 0301 	bic.w	r3, r7, #1
  4057ca:	f1a5 0408 	sub.w	r4, r5, #8
  4057ce:	18e2      	adds	r2, r4, r3
  4057d0:	688e      	ldr	r6, [r1, #8]
  4057d2:	6850      	ldr	r0, [r2, #4]
  4057d4:	42b2      	cmp	r2, r6
  4057d6:	f020 0003 	bic.w	r0, r0, #3
  4057da:	d05e      	beq.n	40589a <_free_r+0xea>
  4057dc:	07fe      	lsls	r6, r7, #31
  4057de:	6050      	str	r0, [r2, #4]
  4057e0:	d40b      	bmi.n	4057fa <_free_r+0x4a>
  4057e2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4057e6:	1be4      	subs	r4, r4, r7
  4057e8:	f101 0e08 	add.w	lr, r1, #8
  4057ec:	68a5      	ldr	r5, [r4, #8]
  4057ee:	4575      	cmp	r5, lr
  4057f0:	443b      	add	r3, r7
  4057f2:	d06d      	beq.n	4058d0 <_free_r+0x120>
  4057f4:	68e7      	ldr	r7, [r4, #12]
  4057f6:	60ef      	str	r7, [r5, #12]
  4057f8:	60bd      	str	r5, [r7, #8]
  4057fa:	1815      	adds	r5, r2, r0
  4057fc:	686d      	ldr	r5, [r5, #4]
  4057fe:	07ed      	lsls	r5, r5, #31
  405800:	d53e      	bpl.n	405880 <_free_r+0xd0>
  405802:	f043 0201 	orr.w	r2, r3, #1
  405806:	6062      	str	r2, [r4, #4]
  405808:	50e3      	str	r3, [r4, r3]
  40580a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40580e:	d217      	bcs.n	405840 <_free_r+0x90>
  405810:	08db      	lsrs	r3, r3, #3
  405812:	1c58      	adds	r0, r3, #1
  405814:	109a      	asrs	r2, r3, #2
  405816:	684d      	ldr	r5, [r1, #4]
  405818:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40581c:	60a7      	str	r7, [r4, #8]
  40581e:	2301      	movs	r3, #1
  405820:	4093      	lsls	r3, r2
  405822:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405826:	432b      	orrs	r3, r5
  405828:	3a08      	subs	r2, #8
  40582a:	60e2      	str	r2, [r4, #12]
  40582c:	604b      	str	r3, [r1, #4]
  40582e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405832:	60fc      	str	r4, [r7, #12]
  405834:	4640      	mov	r0, r8
  405836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40583a:	f000 bf05 	b.w	406648 <__malloc_unlock>
  40583e:	4770      	bx	lr
  405840:	0a5a      	lsrs	r2, r3, #9
  405842:	2a04      	cmp	r2, #4
  405844:	d852      	bhi.n	4058ec <_free_r+0x13c>
  405846:	099a      	lsrs	r2, r3, #6
  405848:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40584c:	00ff      	lsls	r7, r7, #3
  40584e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405852:	19c8      	adds	r0, r1, r7
  405854:	59ca      	ldr	r2, [r1, r7]
  405856:	3808      	subs	r0, #8
  405858:	4290      	cmp	r0, r2
  40585a:	d04f      	beq.n	4058fc <_free_r+0x14c>
  40585c:	6851      	ldr	r1, [r2, #4]
  40585e:	f021 0103 	bic.w	r1, r1, #3
  405862:	428b      	cmp	r3, r1
  405864:	d232      	bcs.n	4058cc <_free_r+0x11c>
  405866:	6892      	ldr	r2, [r2, #8]
  405868:	4290      	cmp	r0, r2
  40586a:	d1f7      	bne.n	40585c <_free_r+0xac>
  40586c:	68c3      	ldr	r3, [r0, #12]
  40586e:	60a0      	str	r0, [r4, #8]
  405870:	60e3      	str	r3, [r4, #12]
  405872:	609c      	str	r4, [r3, #8]
  405874:	60c4      	str	r4, [r0, #12]
  405876:	4640      	mov	r0, r8
  405878:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40587c:	f000 bee4 	b.w	406648 <__malloc_unlock>
  405880:	6895      	ldr	r5, [r2, #8]
  405882:	4f3b      	ldr	r7, [pc, #236]	; (405970 <_free_r+0x1c0>)
  405884:	42bd      	cmp	r5, r7
  405886:	4403      	add	r3, r0
  405888:	d040      	beq.n	40590c <_free_r+0x15c>
  40588a:	68d0      	ldr	r0, [r2, #12]
  40588c:	60e8      	str	r0, [r5, #12]
  40588e:	f043 0201 	orr.w	r2, r3, #1
  405892:	6085      	str	r5, [r0, #8]
  405894:	6062      	str	r2, [r4, #4]
  405896:	50e3      	str	r3, [r4, r3]
  405898:	e7b7      	b.n	40580a <_free_r+0x5a>
  40589a:	07ff      	lsls	r7, r7, #31
  40589c:	4403      	add	r3, r0
  40589e:	d407      	bmi.n	4058b0 <_free_r+0x100>
  4058a0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4058a4:	1aa4      	subs	r4, r4, r2
  4058a6:	4413      	add	r3, r2
  4058a8:	68a0      	ldr	r0, [r4, #8]
  4058aa:	68e2      	ldr	r2, [r4, #12]
  4058ac:	60c2      	str	r2, [r0, #12]
  4058ae:	6090      	str	r0, [r2, #8]
  4058b0:	4a30      	ldr	r2, [pc, #192]	; (405974 <_free_r+0x1c4>)
  4058b2:	6812      	ldr	r2, [r2, #0]
  4058b4:	f043 0001 	orr.w	r0, r3, #1
  4058b8:	4293      	cmp	r3, r2
  4058ba:	6060      	str	r0, [r4, #4]
  4058bc:	608c      	str	r4, [r1, #8]
  4058be:	d3b9      	bcc.n	405834 <_free_r+0x84>
  4058c0:	4b2d      	ldr	r3, [pc, #180]	; (405978 <_free_r+0x1c8>)
  4058c2:	4640      	mov	r0, r8
  4058c4:	6819      	ldr	r1, [r3, #0]
  4058c6:	f7ff ff23 	bl	405710 <_malloc_trim_r>
  4058ca:	e7b3      	b.n	405834 <_free_r+0x84>
  4058cc:	4610      	mov	r0, r2
  4058ce:	e7cd      	b.n	40586c <_free_r+0xbc>
  4058d0:	1811      	adds	r1, r2, r0
  4058d2:	6849      	ldr	r1, [r1, #4]
  4058d4:	07c9      	lsls	r1, r1, #31
  4058d6:	d444      	bmi.n	405962 <_free_r+0x1b2>
  4058d8:	6891      	ldr	r1, [r2, #8]
  4058da:	68d2      	ldr	r2, [r2, #12]
  4058dc:	60ca      	str	r2, [r1, #12]
  4058de:	4403      	add	r3, r0
  4058e0:	f043 0001 	orr.w	r0, r3, #1
  4058e4:	6091      	str	r1, [r2, #8]
  4058e6:	6060      	str	r0, [r4, #4]
  4058e8:	50e3      	str	r3, [r4, r3]
  4058ea:	e7a3      	b.n	405834 <_free_r+0x84>
  4058ec:	2a14      	cmp	r2, #20
  4058ee:	d816      	bhi.n	40591e <_free_r+0x16e>
  4058f0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4058f4:	00ff      	lsls	r7, r7, #3
  4058f6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4058fa:	e7aa      	b.n	405852 <_free_r+0xa2>
  4058fc:	10aa      	asrs	r2, r5, #2
  4058fe:	2301      	movs	r3, #1
  405900:	684d      	ldr	r5, [r1, #4]
  405902:	4093      	lsls	r3, r2
  405904:	432b      	orrs	r3, r5
  405906:	604b      	str	r3, [r1, #4]
  405908:	4603      	mov	r3, r0
  40590a:	e7b0      	b.n	40586e <_free_r+0xbe>
  40590c:	f043 0201 	orr.w	r2, r3, #1
  405910:	614c      	str	r4, [r1, #20]
  405912:	610c      	str	r4, [r1, #16]
  405914:	60e5      	str	r5, [r4, #12]
  405916:	60a5      	str	r5, [r4, #8]
  405918:	6062      	str	r2, [r4, #4]
  40591a:	50e3      	str	r3, [r4, r3]
  40591c:	e78a      	b.n	405834 <_free_r+0x84>
  40591e:	2a54      	cmp	r2, #84	; 0x54
  405920:	d806      	bhi.n	405930 <_free_r+0x180>
  405922:	0b1a      	lsrs	r2, r3, #12
  405924:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405928:	00ff      	lsls	r7, r7, #3
  40592a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40592e:	e790      	b.n	405852 <_free_r+0xa2>
  405930:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405934:	d806      	bhi.n	405944 <_free_r+0x194>
  405936:	0bda      	lsrs	r2, r3, #15
  405938:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40593c:	00ff      	lsls	r7, r7, #3
  40593e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405942:	e786      	b.n	405852 <_free_r+0xa2>
  405944:	f240 5054 	movw	r0, #1364	; 0x554
  405948:	4282      	cmp	r2, r0
  40594a:	d806      	bhi.n	40595a <_free_r+0x1aa>
  40594c:	0c9a      	lsrs	r2, r3, #18
  40594e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405952:	00ff      	lsls	r7, r7, #3
  405954:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405958:	e77b      	b.n	405852 <_free_r+0xa2>
  40595a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40595e:	257e      	movs	r5, #126	; 0x7e
  405960:	e777      	b.n	405852 <_free_r+0xa2>
  405962:	f043 0101 	orr.w	r1, r3, #1
  405966:	6061      	str	r1, [r4, #4]
  405968:	6013      	str	r3, [r2, #0]
  40596a:	e763      	b.n	405834 <_free_r+0x84>
  40596c:	200005c0 	.word	0x200005c0
  405970:	200005c8 	.word	0x200005c8
  405974:	200009cc 	.word	0x200009cc
  405978:	20000a98 	.word	0x20000a98

0040597c <__sfvwrite_r>:
  40597c:	6893      	ldr	r3, [r2, #8]
  40597e:	2b00      	cmp	r3, #0
  405980:	d073      	beq.n	405a6a <__sfvwrite_r+0xee>
  405982:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405986:	898b      	ldrh	r3, [r1, #12]
  405988:	b083      	sub	sp, #12
  40598a:	460c      	mov	r4, r1
  40598c:	0719      	lsls	r1, r3, #28
  40598e:	9000      	str	r0, [sp, #0]
  405990:	4616      	mov	r6, r2
  405992:	d526      	bpl.n	4059e2 <__sfvwrite_r+0x66>
  405994:	6922      	ldr	r2, [r4, #16]
  405996:	b322      	cbz	r2, 4059e2 <__sfvwrite_r+0x66>
  405998:	f013 0002 	ands.w	r0, r3, #2
  40599c:	6835      	ldr	r5, [r6, #0]
  40599e:	d02c      	beq.n	4059fa <__sfvwrite_r+0x7e>
  4059a0:	f04f 0900 	mov.w	r9, #0
  4059a4:	4fb0      	ldr	r7, [pc, #704]	; (405c68 <__sfvwrite_r+0x2ec>)
  4059a6:	46c8      	mov	r8, r9
  4059a8:	46b2      	mov	sl, r6
  4059aa:	45b8      	cmp	r8, r7
  4059ac:	4643      	mov	r3, r8
  4059ae:	464a      	mov	r2, r9
  4059b0:	bf28      	it	cs
  4059b2:	463b      	movcs	r3, r7
  4059b4:	9800      	ldr	r0, [sp, #0]
  4059b6:	f1b8 0f00 	cmp.w	r8, #0
  4059ba:	d050      	beq.n	405a5e <__sfvwrite_r+0xe2>
  4059bc:	69e1      	ldr	r1, [r4, #28]
  4059be:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4059c0:	47b0      	blx	r6
  4059c2:	2800      	cmp	r0, #0
  4059c4:	dd58      	ble.n	405a78 <__sfvwrite_r+0xfc>
  4059c6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4059ca:	1a1b      	subs	r3, r3, r0
  4059cc:	4481      	add	r9, r0
  4059ce:	eba8 0800 	sub.w	r8, r8, r0
  4059d2:	f8ca 3008 	str.w	r3, [sl, #8]
  4059d6:	2b00      	cmp	r3, #0
  4059d8:	d1e7      	bne.n	4059aa <__sfvwrite_r+0x2e>
  4059da:	2000      	movs	r0, #0
  4059dc:	b003      	add	sp, #12
  4059de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059e2:	4621      	mov	r1, r4
  4059e4:	9800      	ldr	r0, [sp, #0]
  4059e6:	f7fe fc91 	bl	40430c <__swsetup_r>
  4059ea:	2800      	cmp	r0, #0
  4059ec:	f040 8133 	bne.w	405c56 <__sfvwrite_r+0x2da>
  4059f0:	89a3      	ldrh	r3, [r4, #12]
  4059f2:	6835      	ldr	r5, [r6, #0]
  4059f4:	f013 0002 	ands.w	r0, r3, #2
  4059f8:	d1d2      	bne.n	4059a0 <__sfvwrite_r+0x24>
  4059fa:	f013 0901 	ands.w	r9, r3, #1
  4059fe:	d145      	bne.n	405a8c <__sfvwrite_r+0x110>
  405a00:	464f      	mov	r7, r9
  405a02:	9601      	str	r6, [sp, #4]
  405a04:	b337      	cbz	r7, 405a54 <__sfvwrite_r+0xd8>
  405a06:	059a      	lsls	r2, r3, #22
  405a08:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405a0c:	f140 8083 	bpl.w	405b16 <__sfvwrite_r+0x19a>
  405a10:	4547      	cmp	r7, r8
  405a12:	46c3      	mov	fp, r8
  405a14:	f0c0 80ab 	bcc.w	405b6e <__sfvwrite_r+0x1f2>
  405a18:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405a1c:	f040 80ac 	bne.w	405b78 <__sfvwrite_r+0x1fc>
  405a20:	6820      	ldr	r0, [r4, #0]
  405a22:	46ba      	mov	sl, r7
  405a24:	465a      	mov	r2, fp
  405a26:	4649      	mov	r1, r9
  405a28:	f000 fda4 	bl	406574 <memmove>
  405a2c:	68a2      	ldr	r2, [r4, #8]
  405a2e:	6823      	ldr	r3, [r4, #0]
  405a30:	eba2 0208 	sub.w	r2, r2, r8
  405a34:	445b      	add	r3, fp
  405a36:	60a2      	str	r2, [r4, #8]
  405a38:	6023      	str	r3, [r4, #0]
  405a3a:	9a01      	ldr	r2, [sp, #4]
  405a3c:	6893      	ldr	r3, [r2, #8]
  405a3e:	eba3 030a 	sub.w	r3, r3, sl
  405a42:	44d1      	add	r9, sl
  405a44:	eba7 070a 	sub.w	r7, r7, sl
  405a48:	6093      	str	r3, [r2, #8]
  405a4a:	2b00      	cmp	r3, #0
  405a4c:	d0c5      	beq.n	4059da <__sfvwrite_r+0x5e>
  405a4e:	89a3      	ldrh	r3, [r4, #12]
  405a50:	2f00      	cmp	r7, #0
  405a52:	d1d8      	bne.n	405a06 <__sfvwrite_r+0x8a>
  405a54:	f8d5 9000 	ldr.w	r9, [r5]
  405a58:	686f      	ldr	r7, [r5, #4]
  405a5a:	3508      	adds	r5, #8
  405a5c:	e7d2      	b.n	405a04 <__sfvwrite_r+0x88>
  405a5e:	f8d5 9000 	ldr.w	r9, [r5]
  405a62:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405a66:	3508      	adds	r5, #8
  405a68:	e79f      	b.n	4059aa <__sfvwrite_r+0x2e>
  405a6a:	2000      	movs	r0, #0
  405a6c:	4770      	bx	lr
  405a6e:	4621      	mov	r1, r4
  405a70:	9800      	ldr	r0, [sp, #0]
  405a72:	f7ff fd1f 	bl	4054b4 <_fflush_r>
  405a76:	b370      	cbz	r0, 405ad6 <__sfvwrite_r+0x15a>
  405a78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405a80:	f04f 30ff 	mov.w	r0, #4294967295
  405a84:	81a3      	strh	r3, [r4, #12]
  405a86:	b003      	add	sp, #12
  405a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a8c:	4681      	mov	r9, r0
  405a8e:	4633      	mov	r3, r6
  405a90:	464e      	mov	r6, r9
  405a92:	46a8      	mov	r8, r5
  405a94:	469a      	mov	sl, r3
  405a96:	464d      	mov	r5, r9
  405a98:	b34e      	cbz	r6, 405aee <__sfvwrite_r+0x172>
  405a9a:	b380      	cbz	r0, 405afe <__sfvwrite_r+0x182>
  405a9c:	6820      	ldr	r0, [r4, #0]
  405a9e:	6923      	ldr	r3, [r4, #16]
  405aa0:	6962      	ldr	r2, [r4, #20]
  405aa2:	45b1      	cmp	r9, r6
  405aa4:	46cb      	mov	fp, r9
  405aa6:	bf28      	it	cs
  405aa8:	46b3      	movcs	fp, r6
  405aaa:	4298      	cmp	r0, r3
  405aac:	465f      	mov	r7, fp
  405aae:	d904      	bls.n	405aba <__sfvwrite_r+0x13e>
  405ab0:	68a3      	ldr	r3, [r4, #8]
  405ab2:	4413      	add	r3, r2
  405ab4:	459b      	cmp	fp, r3
  405ab6:	f300 80a6 	bgt.w	405c06 <__sfvwrite_r+0x28a>
  405aba:	4593      	cmp	fp, r2
  405abc:	db4b      	blt.n	405b56 <__sfvwrite_r+0x1da>
  405abe:	4613      	mov	r3, r2
  405ac0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405ac2:	69e1      	ldr	r1, [r4, #28]
  405ac4:	9800      	ldr	r0, [sp, #0]
  405ac6:	462a      	mov	r2, r5
  405ac8:	47b8      	blx	r7
  405aca:	1e07      	subs	r7, r0, #0
  405acc:	ddd4      	ble.n	405a78 <__sfvwrite_r+0xfc>
  405ace:	ebb9 0907 	subs.w	r9, r9, r7
  405ad2:	d0cc      	beq.n	405a6e <__sfvwrite_r+0xf2>
  405ad4:	2001      	movs	r0, #1
  405ad6:	f8da 3008 	ldr.w	r3, [sl, #8]
  405ada:	1bdb      	subs	r3, r3, r7
  405adc:	443d      	add	r5, r7
  405ade:	1bf6      	subs	r6, r6, r7
  405ae0:	f8ca 3008 	str.w	r3, [sl, #8]
  405ae4:	2b00      	cmp	r3, #0
  405ae6:	f43f af78 	beq.w	4059da <__sfvwrite_r+0x5e>
  405aea:	2e00      	cmp	r6, #0
  405aec:	d1d5      	bne.n	405a9a <__sfvwrite_r+0x11e>
  405aee:	f108 0308 	add.w	r3, r8, #8
  405af2:	e913 0060 	ldmdb	r3, {r5, r6}
  405af6:	4698      	mov	r8, r3
  405af8:	3308      	adds	r3, #8
  405afa:	2e00      	cmp	r6, #0
  405afc:	d0f9      	beq.n	405af2 <__sfvwrite_r+0x176>
  405afe:	4632      	mov	r2, r6
  405b00:	210a      	movs	r1, #10
  405b02:	4628      	mov	r0, r5
  405b04:	f000 fc4c 	bl	4063a0 <memchr>
  405b08:	2800      	cmp	r0, #0
  405b0a:	f000 80a1 	beq.w	405c50 <__sfvwrite_r+0x2d4>
  405b0e:	3001      	adds	r0, #1
  405b10:	eba0 0905 	sub.w	r9, r0, r5
  405b14:	e7c2      	b.n	405a9c <__sfvwrite_r+0x120>
  405b16:	6820      	ldr	r0, [r4, #0]
  405b18:	6923      	ldr	r3, [r4, #16]
  405b1a:	4298      	cmp	r0, r3
  405b1c:	d802      	bhi.n	405b24 <__sfvwrite_r+0x1a8>
  405b1e:	6963      	ldr	r3, [r4, #20]
  405b20:	429f      	cmp	r7, r3
  405b22:	d25d      	bcs.n	405be0 <__sfvwrite_r+0x264>
  405b24:	45b8      	cmp	r8, r7
  405b26:	bf28      	it	cs
  405b28:	46b8      	movcs	r8, r7
  405b2a:	4642      	mov	r2, r8
  405b2c:	4649      	mov	r1, r9
  405b2e:	f000 fd21 	bl	406574 <memmove>
  405b32:	68a3      	ldr	r3, [r4, #8]
  405b34:	6822      	ldr	r2, [r4, #0]
  405b36:	eba3 0308 	sub.w	r3, r3, r8
  405b3a:	4442      	add	r2, r8
  405b3c:	60a3      	str	r3, [r4, #8]
  405b3e:	6022      	str	r2, [r4, #0]
  405b40:	b10b      	cbz	r3, 405b46 <__sfvwrite_r+0x1ca>
  405b42:	46c2      	mov	sl, r8
  405b44:	e779      	b.n	405a3a <__sfvwrite_r+0xbe>
  405b46:	4621      	mov	r1, r4
  405b48:	9800      	ldr	r0, [sp, #0]
  405b4a:	f7ff fcb3 	bl	4054b4 <_fflush_r>
  405b4e:	2800      	cmp	r0, #0
  405b50:	d192      	bne.n	405a78 <__sfvwrite_r+0xfc>
  405b52:	46c2      	mov	sl, r8
  405b54:	e771      	b.n	405a3a <__sfvwrite_r+0xbe>
  405b56:	465a      	mov	r2, fp
  405b58:	4629      	mov	r1, r5
  405b5a:	f000 fd0b 	bl	406574 <memmove>
  405b5e:	68a2      	ldr	r2, [r4, #8]
  405b60:	6823      	ldr	r3, [r4, #0]
  405b62:	eba2 020b 	sub.w	r2, r2, fp
  405b66:	445b      	add	r3, fp
  405b68:	60a2      	str	r2, [r4, #8]
  405b6a:	6023      	str	r3, [r4, #0]
  405b6c:	e7af      	b.n	405ace <__sfvwrite_r+0x152>
  405b6e:	6820      	ldr	r0, [r4, #0]
  405b70:	46b8      	mov	r8, r7
  405b72:	46ba      	mov	sl, r7
  405b74:	46bb      	mov	fp, r7
  405b76:	e755      	b.n	405a24 <__sfvwrite_r+0xa8>
  405b78:	6962      	ldr	r2, [r4, #20]
  405b7a:	6820      	ldr	r0, [r4, #0]
  405b7c:	6921      	ldr	r1, [r4, #16]
  405b7e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405b82:	eba0 0a01 	sub.w	sl, r0, r1
  405b86:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  405b8a:	f10a 0001 	add.w	r0, sl, #1
  405b8e:	ea4f 0868 	mov.w	r8, r8, asr #1
  405b92:	4438      	add	r0, r7
  405b94:	4540      	cmp	r0, r8
  405b96:	4642      	mov	r2, r8
  405b98:	bf84      	itt	hi
  405b9a:	4680      	movhi	r8, r0
  405b9c:	4642      	movhi	r2, r8
  405b9e:	055b      	lsls	r3, r3, #21
  405ba0:	d544      	bpl.n	405c2c <__sfvwrite_r+0x2b0>
  405ba2:	4611      	mov	r1, r2
  405ba4:	9800      	ldr	r0, [sp, #0]
  405ba6:	f000 f92f 	bl	405e08 <_malloc_r>
  405baa:	4683      	mov	fp, r0
  405bac:	2800      	cmp	r0, #0
  405bae:	d055      	beq.n	405c5c <__sfvwrite_r+0x2e0>
  405bb0:	4652      	mov	r2, sl
  405bb2:	6921      	ldr	r1, [r4, #16]
  405bb4:	f000 fc44 	bl	406440 <memcpy>
  405bb8:	89a3      	ldrh	r3, [r4, #12]
  405bba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405bc2:	81a3      	strh	r3, [r4, #12]
  405bc4:	eb0b 000a 	add.w	r0, fp, sl
  405bc8:	eba8 030a 	sub.w	r3, r8, sl
  405bcc:	f8c4 b010 	str.w	fp, [r4, #16]
  405bd0:	f8c4 8014 	str.w	r8, [r4, #20]
  405bd4:	6020      	str	r0, [r4, #0]
  405bd6:	60a3      	str	r3, [r4, #8]
  405bd8:	46b8      	mov	r8, r7
  405bda:	46ba      	mov	sl, r7
  405bdc:	46bb      	mov	fp, r7
  405bde:	e721      	b.n	405a24 <__sfvwrite_r+0xa8>
  405be0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405be4:	42b9      	cmp	r1, r7
  405be6:	bf28      	it	cs
  405be8:	4639      	movcs	r1, r7
  405bea:	464a      	mov	r2, r9
  405bec:	fb91 f1f3 	sdiv	r1, r1, r3
  405bf0:	9800      	ldr	r0, [sp, #0]
  405bf2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405bf4:	fb03 f301 	mul.w	r3, r3, r1
  405bf8:	69e1      	ldr	r1, [r4, #28]
  405bfa:	47b0      	blx	r6
  405bfc:	f1b0 0a00 	subs.w	sl, r0, #0
  405c00:	f73f af1b 	bgt.w	405a3a <__sfvwrite_r+0xbe>
  405c04:	e738      	b.n	405a78 <__sfvwrite_r+0xfc>
  405c06:	461a      	mov	r2, r3
  405c08:	4629      	mov	r1, r5
  405c0a:	9301      	str	r3, [sp, #4]
  405c0c:	f000 fcb2 	bl	406574 <memmove>
  405c10:	6822      	ldr	r2, [r4, #0]
  405c12:	9b01      	ldr	r3, [sp, #4]
  405c14:	9800      	ldr	r0, [sp, #0]
  405c16:	441a      	add	r2, r3
  405c18:	6022      	str	r2, [r4, #0]
  405c1a:	4621      	mov	r1, r4
  405c1c:	f7ff fc4a 	bl	4054b4 <_fflush_r>
  405c20:	9b01      	ldr	r3, [sp, #4]
  405c22:	2800      	cmp	r0, #0
  405c24:	f47f af28 	bne.w	405a78 <__sfvwrite_r+0xfc>
  405c28:	461f      	mov	r7, r3
  405c2a:	e750      	b.n	405ace <__sfvwrite_r+0x152>
  405c2c:	9800      	ldr	r0, [sp, #0]
  405c2e:	f001 f80b 	bl	406c48 <_realloc_r>
  405c32:	4683      	mov	fp, r0
  405c34:	2800      	cmp	r0, #0
  405c36:	d1c5      	bne.n	405bc4 <__sfvwrite_r+0x248>
  405c38:	9d00      	ldr	r5, [sp, #0]
  405c3a:	6921      	ldr	r1, [r4, #16]
  405c3c:	4628      	mov	r0, r5
  405c3e:	f7ff fdb7 	bl	4057b0 <_free_r>
  405c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405c46:	220c      	movs	r2, #12
  405c48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405c4c:	602a      	str	r2, [r5, #0]
  405c4e:	e715      	b.n	405a7c <__sfvwrite_r+0x100>
  405c50:	f106 0901 	add.w	r9, r6, #1
  405c54:	e722      	b.n	405a9c <__sfvwrite_r+0x120>
  405c56:	f04f 30ff 	mov.w	r0, #4294967295
  405c5a:	e6bf      	b.n	4059dc <__sfvwrite_r+0x60>
  405c5c:	9a00      	ldr	r2, [sp, #0]
  405c5e:	230c      	movs	r3, #12
  405c60:	6013      	str	r3, [r2, #0]
  405c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405c66:	e709      	b.n	405a7c <__sfvwrite_r+0x100>
  405c68:	7ffffc00 	.word	0x7ffffc00

00405c6c <_fwalk_reent>:
  405c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405c70:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405c74:	d01f      	beq.n	405cb6 <_fwalk_reent+0x4a>
  405c76:	4688      	mov	r8, r1
  405c78:	4606      	mov	r6, r0
  405c7a:	f04f 0900 	mov.w	r9, #0
  405c7e:	687d      	ldr	r5, [r7, #4]
  405c80:	68bc      	ldr	r4, [r7, #8]
  405c82:	3d01      	subs	r5, #1
  405c84:	d411      	bmi.n	405caa <_fwalk_reent+0x3e>
  405c86:	89a3      	ldrh	r3, [r4, #12]
  405c88:	2b01      	cmp	r3, #1
  405c8a:	f105 35ff 	add.w	r5, r5, #4294967295
  405c8e:	d908      	bls.n	405ca2 <_fwalk_reent+0x36>
  405c90:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405c94:	3301      	adds	r3, #1
  405c96:	4621      	mov	r1, r4
  405c98:	4630      	mov	r0, r6
  405c9a:	d002      	beq.n	405ca2 <_fwalk_reent+0x36>
  405c9c:	47c0      	blx	r8
  405c9e:	ea49 0900 	orr.w	r9, r9, r0
  405ca2:	1c6b      	adds	r3, r5, #1
  405ca4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405ca8:	d1ed      	bne.n	405c86 <_fwalk_reent+0x1a>
  405caa:	683f      	ldr	r7, [r7, #0]
  405cac:	2f00      	cmp	r7, #0
  405cae:	d1e6      	bne.n	405c7e <_fwalk_reent+0x12>
  405cb0:	4648      	mov	r0, r9
  405cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405cb6:	46b9      	mov	r9, r7
  405cb8:	4648      	mov	r0, r9
  405cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405cbe:	bf00      	nop

00405cc0 <__locale_mb_cur_max>:
  405cc0:	4b04      	ldr	r3, [pc, #16]	; (405cd4 <__locale_mb_cur_max+0x14>)
  405cc2:	4a05      	ldr	r2, [pc, #20]	; (405cd8 <__locale_mb_cur_max+0x18>)
  405cc4:	681b      	ldr	r3, [r3, #0]
  405cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405cc8:	2b00      	cmp	r3, #0
  405cca:	bf08      	it	eq
  405ccc:	4613      	moveq	r3, r2
  405cce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405cd2:	4770      	bx	lr
  405cd4:	20000020 	.word	0x20000020
  405cd8:	20000454 	.word	0x20000454

00405cdc <_localeconv_r>:
  405cdc:	4a04      	ldr	r2, [pc, #16]	; (405cf0 <_localeconv_r+0x14>)
  405cde:	4b05      	ldr	r3, [pc, #20]	; (405cf4 <_localeconv_r+0x18>)
  405ce0:	6812      	ldr	r2, [r2, #0]
  405ce2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405ce4:	2800      	cmp	r0, #0
  405ce6:	bf08      	it	eq
  405ce8:	4618      	moveq	r0, r3
  405cea:	30f0      	adds	r0, #240	; 0xf0
  405cec:	4770      	bx	lr
  405cee:	bf00      	nop
  405cf0:	20000020 	.word	0x20000020
  405cf4:	20000454 	.word	0x20000454

00405cf8 <__retarget_lock_init_recursive>:
  405cf8:	4770      	bx	lr
  405cfa:	bf00      	nop

00405cfc <__retarget_lock_close_recursive>:
  405cfc:	4770      	bx	lr
  405cfe:	bf00      	nop

00405d00 <__retarget_lock_acquire_recursive>:
  405d00:	4770      	bx	lr
  405d02:	bf00      	nop

00405d04 <__retarget_lock_release_recursive>:
  405d04:	4770      	bx	lr
  405d06:	bf00      	nop

00405d08 <__swhatbuf_r>:
  405d08:	b570      	push	{r4, r5, r6, lr}
  405d0a:	460c      	mov	r4, r1
  405d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405d10:	2900      	cmp	r1, #0
  405d12:	b090      	sub	sp, #64	; 0x40
  405d14:	4615      	mov	r5, r2
  405d16:	461e      	mov	r6, r3
  405d18:	db14      	blt.n	405d44 <__swhatbuf_r+0x3c>
  405d1a:	aa01      	add	r2, sp, #4
  405d1c:	f001 fbba 	bl	407494 <_fstat_r>
  405d20:	2800      	cmp	r0, #0
  405d22:	db0f      	blt.n	405d44 <__swhatbuf_r+0x3c>
  405d24:	9a02      	ldr	r2, [sp, #8]
  405d26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405d2a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405d2e:	fab2 f282 	clz	r2, r2
  405d32:	0952      	lsrs	r2, r2, #5
  405d34:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405d38:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405d3c:	6032      	str	r2, [r6, #0]
  405d3e:	602b      	str	r3, [r5, #0]
  405d40:	b010      	add	sp, #64	; 0x40
  405d42:	bd70      	pop	{r4, r5, r6, pc}
  405d44:	89a2      	ldrh	r2, [r4, #12]
  405d46:	2300      	movs	r3, #0
  405d48:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405d4c:	6033      	str	r3, [r6, #0]
  405d4e:	d004      	beq.n	405d5a <__swhatbuf_r+0x52>
  405d50:	2240      	movs	r2, #64	; 0x40
  405d52:	4618      	mov	r0, r3
  405d54:	602a      	str	r2, [r5, #0]
  405d56:	b010      	add	sp, #64	; 0x40
  405d58:	bd70      	pop	{r4, r5, r6, pc}
  405d5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405d5e:	602b      	str	r3, [r5, #0]
  405d60:	b010      	add	sp, #64	; 0x40
  405d62:	bd70      	pop	{r4, r5, r6, pc}

00405d64 <__smakebuf_r>:
  405d64:	898a      	ldrh	r2, [r1, #12]
  405d66:	0792      	lsls	r2, r2, #30
  405d68:	460b      	mov	r3, r1
  405d6a:	d506      	bpl.n	405d7a <__smakebuf_r+0x16>
  405d6c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405d70:	2101      	movs	r1, #1
  405d72:	601a      	str	r2, [r3, #0]
  405d74:	611a      	str	r2, [r3, #16]
  405d76:	6159      	str	r1, [r3, #20]
  405d78:	4770      	bx	lr
  405d7a:	b5f0      	push	{r4, r5, r6, r7, lr}
  405d7c:	b083      	sub	sp, #12
  405d7e:	ab01      	add	r3, sp, #4
  405d80:	466a      	mov	r2, sp
  405d82:	460c      	mov	r4, r1
  405d84:	4606      	mov	r6, r0
  405d86:	f7ff ffbf 	bl	405d08 <__swhatbuf_r>
  405d8a:	9900      	ldr	r1, [sp, #0]
  405d8c:	4605      	mov	r5, r0
  405d8e:	4630      	mov	r0, r6
  405d90:	f000 f83a 	bl	405e08 <_malloc_r>
  405d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d98:	b1d8      	cbz	r0, 405dd2 <__smakebuf_r+0x6e>
  405d9a:	9a01      	ldr	r2, [sp, #4]
  405d9c:	4f15      	ldr	r7, [pc, #84]	; (405df4 <__smakebuf_r+0x90>)
  405d9e:	9900      	ldr	r1, [sp, #0]
  405da0:	63f7      	str	r7, [r6, #60]	; 0x3c
  405da2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405da6:	81a3      	strh	r3, [r4, #12]
  405da8:	6020      	str	r0, [r4, #0]
  405daa:	6120      	str	r0, [r4, #16]
  405dac:	6161      	str	r1, [r4, #20]
  405dae:	b91a      	cbnz	r2, 405db8 <__smakebuf_r+0x54>
  405db0:	432b      	orrs	r3, r5
  405db2:	81a3      	strh	r3, [r4, #12]
  405db4:	b003      	add	sp, #12
  405db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405db8:	4630      	mov	r0, r6
  405dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405dbe:	f001 fb7d 	bl	4074bc <_isatty_r>
  405dc2:	b1a0      	cbz	r0, 405dee <__smakebuf_r+0x8a>
  405dc4:	89a3      	ldrh	r3, [r4, #12]
  405dc6:	f023 0303 	bic.w	r3, r3, #3
  405dca:	f043 0301 	orr.w	r3, r3, #1
  405dce:	b21b      	sxth	r3, r3
  405dd0:	e7ee      	b.n	405db0 <__smakebuf_r+0x4c>
  405dd2:	059a      	lsls	r2, r3, #22
  405dd4:	d4ee      	bmi.n	405db4 <__smakebuf_r+0x50>
  405dd6:	f023 0303 	bic.w	r3, r3, #3
  405dda:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405dde:	f043 0302 	orr.w	r3, r3, #2
  405de2:	2101      	movs	r1, #1
  405de4:	81a3      	strh	r3, [r4, #12]
  405de6:	6022      	str	r2, [r4, #0]
  405de8:	6122      	str	r2, [r4, #16]
  405dea:	6161      	str	r1, [r4, #20]
  405dec:	e7e2      	b.n	405db4 <__smakebuf_r+0x50>
  405dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405df2:	e7dd      	b.n	405db0 <__smakebuf_r+0x4c>
  405df4:	00405509 	.word	0x00405509

00405df8 <malloc>:
  405df8:	4b02      	ldr	r3, [pc, #8]	; (405e04 <malloc+0xc>)
  405dfa:	4601      	mov	r1, r0
  405dfc:	6818      	ldr	r0, [r3, #0]
  405dfe:	f000 b803 	b.w	405e08 <_malloc_r>
  405e02:	bf00      	nop
  405e04:	20000020 	.word	0x20000020

00405e08 <_malloc_r>:
  405e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e0c:	f101 060b 	add.w	r6, r1, #11
  405e10:	2e16      	cmp	r6, #22
  405e12:	b083      	sub	sp, #12
  405e14:	4605      	mov	r5, r0
  405e16:	f240 809e 	bls.w	405f56 <_malloc_r+0x14e>
  405e1a:	f036 0607 	bics.w	r6, r6, #7
  405e1e:	f100 80bd 	bmi.w	405f9c <_malloc_r+0x194>
  405e22:	42b1      	cmp	r1, r6
  405e24:	f200 80ba 	bhi.w	405f9c <_malloc_r+0x194>
  405e28:	f000 fc08 	bl	40663c <__malloc_lock>
  405e2c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405e30:	f0c0 8293 	bcc.w	40635a <_malloc_r+0x552>
  405e34:	0a73      	lsrs	r3, r6, #9
  405e36:	f000 80b8 	beq.w	405faa <_malloc_r+0x1a2>
  405e3a:	2b04      	cmp	r3, #4
  405e3c:	f200 8179 	bhi.w	406132 <_malloc_r+0x32a>
  405e40:	09b3      	lsrs	r3, r6, #6
  405e42:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405e46:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405e4a:	00c3      	lsls	r3, r0, #3
  405e4c:	4fbf      	ldr	r7, [pc, #764]	; (40614c <_malloc_r+0x344>)
  405e4e:	443b      	add	r3, r7
  405e50:	f1a3 0108 	sub.w	r1, r3, #8
  405e54:	685c      	ldr	r4, [r3, #4]
  405e56:	42a1      	cmp	r1, r4
  405e58:	d106      	bne.n	405e68 <_malloc_r+0x60>
  405e5a:	e00c      	b.n	405e76 <_malloc_r+0x6e>
  405e5c:	2a00      	cmp	r2, #0
  405e5e:	f280 80aa 	bge.w	405fb6 <_malloc_r+0x1ae>
  405e62:	68e4      	ldr	r4, [r4, #12]
  405e64:	42a1      	cmp	r1, r4
  405e66:	d006      	beq.n	405e76 <_malloc_r+0x6e>
  405e68:	6863      	ldr	r3, [r4, #4]
  405e6a:	f023 0303 	bic.w	r3, r3, #3
  405e6e:	1b9a      	subs	r2, r3, r6
  405e70:	2a0f      	cmp	r2, #15
  405e72:	ddf3      	ble.n	405e5c <_malloc_r+0x54>
  405e74:	4670      	mov	r0, lr
  405e76:	693c      	ldr	r4, [r7, #16]
  405e78:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406160 <_malloc_r+0x358>
  405e7c:	4574      	cmp	r4, lr
  405e7e:	f000 81ab 	beq.w	4061d8 <_malloc_r+0x3d0>
  405e82:	6863      	ldr	r3, [r4, #4]
  405e84:	f023 0303 	bic.w	r3, r3, #3
  405e88:	1b9a      	subs	r2, r3, r6
  405e8a:	2a0f      	cmp	r2, #15
  405e8c:	f300 8190 	bgt.w	4061b0 <_malloc_r+0x3a8>
  405e90:	2a00      	cmp	r2, #0
  405e92:	f8c7 e014 	str.w	lr, [r7, #20]
  405e96:	f8c7 e010 	str.w	lr, [r7, #16]
  405e9a:	f280 809d 	bge.w	405fd8 <_malloc_r+0x1d0>
  405e9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405ea2:	f080 8161 	bcs.w	406168 <_malloc_r+0x360>
  405ea6:	08db      	lsrs	r3, r3, #3
  405ea8:	f103 0c01 	add.w	ip, r3, #1
  405eac:	1099      	asrs	r1, r3, #2
  405eae:	687a      	ldr	r2, [r7, #4]
  405eb0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405eb4:	f8c4 8008 	str.w	r8, [r4, #8]
  405eb8:	2301      	movs	r3, #1
  405eba:	408b      	lsls	r3, r1
  405ebc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405ec0:	4313      	orrs	r3, r2
  405ec2:	3908      	subs	r1, #8
  405ec4:	60e1      	str	r1, [r4, #12]
  405ec6:	607b      	str	r3, [r7, #4]
  405ec8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405ecc:	f8c8 400c 	str.w	r4, [r8, #12]
  405ed0:	1082      	asrs	r2, r0, #2
  405ed2:	2401      	movs	r4, #1
  405ed4:	4094      	lsls	r4, r2
  405ed6:	429c      	cmp	r4, r3
  405ed8:	f200 808b 	bhi.w	405ff2 <_malloc_r+0x1ea>
  405edc:	421c      	tst	r4, r3
  405ede:	d106      	bne.n	405eee <_malloc_r+0xe6>
  405ee0:	f020 0003 	bic.w	r0, r0, #3
  405ee4:	0064      	lsls	r4, r4, #1
  405ee6:	421c      	tst	r4, r3
  405ee8:	f100 0004 	add.w	r0, r0, #4
  405eec:	d0fa      	beq.n	405ee4 <_malloc_r+0xdc>
  405eee:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405ef2:	46cc      	mov	ip, r9
  405ef4:	4680      	mov	r8, r0
  405ef6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405efa:	459c      	cmp	ip, r3
  405efc:	d107      	bne.n	405f0e <_malloc_r+0x106>
  405efe:	e16d      	b.n	4061dc <_malloc_r+0x3d4>
  405f00:	2a00      	cmp	r2, #0
  405f02:	f280 817b 	bge.w	4061fc <_malloc_r+0x3f4>
  405f06:	68db      	ldr	r3, [r3, #12]
  405f08:	459c      	cmp	ip, r3
  405f0a:	f000 8167 	beq.w	4061dc <_malloc_r+0x3d4>
  405f0e:	6859      	ldr	r1, [r3, #4]
  405f10:	f021 0103 	bic.w	r1, r1, #3
  405f14:	1b8a      	subs	r2, r1, r6
  405f16:	2a0f      	cmp	r2, #15
  405f18:	ddf2      	ble.n	405f00 <_malloc_r+0xf8>
  405f1a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405f1e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405f22:	9300      	str	r3, [sp, #0]
  405f24:	199c      	adds	r4, r3, r6
  405f26:	4628      	mov	r0, r5
  405f28:	f046 0601 	orr.w	r6, r6, #1
  405f2c:	f042 0501 	orr.w	r5, r2, #1
  405f30:	605e      	str	r6, [r3, #4]
  405f32:	f8c8 c00c 	str.w	ip, [r8, #12]
  405f36:	f8cc 8008 	str.w	r8, [ip, #8]
  405f3a:	617c      	str	r4, [r7, #20]
  405f3c:	613c      	str	r4, [r7, #16]
  405f3e:	f8c4 e00c 	str.w	lr, [r4, #12]
  405f42:	f8c4 e008 	str.w	lr, [r4, #8]
  405f46:	6065      	str	r5, [r4, #4]
  405f48:	505a      	str	r2, [r3, r1]
  405f4a:	f000 fb7d 	bl	406648 <__malloc_unlock>
  405f4e:	9b00      	ldr	r3, [sp, #0]
  405f50:	f103 0408 	add.w	r4, r3, #8
  405f54:	e01e      	b.n	405f94 <_malloc_r+0x18c>
  405f56:	2910      	cmp	r1, #16
  405f58:	d820      	bhi.n	405f9c <_malloc_r+0x194>
  405f5a:	f000 fb6f 	bl	40663c <__malloc_lock>
  405f5e:	2610      	movs	r6, #16
  405f60:	2318      	movs	r3, #24
  405f62:	2002      	movs	r0, #2
  405f64:	4f79      	ldr	r7, [pc, #484]	; (40614c <_malloc_r+0x344>)
  405f66:	443b      	add	r3, r7
  405f68:	f1a3 0208 	sub.w	r2, r3, #8
  405f6c:	685c      	ldr	r4, [r3, #4]
  405f6e:	4294      	cmp	r4, r2
  405f70:	f000 813d 	beq.w	4061ee <_malloc_r+0x3e6>
  405f74:	6863      	ldr	r3, [r4, #4]
  405f76:	68e1      	ldr	r1, [r4, #12]
  405f78:	68a6      	ldr	r6, [r4, #8]
  405f7a:	f023 0303 	bic.w	r3, r3, #3
  405f7e:	4423      	add	r3, r4
  405f80:	4628      	mov	r0, r5
  405f82:	685a      	ldr	r2, [r3, #4]
  405f84:	60f1      	str	r1, [r6, #12]
  405f86:	f042 0201 	orr.w	r2, r2, #1
  405f8a:	608e      	str	r6, [r1, #8]
  405f8c:	605a      	str	r2, [r3, #4]
  405f8e:	f000 fb5b 	bl	406648 <__malloc_unlock>
  405f92:	3408      	adds	r4, #8
  405f94:	4620      	mov	r0, r4
  405f96:	b003      	add	sp, #12
  405f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f9c:	2400      	movs	r4, #0
  405f9e:	230c      	movs	r3, #12
  405fa0:	4620      	mov	r0, r4
  405fa2:	602b      	str	r3, [r5, #0]
  405fa4:	b003      	add	sp, #12
  405fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405faa:	2040      	movs	r0, #64	; 0x40
  405fac:	f44f 7300 	mov.w	r3, #512	; 0x200
  405fb0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405fb4:	e74a      	b.n	405e4c <_malloc_r+0x44>
  405fb6:	4423      	add	r3, r4
  405fb8:	68e1      	ldr	r1, [r4, #12]
  405fba:	685a      	ldr	r2, [r3, #4]
  405fbc:	68a6      	ldr	r6, [r4, #8]
  405fbe:	f042 0201 	orr.w	r2, r2, #1
  405fc2:	60f1      	str	r1, [r6, #12]
  405fc4:	4628      	mov	r0, r5
  405fc6:	608e      	str	r6, [r1, #8]
  405fc8:	605a      	str	r2, [r3, #4]
  405fca:	f000 fb3d 	bl	406648 <__malloc_unlock>
  405fce:	3408      	adds	r4, #8
  405fd0:	4620      	mov	r0, r4
  405fd2:	b003      	add	sp, #12
  405fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405fd8:	4423      	add	r3, r4
  405fda:	4628      	mov	r0, r5
  405fdc:	685a      	ldr	r2, [r3, #4]
  405fde:	f042 0201 	orr.w	r2, r2, #1
  405fe2:	605a      	str	r2, [r3, #4]
  405fe4:	f000 fb30 	bl	406648 <__malloc_unlock>
  405fe8:	3408      	adds	r4, #8
  405fea:	4620      	mov	r0, r4
  405fec:	b003      	add	sp, #12
  405fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ff2:	68bc      	ldr	r4, [r7, #8]
  405ff4:	6863      	ldr	r3, [r4, #4]
  405ff6:	f023 0803 	bic.w	r8, r3, #3
  405ffa:	45b0      	cmp	r8, r6
  405ffc:	d304      	bcc.n	406008 <_malloc_r+0x200>
  405ffe:	eba8 0306 	sub.w	r3, r8, r6
  406002:	2b0f      	cmp	r3, #15
  406004:	f300 8085 	bgt.w	406112 <_malloc_r+0x30a>
  406008:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406164 <_malloc_r+0x35c>
  40600c:	4b50      	ldr	r3, [pc, #320]	; (406150 <_malloc_r+0x348>)
  40600e:	f8d9 2000 	ldr.w	r2, [r9]
  406012:	681b      	ldr	r3, [r3, #0]
  406014:	3201      	adds	r2, #1
  406016:	4433      	add	r3, r6
  406018:	eb04 0a08 	add.w	sl, r4, r8
  40601c:	f000 8155 	beq.w	4062ca <_malloc_r+0x4c2>
  406020:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406024:	330f      	adds	r3, #15
  406026:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40602a:	f02b 0b0f 	bic.w	fp, fp, #15
  40602e:	4659      	mov	r1, fp
  406030:	4628      	mov	r0, r5
  406032:	f000 ffaf 	bl	406f94 <_sbrk_r>
  406036:	1c41      	adds	r1, r0, #1
  406038:	4602      	mov	r2, r0
  40603a:	f000 80fc 	beq.w	406236 <_malloc_r+0x42e>
  40603e:	4582      	cmp	sl, r0
  406040:	f200 80f7 	bhi.w	406232 <_malloc_r+0x42a>
  406044:	4b43      	ldr	r3, [pc, #268]	; (406154 <_malloc_r+0x34c>)
  406046:	6819      	ldr	r1, [r3, #0]
  406048:	4459      	add	r1, fp
  40604a:	6019      	str	r1, [r3, #0]
  40604c:	f000 814d 	beq.w	4062ea <_malloc_r+0x4e2>
  406050:	f8d9 0000 	ldr.w	r0, [r9]
  406054:	3001      	adds	r0, #1
  406056:	bf1b      	ittet	ne
  406058:	eba2 0a0a 	subne.w	sl, r2, sl
  40605c:	4451      	addne	r1, sl
  40605e:	f8c9 2000 	streq.w	r2, [r9]
  406062:	6019      	strne	r1, [r3, #0]
  406064:	f012 0107 	ands.w	r1, r2, #7
  406068:	f000 8115 	beq.w	406296 <_malloc_r+0x48e>
  40606c:	f1c1 0008 	rsb	r0, r1, #8
  406070:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406074:	4402      	add	r2, r0
  406076:	3108      	adds	r1, #8
  406078:	eb02 090b 	add.w	r9, r2, fp
  40607c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406080:	eba1 0909 	sub.w	r9, r1, r9
  406084:	4649      	mov	r1, r9
  406086:	4628      	mov	r0, r5
  406088:	9301      	str	r3, [sp, #4]
  40608a:	9200      	str	r2, [sp, #0]
  40608c:	f000 ff82 	bl	406f94 <_sbrk_r>
  406090:	1c43      	adds	r3, r0, #1
  406092:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406096:	f000 8143 	beq.w	406320 <_malloc_r+0x518>
  40609a:	1a80      	subs	r0, r0, r2
  40609c:	4448      	add	r0, r9
  40609e:	f040 0001 	orr.w	r0, r0, #1
  4060a2:	6819      	ldr	r1, [r3, #0]
  4060a4:	60ba      	str	r2, [r7, #8]
  4060a6:	4449      	add	r1, r9
  4060a8:	42bc      	cmp	r4, r7
  4060aa:	6050      	str	r0, [r2, #4]
  4060ac:	6019      	str	r1, [r3, #0]
  4060ae:	d017      	beq.n	4060e0 <_malloc_r+0x2d8>
  4060b0:	f1b8 0f0f 	cmp.w	r8, #15
  4060b4:	f240 80fb 	bls.w	4062ae <_malloc_r+0x4a6>
  4060b8:	6860      	ldr	r0, [r4, #4]
  4060ba:	f1a8 020c 	sub.w	r2, r8, #12
  4060be:	f022 0207 	bic.w	r2, r2, #7
  4060c2:	eb04 0e02 	add.w	lr, r4, r2
  4060c6:	f000 0001 	and.w	r0, r0, #1
  4060ca:	f04f 0c05 	mov.w	ip, #5
  4060ce:	4310      	orrs	r0, r2
  4060d0:	2a0f      	cmp	r2, #15
  4060d2:	6060      	str	r0, [r4, #4]
  4060d4:	f8ce c004 	str.w	ip, [lr, #4]
  4060d8:	f8ce c008 	str.w	ip, [lr, #8]
  4060dc:	f200 8117 	bhi.w	40630e <_malloc_r+0x506>
  4060e0:	4b1d      	ldr	r3, [pc, #116]	; (406158 <_malloc_r+0x350>)
  4060e2:	68bc      	ldr	r4, [r7, #8]
  4060e4:	681a      	ldr	r2, [r3, #0]
  4060e6:	4291      	cmp	r1, r2
  4060e8:	bf88      	it	hi
  4060ea:	6019      	strhi	r1, [r3, #0]
  4060ec:	4b1b      	ldr	r3, [pc, #108]	; (40615c <_malloc_r+0x354>)
  4060ee:	681a      	ldr	r2, [r3, #0]
  4060f0:	4291      	cmp	r1, r2
  4060f2:	6862      	ldr	r2, [r4, #4]
  4060f4:	bf88      	it	hi
  4060f6:	6019      	strhi	r1, [r3, #0]
  4060f8:	f022 0203 	bic.w	r2, r2, #3
  4060fc:	4296      	cmp	r6, r2
  4060fe:	eba2 0306 	sub.w	r3, r2, r6
  406102:	d801      	bhi.n	406108 <_malloc_r+0x300>
  406104:	2b0f      	cmp	r3, #15
  406106:	dc04      	bgt.n	406112 <_malloc_r+0x30a>
  406108:	4628      	mov	r0, r5
  40610a:	f000 fa9d 	bl	406648 <__malloc_unlock>
  40610e:	2400      	movs	r4, #0
  406110:	e740      	b.n	405f94 <_malloc_r+0x18c>
  406112:	19a2      	adds	r2, r4, r6
  406114:	f043 0301 	orr.w	r3, r3, #1
  406118:	f046 0601 	orr.w	r6, r6, #1
  40611c:	6066      	str	r6, [r4, #4]
  40611e:	4628      	mov	r0, r5
  406120:	60ba      	str	r2, [r7, #8]
  406122:	6053      	str	r3, [r2, #4]
  406124:	f000 fa90 	bl	406648 <__malloc_unlock>
  406128:	3408      	adds	r4, #8
  40612a:	4620      	mov	r0, r4
  40612c:	b003      	add	sp, #12
  40612e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406132:	2b14      	cmp	r3, #20
  406134:	d971      	bls.n	40621a <_malloc_r+0x412>
  406136:	2b54      	cmp	r3, #84	; 0x54
  406138:	f200 80a3 	bhi.w	406282 <_malloc_r+0x47a>
  40613c:	0b33      	lsrs	r3, r6, #12
  40613e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406142:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406146:	00c3      	lsls	r3, r0, #3
  406148:	e680      	b.n	405e4c <_malloc_r+0x44>
  40614a:	bf00      	nop
  40614c:	200005c0 	.word	0x200005c0
  406150:	20000a98 	.word	0x20000a98
  406154:	20000a68 	.word	0x20000a68
  406158:	20000a90 	.word	0x20000a90
  40615c:	20000a94 	.word	0x20000a94
  406160:	200005c8 	.word	0x200005c8
  406164:	200009c8 	.word	0x200009c8
  406168:	0a5a      	lsrs	r2, r3, #9
  40616a:	2a04      	cmp	r2, #4
  40616c:	d95b      	bls.n	406226 <_malloc_r+0x41e>
  40616e:	2a14      	cmp	r2, #20
  406170:	f200 80ae 	bhi.w	4062d0 <_malloc_r+0x4c8>
  406174:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406178:	00c9      	lsls	r1, r1, #3
  40617a:	325b      	adds	r2, #91	; 0x5b
  40617c:	eb07 0c01 	add.w	ip, r7, r1
  406180:	5879      	ldr	r1, [r7, r1]
  406182:	f1ac 0c08 	sub.w	ip, ip, #8
  406186:	458c      	cmp	ip, r1
  406188:	f000 8088 	beq.w	40629c <_malloc_r+0x494>
  40618c:	684a      	ldr	r2, [r1, #4]
  40618e:	f022 0203 	bic.w	r2, r2, #3
  406192:	4293      	cmp	r3, r2
  406194:	d273      	bcs.n	40627e <_malloc_r+0x476>
  406196:	6889      	ldr	r1, [r1, #8]
  406198:	458c      	cmp	ip, r1
  40619a:	d1f7      	bne.n	40618c <_malloc_r+0x384>
  40619c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4061a0:	687b      	ldr	r3, [r7, #4]
  4061a2:	60e2      	str	r2, [r4, #12]
  4061a4:	f8c4 c008 	str.w	ip, [r4, #8]
  4061a8:	6094      	str	r4, [r2, #8]
  4061aa:	f8cc 400c 	str.w	r4, [ip, #12]
  4061ae:	e68f      	b.n	405ed0 <_malloc_r+0xc8>
  4061b0:	19a1      	adds	r1, r4, r6
  4061b2:	f046 0c01 	orr.w	ip, r6, #1
  4061b6:	f042 0601 	orr.w	r6, r2, #1
  4061ba:	f8c4 c004 	str.w	ip, [r4, #4]
  4061be:	4628      	mov	r0, r5
  4061c0:	6179      	str	r1, [r7, #20]
  4061c2:	6139      	str	r1, [r7, #16]
  4061c4:	f8c1 e00c 	str.w	lr, [r1, #12]
  4061c8:	f8c1 e008 	str.w	lr, [r1, #8]
  4061cc:	604e      	str	r6, [r1, #4]
  4061ce:	50e2      	str	r2, [r4, r3]
  4061d0:	f000 fa3a 	bl	406648 <__malloc_unlock>
  4061d4:	3408      	adds	r4, #8
  4061d6:	e6dd      	b.n	405f94 <_malloc_r+0x18c>
  4061d8:	687b      	ldr	r3, [r7, #4]
  4061da:	e679      	b.n	405ed0 <_malloc_r+0xc8>
  4061dc:	f108 0801 	add.w	r8, r8, #1
  4061e0:	f018 0f03 	tst.w	r8, #3
  4061e4:	f10c 0c08 	add.w	ip, ip, #8
  4061e8:	f47f ae85 	bne.w	405ef6 <_malloc_r+0xee>
  4061ec:	e02d      	b.n	40624a <_malloc_r+0x442>
  4061ee:	68dc      	ldr	r4, [r3, #12]
  4061f0:	42a3      	cmp	r3, r4
  4061f2:	bf08      	it	eq
  4061f4:	3002      	addeq	r0, #2
  4061f6:	f43f ae3e 	beq.w	405e76 <_malloc_r+0x6e>
  4061fa:	e6bb      	b.n	405f74 <_malloc_r+0x16c>
  4061fc:	4419      	add	r1, r3
  4061fe:	461c      	mov	r4, r3
  406200:	684a      	ldr	r2, [r1, #4]
  406202:	68db      	ldr	r3, [r3, #12]
  406204:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406208:	f042 0201 	orr.w	r2, r2, #1
  40620c:	604a      	str	r2, [r1, #4]
  40620e:	4628      	mov	r0, r5
  406210:	60f3      	str	r3, [r6, #12]
  406212:	609e      	str	r6, [r3, #8]
  406214:	f000 fa18 	bl	406648 <__malloc_unlock>
  406218:	e6bc      	b.n	405f94 <_malloc_r+0x18c>
  40621a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40621e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406222:	00c3      	lsls	r3, r0, #3
  406224:	e612      	b.n	405e4c <_malloc_r+0x44>
  406226:	099a      	lsrs	r2, r3, #6
  406228:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40622c:	00c9      	lsls	r1, r1, #3
  40622e:	3238      	adds	r2, #56	; 0x38
  406230:	e7a4      	b.n	40617c <_malloc_r+0x374>
  406232:	42bc      	cmp	r4, r7
  406234:	d054      	beq.n	4062e0 <_malloc_r+0x4d8>
  406236:	68bc      	ldr	r4, [r7, #8]
  406238:	6862      	ldr	r2, [r4, #4]
  40623a:	f022 0203 	bic.w	r2, r2, #3
  40623e:	e75d      	b.n	4060fc <_malloc_r+0x2f4>
  406240:	f859 3908 	ldr.w	r3, [r9], #-8
  406244:	4599      	cmp	r9, r3
  406246:	f040 8086 	bne.w	406356 <_malloc_r+0x54e>
  40624a:	f010 0f03 	tst.w	r0, #3
  40624e:	f100 30ff 	add.w	r0, r0, #4294967295
  406252:	d1f5      	bne.n	406240 <_malloc_r+0x438>
  406254:	687b      	ldr	r3, [r7, #4]
  406256:	ea23 0304 	bic.w	r3, r3, r4
  40625a:	607b      	str	r3, [r7, #4]
  40625c:	0064      	lsls	r4, r4, #1
  40625e:	429c      	cmp	r4, r3
  406260:	f63f aec7 	bhi.w	405ff2 <_malloc_r+0x1ea>
  406264:	2c00      	cmp	r4, #0
  406266:	f43f aec4 	beq.w	405ff2 <_malloc_r+0x1ea>
  40626a:	421c      	tst	r4, r3
  40626c:	4640      	mov	r0, r8
  40626e:	f47f ae3e 	bne.w	405eee <_malloc_r+0xe6>
  406272:	0064      	lsls	r4, r4, #1
  406274:	421c      	tst	r4, r3
  406276:	f100 0004 	add.w	r0, r0, #4
  40627a:	d0fa      	beq.n	406272 <_malloc_r+0x46a>
  40627c:	e637      	b.n	405eee <_malloc_r+0xe6>
  40627e:	468c      	mov	ip, r1
  406280:	e78c      	b.n	40619c <_malloc_r+0x394>
  406282:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406286:	d815      	bhi.n	4062b4 <_malloc_r+0x4ac>
  406288:	0bf3      	lsrs	r3, r6, #15
  40628a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40628e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406292:	00c3      	lsls	r3, r0, #3
  406294:	e5da      	b.n	405e4c <_malloc_r+0x44>
  406296:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40629a:	e6ed      	b.n	406078 <_malloc_r+0x270>
  40629c:	687b      	ldr	r3, [r7, #4]
  40629e:	1092      	asrs	r2, r2, #2
  4062a0:	2101      	movs	r1, #1
  4062a2:	fa01 f202 	lsl.w	r2, r1, r2
  4062a6:	4313      	orrs	r3, r2
  4062a8:	607b      	str	r3, [r7, #4]
  4062aa:	4662      	mov	r2, ip
  4062ac:	e779      	b.n	4061a2 <_malloc_r+0x39a>
  4062ae:	2301      	movs	r3, #1
  4062b0:	6053      	str	r3, [r2, #4]
  4062b2:	e729      	b.n	406108 <_malloc_r+0x300>
  4062b4:	f240 5254 	movw	r2, #1364	; 0x554
  4062b8:	4293      	cmp	r3, r2
  4062ba:	d822      	bhi.n	406302 <_malloc_r+0x4fa>
  4062bc:	0cb3      	lsrs	r3, r6, #18
  4062be:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4062c2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4062c6:	00c3      	lsls	r3, r0, #3
  4062c8:	e5c0      	b.n	405e4c <_malloc_r+0x44>
  4062ca:	f103 0b10 	add.w	fp, r3, #16
  4062ce:	e6ae      	b.n	40602e <_malloc_r+0x226>
  4062d0:	2a54      	cmp	r2, #84	; 0x54
  4062d2:	d829      	bhi.n	406328 <_malloc_r+0x520>
  4062d4:	0b1a      	lsrs	r2, r3, #12
  4062d6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4062da:	00c9      	lsls	r1, r1, #3
  4062dc:	326e      	adds	r2, #110	; 0x6e
  4062de:	e74d      	b.n	40617c <_malloc_r+0x374>
  4062e0:	4b20      	ldr	r3, [pc, #128]	; (406364 <_malloc_r+0x55c>)
  4062e2:	6819      	ldr	r1, [r3, #0]
  4062e4:	4459      	add	r1, fp
  4062e6:	6019      	str	r1, [r3, #0]
  4062e8:	e6b2      	b.n	406050 <_malloc_r+0x248>
  4062ea:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4062ee:	2800      	cmp	r0, #0
  4062f0:	f47f aeae 	bne.w	406050 <_malloc_r+0x248>
  4062f4:	eb08 030b 	add.w	r3, r8, fp
  4062f8:	68ba      	ldr	r2, [r7, #8]
  4062fa:	f043 0301 	orr.w	r3, r3, #1
  4062fe:	6053      	str	r3, [r2, #4]
  406300:	e6ee      	b.n	4060e0 <_malloc_r+0x2d8>
  406302:	207f      	movs	r0, #127	; 0x7f
  406304:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406308:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40630c:	e59e      	b.n	405e4c <_malloc_r+0x44>
  40630e:	f104 0108 	add.w	r1, r4, #8
  406312:	4628      	mov	r0, r5
  406314:	9300      	str	r3, [sp, #0]
  406316:	f7ff fa4b 	bl	4057b0 <_free_r>
  40631a:	9b00      	ldr	r3, [sp, #0]
  40631c:	6819      	ldr	r1, [r3, #0]
  40631e:	e6df      	b.n	4060e0 <_malloc_r+0x2d8>
  406320:	2001      	movs	r0, #1
  406322:	f04f 0900 	mov.w	r9, #0
  406326:	e6bc      	b.n	4060a2 <_malloc_r+0x29a>
  406328:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40632c:	d805      	bhi.n	40633a <_malloc_r+0x532>
  40632e:	0bda      	lsrs	r2, r3, #15
  406330:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406334:	00c9      	lsls	r1, r1, #3
  406336:	3277      	adds	r2, #119	; 0x77
  406338:	e720      	b.n	40617c <_malloc_r+0x374>
  40633a:	f240 5154 	movw	r1, #1364	; 0x554
  40633e:	428a      	cmp	r2, r1
  406340:	d805      	bhi.n	40634e <_malloc_r+0x546>
  406342:	0c9a      	lsrs	r2, r3, #18
  406344:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406348:	00c9      	lsls	r1, r1, #3
  40634a:	327c      	adds	r2, #124	; 0x7c
  40634c:	e716      	b.n	40617c <_malloc_r+0x374>
  40634e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406352:	227e      	movs	r2, #126	; 0x7e
  406354:	e712      	b.n	40617c <_malloc_r+0x374>
  406356:	687b      	ldr	r3, [r7, #4]
  406358:	e780      	b.n	40625c <_malloc_r+0x454>
  40635a:	08f0      	lsrs	r0, r6, #3
  40635c:	f106 0308 	add.w	r3, r6, #8
  406360:	e600      	b.n	405f64 <_malloc_r+0x15c>
  406362:	bf00      	nop
  406364:	20000a68 	.word	0x20000a68

00406368 <__ascii_mbtowc>:
  406368:	b082      	sub	sp, #8
  40636a:	b149      	cbz	r1, 406380 <__ascii_mbtowc+0x18>
  40636c:	b15a      	cbz	r2, 406386 <__ascii_mbtowc+0x1e>
  40636e:	b16b      	cbz	r3, 40638c <__ascii_mbtowc+0x24>
  406370:	7813      	ldrb	r3, [r2, #0]
  406372:	600b      	str	r3, [r1, #0]
  406374:	7812      	ldrb	r2, [r2, #0]
  406376:	1c10      	adds	r0, r2, #0
  406378:	bf18      	it	ne
  40637a:	2001      	movne	r0, #1
  40637c:	b002      	add	sp, #8
  40637e:	4770      	bx	lr
  406380:	a901      	add	r1, sp, #4
  406382:	2a00      	cmp	r2, #0
  406384:	d1f3      	bne.n	40636e <__ascii_mbtowc+0x6>
  406386:	4610      	mov	r0, r2
  406388:	b002      	add	sp, #8
  40638a:	4770      	bx	lr
  40638c:	f06f 0001 	mvn.w	r0, #1
  406390:	e7f4      	b.n	40637c <__ascii_mbtowc+0x14>
  406392:	bf00      	nop
	...

004063a0 <memchr>:
  4063a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4063a4:	2a10      	cmp	r2, #16
  4063a6:	db2b      	blt.n	406400 <memchr+0x60>
  4063a8:	f010 0f07 	tst.w	r0, #7
  4063ac:	d008      	beq.n	4063c0 <memchr+0x20>
  4063ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4063b2:	3a01      	subs	r2, #1
  4063b4:	428b      	cmp	r3, r1
  4063b6:	d02d      	beq.n	406414 <memchr+0x74>
  4063b8:	f010 0f07 	tst.w	r0, #7
  4063bc:	b342      	cbz	r2, 406410 <memchr+0x70>
  4063be:	d1f6      	bne.n	4063ae <memchr+0xe>
  4063c0:	b4f0      	push	{r4, r5, r6, r7}
  4063c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4063c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4063ca:	f022 0407 	bic.w	r4, r2, #7
  4063ce:	f07f 0700 	mvns.w	r7, #0
  4063d2:	2300      	movs	r3, #0
  4063d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4063d8:	3c08      	subs	r4, #8
  4063da:	ea85 0501 	eor.w	r5, r5, r1
  4063de:	ea86 0601 	eor.w	r6, r6, r1
  4063e2:	fa85 f547 	uadd8	r5, r5, r7
  4063e6:	faa3 f587 	sel	r5, r3, r7
  4063ea:	fa86 f647 	uadd8	r6, r6, r7
  4063ee:	faa5 f687 	sel	r6, r5, r7
  4063f2:	b98e      	cbnz	r6, 406418 <memchr+0x78>
  4063f4:	d1ee      	bne.n	4063d4 <memchr+0x34>
  4063f6:	bcf0      	pop	{r4, r5, r6, r7}
  4063f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4063fc:	f002 0207 	and.w	r2, r2, #7
  406400:	b132      	cbz	r2, 406410 <memchr+0x70>
  406402:	f810 3b01 	ldrb.w	r3, [r0], #1
  406406:	3a01      	subs	r2, #1
  406408:	ea83 0301 	eor.w	r3, r3, r1
  40640c:	b113      	cbz	r3, 406414 <memchr+0x74>
  40640e:	d1f8      	bne.n	406402 <memchr+0x62>
  406410:	2000      	movs	r0, #0
  406412:	4770      	bx	lr
  406414:	3801      	subs	r0, #1
  406416:	4770      	bx	lr
  406418:	2d00      	cmp	r5, #0
  40641a:	bf06      	itte	eq
  40641c:	4635      	moveq	r5, r6
  40641e:	3803      	subeq	r0, #3
  406420:	3807      	subne	r0, #7
  406422:	f015 0f01 	tst.w	r5, #1
  406426:	d107      	bne.n	406438 <memchr+0x98>
  406428:	3001      	adds	r0, #1
  40642a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40642e:	bf02      	ittt	eq
  406430:	3001      	addeq	r0, #1
  406432:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406436:	3001      	addeq	r0, #1
  406438:	bcf0      	pop	{r4, r5, r6, r7}
  40643a:	3801      	subs	r0, #1
  40643c:	4770      	bx	lr
  40643e:	bf00      	nop

00406440 <memcpy>:
  406440:	4684      	mov	ip, r0
  406442:	ea41 0300 	orr.w	r3, r1, r0
  406446:	f013 0303 	ands.w	r3, r3, #3
  40644a:	d16d      	bne.n	406528 <memcpy+0xe8>
  40644c:	3a40      	subs	r2, #64	; 0x40
  40644e:	d341      	bcc.n	4064d4 <memcpy+0x94>
  406450:	f851 3b04 	ldr.w	r3, [r1], #4
  406454:	f840 3b04 	str.w	r3, [r0], #4
  406458:	f851 3b04 	ldr.w	r3, [r1], #4
  40645c:	f840 3b04 	str.w	r3, [r0], #4
  406460:	f851 3b04 	ldr.w	r3, [r1], #4
  406464:	f840 3b04 	str.w	r3, [r0], #4
  406468:	f851 3b04 	ldr.w	r3, [r1], #4
  40646c:	f840 3b04 	str.w	r3, [r0], #4
  406470:	f851 3b04 	ldr.w	r3, [r1], #4
  406474:	f840 3b04 	str.w	r3, [r0], #4
  406478:	f851 3b04 	ldr.w	r3, [r1], #4
  40647c:	f840 3b04 	str.w	r3, [r0], #4
  406480:	f851 3b04 	ldr.w	r3, [r1], #4
  406484:	f840 3b04 	str.w	r3, [r0], #4
  406488:	f851 3b04 	ldr.w	r3, [r1], #4
  40648c:	f840 3b04 	str.w	r3, [r0], #4
  406490:	f851 3b04 	ldr.w	r3, [r1], #4
  406494:	f840 3b04 	str.w	r3, [r0], #4
  406498:	f851 3b04 	ldr.w	r3, [r1], #4
  40649c:	f840 3b04 	str.w	r3, [r0], #4
  4064a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064a4:	f840 3b04 	str.w	r3, [r0], #4
  4064a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064ac:	f840 3b04 	str.w	r3, [r0], #4
  4064b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064b4:	f840 3b04 	str.w	r3, [r0], #4
  4064b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064bc:	f840 3b04 	str.w	r3, [r0], #4
  4064c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064c4:	f840 3b04 	str.w	r3, [r0], #4
  4064c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064cc:	f840 3b04 	str.w	r3, [r0], #4
  4064d0:	3a40      	subs	r2, #64	; 0x40
  4064d2:	d2bd      	bcs.n	406450 <memcpy+0x10>
  4064d4:	3230      	adds	r2, #48	; 0x30
  4064d6:	d311      	bcc.n	4064fc <memcpy+0xbc>
  4064d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064dc:	f840 3b04 	str.w	r3, [r0], #4
  4064e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064e4:	f840 3b04 	str.w	r3, [r0], #4
  4064e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4064ec:	f840 3b04 	str.w	r3, [r0], #4
  4064f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4064f4:	f840 3b04 	str.w	r3, [r0], #4
  4064f8:	3a10      	subs	r2, #16
  4064fa:	d2ed      	bcs.n	4064d8 <memcpy+0x98>
  4064fc:	320c      	adds	r2, #12
  4064fe:	d305      	bcc.n	40650c <memcpy+0xcc>
  406500:	f851 3b04 	ldr.w	r3, [r1], #4
  406504:	f840 3b04 	str.w	r3, [r0], #4
  406508:	3a04      	subs	r2, #4
  40650a:	d2f9      	bcs.n	406500 <memcpy+0xc0>
  40650c:	3204      	adds	r2, #4
  40650e:	d008      	beq.n	406522 <memcpy+0xe2>
  406510:	07d2      	lsls	r2, r2, #31
  406512:	bf1c      	itt	ne
  406514:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406518:	f800 3b01 	strbne.w	r3, [r0], #1
  40651c:	d301      	bcc.n	406522 <memcpy+0xe2>
  40651e:	880b      	ldrh	r3, [r1, #0]
  406520:	8003      	strh	r3, [r0, #0]
  406522:	4660      	mov	r0, ip
  406524:	4770      	bx	lr
  406526:	bf00      	nop
  406528:	2a08      	cmp	r2, #8
  40652a:	d313      	bcc.n	406554 <memcpy+0x114>
  40652c:	078b      	lsls	r3, r1, #30
  40652e:	d08d      	beq.n	40644c <memcpy+0xc>
  406530:	f010 0303 	ands.w	r3, r0, #3
  406534:	d08a      	beq.n	40644c <memcpy+0xc>
  406536:	f1c3 0304 	rsb	r3, r3, #4
  40653a:	1ad2      	subs	r2, r2, r3
  40653c:	07db      	lsls	r3, r3, #31
  40653e:	bf1c      	itt	ne
  406540:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406544:	f800 3b01 	strbne.w	r3, [r0], #1
  406548:	d380      	bcc.n	40644c <memcpy+0xc>
  40654a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40654e:	f820 3b02 	strh.w	r3, [r0], #2
  406552:	e77b      	b.n	40644c <memcpy+0xc>
  406554:	3a04      	subs	r2, #4
  406556:	d3d9      	bcc.n	40650c <memcpy+0xcc>
  406558:	3a01      	subs	r2, #1
  40655a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40655e:	f800 3b01 	strb.w	r3, [r0], #1
  406562:	d2f9      	bcs.n	406558 <memcpy+0x118>
  406564:	780b      	ldrb	r3, [r1, #0]
  406566:	7003      	strb	r3, [r0, #0]
  406568:	784b      	ldrb	r3, [r1, #1]
  40656a:	7043      	strb	r3, [r0, #1]
  40656c:	788b      	ldrb	r3, [r1, #2]
  40656e:	7083      	strb	r3, [r0, #2]
  406570:	4660      	mov	r0, ip
  406572:	4770      	bx	lr

00406574 <memmove>:
  406574:	4288      	cmp	r0, r1
  406576:	b5f0      	push	{r4, r5, r6, r7, lr}
  406578:	d90d      	bls.n	406596 <memmove+0x22>
  40657a:	188b      	adds	r3, r1, r2
  40657c:	4298      	cmp	r0, r3
  40657e:	d20a      	bcs.n	406596 <memmove+0x22>
  406580:	1884      	adds	r4, r0, r2
  406582:	2a00      	cmp	r2, #0
  406584:	d051      	beq.n	40662a <memmove+0xb6>
  406586:	4622      	mov	r2, r4
  406588:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40658c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406590:	4299      	cmp	r1, r3
  406592:	d1f9      	bne.n	406588 <memmove+0x14>
  406594:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406596:	2a0f      	cmp	r2, #15
  406598:	d948      	bls.n	40662c <memmove+0xb8>
  40659a:	ea41 0300 	orr.w	r3, r1, r0
  40659e:	079b      	lsls	r3, r3, #30
  4065a0:	d146      	bne.n	406630 <memmove+0xbc>
  4065a2:	f100 0410 	add.w	r4, r0, #16
  4065a6:	f101 0310 	add.w	r3, r1, #16
  4065aa:	4615      	mov	r5, r2
  4065ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4065b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4065b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4065b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4065bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4065c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4065c4:	3d10      	subs	r5, #16
  4065c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4065ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4065ce:	2d0f      	cmp	r5, #15
  4065d0:	f103 0310 	add.w	r3, r3, #16
  4065d4:	f104 0410 	add.w	r4, r4, #16
  4065d8:	d8e8      	bhi.n	4065ac <memmove+0x38>
  4065da:	f1a2 0310 	sub.w	r3, r2, #16
  4065de:	f023 030f 	bic.w	r3, r3, #15
  4065e2:	f002 0e0f 	and.w	lr, r2, #15
  4065e6:	3310      	adds	r3, #16
  4065e8:	f1be 0f03 	cmp.w	lr, #3
  4065ec:	4419      	add	r1, r3
  4065ee:	4403      	add	r3, r0
  4065f0:	d921      	bls.n	406636 <memmove+0xc2>
  4065f2:	1f1e      	subs	r6, r3, #4
  4065f4:	460d      	mov	r5, r1
  4065f6:	4674      	mov	r4, lr
  4065f8:	3c04      	subs	r4, #4
  4065fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4065fe:	f846 7f04 	str.w	r7, [r6, #4]!
  406602:	2c03      	cmp	r4, #3
  406604:	d8f8      	bhi.n	4065f8 <memmove+0x84>
  406606:	f1ae 0404 	sub.w	r4, lr, #4
  40660a:	f024 0403 	bic.w	r4, r4, #3
  40660e:	3404      	adds	r4, #4
  406610:	4421      	add	r1, r4
  406612:	4423      	add	r3, r4
  406614:	f002 0203 	and.w	r2, r2, #3
  406618:	b162      	cbz	r2, 406634 <memmove+0xc0>
  40661a:	3b01      	subs	r3, #1
  40661c:	440a      	add	r2, r1
  40661e:	f811 4b01 	ldrb.w	r4, [r1], #1
  406622:	f803 4f01 	strb.w	r4, [r3, #1]!
  406626:	428a      	cmp	r2, r1
  406628:	d1f9      	bne.n	40661e <memmove+0xaa>
  40662a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40662c:	4603      	mov	r3, r0
  40662e:	e7f3      	b.n	406618 <memmove+0xa4>
  406630:	4603      	mov	r3, r0
  406632:	e7f2      	b.n	40661a <memmove+0xa6>
  406634:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406636:	4672      	mov	r2, lr
  406638:	e7ee      	b.n	406618 <memmove+0xa4>
  40663a:	bf00      	nop

0040663c <__malloc_lock>:
  40663c:	4801      	ldr	r0, [pc, #4]	; (406644 <__malloc_lock+0x8>)
  40663e:	f7ff bb5f 	b.w	405d00 <__retarget_lock_acquire_recursive>
  406642:	bf00      	nop
  406644:	20000ae4 	.word	0x20000ae4

00406648 <__malloc_unlock>:
  406648:	4801      	ldr	r0, [pc, #4]	; (406650 <__malloc_unlock+0x8>)
  40664a:	f7ff bb5b 	b.w	405d04 <__retarget_lock_release_recursive>
  40664e:	bf00      	nop
  406650:	20000ae4 	.word	0x20000ae4

00406654 <_Balloc>:
  406654:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406656:	b570      	push	{r4, r5, r6, lr}
  406658:	4605      	mov	r5, r0
  40665a:	460c      	mov	r4, r1
  40665c:	b14b      	cbz	r3, 406672 <_Balloc+0x1e>
  40665e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406662:	b180      	cbz	r0, 406686 <_Balloc+0x32>
  406664:	6802      	ldr	r2, [r0, #0]
  406666:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40666a:	2300      	movs	r3, #0
  40666c:	6103      	str	r3, [r0, #16]
  40666e:	60c3      	str	r3, [r0, #12]
  406670:	bd70      	pop	{r4, r5, r6, pc}
  406672:	2221      	movs	r2, #33	; 0x21
  406674:	2104      	movs	r1, #4
  406676:	f000 fe69 	bl	40734c <_calloc_r>
  40667a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40667c:	4603      	mov	r3, r0
  40667e:	2800      	cmp	r0, #0
  406680:	d1ed      	bne.n	40665e <_Balloc+0xa>
  406682:	2000      	movs	r0, #0
  406684:	bd70      	pop	{r4, r5, r6, pc}
  406686:	2101      	movs	r1, #1
  406688:	fa01 f604 	lsl.w	r6, r1, r4
  40668c:	1d72      	adds	r2, r6, #5
  40668e:	4628      	mov	r0, r5
  406690:	0092      	lsls	r2, r2, #2
  406692:	f000 fe5b 	bl	40734c <_calloc_r>
  406696:	2800      	cmp	r0, #0
  406698:	d0f3      	beq.n	406682 <_Balloc+0x2e>
  40669a:	6044      	str	r4, [r0, #4]
  40669c:	6086      	str	r6, [r0, #8]
  40669e:	e7e4      	b.n	40666a <_Balloc+0x16>

004066a0 <_Bfree>:
  4066a0:	b131      	cbz	r1, 4066b0 <_Bfree+0x10>
  4066a2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4066a4:	684a      	ldr	r2, [r1, #4]
  4066a6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4066aa:	6008      	str	r0, [r1, #0]
  4066ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4066b0:	4770      	bx	lr
  4066b2:	bf00      	nop

004066b4 <__multadd>:
  4066b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4066b6:	690c      	ldr	r4, [r1, #16]
  4066b8:	b083      	sub	sp, #12
  4066ba:	460d      	mov	r5, r1
  4066bc:	4606      	mov	r6, r0
  4066be:	f101 0e14 	add.w	lr, r1, #20
  4066c2:	2700      	movs	r7, #0
  4066c4:	f8de 0000 	ldr.w	r0, [lr]
  4066c8:	b281      	uxth	r1, r0
  4066ca:	fb02 3301 	mla	r3, r2, r1, r3
  4066ce:	0c01      	lsrs	r1, r0, #16
  4066d0:	0c18      	lsrs	r0, r3, #16
  4066d2:	fb02 0101 	mla	r1, r2, r1, r0
  4066d6:	b29b      	uxth	r3, r3
  4066d8:	3701      	adds	r7, #1
  4066da:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4066de:	42bc      	cmp	r4, r7
  4066e0:	f84e 3b04 	str.w	r3, [lr], #4
  4066e4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4066e8:	dcec      	bgt.n	4066c4 <__multadd+0x10>
  4066ea:	b13b      	cbz	r3, 4066fc <__multadd+0x48>
  4066ec:	68aa      	ldr	r2, [r5, #8]
  4066ee:	4294      	cmp	r4, r2
  4066f0:	da07      	bge.n	406702 <__multadd+0x4e>
  4066f2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4066f6:	3401      	adds	r4, #1
  4066f8:	6153      	str	r3, [r2, #20]
  4066fa:	612c      	str	r4, [r5, #16]
  4066fc:	4628      	mov	r0, r5
  4066fe:	b003      	add	sp, #12
  406700:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406702:	6869      	ldr	r1, [r5, #4]
  406704:	9301      	str	r3, [sp, #4]
  406706:	3101      	adds	r1, #1
  406708:	4630      	mov	r0, r6
  40670a:	f7ff ffa3 	bl	406654 <_Balloc>
  40670e:	692a      	ldr	r2, [r5, #16]
  406710:	3202      	adds	r2, #2
  406712:	f105 010c 	add.w	r1, r5, #12
  406716:	4607      	mov	r7, r0
  406718:	0092      	lsls	r2, r2, #2
  40671a:	300c      	adds	r0, #12
  40671c:	f7ff fe90 	bl	406440 <memcpy>
  406720:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406722:	6869      	ldr	r1, [r5, #4]
  406724:	9b01      	ldr	r3, [sp, #4]
  406726:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40672a:	6028      	str	r0, [r5, #0]
  40672c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406730:	463d      	mov	r5, r7
  406732:	e7de      	b.n	4066f2 <__multadd+0x3e>

00406734 <__hi0bits>:
  406734:	0c02      	lsrs	r2, r0, #16
  406736:	0412      	lsls	r2, r2, #16
  406738:	4603      	mov	r3, r0
  40673a:	b9b2      	cbnz	r2, 40676a <__hi0bits+0x36>
  40673c:	0403      	lsls	r3, r0, #16
  40673e:	2010      	movs	r0, #16
  406740:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406744:	bf04      	itt	eq
  406746:	021b      	lsleq	r3, r3, #8
  406748:	3008      	addeq	r0, #8
  40674a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40674e:	bf04      	itt	eq
  406750:	011b      	lsleq	r3, r3, #4
  406752:	3004      	addeq	r0, #4
  406754:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406758:	bf04      	itt	eq
  40675a:	009b      	lsleq	r3, r3, #2
  40675c:	3002      	addeq	r0, #2
  40675e:	2b00      	cmp	r3, #0
  406760:	db02      	blt.n	406768 <__hi0bits+0x34>
  406762:	005b      	lsls	r3, r3, #1
  406764:	d403      	bmi.n	40676e <__hi0bits+0x3a>
  406766:	2020      	movs	r0, #32
  406768:	4770      	bx	lr
  40676a:	2000      	movs	r0, #0
  40676c:	e7e8      	b.n	406740 <__hi0bits+0xc>
  40676e:	3001      	adds	r0, #1
  406770:	4770      	bx	lr
  406772:	bf00      	nop

00406774 <__lo0bits>:
  406774:	6803      	ldr	r3, [r0, #0]
  406776:	f013 0207 	ands.w	r2, r3, #7
  40677a:	4601      	mov	r1, r0
  40677c:	d007      	beq.n	40678e <__lo0bits+0x1a>
  40677e:	07da      	lsls	r2, r3, #31
  406780:	d421      	bmi.n	4067c6 <__lo0bits+0x52>
  406782:	0798      	lsls	r0, r3, #30
  406784:	d421      	bmi.n	4067ca <__lo0bits+0x56>
  406786:	089b      	lsrs	r3, r3, #2
  406788:	600b      	str	r3, [r1, #0]
  40678a:	2002      	movs	r0, #2
  40678c:	4770      	bx	lr
  40678e:	b298      	uxth	r0, r3
  406790:	b198      	cbz	r0, 4067ba <__lo0bits+0x46>
  406792:	4610      	mov	r0, r2
  406794:	f013 0fff 	tst.w	r3, #255	; 0xff
  406798:	bf04      	itt	eq
  40679a:	0a1b      	lsreq	r3, r3, #8
  40679c:	3008      	addeq	r0, #8
  40679e:	071a      	lsls	r2, r3, #28
  4067a0:	bf04      	itt	eq
  4067a2:	091b      	lsreq	r3, r3, #4
  4067a4:	3004      	addeq	r0, #4
  4067a6:	079a      	lsls	r2, r3, #30
  4067a8:	bf04      	itt	eq
  4067aa:	089b      	lsreq	r3, r3, #2
  4067ac:	3002      	addeq	r0, #2
  4067ae:	07da      	lsls	r2, r3, #31
  4067b0:	d407      	bmi.n	4067c2 <__lo0bits+0x4e>
  4067b2:	085b      	lsrs	r3, r3, #1
  4067b4:	d104      	bne.n	4067c0 <__lo0bits+0x4c>
  4067b6:	2020      	movs	r0, #32
  4067b8:	4770      	bx	lr
  4067ba:	0c1b      	lsrs	r3, r3, #16
  4067bc:	2010      	movs	r0, #16
  4067be:	e7e9      	b.n	406794 <__lo0bits+0x20>
  4067c0:	3001      	adds	r0, #1
  4067c2:	600b      	str	r3, [r1, #0]
  4067c4:	4770      	bx	lr
  4067c6:	2000      	movs	r0, #0
  4067c8:	4770      	bx	lr
  4067ca:	085b      	lsrs	r3, r3, #1
  4067cc:	600b      	str	r3, [r1, #0]
  4067ce:	2001      	movs	r0, #1
  4067d0:	4770      	bx	lr
  4067d2:	bf00      	nop

004067d4 <__i2b>:
  4067d4:	b510      	push	{r4, lr}
  4067d6:	460c      	mov	r4, r1
  4067d8:	2101      	movs	r1, #1
  4067da:	f7ff ff3b 	bl	406654 <_Balloc>
  4067de:	2201      	movs	r2, #1
  4067e0:	6144      	str	r4, [r0, #20]
  4067e2:	6102      	str	r2, [r0, #16]
  4067e4:	bd10      	pop	{r4, pc}
  4067e6:	bf00      	nop

004067e8 <__multiply>:
  4067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4067ec:	690c      	ldr	r4, [r1, #16]
  4067ee:	6915      	ldr	r5, [r2, #16]
  4067f0:	42ac      	cmp	r4, r5
  4067f2:	b083      	sub	sp, #12
  4067f4:	468b      	mov	fp, r1
  4067f6:	4616      	mov	r6, r2
  4067f8:	da04      	bge.n	406804 <__multiply+0x1c>
  4067fa:	4622      	mov	r2, r4
  4067fc:	46b3      	mov	fp, r6
  4067fe:	462c      	mov	r4, r5
  406800:	460e      	mov	r6, r1
  406802:	4615      	mov	r5, r2
  406804:	f8db 3008 	ldr.w	r3, [fp, #8]
  406808:	f8db 1004 	ldr.w	r1, [fp, #4]
  40680c:	eb04 0805 	add.w	r8, r4, r5
  406810:	4598      	cmp	r8, r3
  406812:	bfc8      	it	gt
  406814:	3101      	addgt	r1, #1
  406816:	f7ff ff1d 	bl	406654 <_Balloc>
  40681a:	f100 0914 	add.w	r9, r0, #20
  40681e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406822:	45d1      	cmp	r9, sl
  406824:	9000      	str	r0, [sp, #0]
  406826:	d205      	bcs.n	406834 <__multiply+0x4c>
  406828:	464b      	mov	r3, r9
  40682a:	2100      	movs	r1, #0
  40682c:	f843 1b04 	str.w	r1, [r3], #4
  406830:	459a      	cmp	sl, r3
  406832:	d8fb      	bhi.n	40682c <__multiply+0x44>
  406834:	f106 0c14 	add.w	ip, r6, #20
  406838:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40683c:	f10b 0b14 	add.w	fp, fp, #20
  406840:	459c      	cmp	ip, r3
  406842:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406846:	d24c      	bcs.n	4068e2 <__multiply+0xfa>
  406848:	f8cd a004 	str.w	sl, [sp, #4]
  40684c:	469a      	mov	sl, r3
  40684e:	f8dc 5000 	ldr.w	r5, [ip]
  406852:	b2af      	uxth	r7, r5
  406854:	b1ef      	cbz	r7, 406892 <__multiply+0xaa>
  406856:	2100      	movs	r1, #0
  406858:	464d      	mov	r5, r9
  40685a:	465e      	mov	r6, fp
  40685c:	460c      	mov	r4, r1
  40685e:	f856 2b04 	ldr.w	r2, [r6], #4
  406862:	6828      	ldr	r0, [r5, #0]
  406864:	b293      	uxth	r3, r2
  406866:	b281      	uxth	r1, r0
  406868:	fb07 1303 	mla	r3, r7, r3, r1
  40686c:	0c12      	lsrs	r2, r2, #16
  40686e:	0c01      	lsrs	r1, r0, #16
  406870:	4423      	add	r3, r4
  406872:	fb07 1102 	mla	r1, r7, r2, r1
  406876:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40687a:	b29b      	uxth	r3, r3
  40687c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406880:	45b6      	cmp	lr, r6
  406882:	f845 3b04 	str.w	r3, [r5], #4
  406886:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40688a:	d8e8      	bhi.n	40685e <__multiply+0x76>
  40688c:	602c      	str	r4, [r5, #0]
  40688e:	f8dc 5000 	ldr.w	r5, [ip]
  406892:	0c2d      	lsrs	r5, r5, #16
  406894:	d01d      	beq.n	4068d2 <__multiply+0xea>
  406896:	f8d9 3000 	ldr.w	r3, [r9]
  40689a:	4648      	mov	r0, r9
  40689c:	461c      	mov	r4, r3
  40689e:	4659      	mov	r1, fp
  4068a0:	2200      	movs	r2, #0
  4068a2:	880e      	ldrh	r6, [r1, #0]
  4068a4:	0c24      	lsrs	r4, r4, #16
  4068a6:	fb05 4406 	mla	r4, r5, r6, r4
  4068aa:	4422      	add	r2, r4
  4068ac:	b29b      	uxth	r3, r3
  4068ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4068b2:	f840 3b04 	str.w	r3, [r0], #4
  4068b6:	f851 3b04 	ldr.w	r3, [r1], #4
  4068ba:	6804      	ldr	r4, [r0, #0]
  4068bc:	0c1b      	lsrs	r3, r3, #16
  4068be:	b2a6      	uxth	r6, r4
  4068c0:	fb05 6303 	mla	r3, r5, r3, r6
  4068c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4068c8:	458e      	cmp	lr, r1
  4068ca:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4068ce:	d8e8      	bhi.n	4068a2 <__multiply+0xba>
  4068d0:	6003      	str	r3, [r0, #0]
  4068d2:	f10c 0c04 	add.w	ip, ip, #4
  4068d6:	45e2      	cmp	sl, ip
  4068d8:	f109 0904 	add.w	r9, r9, #4
  4068dc:	d8b7      	bhi.n	40684e <__multiply+0x66>
  4068de:	f8dd a004 	ldr.w	sl, [sp, #4]
  4068e2:	f1b8 0f00 	cmp.w	r8, #0
  4068e6:	dd0b      	ble.n	406900 <__multiply+0x118>
  4068e8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4068ec:	f1aa 0a04 	sub.w	sl, sl, #4
  4068f0:	b11b      	cbz	r3, 4068fa <__multiply+0x112>
  4068f2:	e005      	b.n	406900 <__multiply+0x118>
  4068f4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4068f8:	b913      	cbnz	r3, 406900 <__multiply+0x118>
  4068fa:	f1b8 0801 	subs.w	r8, r8, #1
  4068fe:	d1f9      	bne.n	4068f4 <__multiply+0x10c>
  406900:	9800      	ldr	r0, [sp, #0]
  406902:	f8c0 8010 	str.w	r8, [r0, #16]
  406906:	b003      	add	sp, #12
  406908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040690c <__pow5mult>:
  40690c:	f012 0303 	ands.w	r3, r2, #3
  406910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406914:	4614      	mov	r4, r2
  406916:	4607      	mov	r7, r0
  406918:	d12e      	bne.n	406978 <__pow5mult+0x6c>
  40691a:	460d      	mov	r5, r1
  40691c:	10a4      	asrs	r4, r4, #2
  40691e:	d01c      	beq.n	40695a <__pow5mult+0x4e>
  406920:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406922:	b396      	cbz	r6, 40698a <__pow5mult+0x7e>
  406924:	07e3      	lsls	r3, r4, #31
  406926:	f04f 0800 	mov.w	r8, #0
  40692a:	d406      	bmi.n	40693a <__pow5mult+0x2e>
  40692c:	1064      	asrs	r4, r4, #1
  40692e:	d014      	beq.n	40695a <__pow5mult+0x4e>
  406930:	6830      	ldr	r0, [r6, #0]
  406932:	b1a8      	cbz	r0, 406960 <__pow5mult+0x54>
  406934:	4606      	mov	r6, r0
  406936:	07e3      	lsls	r3, r4, #31
  406938:	d5f8      	bpl.n	40692c <__pow5mult+0x20>
  40693a:	4632      	mov	r2, r6
  40693c:	4629      	mov	r1, r5
  40693e:	4638      	mov	r0, r7
  406940:	f7ff ff52 	bl	4067e8 <__multiply>
  406944:	b1b5      	cbz	r5, 406974 <__pow5mult+0x68>
  406946:	686a      	ldr	r2, [r5, #4]
  406948:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40694a:	1064      	asrs	r4, r4, #1
  40694c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406950:	6029      	str	r1, [r5, #0]
  406952:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406956:	4605      	mov	r5, r0
  406958:	d1ea      	bne.n	406930 <__pow5mult+0x24>
  40695a:	4628      	mov	r0, r5
  40695c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406960:	4632      	mov	r2, r6
  406962:	4631      	mov	r1, r6
  406964:	4638      	mov	r0, r7
  406966:	f7ff ff3f 	bl	4067e8 <__multiply>
  40696a:	6030      	str	r0, [r6, #0]
  40696c:	f8c0 8000 	str.w	r8, [r0]
  406970:	4606      	mov	r6, r0
  406972:	e7e0      	b.n	406936 <__pow5mult+0x2a>
  406974:	4605      	mov	r5, r0
  406976:	e7d9      	b.n	40692c <__pow5mult+0x20>
  406978:	1e5a      	subs	r2, r3, #1
  40697a:	4d0b      	ldr	r5, [pc, #44]	; (4069a8 <__pow5mult+0x9c>)
  40697c:	2300      	movs	r3, #0
  40697e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406982:	f7ff fe97 	bl	4066b4 <__multadd>
  406986:	4605      	mov	r5, r0
  406988:	e7c8      	b.n	40691c <__pow5mult+0x10>
  40698a:	2101      	movs	r1, #1
  40698c:	4638      	mov	r0, r7
  40698e:	f7ff fe61 	bl	406654 <_Balloc>
  406992:	f240 2171 	movw	r1, #625	; 0x271
  406996:	2201      	movs	r2, #1
  406998:	2300      	movs	r3, #0
  40699a:	6141      	str	r1, [r0, #20]
  40699c:	6102      	str	r2, [r0, #16]
  40699e:	4606      	mov	r6, r0
  4069a0:	64b8      	str	r0, [r7, #72]	; 0x48
  4069a2:	6003      	str	r3, [r0, #0]
  4069a4:	e7be      	b.n	406924 <__pow5mult+0x18>
  4069a6:	bf00      	nop
  4069a8:	00407bb8 	.word	0x00407bb8

004069ac <__lshift>:
  4069ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4069b0:	4691      	mov	r9, r2
  4069b2:	690a      	ldr	r2, [r1, #16]
  4069b4:	688b      	ldr	r3, [r1, #8]
  4069b6:	ea4f 1469 	mov.w	r4, r9, asr #5
  4069ba:	eb04 0802 	add.w	r8, r4, r2
  4069be:	f108 0501 	add.w	r5, r8, #1
  4069c2:	429d      	cmp	r5, r3
  4069c4:	460e      	mov	r6, r1
  4069c6:	4607      	mov	r7, r0
  4069c8:	6849      	ldr	r1, [r1, #4]
  4069ca:	dd04      	ble.n	4069d6 <__lshift+0x2a>
  4069cc:	005b      	lsls	r3, r3, #1
  4069ce:	429d      	cmp	r5, r3
  4069d0:	f101 0101 	add.w	r1, r1, #1
  4069d4:	dcfa      	bgt.n	4069cc <__lshift+0x20>
  4069d6:	4638      	mov	r0, r7
  4069d8:	f7ff fe3c 	bl	406654 <_Balloc>
  4069dc:	2c00      	cmp	r4, #0
  4069de:	f100 0314 	add.w	r3, r0, #20
  4069e2:	dd06      	ble.n	4069f2 <__lshift+0x46>
  4069e4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4069e8:	2100      	movs	r1, #0
  4069ea:	f843 1b04 	str.w	r1, [r3], #4
  4069ee:	429a      	cmp	r2, r3
  4069f0:	d1fb      	bne.n	4069ea <__lshift+0x3e>
  4069f2:	6934      	ldr	r4, [r6, #16]
  4069f4:	f106 0114 	add.w	r1, r6, #20
  4069f8:	f019 091f 	ands.w	r9, r9, #31
  4069fc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406a00:	d01d      	beq.n	406a3e <__lshift+0x92>
  406a02:	f1c9 0c20 	rsb	ip, r9, #32
  406a06:	2200      	movs	r2, #0
  406a08:	680c      	ldr	r4, [r1, #0]
  406a0a:	fa04 f409 	lsl.w	r4, r4, r9
  406a0e:	4314      	orrs	r4, r2
  406a10:	f843 4b04 	str.w	r4, [r3], #4
  406a14:	f851 2b04 	ldr.w	r2, [r1], #4
  406a18:	458e      	cmp	lr, r1
  406a1a:	fa22 f20c 	lsr.w	r2, r2, ip
  406a1e:	d8f3      	bhi.n	406a08 <__lshift+0x5c>
  406a20:	601a      	str	r2, [r3, #0]
  406a22:	b10a      	cbz	r2, 406a28 <__lshift+0x7c>
  406a24:	f108 0502 	add.w	r5, r8, #2
  406a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406a2a:	6872      	ldr	r2, [r6, #4]
  406a2c:	3d01      	subs	r5, #1
  406a2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406a32:	6105      	str	r5, [r0, #16]
  406a34:	6031      	str	r1, [r6, #0]
  406a36:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406a3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a3e:	3b04      	subs	r3, #4
  406a40:	f851 2b04 	ldr.w	r2, [r1], #4
  406a44:	f843 2f04 	str.w	r2, [r3, #4]!
  406a48:	458e      	cmp	lr, r1
  406a4a:	d8f9      	bhi.n	406a40 <__lshift+0x94>
  406a4c:	e7ec      	b.n	406a28 <__lshift+0x7c>
  406a4e:	bf00      	nop

00406a50 <__mcmp>:
  406a50:	b430      	push	{r4, r5}
  406a52:	690b      	ldr	r3, [r1, #16]
  406a54:	4605      	mov	r5, r0
  406a56:	6900      	ldr	r0, [r0, #16]
  406a58:	1ac0      	subs	r0, r0, r3
  406a5a:	d10f      	bne.n	406a7c <__mcmp+0x2c>
  406a5c:	009b      	lsls	r3, r3, #2
  406a5e:	3514      	adds	r5, #20
  406a60:	3114      	adds	r1, #20
  406a62:	4419      	add	r1, r3
  406a64:	442b      	add	r3, r5
  406a66:	e001      	b.n	406a6c <__mcmp+0x1c>
  406a68:	429d      	cmp	r5, r3
  406a6a:	d207      	bcs.n	406a7c <__mcmp+0x2c>
  406a6c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406a70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406a74:	4294      	cmp	r4, r2
  406a76:	d0f7      	beq.n	406a68 <__mcmp+0x18>
  406a78:	d302      	bcc.n	406a80 <__mcmp+0x30>
  406a7a:	2001      	movs	r0, #1
  406a7c:	bc30      	pop	{r4, r5}
  406a7e:	4770      	bx	lr
  406a80:	f04f 30ff 	mov.w	r0, #4294967295
  406a84:	e7fa      	b.n	406a7c <__mcmp+0x2c>
  406a86:	bf00      	nop

00406a88 <__mdiff>:
  406a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a8c:	690f      	ldr	r7, [r1, #16]
  406a8e:	460e      	mov	r6, r1
  406a90:	6911      	ldr	r1, [r2, #16]
  406a92:	1a7f      	subs	r7, r7, r1
  406a94:	2f00      	cmp	r7, #0
  406a96:	4690      	mov	r8, r2
  406a98:	d117      	bne.n	406aca <__mdiff+0x42>
  406a9a:	0089      	lsls	r1, r1, #2
  406a9c:	f106 0514 	add.w	r5, r6, #20
  406aa0:	f102 0e14 	add.w	lr, r2, #20
  406aa4:	186b      	adds	r3, r5, r1
  406aa6:	4471      	add	r1, lr
  406aa8:	e001      	b.n	406aae <__mdiff+0x26>
  406aaa:	429d      	cmp	r5, r3
  406aac:	d25c      	bcs.n	406b68 <__mdiff+0xe0>
  406aae:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406ab2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406ab6:	42a2      	cmp	r2, r4
  406ab8:	d0f7      	beq.n	406aaa <__mdiff+0x22>
  406aba:	d25e      	bcs.n	406b7a <__mdiff+0xf2>
  406abc:	4633      	mov	r3, r6
  406abe:	462c      	mov	r4, r5
  406ac0:	4646      	mov	r6, r8
  406ac2:	4675      	mov	r5, lr
  406ac4:	4698      	mov	r8, r3
  406ac6:	2701      	movs	r7, #1
  406ac8:	e005      	b.n	406ad6 <__mdiff+0x4e>
  406aca:	db58      	blt.n	406b7e <__mdiff+0xf6>
  406acc:	f106 0514 	add.w	r5, r6, #20
  406ad0:	f108 0414 	add.w	r4, r8, #20
  406ad4:	2700      	movs	r7, #0
  406ad6:	6871      	ldr	r1, [r6, #4]
  406ad8:	f7ff fdbc 	bl	406654 <_Balloc>
  406adc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406ae0:	6936      	ldr	r6, [r6, #16]
  406ae2:	60c7      	str	r7, [r0, #12]
  406ae4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406ae8:	46a6      	mov	lr, r4
  406aea:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406aee:	f100 0414 	add.w	r4, r0, #20
  406af2:	2300      	movs	r3, #0
  406af4:	f85e 1b04 	ldr.w	r1, [lr], #4
  406af8:	f855 8b04 	ldr.w	r8, [r5], #4
  406afc:	b28a      	uxth	r2, r1
  406afe:	fa13 f388 	uxtah	r3, r3, r8
  406b02:	0c09      	lsrs	r1, r1, #16
  406b04:	1a9a      	subs	r2, r3, r2
  406b06:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406b0a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406b0e:	b292      	uxth	r2, r2
  406b10:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406b14:	45f4      	cmp	ip, lr
  406b16:	f844 2b04 	str.w	r2, [r4], #4
  406b1a:	ea4f 4323 	mov.w	r3, r3, asr #16
  406b1e:	d8e9      	bhi.n	406af4 <__mdiff+0x6c>
  406b20:	42af      	cmp	r7, r5
  406b22:	d917      	bls.n	406b54 <__mdiff+0xcc>
  406b24:	46a4      	mov	ip, r4
  406b26:	46ae      	mov	lr, r5
  406b28:	f85e 2b04 	ldr.w	r2, [lr], #4
  406b2c:	fa13 f382 	uxtah	r3, r3, r2
  406b30:	1419      	asrs	r1, r3, #16
  406b32:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406b36:	b29b      	uxth	r3, r3
  406b38:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406b3c:	4577      	cmp	r7, lr
  406b3e:	f84c 2b04 	str.w	r2, [ip], #4
  406b42:	ea4f 4321 	mov.w	r3, r1, asr #16
  406b46:	d8ef      	bhi.n	406b28 <__mdiff+0xa0>
  406b48:	43ed      	mvns	r5, r5
  406b4a:	442f      	add	r7, r5
  406b4c:	f027 0703 	bic.w	r7, r7, #3
  406b50:	3704      	adds	r7, #4
  406b52:	443c      	add	r4, r7
  406b54:	3c04      	subs	r4, #4
  406b56:	b922      	cbnz	r2, 406b62 <__mdiff+0xda>
  406b58:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406b5c:	3e01      	subs	r6, #1
  406b5e:	2b00      	cmp	r3, #0
  406b60:	d0fa      	beq.n	406b58 <__mdiff+0xd0>
  406b62:	6106      	str	r6, [r0, #16]
  406b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b68:	2100      	movs	r1, #0
  406b6a:	f7ff fd73 	bl	406654 <_Balloc>
  406b6e:	2201      	movs	r2, #1
  406b70:	2300      	movs	r3, #0
  406b72:	6102      	str	r2, [r0, #16]
  406b74:	6143      	str	r3, [r0, #20]
  406b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b7a:	4674      	mov	r4, lr
  406b7c:	e7ab      	b.n	406ad6 <__mdiff+0x4e>
  406b7e:	4633      	mov	r3, r6
  406b80:	f106 0414 	add.w	r4, r6, #20
  406b84:	f102 0514 	add.w	r5, r2, #20
  406b88:	4616      	mov	r6, r2
  406b8a:	2701      	movs	r7, #1
  406b8c:	4698      	mov	r8, r3
  406b8e:	e7a2      	b.n	406ad6 <__mdiff+0x4e>

00406b90 <__d2b>:
  406b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b94:	b082      	sub	sp, #8
  406b96:	2101      	movs	r1, #1
  406b98:	461c      	mov	r4, r3
  406b9a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406b9e:	4615      	mov	r5, r2
  406ba0:	9e08      	ldr	r6, [sp, #32]
  406ba2:	f7ff fd57 	bl	406654 <_Balloc>
  406ba6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406baa:	4680      	mov	r8, r0
  406bac:	b10f      	cbz	r7, 406bb2 <__d2b+0x22>
  406bae:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406bb2:	9401      	str	r4, [sp, #4]
  406bb4:	b31d      	cbz	r5, 406bfe <__d2b+0x6e>
  406bb6:	a802      	add	r0, sp, #8
  406bb8:	f840 5d08 	str.w	r5, [r0, #-8]!
  406bbc:	f7ff fdda 	bl	406774 <__lo0bits>
  406bc0:	2800      	cmp	r0, #0
  406bc2:	d134      	bne.n	406c2e <__d2b+0x9e>
  406bc4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406bc8:	f8c8 2014 	str.w	r2, [r8, #20]
  406bcc:	2b00      	cmp	r3, #0
  406bce:	bf0c      	ite	eq
  406bd0:	2101      	moveq	r1, #1
  406bd2:	2102      	movne	r1, #2
  406bd4:	f8c8 3018 	str.w	r3, [r8, #24]
  406bd8:	f8c8 1010 	str.w	r1, [r8, #16]
  406bdc:	b9df      	cbnz	r7, 406c16 <__d2b+0x86>
  406bde:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406be2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406be6:	6030      	str	r0, [r6, #0]
  406be8:	6918      	ldr	r0, [r3, #16]
  406bea:	f7ff fda3 	bl	406734 <__hi0bits>
  406bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406bf0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406bf4:	6018      	str	r0, [r3, #0]
  406bf6:	4640      	mov	r0, r8
  406bf8:	b002      	add	sp, #8
  406bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406bfe:	a801      	add	r0, sp, #4
  406c00:	f7ff fdb8 	bl	406774 <__lo0bits>
  406c04:	9b01      	ldr	r3, [sp, #4]
  406c06:	f8c8 3014 	str.w	r3, [r8, #20]
  406c0a:	2101      	movs	r1, #1
  406c0c:	3020      	adds	r0, #32
  406c0e:	f8c8 1010 	str.w	r1, [r8, #16]
  406c12:	2f00      	cmp	r7, #0
  406c14:	d0e3      	beq.n	406bde <__d2b+0x4e>
  406c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406c18:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406c1c:	4407      	add	r7, r0
  406c1e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406c22:	6037      	str	r7, [r6, #0]
  406c24:	6018      	str	r0, [r3, #0]
  406c26:	4640      	mov	r0, r8
  406c28:	b002      	add	sp, #8
  406c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406c2e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406c32:	f1c0 0220 	rsb	r2, r0, #32
  406c36:	fa03 f202 	lsl.w	r2, r3, r2
  406c3a:	430a      	orrs	r2, r1
  406c3c:	40c3      	lsrs	r3, r0
  406c3e:	9301      	str	r3, [sp, #4]
  406c40:	f8c8 2014 	str.w	r2, [r8, #20]
  406c44:	e7c2      	b.n	406bcc <__d2b+0x3c>
  406c46:	bf00      	nop

00406c48 <_realloc_r>:
  406c48:	2900      	cmp	r1, #0
  406c4a:	f000 8095 	beq.w	406d78 <_realloc_r+0x130>
  406c4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406c52:	460d      	mov	r5, r1
  406c54:	4616      	mov	r6, r2
  406c56:	b083      	sub	sp, #12
  406c58:	4680      	mov	r8, r0
  406c5a:	f106 070b 	add.w	r7, r6, #11
  406c5e:	f7ff fced 	bl	40663c <__malloc_lock>
  406c62:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406c66:	2f16      	cmp	r7, #22
  406c68:	f02e 0403 	bic.w	r4, lr, #3
  406c6c:	f1a5 0908 	sub.w	r9, r5, #8
  406c70:	d83c      	bhi.n	406cec <_realloc_r+0xa4>
  406c72:	2210      	movs	r2, #16
  406c74:	4617      	mov	r7, r2
  406c76:	42be      	cmp	r6, r7
  406c78:	d83d      	bhi.n	406cf6 <_realloc_r+0xae>
  406c7a:	4294      	cmp	r4, r2
  406c7c:	da43      	bge.n	406d06 <_realloc_r+0xbe>
  406c7e:	4bc4      	ldr	r3, [pc, #784]	; (406f90 <_realloc_r+0x348>)
  406c80:	6899      	ldr	r1, [r3, #8]
  406c82:	eb09 0004 	add.w	r0, r9, r4
  406c86:	4288      	cmp	r0, r1
  406c88:	f000 80b4 	beq.w	406df4 <_realloc_r+0x1ac>
  406c8c:	6843      	ldr	r3, [r0, #4]
  406c8e:	f023 0101 	bic.w	r1, r3, #1
  406c92:	4401      	add	r1, r0
  406c94:	6849      	ldr	r1, [r1, #4]
  406c96:	07c9      	lsls	r1, r1, #31
  406c98:	d54c      	bpl.n	406d34 <_realloc_r+0xec>
  406c9a:	f01e 0f01 	tst.w	lr, #1
  406c9e:	f000 809b 	beq.w	406dd8 <_realloc_r+0x190>
  406ca2:	4631      	mov	r1, r6
  406ca4:	4640      	mov	r0, r8
  406ca6:	f7ff f8af 	bl	405e08 <_malloc_r>
  406caa:	4606      	mov	r6, r0
  406cac:	2800      	cmp	r0, #0
  406cae:	d03a      	beq.n	406d26 <_realloc_r+0xde>
  406cb0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406cb4:	f023 0301 	bic.w	r3, r3, #1
  406cb8:	444b      	add	r3, r9
  406cba:	f1a0 0208 	sub.w	r2, r0, #8
  406cbe:	429a      	cmp	r2, r3
  406cc0:	f000 8121 	beq.w	406f06 <_realloc_r+0x2be>
  406cc4:	1f22      	subs	r2, r4, #4
  406cc6:	2a24      	cmp	r2, #36	; 0x24
  406cc8:	f200 8107 	bhi.w	406eda <_realloc_r+0x292>
  406ccc:	2a13      	cmp	r2, #19
  406cce:	f200 80db 	bhi.w	406e88 <_realloc_r+0x240>
  406cd2:	4603      	mov	r3, r0
  406cd4:	462a      	mov	r2, r5
  406cd6:	6811      	ldr	r1, [r2, #0]
  406cd8:	6019      	str	r1, [r3, #0]
  406cda:	6851      	ldr	r1, [r2, #4]
  406cdc:	6059      	str	r1, [r3, #4]
  406cde:	6892      	ldr	r2, [r2, #8]
  406ce0:	609a      	str	r2, [r3, #8]
  406ce2:	4629      	mov	r1, r5
  406ce4:	4640      	mov	r0, r8
  406ce6:	f7fe fd63 	bl	4057b0 <_free_r>
  406cea:	e01c      	b.n	406d26 <_realloc_r+0xde>
  406cec:	f027 0707 	bic.w	r7, r7, #7
  406cf0:	2f00      	cmp	r7, #0
  406cf2:	463a      	mov	r2, r7
  406cf4:	dabf      	bge.n	406c76 <_realloc_r+0x2e>
  406cf6:	2600      	movs	r6, #0
  406cf8:	230c      	movs	r3, #12
  406cfa:	4630      	mov	r0, r6
  406cfc:	f8c8 3000 	str.w	r3, [r8]
  406d00:	b003      	add	sp, #12
  406d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d06:	462e      	mov	r6, r5
  406d08:	1be3      	subs	r3, r4, r7
  406d0a:	2b0f      	cmp	r3, #15
  406d0c:	d81e      	bhi.n	406d4c <_realloc_r+0x104>
  406d0e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406d12:	f003 0301 	and.w	r3, r3, #1
  406d16:	4323      	orrs	r3, r4
  406d18:	444c      	add	r4, r9
  406d1a:	f8c9 3004 	str.w	r3, [r9, #4]
  406d1e:	6863      	ldr	r3, [r4, #4]
  406d20:	f043 0301 	orr.w	r3, r3, #1
  406d24:	6063      	str	r3, [r4, #4]
  406d26:	4640      	mov	r0, r8
  406d28:	f7ff fc8e 	bl	406648 <__malloc_unlock>
  406d2c:	4630      	mov	r0, r6
  406d2e:	b003      	add	sp, #12
  406d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d34:	f023 0303 	bic.w	r3, r3, #3
  406d38:	18e1      	adds	r1, r4, r3
  406d3a:	4291      	cmp	r1, r2
  406d3c:	db1f      	blt.n	406d7e <_realloc_r+0x136>
  406d3e:	68c3      	ldr	r3, [r0, #12]
  406d40:	6882      	ldr	r2, [r0, #8]
  406d42:	462e      	mov	r6, r5
  406d44:	60d3      	str	r3, [r2, #12]
  406d46:	460c      	mov	r4, r1
  406d48:	609a      	str	r2, [r3, #8]
  406d4a:	e7dd      	b.n	406d08 <_realloc_r+0xc0>
  406d4c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406d50:	eb09 0107 	add.w	r1, r9, r7
  406d54:	f002 0201 	and.w	r2, r2, #1
  406d58:	444c      	add	r4, r9
  406d5a:	f043 0301 	orr.w	r3, r3, #1
  406d5e:	4317      	orrs	r7, r2
  406d60:	f8c9 7004 	str.w	r7, [r9, #4]
  406d64:	604b      	str	r3, [r1, #4]
  406d66:	6863      	ldr	r3, [r4, #4]
  406d68:	f043 0301 	orr.w	r3, r3, #1
  406d6c:	3108      	adds	r1, #8
  406d6e:	6063      	str	r3, [r4, #4]
  406d70:	4640      	mov	r0, r8
  406d72:	f7fe fd1d 	bl	4057b0 <_free_r>
  406d76:	e7d6      	b.n	406d26 <_realloc_r+0xde>
  406d78:	4611      	mov	r1, r2
  406d7a:	f7ff b845 	b.w	405e08 <_malloc_r>
  406d7e:	f01e 0f01 	tst.w	lr, #1
  406d82:	d18e      	bne.n	406ca2 <_realloc_r+0x5a>
  406d84:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406d88:	eba9 0a01 	sub.w	sl, r9, r1
  406d8c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406d90:	f021 0103 	bic.w	r1, r1, #3
  406d94:	440b      	add	r3, r1
  406d96:	4423      	add	r3, r4
  406d98:	4293      	cmp	r3, r2
  406d9a:	db25      	blt.n	406de8 <_realloc_r+0x1a0>
  406d9c:	68c2      	ldr	r2, [r0, #12]
  406d9e:	6881      	ldr	r1, [r0, #8]
  406da0:	4656      	mov	r6, sl
  406da2:	60ca      	str	r2, [r1, #12]
  406da4:	6091      	str	r1, [r2, #8]
  406da6:	f8da 100c 	ldr.w	r1, [sl, #12]
  406daa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406dae:	1f22      	subs	r2, r4, #4
  406db0:	2a24      	cmp	r2, #36	; 0x24
  406db2:	60c1      	str	r1, [r0, #12]
  406db4:	6088      	str	r0, [r1, #8]
  406db6:	f200 8094 	bhi.w	406ee2 <_realloc_r+0x29a>
  406dba:	2a13      	cmp	r2, #19
  406dbc:	d96f      	bls.n	406e9e <_realloc_r+0x256>
  406dbe:	6829      	ldr	r1, [r5, #0]
  406dc0:	f8ca 1008 	str.w	r1, [sl, #8]
  406dc4:	6869      	ldr	r1, [r5, #4]
  406dc6:	f8ca 100c 	str.w	r1, [sl, #12]
  406dca:	2a1b      	cmp	r2, #27
  406dcc:	f200 80a2 	bhi.w	406f14 <_realloc_r+0x2cc>
  406dd0:	3508      	adds	r5, #8
  406dd2:	f10a 0210 	add.w	r2, sl, #16
  406dd6:	e063      	b.n	406ea0 <_realloc_r+0x258>
  406dd8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406ddc:	eba9 0a03 	sub.w	sl, r9, r3
  406de0:	f8da 1004 	ldr.w	r1, [sl, #4]
  406de4:	f021 0103 	bic.w	r1, r1, #3
  406de8:	1863      	adds	r3, r4, r1
  406dea:	4293      	cmp	r3, r2
  406dec:	f6ff af59 	blt.w	406ca2 <_realloc_r+0x5a>
  406df0:	4656      	mov	r6, sl
  406df2:	e7d8      	b.n	406da6 <_realloc_r+0x15e>
  406df4:	6841      	ldr	r1, [r0, #4]
  406df6:	f021 0b03 	bic.w	fp, r1, #3
  406dfa:	44a3      	add	fp, r4
  406dfc:	f107 0010 	add.w	r0, r7, #16
  406e00:	4583      	cmp	fp, r0
  406e02:	da56      	bge.n	406eb2 <_realloc_r+0x26a>
  406e04:	f01e 0f01 	tst.w	lr, #1
  406e08:	f47f af4b 	bne.w	406ca2 <_realloc_r+0x5a>
  406e0c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406e10:	eba9 0a01 	sub.w	sl, r9, r1
  406e14:	f8da 1004 	ldr.w	r1, [sl, #4]
  406e18:	f021 0103 	bic.w	r1, r1, #3
  406e1c:	448b      	add	fp, r1
  406e1e:	4558      	cmp	r0, fp
  406e20:	dce2      	bgt.n	406de8 <_realloc_r+0x1a0>
  406e22:	4656      	mov	r6, sl
  406e24:	f8da 100c 	ldr.w	r1, [sl, #12]
  406e28:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406e2c:	1f22      	subs	r2, r4, #4
  406e2e:	2a24      	cmp	r2, #36	; 0x24
  406e30:	60c1      	str	r1, [r0, #12]
  406e32:	6088      	str	r0, [r1, #8]
  406e34:	f200 808f 	bhi.w	406f56 <_realloc_r+0x30e>
  406e38:	2a13      	cmp	r2, #19
  406e3a:	f240 808a 	bls.w	406f52 <_realloc_r+0x30a>
  406e3e:	6829      	ldr	r1, [r5, #0]
  406e40:	f8ca 1008 	str.w	r1, [sl, #8]
  406e44:	6869      	ldr	r1, [r5, #4]
  406e46:	f8ca 100c 	str.w	r1, [sl, #12]
  406e4a:	2a1b      	cmp	r2, #27
  406e4c:	f200 808a 	bhi.w	406f64 <_realloc_r+0x31c>
  406e50:	3508      	adds	r5, #8
  406e52:	f10a 0210 	add.w	r2, sl, #16
  406e56:	6829      	ldr	r1, [r5, #0]
  406e58:	6011      	str	r1, [r2, #0]
  406e5a:	6869      	ldr	r1, [r5, #4]
  406e5c:	6051      	str	r1, [r2, #4]
  406e5e:	68a9      	ldr	r1, [r5, #8]
  406e60:	6091      	str	r1, [r2, #8]
  406e62:	eb0a 0107 	add.w	r1, sl, r7
  406e66:	ebab 0207 	sub.w	r2, fp, r7
  406e6a:	f042 0201 	orr.w	r2, r2, #1
  406e6e:	6099      	str	r1, [r3, #8]
  406e70:	604a      	str	r2, [r1, #4]
  406e72:	f8da 3004 	ldr.w	r3, [sl, #4]
  406e76:	f003 0301 	and.w	r3, r3, #1
  406e7a:	431f      	orrs	r7, r3
  406e7c:	4640      	mov	r0, r8
  406e7e:	f8ca 7004 	str.w	r7, [sl, #4]
  406e82:	f7ff fbe1 	bl	406648 <__malloc_unlock>
  406e86:	e751      	b.n	406d2c <_realloc_r+0xe4>
  406e88:	682b      	ldr	r3, [r5, #0]
  406e8a:	6003      	str	r3, [r0, #0]
  406e8c:	686b      	ldr	r3, [r5, #4]
  406e8e:	6043      	str	r3, [r0, #4]
  406e90:	2a1b      	cmp	r2, #27
  406e92:	d82d      	bhi.n	406ef0 <_realloc_r+0x2a8>
  406e94:	f100 0308 	add.w	r3, r0, #8
  406e98:	f105 0208 	add.w	r2, r5, #8
  406e9c:	e71b      	b.n	406cd6 <_realloc_r+0x8e>
  406e9e:	4632      	mov	r2, r6
  406ea0:	6829      	ldr	r1, [r5, #0]
  406ea2:	6011      	str	r1, [r2, #0]
  406ea4:	6869      	ldr	r1, [r5, #4]
  406ea6:	6051      	str	r1, [r2, #4]
  406ea8:	68a9      	ldr	r1, [r5, #8]
  406eaa:	6091      	str	r1, [r2, #8]
  406eac:	461c      	mov	r4, r3
  406eae:	46d1      	mov	r9, sl
  406eb0:	e72a      	b.n	406d08 <_realloc_r+0xc0>
  406eb2:	eb09 0107 	add.w	r1, r9, r7
  406eb6:	ebab 0b07 	sub.w	fp, fp, r7
  406eba:	f04b 0201 	orr.w	r2, fp, #1
  406ebe:	6099      	str	r1, [r3, #8]
  406ec0:	604a      	str	r2, [r1, #4]
  406ec2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406ec6:	f003 0301 	and.w	r3, r3, #1
  406eca:	431f      	orrs	r7, r3
  406ecc:	4640      	mov	r0, r8
  406ece:	f845 7c04 	str.w	r7, [r5, #-4]
  406ed2:	f7ff fbb9 	bl	406648 <__malloc_unlock>
  406ed6:	462e      	mov	r6, r5
  406ed8:	e728      	b.n	406d2c <_realloc_r+0xe4>
  406eda:	4629      	mov	r1, r5
  406edc:	f7ff fb4a 	bl	406574 <memmove>
  406ee0:	e6ff      	b.n	406ce2 <_realloc_r+0x9a>
  406ee2:	4629      	mov	r1, r5
  406ee4:	4630      	mov	r0, r6
  406ee6:	461c      	mov	r4, r3
  406ee8:	46d1      	mov	r9, sl
  406eea:	f7ff fb43 	bl	406574 <memmove>
  406eee:	e70b      	b.n	406d08 <_realloc_r+0xc0>
  406ef0:	68ab      	ldr	r3, [r5, #8]
  406ef2:	6083      	str	r3, [r0, #8]
  406ef4:	68eb      	ldr	r3, [r5, #12]
  406ef6:	60c3      	str	r3, [r0, #12]
  406ef8:	2a24      	cmp	r2, #36	; 0x24
  406efa:	d017      	beq.n	406f2c <_realloc_r+0x2e4>
  406efc:	f100 0310 	add.w	r3, r0, #16
  406f00:	f105 0210 	add.w	r2, r5, #16
  406f04:	e6e7      	b.n	406cd6 <_realloc_r+0x8e>
  406f06:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406f0a:	f023 0303 	bic.w	r3, r3, #3
  406f0e:	441c      	add	r4, r3
  406f10:	462e      	mov	r6, r5
  406f12:	e6f9      	b.n	406d08 <_realloc_r+0xc0>
  406f14:	68a9      	ldr	r1, [r5, #8]
  406f16:	f8ca 1010 	str.w	r1, [sl, #16]
  406f1a:	68e9      	ldr	r1, [r5, #12]
  406f1c:	f8ca 1014 	str.w	r1, [sl, #20]
  406f20:	2a24      	cmp	r2, #36	; 0x24
  406f22:	d00c      	beq.n	406f3e <_realloc_r+0x2f6>
  406f24:	3510      	adds	r5, #16
  406f26:	f10a 0218 	add.w	r2, sl, #24
  406f2a:	e7b9      	b.n	406ea0 <_realloc_r+0x258>
  406f2c:	692b      	ldr	r3, [r5, #16]
  406f2e:	6103      	str	r3, [r0, #16]
  406f30:	696b      	ldr	r3, [r5, #20]
  406f32:	6143      	str	r3, [r0, #20]
  406f34:	f105 0218 	add.w	r2, r5, #24
  406f38:	f100 0318 	add.w	r3, r0, #24
  406f3c:	e6cb      	b.n	406cd6 <_realloc_r+0x8e>
  406f3e:	692a      	ldr	r2, [r5, #16]
  406f40:	f8ca 2018 	str.w	r2, [sl, #24]
  406f44:	696a      	ldr	r2, [r5, #20]
  406f46:	f8ca 201c 	str.w	r2, [sl, #28]
  406f4a:	3518      	adds	r5, #24
  406f4c:	f10a 0220 	add.w	r2, sl, #32
  406f50:	e7a6      	b.n	406ea0 <_realloc_r+0x258>
  406f52:	4632      	mov	r2, r6
  406f54:	e77f      	b.n	406e56 <_realloc_r+0x20e>
  406f56:	4629      	mov	r1, r5
  406f58:	4630      	mov	r0, r6
  406f5a:	9301      	str	r3, [sp, #4]
  406f5c:	f7ff fb0a 	bl	406574 <memmove>
  406f60:	9b01      	ldr	r3, [sp, #4]
  406f62:	e77e      	b.n	406e62 <_realloc_r+0x21a>
  406f64:	68a9      	ldr	r1, [r5, #8]
  406f66:	f8ca 1010 	str.w	r1, [sl, #16]
  406f6a:	68e9      	ldr	r1, [r5, #12]
  406f6c:	f8ca 1014 	str.w	r1, [sl, #20]
  406f70:	2a24      	cmp	r2, #36	; 0x24
  406f72:	d003      	beq.n	406f7c <_realloc_r+0x334>
  406f74:	3510      	adds	r5, #16
  406f76:	f10a 0218 	add.w	r2, sl, #24
  406f7a:	e76c      	b.n	406e56 <_realloc_r+0x20e>
  406f7c:	692a      	ldr	r2, [r5, #16]
  406f7e:	f8ca 2018 	str.w	r2, [sl, #24]
  406f82:	696a      	ldr	r2, [r5, #20]
  406f84:	f8ca 201c 	str.w	r2, [sl, #28]
  406f88:	3518      	adds	r5, #24
  406f8a:	f10a 0220 	add.w	r2, sl, #32
  406f8e:	e762      	b.n	406e56 <_realloc_r+0x20e>
  406f90:	200005c0 	.word	0x200005c0

00406f94 <_sbrk_r>:
  406f94:	b538      	push	{r3, r4, r5, lr}
  406f96:	4c07      	ldr	r4, [pc, #28]	; (406fb4 <_sbrk_r+0x20>)
  406f98:	2300      	movs	r3, #0
  406f9a:	4605      	mov	r5, r0
  406f9c:	4608      	mov	r0, r1
  406f9e:	6023      	str	r3, [r4, #0]
  406fa0:	f7f9 ffa6 	bl	400ef0 <_sbrk>
  406fa4:	1c43      	adds	r3, r0, #1
  406fa6:	d000      	beq.n	406faa <_sbrk_r+0x16>
  406fa8:	bd38      	pop	{r3, r4, r5, pc}
  406faa:	6823      	ldr	r3, [r4, #0]
  406fac:	2b00      	cmp	r3, #0
  406fae:	d0fb      	beq.n	406fa8 <_sbrk_r+0x14>
  406fb0:	602b      	str	r3, [r5, #0]
  406fb2:	bd38      	pop	{r3, r4, r5, pc}
  406fb4:	20000af8 	.word	0x20000af8

00406fb8 <__sread>:
  406fb8:	b510      	push	{r4, lr}
  406fba:	460c      	mov	r4, r1
  406fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406fc0:	f000 faa4 	bl	40750c <_read_r>
  406fc4:	2800      	cmp	r0, #0
  406fc6:	db03      	blt.n	406fd0 <__sread+0x18>
  406fc8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406fca:	4403      	add	r3, r0
  406fcc:	6523      	str	r3, [r4, #80]	; 0x50
  406fce:	bd10      	pop	{r4, pc}
  406fd0:	89a3      	ldrh	r3, [r4, #12]
  406fd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406fd6:	81a3      	strh	r3, [r4, #12]
  406fd8:	bd10      	pop	{r4, pc}
  406fda:	bf00      	nop

00406fdc <__swrite>:
  406fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fe0:	4616      	mov	r6, r2
  406fe2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406fe6:	461f      	mov	r7, r3
  406fe8:	05d3      	lsls	r3, r2, #23
  406fea:	460c      	mov	r4, r1
  406fec:	4605      	mov	r5, r0
  406fee:	d507      	bpl.n	407000 <__swrite+0x24>
  406ff0:	2200      	movs	r2, #0
  406ff2:	2302      	movs	r3, #2
  406ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406ff8:	f000 fa72 	bl	4074e0 <_lseek_r>
  406ffc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407000:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407004:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407008:	81a2      	strh	r2, [r4, #12]
  40700a:	463b      	mov	r3, r7
  40700c:	4632      	mov	r2, r6
  40700e:	4628      	mov	r0, r5
  407010:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407014:	f000 b922 	b.w	40725c <_write_r>

00407018 <__sseek>:
  407018:	b510      	push	{r4, lr}
  40701a:	460c      	mov	r4, r1
  40701c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407020:	f000 fa5e 	bl	4074e0 <_lseek_r>
  407024:	89a3      	ldrh	r3, [r4, #12]
  407026:	1c42      	adds	r2, r0, #1
  407028:	bf0e      	itee	eq
  40702a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40702e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407032:	6520      	strne	r0, [r4, #80]	; 0x50
  407034:	81a3      	strh	r3, [r4, #12]
  407036:	bd10      	pop	{r4, pc}

00407038 <__sclose>:
  407038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40703c:	f000 b9b6 	b.w	4073ac <_close_r>

00407040 <__ssprint_r>:
  407040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407044:	6893      	ldr	r3, [r2, #8]
  407046:	b083      	sub	sp, #12
  407048:	4690      	mov	r8, r2
  40704a:	2b00      	cmp	r3, #0
  40704c:	d070      	beq.n	407130 <__ssprint_r+0xf0>
  40704e:	4682      	mov	sl, r0
  407050:	460c      	mov	r4, r1
  407052:	6817      	ldr	r7, [r2, #0]
  407054:	688d      	ldr	r5, [r1, #8]
  407056:	6808      	ldr	r0, [r1, #0]
  407058:	e042      	b.n	4070e0 <__ssprint_r+0xa0>
  40705a:	89a3      	ldrh	r3, [r4, #12]
  40705c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407060:	d02e      	beq.n	4070c0 <__ssprint_r+0x80>
  407062:	6965      	ldr	r5, [r4, #20]
  407064:	6921      	ldr	r1, [r4, #16]
  407066:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40706a:	eba0 0b01 	sub.w	fp, r0, r1
  40706e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  407072:	f10b 0001 	add.w	r0, fp, #1
  407076:	106d      	asrs	r5, r5, #1
  407078:	4430      	add	r0, r6
  40707a:	42a8      	cmp	r0, r5
  40707c:	462a      	mov	r2, r5
  40707e:	bf84      	itt	hi
  407080:	4605      	movhi	r5, r0
  407082:	462a      	movhi	r2, r5
  407084:	055b      	lsls	r3, r3, #21
  407086:	d538      	bpl.n	4070fa <__ssprint_r+0xba>
  407088:	4611      	mov	r1, r2
  40708a:	4650      	mov	r0, sl
  40708c:	f7fe febc 	bl	405e08 <_malloc_r>
  407090:	2800      	cmp	r0, #0
  407092:	d03c      	beq.n	40710e <__ssprint_r+0xce>
  407094:	465a      	mov	r2, fp
  407096:	6921      	ldr	r1, [r4, #16]
  407098:	9001      	str	r0, [sp, #4]
  40709a:	f7ff f9d1 	bl	406440 <memcpy>
  40709e:	89a2      	ldrh	r2, [r4, #12]
  4070a0:	9b01      	ldr	r3, [sp, #4]
  4070a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4070a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4070aa:	81a2      	strh	r2, [r4, #12]
  4070ac:	eba5 020b 	sub.w	r2, r5, fp
  4070b0:	eb03 000b 	add.w	r0, r3, fp
  4070b4:	6165      	str	r5, [r4, #20]
  4070b6:	6123      	str	r3, [r4, #16]
  4070b8:	6020      	str	r0, [r4, #0]
  4070ba:	60a2      	str	r2, [r4, #8]
  4070bc:	4635      	mov	r5, r6
  4070be:	46b3      	mov	fp, r6
  4070c0:	465a      	mov	r2, fp
  4070c2:	4649      	mov	r1, r9
  4070c4:	f7ff fa56 	bl	406574 <memmove>
  4070c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4070cc:	68a2      	ldr	r2, [r4, #8]
  4070ce:	6820      	ldr	r0, [r4, #0]
  4070d0:	1b55      	subs	r5, r2, r5
  4070d2:	4458      	add	r0, fp
  4070d4:	1b9e      	subs	r6, r3, r6
  4070d6:	60a5      	str	r5, [r4, #8]
  4070d8:	6020      	str	r0, [r4, #0]
  4070da:	f8c8 6008 	str.w	r6, [r8, #8]
  4070de:	b33e      	cbz	r6, 407130 <__ssprint_r+0xf0>
  4070e0:	687e      	ldr	r6, [r7, #4]
  4070e2:	463b      	mov	r3, r7
  4070e4:	3708      	adds	r7, #8
  4070e6:	2e00      	cmp	r6, #0
  4070e8:	d0fa      	beq.n	4070e0 <__ssprint_r+0xa0>
  4070ea:	42ae      	cmp	r6, r5
  4070ec:	f8d3 9000 	ldr.w	r9, [r3]
  4070f0:	46ab      	mov	fp, r5
  4070f2:	d2b2      	bcs.n	40705a <__ssprint_r+0x1a>
  4070f4:	4635      	mov	r5, r6
  4070f6:	46b3      	mov	fp, r6
  4070f8:	e7e2      	b.n	4070c0 <__ssprint_r+0x80>
  4070fa:	4650      	mov	r0, sl
  4070fc:	f7ff fda4 	bl	406c48 <_realloc_r>
  407100:	4603      	mov	r3, r0
  407102:	2800      	cmp	r0, #0
  407104:	d1d2      	bne.n	4070ac <__ssprint_r+0x6c>
  407106:	6921      	ldr	r1, [r4, #16]
  407108:	4650      	mov	r0, sl
  40710a:	f7fe fb51 	bl	4057b0 <_free_r>
  40710e:	230c      	movs	r3, #12
  407110:	f8ca 3000 	str.w	r3, [sl]
  407114:	89a3      	ldrh	r3, [r4, #12]
  407116:	2200      	movs	r2, #0
  407118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40711c:	f04f 30ff 	mov.w	r0, #4294967295
  407120:	81a3      	strh	r3, [r4, #12]
  407122:	f8c8 2008 	str.w	r2, [r8, #8]
  407126:	f8c8 2004 	str.w	r2, [r8, #4]
  40712a:	b003      	add	sp, #12
  40712c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407130:	2000      	movs	r0, #0
  407132:	f8c8 0004 	str.w	r0, [r8, #4]
  407136:	b003      	add	sp, #12
  407138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040713c <__swbuf_r>:
  40713c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40713e:	460d      	mov	r5, r1
  407140:	4614      	mov	r4, r2
  407142:	4606      	mov	r6, r0
  407144:	b110      	cbz	r0, 40714c <__swbuf_r+0x10>
  407146:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407148:	2b00      	cmp	r3, #0
  40714a:	d04b      	beq.n	4071e4 <__swbuf_r+0xa8>
  40714c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407150:	69a3      	ldr	r3, [r4, #24]
  407152:	60a3      	str	r3, [r4, #8]
  407154:	b291      	uxth	r1, r2
  407156:	0708      	lsls	r0, r1, #28
  407158:	d539      	bpl.n	4071ce <__swbuf_r+0x92>
  40715a:	6923      	ldr	r3, [r4, #16]
  40715c:	2b00      	cmp	r3, #0
  40715e:	d036      	beq.n	4071ce <__swbuf_r+0x92>
  407160:	b2ed      	uxtb	r5, r5
  407162:	0489      	lsls	r1, r1, #18
  407164:	462f      	mov	r7, r5
  407166:	d515      	bpl.n	407194 <__swbuf_r+0x58>
  407168:	6822      	ldr	r2, [r4, #0]
  40716a:	6961      	ldr	r1, [r4, #20]
  40716c:	1ad3      	subs	r3, r2, r3
  40716e:	428b      	cmp	r3, r1
  407170:	da1c      	bge.n	4071ac <__swbuf_r+0x70>
  407172:	3301      	adds	r3, #1
  407174:	68a1      	ldr	r1, [r4, #8]
  407176:	1c50      	adds	r0, r2, #1
  407178:	3901      	subs	r1, #1
  40717a:	60a1      	str	r1, [r4, #8]
  40717c:	6020      	str	r0, [r4, #0]
  40717e:	7015      	strb	r5, [r2, #0]
  407180:	6962      	ldr	r2, [r4, #20]
  407182:	429a      	cmp	r2, r3
  407184:	d01a      	beq.n	4071bc <__swbuf_r+0x80>
  407186:	89a3      	ldrh	r3, [r4, #12]
  407188:	07db      	lsls	r3, r3, #31
  40718a:	d501      	bpl.n	407190 <__swbuf_r+0x54>
  40718c:	2d0a      	cmp	r5, #10
  40718e:	d015      	beq.n	4071bc <__swbuf_r+0x80>
  407190:	4638      	mov	r0, r7
  407192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407194:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407196:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40719a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40719e:	81a2      	strh	r2, [r4, #12]
  4071a0:	6822      	ldr	r2, [r4, #0]
  4071a2:	6661      	str	r1, [r4, #100]	; 0x64
  4071a4:	6961      	ldr	r1, [r4, #20]
  4071a6:	1ad3      	subs	r3, r2, r3
  4071a8:	428b      	cmp	r3, r1
  4071aa:	dbe2      	blt.n	407172 <__swbuf_r+0x36>
  4071ac:	4621      	mov	r1, r4
  4071ae:	4630      	mov	r0, r6
  4071b0:	f7fe f980 	bl	4054b4 <_fflush_r>
  4071b4:	b940      	cbnz	r0, 4071c8 <__swbuf_r+0x8c>
  4071b6:	6822      	ldr	r2, [r4, #0]
  4071b8:	2301      	movs	r3, #1
  4071ba:	e7db      	b.n	407174 <__swbuf_r+0x38>
  4071bc:	4621      	mov	r1, r4
  4071be:	4630      	mov	r0, r6
  4071c0:	f7fe f978 	bl	4054b4 <_fflush_r>
  4071c4:	2800      	cmp	r0, #0
  4071c6:	d0e3      	beq.n	407190 <__swbuf_r+0x54>
  4071c8:	f04f 37ff 	mov.w	r7, #4294967295
  4071cc:	e7e0      	b.n	407190 <__swbuf_r+0x54>
  4071ce:	4621      	mov	r1, r4
  4071d0:	4630      	mov	r0, r6
  4071d2:	f7fd f89b 	bl	40430c <__swsetup_r>
  4071d6:	2800      	cmp	r0, #0
  4071d8:	d1f6      	bne.n	4071c8 <__swbuf_r+0x8c>
  4071da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4071de:	6923      	ldr	r3, [r4, #16]
  4071e0:	b291      	uxth	r1, r2
  4071e2:	e7bd      	b.n	407160 <__swbuf_r+0x24>
  4071e4:	f7fe f9be 	bl	405564 <__sinit>
  4071e8:	e7b0      	b.n	40714c <__swbuf_r+0x10>
  4071ea:	bf00      	nop

004071ec <_wcrtomb_r>:
  4071ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4071ee:	4606      	mov	r6, r0
  4071f0:	b085      	sub	sp, #20
  4071f2:	461f      	mov	r7, r3
  4071f4:	b189      	cbz	r1, 40721a <_wcrtomb_r+0x2e>
  4071f6:	4c10      	ldr	r4, [pc, #64]	; (407238 <_wcrtomb_r+0x4c>)
  4071f8:	4d10      	ldr	r5, [pc, #64]	; (40723c <_wcrtomb_r+0x50>)
  4071fa:	6824      	ldr	r4, [r4, #0]
  4071fc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4071fe:	2c00      	cmp	r4, #0
  407200:	bf08      	it	eq
  407202:	462c      	moveq	r4, r5
  407204:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407208:	47a0      	blx	r4
  40720a:	1c43      	adds	r3, r0, #1
  40720c:	d103      	bne.n	407216 <_wcrtomb_r+0x2a>
  40720e:	2200      	movs	r2, #0
  407210:	238a      	movs	r3, #138	; 0x8a
  407212:	603a      	str	r2, [r7, #0]
  407214:	6033      	str	r3, [r6, #0]
  407216:	b005      	add	sp, #20
  407218:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40721a:	460c      	mov	r4, r1
  40721c:	4906      	ldr	r1, [pc, #24]	; (407238 <_wcrtomb_r+0x4c>)
  40721e:	4a07      	ldr	r2, [pc, #28]	; (40723c <_wcrtomb_r+0x50>)
  407220:	6809      	ldr	r1, [r1, #0]
  407222:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407224:	2900      	cmp	r1, #0
  407226:	bf08      	it	eq
  407228:	4611      	moveq	r1, r2
  40722a:	4622      	mov	r2, r4
  40722c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407230:	a901      	add	r1, sp, #4
  407232:	47a0      	blx	r4
  407234:	e7e9      	b.n	40720a <_wcrtomb_r+0x1e>
  407236:	bf00      	nop
  407238:	20000020 	.word	0x20000020
  40723c:	20000454 	.word	0x20000454

00407240 <__ascii_wctomb>:
  407240:	b121      	cbz	r1, 40724c <__ascii_wctomb+0xc>
  407242:	2aff      	cmp	r2, #255	; 0xff
  407244:	d804      	bhi.n	407250 <__ascii_wctomb+0x10>
  407246:	700a      	strb	r2, [r1, #0]
  407248:	2001      	movs	r0, #1
  40724a:	4770      	bx	lr
  40724c:	4608      	mov	r0, r1
  40724e:	4770      	bx	lr
  407250:	238a      	movs	r3, #138	; 0x8a
  407252:	6003      	str	r3, [r0, #0]
  407254:	f04f 30ff 	mov.w	r0, #4294967295
  407258:	4770      	bx	lr
  40725a:	bf00      	nop

0040725c <_write_r>:
  40725c:	b570      	push	{r4, r5, r6, lr}
  40725e:	460d      	mov	r5, r1
  407260:	4c08      	ldr	r4, [pc, #32]	; (407284 <_write_r+0x28>)
  407262:	4611      	mov	r1, r2
  407264:	4606      	mov	r6, r0
  407266:	461a      	mov	r2, r3
  407268:	4628      	mov	r0, r5
  40726a:	2300      	movs	r3, #0
  40726c:	6023      	str	r3, [r4, #0]
  40726e:	f7f9 f90b 	bl	400488 <_write>
  407272:	1c43      	adds	r3, r0, #1
  407274:	d000      	beq.n	407278 <_write_r+0x1c>
  407276:	bd70      	pop	{r4, r5, r6, pc}
  407278:	6823      	ldr	r3, [r4, #0]
  40727a:	2b00      	cmp	r3, #0
  40727c:	d0fb      	beq.n	407276 <_write_r+0x1a>
  40727e:	6033      	str	r3, [r6, #0]
  407280:	bd70      	pop	{r4, r5, r6, pc}
  407282:	bf00      	nop
  407284:	20000af8 	.word	0x20000af8

00407288 <__register_exitproc>:
  407288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40728c:	4d2c      	ldr	r5, [pc, #176]	; (407340 <__register_exitproc+0xb8>)
  40728e:	4606      	mov	r6, r0
  407290:	6828      	ldr	r0, [r5, #0]
  407292:	4698      	mov	r8, r3
  407294:	460f      	mov	r7, r1
  407296:	4691      	mov	r9, r2
  407298:	f7fe fd32 	bl	405d00 <__retarget_lock_acquire_recursive>
  40729c:	4b29      	ldr	r3, [pc, #164]	; (407344 <__register_exitproc+0xbc>)
  40729e:	681c      	ldr	r4, [r3, #0]
  4072a0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4072a4:	2b00      	cmp	r3, #0
  4072a6:	d03e      	beq.n	407326 <__register_exitproc+0x9e>
  4072a8:	685a      	ldr	r2, [r3, #4]
  4072aa:	2a1f      	cmp	r2, #31
  4072ac:	dc1c      	bgt.n	4072e8 <__register_exitproc+0x60>
  4072ae:	f102 0e01 	add.w	lr, r2, #1
  4072b2:	b176      	cbz	r6, 4072d2 <__register_exitproc+0x4a>
  4072b4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4072b8:	2401      	movs	r4, #1
  4072ba:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4072be:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4072c2:	4094      	lsls	r4, r2
  4072c4:	4320      	orrs	r0, r4
  4072c6:	2e02      	cmp	r6, #2
  4072c8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4072cc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4072d0:	d023      	beq.n	40731a <__register_exitproc+0x92>
  4072d2:	3202      	adds	r2, #2
  4072d4:	f8c3 e004 	str.w	lr, [r3, #4]
  4072d8:	6828      	ldr	r0, [r5, #0]
  4072da:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4072de:	f7fe fd11 	bl	405d04 <__retarget_lock_release_recursive>
  4072e2:	2000      	movs	r0, #0
  4072e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4072e8:	4b17      	ldr	r3, [pc, #92]	; (407348 <__register_exitproc+0xc0>)
  4072ea:	b30b      	cbz	r3, 407330 <__register_exitproc+0xa8>
  4072ec:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4072f0:	f7fe fd82 	bl	405df8 <malloc>
  4072f4:	4603      	mov	r3, r0
  4072f6:	b1d8      	cbz	r0, 407330 <__register_exitproc+0xa8>
  4072f8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4072fc:	6002      	str	r2, [r0, #0]
  4072fe:	2100      	movs	r1, #0
  407300:	6041      	str	r1, [r0, #4]
  407302:	460a      	mov	r2, r1
  407304:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407308:	f04f 0e01 	mov.w	lr, #1
  40730c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407310:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407314:	2e00      	cmp	r6, #0
  407316:	d0dc      	beq.n	4072d2 <__register_exitproc+0x4a>
  407318:	e7cc      	b.n	4072b4 <__register_exitproc+0x2c>
  40731a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40731e:	430c      	orrs	r4, r1
  407320:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407324:	e7d5      	b.n	4072d2 <__register_exitproc+0x4a>
  407326:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40732a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40732e:	e7bb      	b.n	4072a8 <__register_exitproc+0x20>
  407330:	6828      	ldr	r0, [r5, #0]
  407332:	f7fe fce7 	bl	405d04 <__retarget_lock_release_recursive>
  407336:	f04f 30ff 	mov.w	r0, #4294967295
  40733a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40733e:	bf00      	nop
  407340:	20000450 	.word	0x20000450
  407344:	00407a18 	.word	0x00407a18
  407348:	00405df9 	.word	0x00405df9

0040734c <_calloc_r>:
  40734c:	b510      	push	{r4, lr}
  40734e:	fb02 f101 	mul.w	r1, r2, r1
  407352:	f7fe fd59 	bl	405e08 <_malloc_r>
  407356:	4604      	mov	r4, r0
  407358:	b1d8      	cbz	r0, 407392 <_calloc_r+0x46>
  40735a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40735e:	f022 0203 	bic.w	r2, r2, #3
  407362:	3a04      	subs	r2, #4
  407364:	2a24      	cmp	r2, #36	; 0x24
  407366:	d818      	bhi.n	40739a <_calloc_r+0x4e>
  407368:	2a13      	cmp	r2, #19
  40736a:	d914      	bls.n	407396 <_calloc_r+0x4a>
  40736c:	2300      	movs	r3, #0
  40736e:	2a1b      	cmp	r2, #27
  407370:	6003      	str	r3, [r0, #0]
  407372:	6043      	str	r3, [r0, #4]
  407374:	d916      	bls.n	4073a4 <_calloc_r+0x58>
  407376:	2a24      	cmp	r2, #36	; 0x24
  407378:	6083      	str	r3, [r0, #8]
  40737a:	60c3      	str	r3, [r0, #12]
  40737c:	bf11      	iteee	ne
  40737e:	f100 0210 	addne.w	r2, r0, #16
  407382:	6103      	streq	r3, [r0, #16]
  407384:	6143      	streq	r3, [r0, #20]
  407386:	f100 0218 	addeq.w	r2, r0, #24
  40738a:	2300      	movs	r3, #0
  40738c:	6013      	str	r3, [r2, #0]
  40738e:	6053      	str	r3, [r2, #4]
  407390:	6093      	str	r3, [r2, #8]
  407392:	4620      	mov	r0, r4
  407394:	bd10      	pop	{r4, pc}
  407396:	4602      	mov	r2, r0
  407398:	e7f7      	b.n	40738a <_calloc_r+0x3e>
  40739a:	2100      	movs	r1, #0
  40739c:	f7fa fc9e 	bl	401cdc <memset>
  4073a0:	4620      	mov	r0, r4
  4073a2:	bd10      	pop	{r4, pc}
  4073a4:	f100 0208 	add.w	r2, r0, #8
  4073a8:	e7ef      	b.n	40738a <_calloc_r+0x3e>
  4073aa:	bf00      	nop

004073ac <_close_r>:
  4073ac:	b538      	push	{r3, r4, r5, lr}
  4073ae:	4c07      	ldr	r4, [pc, #28]	; (4073cc <_close_r+0x20>)
  4073b0:	2300      	movs	r3, #0
  4073b2:	4605      	mov	r5, r0
  4073b4:	4608      	mov	r0, r1
  4073b6:	6023      	str	r3, [r4, #0]
  4073b8:	f7f9 fdb6 	bl	400f28 <_close>
  4073bc:	1c43      	adds	r3, r0, #1
  4073be:	d000      	beq.n	4073c2 <_close_r+0x16>
  4073c0:	bd38      	pop	{r3, r4, r5, pc}
  4073c2:	6823      	ldr	r3, [r4, #0]
  4073c4:	2b00      	cmp	r3, #0
  4073c6:	d0fb      	beq.n	4073c0 <_close_r+0x14>
  4073c8:	602b      	str	r3, [r5, #0]
  4073ca:	bd38      	pop	{r3, r4, r5, pc}
  4073cc:	20000af8 	.word	0x20000af8

004073d0 <_fclose_r>:
  4073d0:	b570      	push	{r4, r5, r6, lr}
  4073d2:	b159      	cbz	r1, 4073ec <_fclose_r+0x1c>
  4073d4:	4605      	mov	r5, r0
  4073d6:	460c      	mov	r4, r1
  4073d8:	b110      	cbz	r0, 4073e0 <_fclose_r+0x10>
  4073da:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4073dc:	2b00      	cmp	r3, #0
  4073de:	d03c      	beq.n	40745a <_fclose_r+0x8a>
  4073e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4073e2:	07d8      	lsls	r0, r3, #31
  4073e4:	d505      	bpl.n	4073f2 <_fclose_r+0x22>
  4073e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4073ea:	b92b      	cbnz	r3, 4073f8 <_fclose_r+0x28>
  4073ec:	2600      	movs	r6, #0
  4073ee:	4630      	mov	r0, r6
  4073f0:	bd70      	pop	{r4, r5, r6, pc}
  4073f2:	89a3      	ldrh	r3, [r4, #12]
  4073f4:	0599      	lsls	r1, r3, #22
  4073f6:	d53c      	bpl.n	407472 <_fclose_r+0xa2>
  4073f8:	4621      	mov	r1, r4
  4073fa:	4628      	mov	r0, r5
  4073fc:	f7fd ffba 	bl	405374 <__sflush_r>
  407400:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407402:	4606      	mov	r6, r0
  407404:	b133      	cbz	r3, 407414 <_fclose_r+0x44>
  407406:	69e1      	ldr	r1, [r4, #28]
  407408:	4628      	mov	r0, r5
  40740a:	4798      	blx	r3
  40740c:	2800      	cmp	r0, #0
  40740e:	bfb8      	it	lt
  407410:	f04f 36ff 	movlt.w	r6, #4294967295
  407414:	89a3      	ldrh	r3, [r4, #12]
  407416:	061a      	lsls	r2, r3, #24
  407418:	d422      	bmi.n	407460 <_fclose_r+0x90>
  40741a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40741c:	b141      	cbz	r1, 407430 <_fclose_r+0x60>
  40741e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407422:	4299      	cmp	r1, r3
  407424:	d002      	beq.n	40742c <_fclose_r+0x5c>
  407426:	4628      	mov	r0, r5
  407428:	f7fe f9c2 	bl	4057b0 <_free_r>
  40742c:	2300      	movs	r3, #0
  40742e:	6323      	str	r3, [r4, #48]	; 0x30
  407430:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407432:	b121      	cbz	r1, 40743e <_fclose_r+0x6e>
  407434:	4628      	mov	r0, r5
  407436:	f7fe f9bb 	bl	4057b0 <_free_r>
  40743a:	2300      	movs	r3, #0
  40743c:	6463      	str	r3, [r4, #68]	; 0x44
  40743e:	f7fe f8bd 	bl	4055bc <__sfp_lock_acquire>
  407442:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407444:	2200      	movs	r2, #0
  407446:	07db      	lsls	r3, r3, #31
  407448:	81a2      	strh	r2, [r4, #12]
  40744a:	d50e      	bpl.n	40746a <_fclose_r+0x9a>
  40744c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40744e:	f7fe fc55 	bl	405cfc <__retarget_lock_close_recursive>
  407452:	f7fe f8b9 	bl	4055c8 <__sfp_lock_release>
  407456:	4630      	mov	r0, r6
  407458:	bd70      	pop	{r4, r5, r6, pc}
  40745a:	f7fe f883 	bl	405564 <__sinit>
  40745e:	e7bf      	b.n	4073e0 <_fclose_r+0x10>
  407460:	6921      	ldr	r1, [r4, #16]
  407462:	4628      	mov	r0, r5
  407464:	f7fe f9a4 	bl	4057b0 <_free_r>
  407468:	e7d7      	b.n	40741a <_fclose_r+0x4a>
  40746a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40746c:	f7fe fc4a 	bl	405d04 <__retarget_lock_release_recursive>
  407470:	e7ec      	b.n	40744c <_fclose_r+0x7c>
  407472:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407474:	f7fe fc44 	bl	405d00 <__retarget_lock_acquire_recursive>
  407478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40747c:	2b00      	cmp	r3, #0
  40747e:	d1bb      	bne.n	4073f8 <_fclose_r+0x28>
  407480:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407482:	f016 0601 	ands.w	r6, r6, #1
  407486:	d1b1      	bne.n	4073ec <_fclose_r+0x1c>
  407488:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40748a:	f7fe fc3b 	bl	405d04 <__retarget_lock_release_recursive>
  40748e:	4630      	mov	r0, r6
  407490:	bd70      	pop	{r4, r5, r6, pc}
  407492:	bf00      	nop

00407494 <_fstat_r>:
  407494:	b538      	push	{r3, r4, r5, lr}
  407496:	460b      	mov	r3, r1
  407498:	4c07      	ldr	r4, [pc, #28]	; (4074b8 <_fstat_r+0x24>)
  40749a:	4605      	mov	r5, r0
  40749c:	4611      	mov	r1, r2
  40749e:	4618      	mov	r0, r3
  4074a0:	2300      	movs	r3, #0
  4074a2:	6023      	str	r3, [r4, #0]
  4074a4:	f7f9 fd43 	bl	400f2e <_fstat>
  4074a8:	1c43      	adds	r3, r0, #1
  4074aa:	d000      	beq.n	4074ae <_fstat_r+0x1a>
  4074ac:	bd38      	pop	{r3, r4, r5, pc}
  4074ae:	6823      	ldr	r3, [r4, #0]
  4074b0:	2b00      	cmp	r3, #0
  4074b2:	d0fb      	beq.n	4074ac <_fstat_r+0x18>
  4074b4:	602b      	str	r3, [r5, #0]
  4074b6:	bd38      	pop	{r3, r4, r5, pc}
  4074b8:	20000af8 	.word	0x20000af8

004074bc <_isatty_r>:
  4074bc:	b538      	push	{r3, r4, r5, lr}
  4074be:	4c07      	ldr	r4, [pc, #28]	; (4074dc <_isatty_r+0x20>)
  4074c0:	2300      	movs	r3, #0
  4074c2:	4605      	mov	r5, r0
  4074c4:	4608      	mov	r0, r1
  4074c6:	6023      	str	r3, [r4, #0]
  4074c8:	f7f9 fd36 	bl	400f38 <_isatty>
  4074cc:	1c43      	adds	r3, r0, #1
  4074ce:	d000      	beq.n	4074d2 <_isatty_r+0x16>
  4074d0:	bd38      	pop	{r3, r4, r5, pc}
  4074d2:	6823      	ldr	r3, [r4, #0]
  4074d4:	2b00      	cmp	r3, #0
  4074d6:	d0fb      	beq.n	4074d0 <_isatty_r+0x14>
  4074d8:	602b      	str	r3, [r5, #0]
  4074da:	bd38      	pop	{r3, r4, r5, pc}
  4074dc:	20000af8 	.word	0x20000af8

004074e0 <_lseek_r>:
  4074e0:	b570      	push	{r4, r5, r6, lr}
  4074e2:	460d      	mov	r5, r1
  4074e4:	4c08      	ldr	r4, [pc, #32]	; (407508 <_lseek_r+0x28>)
  4074e6:	4611      	mov	r1, r2
  4074e8:	4606      	mov	r6, r0
  4074ea:	461a      	mov	r2, r3
  4074ec:	4628      	mov	r0, r5
  4074ee:	2300      	movs	r3, #0
  4074f0:	6023      	str	r3, [r4, #0]
  4074f2:	f7f9 fd23 	bl	400f3c <_lseek>
  4074f6:	1c43      	adds	r3, r0, #1
  4074f8:	d000      	beq.n	4074fc <_lseek_r+0x1c>
  4074fa:	bd70      	pop	{r4, r5, r6, pc}
  4074fc:	6823      	ldr	r3, [r4, #0]
  4074fe:	2b00      	cmp	r3, #0
  407500:	d0fb      	beq.n	4074fa <_lseek_r+0x1a>
  407502:	6033      	str	r3, [r6, #0]
  407504:	bd70      	pop	{r4, r5, r6, pc}
  407506:	bf00      	nop
  407508:	20000af8 	.word	0x20000af8

0040750c <_read_r>:
  40750c:	b570      	push	{r4, r5, r6, lr}
  40750e:	460d      	mov	r5, r1
  407510:	4c08      	ldr	r4, [pc, #32]	; (407534 <_read_r+0x28>)
  407512:	4611      	mov	r1, r2
  407514:	4606      	mov	r6, r0
  407516:	461a      	mov	r2, r3
  407518:	4628      	mov	r0, r5
  40751a:	2300      	movs	r3, #0
  40751c:	6023      	str	r3, [r4, #0]
  40751e:	f7f8 fe0b 	bl	400138 <_read>
  407522:	1c43      	adds	r3, r0, #1
  407524:	d000      	beq.n	407528 <_read_r+0x1c>
  407526:	bd70      	pop	{r4, r5, r6, pc}
  407528:	6823      	ldr	r3, [r4, #0]
  40752a:	2b00      	cmp	r3, #0
  40752c:	d0fb      	beq.n	407526 <_read_r+0x1a>
  40752e:	6033      	str	r3, [r6, #0]
  407530:	bd70      	pop	{r4, r5, r6, pc}
  407532:	bf00      	nop
  407534:	20000af8 	.word	0x20000af8

00407538 <__gedf2>:
  407538:	f04f 3cff 	mov.w	ip, #4294967295
  40753c:	e006      	b.n	40754c <__cmpdf2+0x4>
  40753e:	bf00      	nop

00407540 <__ledf2>:
  407540:	f04f 0c01 	mov.w	ip, #1
  407544:	e002      	b.n	40754c <__cmpdf2+0x4>
  407546:	bf00      	nop

00407548 <__cmpdf2>:
  407548:	f04f 0c01 	mov.w	ip, #1
  40754c:	f84d cd04 	str.w	ip, [sp, #-4]!
  407550:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407554:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407558:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40755c:	bf18      	it	ne
  40755e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407562:	d01b      	beq.n	40759c <__cmpdf2+0x54>
  407564:	b001      	add	sp, #4
  407566:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40756a:	bf0c      	ite	eq
  40756c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407570:	ea91 0f03 	teqne	r1, r3
  407574:	bf02      	ittt	eq
  407576:	ea90 0f02 	teqeq	r0, r2
  40757a:	2000      	moveq	r0, #0
  40757c:	4770      	bxeq	lr
  40757e:	f110 0f00 	cmn.w	r0, #0
  407582:	ea91 0f03 	teq	r1, r3
  407586:	bf58      	it	pl
  407588:	4299      	cmppl	r1, r3
  40758a:	bf08      	it	eq
  40758c:	4290      	cmpeq	r0, r2
  40758e:	bf2c      	ite	cs
  407590:	17d8      	asrcs	r0, r3, #31
  407592:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407596:	f040 0001 	orr.w	r0, r0, #1
  40759a:	4770      	bx	lr
  40759c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4075a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4075a4:	d102      	bne.n	4075ac <__cmpdf2+0x64>
  4075a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4075aa:	d107      	bne.n	4075bc <__cmpdf2+0x74>
  4075ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4075b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4075b4:	d1d6      	bne.n	407564 <__cmpdf2+0x1c>
  4075b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4075ba:	d0d3      	beq.n	407564 <__cmpdf2+0x1c>
  4075bc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4075c0:	4770      	bx	lr
  4075c2:	bf00      	nop

004075c4 <__aeabi_cdrcmple>:
  4075c4:	4684      	mov	ip, r0
  4075c6:	4610      	mov	r0, r2
  4075c8:	4662      	mov	r2, ip
  4075ca:	468c      	mov	ip, r1
  4075cc:	4619      	mov	r1, r3
  4075ce:	4663      	mov	r3, ip
  4075d0:	e000      	b.n	4075d4 <__aeabi_cdcmpeq>
  4075d2:	bf00      	nop

004075d4 <__aeabi_cdcmpeq>:
  4075d4:	b501      	push	{r0, lr}
  4075d6:	f7ff ffb7 	bl	407548 <__cmpdf2>
  4075da:	2800      	cmp	r0, #0
  4075dc:	bf48      	it	mi
  4075de:	f110 0f00 	cmnmi.w	r0, #0
  4075e2:	bd01      	pop	{r0, pc}

004075e4 <__aeabi_dcmpeq>:
  4075e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4075e8:	f7ff fff4 	bl	4075d4 <__aeabi_cdcmpeq>
  4075ec:	bf0c      	ite	eq
  4075ee:	2001      	moveq	r0, #1
  4075f0:	2000      	movne	r0, #0
  4075f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4075f6:	bf00      	nop

004075f8 <__aeabi_dcmplt>:
  4075f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4075fc:	f7ff ffea 	bl	4075d4 <__aeabi_cdcmpeq>
  407600:	bf34      	ite	cc
  407602:	2001      	movcc	r0, #1
  407604:	2000      	movcs	r0, #0
  407606:	f85d fb08 	ldr.w	pc, [sp], #8
  40760a:	bf00      	nop

0040760c <__aeabi_dcmple>:
  40760c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407610:	f7ff ffe0 	bl	4075d4 <__aeabi_cdcmpeq>
  407614:	bf94      	ite	ls
  407616:	2001      	movls	r0, #1
  407618:	2000      	movhi	r0, #0
  40761a:	f85d fb08 	ldr.w	pc, [sp], #8
  40761e:	bf00      	nop

00407620 <__aeabi_dcmpge>:
  407620:	f84d ed08 	str.w	lr, [sp, #-8]!
  407624:	f7ff ffce 	bl	4075c4 <__aeabi_cdrcmple>
  407628:	bf94      	ite	ls
  40762a:	2001      	movls	r0, #1
  40762c:	2000      	movhi	r0, #0
  40762e:	f85d fb08 	ldr.w	pc, [sp], #8
  407632:	bf00      	nop

00407634 <__aeabi_dcmpgt>:
  407634:	f84d ed08 	str.w	lr, [sp, #-8]!
  407638:	f7ff ffc4 	bl	4075c4 <__aeabi_cdrcmple>
  40763c:	bf34      	ite	cc
  40763e:	2001      	movcc	r0, #1
  407640:	2000      	movcs	r0, #0
  407642:	f85d fb08 	ldr.w	pc, [sp], #8
  407646:	bf00      	nop

00407648 <__aeabi_dcmpun>:
  407648:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40764c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407650:	d102      	bne.n	407658 <__aeabi_dcmpun+0x10>
  407652:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407656:	d10a      	bne.n	40766e <__aeabi_dcmpun+0x26>
  407658:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40765c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407660:	d102      	bne.n	407668 <__aeabi_dcmpun+0x20>
  407662:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407666:	d102      	bne.n	40766e <__aeabi_dcmpun+0x26>
  407668:	f04f 0000 	mov.w	r0, #0
  40766c:	4770      	bx	lr
  40766e:	f04f 0001 	mov.w	r0, #1
  407672:	4770      	bx	lr

00407674 <__aeabi_uldivmod>:
  407674:	b953      	cbnz	r3, 40768c <__aeabi_uldivmod+0x18>
  407676:	b94a      	cbnz	r2, 40768c <__aeabi_uldivmod+0x18>
  407678:	2900      	cmp	r1, #0
  40767a:	bf08      	it	eq
  40767c:	2800      	cmpeq	r0, #0
  40767e:	bf1c      	itt	ne
  407680:	f04f 31ff 	movne.w	r1, #4294967295
  407684:	f04f 30ff 	movne.w	r0, #4294967295
  407688:	f000 b97a 	b.w	407980 <__aeabi_idiv0>
  40768c:	f1ad 0c08 	sub.w	ip, sp, #8
  407690:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407694:	f000 f806 	bl	4076a4 <__udivmoddi4>
  407698:	f8dd e004 	ldr.w	lr, [sp, #4]
  40769c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4076a0:	b004      	add	sp, #16
  4076a2:	4770      	bx	lr

004076a4 <__udivmoddi4>:
  4076a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4076a8:	468c      	mov	ip, r1
  4076aa:	460d      	mov	r5, r1
  4076ac:	4604      	mov	r4, r0
  4076ae:	9e08      	ldr	r6, [sp, #32]
  4076b0:	2b00      	cmp	r3, #0
  4076b2:	d151      	bne.n	407758 <__udivmoddi4+0xb4>
  4076b4:	428a      	cmp	r2, r1
  4076b6:	4617      	mov	r7, r2
  4076b8:	d96d      	bls.n	407796 <__udivmoddi4+0xf2>
  4076ba:	fab2 fe82 	clz	lr, r2
  4076be:	f1be 0f00 	cmp.w	lr, #0
  4076c2:	d00b      	beq.n	4076dc <__udivmoddi4+0x38>
  4076c4:	f1ce 0c20 	rsb	ip, lr, #32
  4076c8:	fa01 f50e 	lsl.w	r5, r1, lr
  4076cc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4076d0:	fa02 f70e 	lsl.w	r7, r2, lr
  4076d4:	ea4c 0c05 	orr.w	ip, ip, r5
  4076d8:	fa00 f40e 	lsl.w	r4, r0, lr
  4076dc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4076e0:	0c25      	lsrs	r5, r4, #16
  4076e2:	fbbc f8fa 	udiv	r8, ip, sl
  4076e6:	fa1f f987 	uxth.w	r9, r7
  4076ea:	fb0a cc18 	mls	ip, sl, r8, ip
  4076ee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4076f2:	fb08 f309 	mul.w	r3, r8, r9
  4076f6:	42ab      	cmp	r3, r5
  4076f8:	d90a      	bls.n	407710 <__udivmoddi4+0x6c>
  4076fa:	19ed      	adds	r5, r5, r7
  4076fc:	f108 32ff 	add.w	r2, r8, #4294967295
  407700:	f080 8123 	bcs.w	40794a <__udivmoddi4+0x2a6>
  407704:	42ab      	cmp	r3, r5
  407706:	f240 8120 	bls.w	40794a <__udivmoddi4+0x2a6>
  40770a:	f1a8 0802 	sub.w	r8, r8, #2
  40770e:	443d      	add	r5, r7
  407710:	1aed      	subs	r5, r5, r3
  407712:	b2a4      	uxth	r4, r4
  407714:	fbb5 f0fa 	udiv	r0, r5, sl
  407718:	fb0a 5510 	mls	r5, sl, r0, r5
  40771c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407720:	fb00 f909 	mul.w	r9, r0, r9
  407724:	45a1      	cmp	r9, r4
  407726:	d909      	bls.n	40773c <__udivmoddi4+0x98>
  407728:	19e4      	adds	r4, r4, r7
  40772a:	f100 33ff 	add.w	r3, r0, #4294967295
  40772e:	f080 810a 	bcs.w	407946 <__udivmoddi4+0x2a2>
  407732:	45a1      	cmp	r9, r4
  407734:	f240 8107 	bls.w	407946 <__udivmoddi4+0x2a2>
  407738:	3802      	subs	r0, #2
  40773a:	443c      	add	r4, r7
  40773c:	eba4 0409 	sub.w	r4, r4, r9
  407740:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407744:	2100      	movs	r1, #0
  407746:	2e00      	cmp	r6, #0
  407748:	d061      	beq.n	40780e <__udivmoddi4+0x16a>
  40774a:	fa24 f40e 	lsr.w	r4, r4, lr
  40774e:	2300      	movs	r3, #0
  407750:	6034      	str	r4, [r6, #0]
  407752:	6073      	str	r3, [r6, #4]
  407754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407758:	428b      	cmp	r3, r1
  40775a:	d907      	bls.n	40776c <__udivmoddi4+0xc8>
  40775c:	2e00      	cmp	r6, #0
  40775e:	d054      	beq.n	40780a <__udivmoddi4+0x166>
  407760:	2100      	movs	r1, #0
  407762:	e886 0021 	stmia.w	r6, {r0, r5}
  407766:	4608      	mov	r0, r1
  407768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40776c:	fab3 f183 	clz	r1, r3
  407770:	2900      	cmp	r1, #0
  407772:	f040 808e 	bne.w	407892 <__udivmoddi4+0x1ee>
  407776:	42ab      	cmp	r3, r5
  407778:	d302      	bcc.n	407780 <__udivmoddi4+0xdc>
  40777a:	4282      	cmp	r2, r0
  40777c:	f200 80fa 	bhi.w	407974 <__udivmoddi4+0x2d0>
  407780:	1a84      	subs	r4, r0, r2
  407782:	eb65 0503 	sbc.w	r5, r5, r3
  407786:	2001      	movs	r0, #1
  407788:	46ac      	mov	ip, r5
  40778a:	2e00      	cmp	r6, #0
  40778c:	d03f      	beq.n	40780e <__udivmoddi4+0x16a>
  40778e:	e886 1010 	stmia.w	r6, {r4, ip}
  407792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407796:	b912      	cbnz	r2, 40779e <__udivmoddi4+0xfa>
  407798:	2701      	movs	r7, #1
  40779a:	fbb7 f7f2 	udiv	r7, r7, r2
  40779e:	fab7 fe87 	clz	lr, r7
  4077a2:	f1be 0f00 	cmp.w	lr, #0
  4077a6:	d134      	bne.n	407812 <__udivmoddi4+0x16e>
  4077a8:	1beb      	subs	r3, r5, r7
  4077aa:	0c3a      	lsrs	r2, r7, #16
  4077ac:	fa1f fc87 	uxth.w	ip, r7
  4077b0:	2101      	movs	r1, #1
  4077b2:	fbb3 f8f2 	udiv	r8, r3, r2
  4077b6:	0c25      	lsrs	r5, r4, #16
  4077b8:	fb02 3318 	mls	r3, r2, r8, r3
  4077bc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4077c0:	fb0c f308 	mul.w	r3, ip, r8
  4077c4:	42ab      	cmp	r3, r5
  4077c6:	d907      	bls.n	4077d8 <__udivmoddi4+0x134>
  4077c8:	19ed      	adds	r5, r5, r7
  4077ca:	f108 30ff 	add.w	r0, r8, #4294967295
  4077ce:	d202      	bcs.n	4077d6 <__udivmoddi4+0x132>
  4077d0:	42ab      	cmp	r3, r5
  4077d2:	f200 80d1 	bhi.w	407978 <__udivmoddi4+0x2d4>
  4077d6:	4680      	mov	r8, r0
  4077d8:	1aed      	subs	r5, r5, r3
  4077da:	b2a3      	uxth	r3, r4
  4077dc:	fbb5 f0f2 	udiv	r0, r5, r2
  4077e0:	fb02 5510 	mls	r5, r2, r0, r5
  4077e4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4077e8:	fb0c fc00 	mul.w	ip, ip, r0
  4077ec:	45a4      	cmp	ip, r4
  4077ee:	d907      	bls.n	407800 <__udivmoddi4+0x15c>
  4077f0:	19e4      	adds	r4, r4, r7
  4077f2:	f100 33ff 	add.w	r3, r0, #4294967295
  4077f6:	d202      	bcs.n	4077fe <__udivmoddi4+0x15a>
  4077f8:	45a4      	cmp	ip, r4
  4077fa:	f200 80b8 	bhi.w	40796e <__udivmoddi4+0x2ca>
  4077fe:	4618      	mov	r0, r3
  407800:	eba4 040c 	sub.w	r4, r4, ip
  407804:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407808:	e79d      	b.n	407746 <__udivmoddi4+0xa2>
  40780a:	4631      	mov	r1, r6
  40780c:	4630      	mov	r0, r6
  40780e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407812:	f1ce 0420 	rsb	r4, lr, #32
  407816:	fa05 f30e 	lsl.w	r3, r5, lr
  40781a:	fa07 f70e 	lsl.w	r7, r7, lr
  40781e:	fa20 f804 	lsr.w	r8, r0, r4
  407822:	0c3a      	lsrs	r2, r7, #16
  407824:	fa25 f404 	lsr.w	r4, r5, r4
  407828:	ea48 0803 	orr.w	r8, r8, r3
  40782c:	fbb4 f1f2 	udiv	r1, r4, r2
  407830:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407834:	fb02 4411 	mls	r4, r2, r1, r4
  407838:	fa1f fc87 	uxth.w	ip, r7
  40783c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407840:	fb01 f30c 	mul.w	r3, r1, ip
  407844:	42ab      	cmp	r3, r5
  407846:	fa00 f40e 	lsl.w	r4, r0, lr
  40784a:	d909      	bls.n	407860 <__udivmoddi4+0x1bc>
  40784c:	19ed      	adds	r5, r5, r7
  40784e:	f101 30ff 	add.w	r0, r1, #4294967295
  407852:	f080 808a 	bcs.w	40796a <__udivmoddi4+0x2c6>
  407856:	42ab      	cmp	r3, r5
  407858:	f240 8087 	bls.w	40796a <__udivmoddi4+0x2c6>
  40785c:	3902      	subs	r1, #2
  40785e:	443d      	add	r5, r7
  407860:	1aeb      	subs	r3, r5, r3
  407862:	fa1f f588 	uxth.w	r5, r8
  407866:	fbb3 f0f2 	udiv	r0, r3, r2
  40786a:	fb02 3310 	mls	r3, r2, r0, r3
  40786e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407872:	fb00 f30c 	mul.w	r3, r0, ip
  407876:	42ab      	cmp	r3, r5
  407878:	d907      	bls.n	40788a <__udivmoddi4+0x1e6>
  40787a:	19ed      	adds	r5, r5, r7
  40787c:	f100 38ff 	add.w	r8, r0, #4294967295
  407880:	d26f      	bcs.n	407962 <__udivmoddi4+0x2be>
  407882:	42ab      	cmp	r3, r5
  407884:	d96d      	bls.n	407962 <__udivmoddi4+0x2be>
  407886:	3802      	subs	r0, #2
  407888:	443d      	add	r5, r7
  40788a:	1aeb      	subs	r3, r5, r3
  40788c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407890:	e78f      	b.n	4077b2 <__udivmoddi4+0x10e>
  407892:	f1c1 0720 	rsb	r7, r1, #32
  407896:	fa22 f807 	lsr.w	r8, r2, r7
  40789a:	408b      	lsls	r3, r1
  40789c:	fa05 f401 	lsl.w	r4, r5, r1
  4078a0:	ea48 0303 	orr.w	r3, r8, r3
  4078a4:	fa20 fe07 	lsr.w	lr, r0, r7
  4078a8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4078ac:	40fd      	lsrs	r5, r7
  4078ae:	ea4e 0e04 	orr.w	lr, lr, r4
  4078b2:	fbb5 f9fc 	udiv	r9, r5, ip
  4078b6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4078ba:	fb0c 5519 	mls	r5, ip, r9, r5
  4078be:	fa1f f883 	uxth.w	r8, r3
  4078c2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4078c6:	fb09 f408 	mul.w	r4, r9, r8
  4078ca:	42ac      	cmp	r4, r5
  4078cc:	fa02 f201 	lsl.w	r2, r2, r1
  4078d0:	fa00 fa01 	lsl.w	sl, r0, r1
  4078d4:	d908      	bls.n	4078e8 <__udivmoddi4+0x244>
  4078d6:	18ed      	adds	r5, r5, r3
  4078d8:	f109 30ff 	add.w	r0, r9, #4294967295
  4078dc:	d243      	bcs.n	407966 <__udivmoddi4+0x2c2>
  4078de:	42ac      	cmp	r4, r5
  4078e0:	d941      	bls.n	407966 <__udivmoddi4+0x2c2>
  4078e2:	f1a9 0902 	sub.w	r9, r9, #2
  4078e6:	441d      	add	r5, r3
  4078e8:	1b2d      	subs	r5, r5, r4
  4078ea:	fa1f fe8e 	uxth.w	lr, lr
  4078ee:	fbb5 f0fc 	udiv	r0, r5, ip
  4078f2:	fb0c 5510 	mls	r5, ip, r0, r5
  4078f6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4078fa:	fb00 f808 	mul.w	r8, r0, r8
  4078fe:	45a0      	cmp	r8, r4
  407900:	d907      	bls.n	407912 <__udivmoddi4+0x26e>
  407902:	18e4      	adds	r4, r4, r3
  407904:	f100 35ff 	add.w	r5, r0, #4294967295
  407908:	d229      	bcs.n	40795e <__udivmoddi4+0x2ba>
  40790a:	45a0      	cmp	r8, r4
  40790c:	d927      	bls.n	40795e <__udivmoddi4+0x2ba>
  40790e:	3802      	subs	r0, #2
  407910:	441c      	add	r4, r3
  407912:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  407916:	eba4 0408 	sub.w	r4, r4, r8
  40791a:	fba0 8902 	umull	r8, r9, r0, r2
  40791e:	454c      	cmp	r4, r9
  407920:	46c6      	mov	lr, r8
  407922:	464d      	mov	r5, r9
  407924:	d315      	bcc.n	407952 <__udivmoddi4+0x2ae>
  407926:	d012      	beq.n	40794e <__udivmoddi4+0x2aa>
  407928:	b156      	cbz	r6, 407940 <__udivmoddi4+0x29c>
  40792a:	ebba 030e 	subs.w	r3, sl, lr
  40792e:	eb64 0405 	sbc.w	r4, r4, r5
  407932:	fa04 f707 	lsl.w	r7, r4, r7
  407936:	40cb      	lsrs	r3, r1
  407938:	431f      	orrs	r7, r3
  40793a:	40cc      	lsrs	r4, r1
  40793c:	6037      	str	r7, [r6, #0]
  40793e:	6074      	str	r4, [r6, #4]
  407940:	2100      	movs	r1, #0
  407942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407946:	4618      	mov	r0, r3
  407948:	e6f8      	b.n	40773c <__udivmoddi4+0x98>
  40794a:	4690      	mov	r8, r2
  40794c:	e6e0      	b.n	407710 <__udivmoddi4+0x6c>
  40794e:	45c2      	cmp	sl, r8
  407950:	d2ea      	bcs.n	407928 <__udivmoddi4+0x284>
  407952:	ebb8 0e02 	subs.w	lr, r8, r2
  407956:	eb69 0503 	sbc.w	r5, r9, r3
  40795a:	3801      	subs	r0, #1
  40795c:	e7e4      	b.n	407928 <__udivmoddi4+0x284>
  40795e:	4628      	mov	r0, r5
  407960:	e7d7      	b.n	407912 <__udivmoddi4+0x26e>
  407962:	4640      	mov	r0, r8
  407964:	e791      	b.n	40788a <__udivmoddi4+0x1e6>
  407966:	4681      	mov	r9, r0
  407968:	e7be      	b.n	4078e8 <__udivmoddi4+0x244>
  40796a:	4601      	mov	r1, r0
  40796c:	e778      	b.n	407860 <__udivmoddi4+0x1bc>
  40796e:	3802      	subs	r0, #2
  407970:	443c      	add	r4, r7
  407972:	e745      	b.n	407800 <__udivmoddi4+0x15c>
  407974:	4608      	mov	r0, r1
  407976:	e708      	b.n	40778a <__udivmoddi4+0xe6>
  407978:	f1a8 0802 	sub.w	r8, r8, #2
  40797c:	443d      	add	r5, r7
  40797e:	e72b      	b.n	4077d8 <__udivmoddi4+0x134>

00407980 <__aeabi_idiv0>:
  407980:	4770      	bx	lr
  407982:	bf00      	nop
  407984:	00000001 	.word	0x00000001
  407988:	00000002 	.word	0x00000002
  40798c:	00000004 	.word	0x00000004
  407990:	00000008 	.word	0x00000008
  407994:	00000010 	.word	0x00000010
  407998:	00000020 	.word	0x00000020
  40799c:	00000040 	.word	0x00000040
  4079a0:	00000080 	.word	0x00000080
  4079a4:	00000100 	.word	0x00000100
  4079a8:	00000200 	.word	0x00000200
  4079ac:	00000400 	.word	0x00000400
  4079b0:	00006425 	.word	0x00006425
  4079b4:	004d5750 	.word	0x004d5750
  4079b8:	00000d0a 	.word	0x00000d0a
  4079bc:	41203a61 	.word	0x41203a61
  4079c0:	646e6563 	.word	0x646e6563
  4079c4:	4c207265 	.word	0x4c207265
  4079c8:	61204445 	.word	0x61204445
  4079cc:	0d6c757a 	.word	0x0d6c757a
  4079d0:	00000000 	.word	0x00000000
  4079d4:	41203a73 	.word	0x41203a73
  4079d8:	61676170 	.word	0x61676170
  4079dc:	454c2072 	.word	0x454c2072
  4079e0:	7a612044 	.word	0x7a612044
  4079e4:	000d6c75 	.word	0x000d6c75
  4079e8:	41203a76 	.word	0x41203a76
  4079ec:	646e6563 	.word	0x646e6563
  4079f0:	4c207265 	.word	0x4c207265
  4079f4:	76204445 	.word	0x76204445
  4079f8:	65647265 	.word	0x65647265
  4079fc:	0000000d 	.word	0x0000000d
  407a00:	41203a62 	.word	0x41203a62
  407a04:	61676170 	.word	0x61676170
  407a08:	454c2072 	.word	0x454c2072
  407a0c:	65762044 	.word	0x65762044
  407a10:	0d656472 	.word	0x0d656472
  407a14:	00000000 	.word	0x00000000

00407a18 <_global_impure_ptr>:
  407a18:	20000028 0000000a 00464e49 00666e69     (.. ....INF.inf.
  407a28:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  407a38:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  407a48:	37363534 62613938 66656463 00000000     456789abcdef....
  407a58:	6c756e28 0000296c 00000030              (null)..0...

00407a64 <blanks.7223>:
  407a64:	20202020 20202020 20202020 20202020                     

00407a74 <zeroes.7224>:
  407a74:	30303030 30303030 30303030 30303030     0000000000000000

00407a84 <blanks.7217>:
  407a84:	20202020 20202020 20202020 20202020                     

00407a94 <zeroes.7218>:
  407a94:	30303030 30303030 30303030 30303030     0000000000000000
  407aa4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407ab4:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  407ac4:	00000000                                ....

00407ac8 <__mprec_bigtens>:
  407ac8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407ad8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407ae8:	7f73bf3c 75154fdd                       <.s..O.u

00407af0 <__mprec_tens>:
  407af0:	00000000 3ff00000 00000000 40240000     .......?......$@
  407b00:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407b10:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407b20:	00000000 412e8480 00000000 416312d0     .......A......cA
  407b30:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407b40:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407b50:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407b60:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407b70:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407b80:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407b90:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407ba0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407bb0:	79d99db4 44ea7843                       ...yCx.D

00407bb8 <p05.6055>:
  407bb8:	00000005 00000019 0000007d              ........}...

00407bc4 <_ctype_>:
  407bc4:	20202000 20202020 28282020 20282828     .         ((((( 
  407bd4:	20202020 20202020 20202020 20202020                     
  407be4:	10108820 10101010 10101010 10101010      ...............
  407bf4:	04040410 04040404 10040404 10101010     ................
  407c04:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407c14:	01010101 01010101 01010101 10101010     ................
  407c24:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407c34:	02020202 02020202 02020202 10101010     ................
  407c44:	00000020 00000000 00000000 00000000      ...............
	...

00407cc8 <_init>:
  407cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407cca:	bf00      	nop
  407ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407cce:	bc08      	pop	{r3}
  407cd0:	469e      	mov	lr, r3
  407cd2:	4770      	bx	lr

00407cd4 <__init_array_start>:
  407cd4:	004043d5 	.word	0x004043d5

00407cd8 <__frame_dummy_init_array_entry>:
  407cd8:	004000f1                                ..@.

00407cdc <_fini>:
  407cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407cde:	bf00      	nop
  407ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407ce2:	bc08      	pop	{r3}
  407ce4:	469e      	mov	lr, r3
  407ce6:	4770      	bx	lr

00407ce8 <__fini_array_start>:
  407ce8:	004000cd 	.word	0x004000cd
