

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_silu_loop'
================================================================
* Date:           Sat Sep 27 10:30:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1050|     1050|  10.500 us|  10.500 us|  1050|  1050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- silu_loop  |     1048|     1048|        26|          1|          1|  1024|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i28"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%i_7 = load i11 %i" [activation_accelerator.cpp:174]   --->   Operation 65 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.94ns)   --->   "%icmp_ln169 = icmp_eq  i11 %i_7, i11 1024" [activation_accelerator.cpp:169]   --->   Operation 66 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln169 = add i11 %i_7, i11 1" [activation_accelerator.cpp:169]   --->   Operation 68 'add' 'add_ln169' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.inc.i28.split, void %if.end72.loopexit.exitStub" [activation_accelerator.cpp:169]   --->   Operation 69 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i11 %i_7" [activation_accelerator.cpp:169]   --->   Operation 70 'zext' 'zext_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln169" [activation_accelerator.cpp:171]   --->   Operation 71 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:171]   --->   Operation 72 'load' 'xt_load' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_7, i32 5, i32 9" [activation_accelerator.cpp:174]   --->   Operation 73 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i11 %i_7" [activation_accelerator.cpp:174]   --->   Operation 74 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.44ns)   --->   "%switch_ln174 = switch i5 %trunc_ln174, void %arrayidx45.i25.case.31, i5 0, void %arrayidx45.i25.case.0, i5 1, void %arrayidx45.i25.case.1, i5 2, void %arrayidx45.i25.case.2, i5 3, void %arrayidx45.i25.case.3, i5 4, void %arrayidx45.i25.case.4, i5 5, void %arrayidx45.i25.case.5, i5 6, void %arrayidx45.i25.case.6, i5 7, void %arrayidx45.i25.case.7, i5 8, void %arrayidx45.i25.case.8, i5 9, void %arrayidx45.i25.case.9, i5 10, void %arrayidx45.i25.case.10, i5 11, void %arrayidx45.i25.case.11, i5 12, void %arrayidx45.i25.case.12, i5 13, void %arrayidx45.i25.case.13, i5 14, void %arrayidx45.i25.case.14, i5 15, void %arrayidx45.i25.case.15, i5 16, void %arrayidx45.i25.case.16, i5 17, void %arrayidx45.i25.case.17, i5 18, void %arrayidx45.i25.case.18, i5 19, void %arrayidx45.i25.case.19, i5 20, void %arrayidx45.i25.case.20, i5 21, void %arrayidx45.i25.case.21, i5 22, void %arrayidx45.i25.case.22, i5 23, void %arrayidx45.i25.case.23, i5 24, void %arrayidx45.i25.case.24, i5 25, void %arrayidx45.i25.case.25, i5 26, void %arrayidx45.i25.case.26, i5 27, void %arrayidx45.i25.case.27, i5 28, void %arrayidx45.i25.case.28, i5 29, void %arrayidx45.i25.case.29, i5 30, void %arrayidx45.i25.case.30" [activation_accelerator.cpp:174]   --->   Operation 75 'switch' 'switch_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.44>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln169 = store i11 %add_ln169, i11 %i" [activation_accelerator.cpp:169]   --->   Operation 76 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.inc.i28" [activation_accelerator.cpp:169]   --->   Operation 77 'br' 'br_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:171]   --->   Operation 78 'load' 'xt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln171 = bitcast i32 %xt_load" [activation_accelerator.cpp:171]   --->   Operation 79 'bitcast' 'bitcast_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.35ns)   --->   "%xor_ln171 = xor i32 %bitcast_ln171, i32 2147483648" [activation_accelerator.cpp:171]   --->   Operation 80 'xor' 'xor_ln171' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln171_1 = bitcast i32 %xor_ln171" [activation_accelerator.cpp:171]   --->   Operation 81 'bitcast' 'bitcast_ln171_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [8/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln171_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 82 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 83 [7/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln171_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 83 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 84 [6/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln171_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 84 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 85 [5/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln171_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 85 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 86 [4/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln171_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 86 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 87 [3/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln171_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 87 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 88 [2/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln171_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 88 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 89 [1/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln171_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 89 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 90 [4/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_s, i32 1" [activation_accelerator.cpp:171]   --->   Operation 90 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 91 [3/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_s, i32 1" [activation_accelerator.cpp:171]   --->   Operation 91 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 92 [2/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_s, i32 1" [activation_accelerator.cpp:171]   --->   Operation 92 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 93 [1/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_s, i32 1" [activation_accelerator.cpp:171]   --->   Operation 93 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 94 [9/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 94 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 95 [8/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 95 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 96 [7/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 96 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 97 [6/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 97 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 98 [5/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 98 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 99 [4/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 99 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 100 [3/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 100 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 101 [2/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 101 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 102 [1/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:171]   --->   Operation 102 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 103 [3/3] (7.01ns)   --->   "%val = fmul i32 %xt_load, i32 %sig" [activation_accelerator.cpp:172]   --->   Operation 103 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 104 [2/3] (7.01ns)   --->   "%val = fmul i32 %xt_load, i32 %sig" [activation_accelerator.cpp:172]   --->   Operation 104 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 105 [1/3] (7.01ns)   --->   "%val = fmul i32 %xt_load, i32 %sig" [activation_accelerator.cpp:172]   --->   Operation 105 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %val" [activation_accelerator.cpp:174]   --->   Operation 106 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln174, i32 16, i32 31"   --->   Operation 107 'partselect' 'trunc_ln215_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 207 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln170 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:170]   --->   Operation 108 'specpipeline' 'specpipeline_ln170' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [activation_accelerator.cpp:169]   --->   Operation 109 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i5 %lshr_ln2" [activation_accelerator.cpp:174]   --->   Operation 110 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 111 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 112 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 113 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 114 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 115 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 116 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 117 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 118 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 119 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr = getelementptr i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 120 'getelementptr' 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 121 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 122 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 123 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 124 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 125 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2 = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 126 'getelementptr' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 127 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 128 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 129 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 130 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 131 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 132 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 133 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 134 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 135 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_47 = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 136 'getelementptr' 'activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 137 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 138 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 139 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 140 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 141 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr = getelementptr i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 0, i64 %zext_ln174" [activation_accelerator.cpp:174]   --->   Operation 142 'getelementptr' 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_addr" [activation_accelerator.cpp:174]   --->   Operation 143 'store' 'store_ln174' <Predicate = (trunc_ln174 == 30)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 144 'br' 'br_ln174' <Predicate = (trunc_ln174 == 30)> <Delay = 0.00>
ST_26 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_addr" [activation_accelerator.cpp:174]   --->   Operation 145 'store' 'store_ln174' <Predicate = (trunc_ln174 == 29)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 146 'br' 'br_ln174' <Predicate = (trunc_ln174 == 29)> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_addr" [activation_accelerator.cpp:174]   --->   Operation 147 'store' 'store_ln174' <Predicate = (trunc_ln174 == 28)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 148 'br' 'br_ln174' <Predicate = (trunc_ln174 == 28)> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_addr" [activation_accelerator.cpp:174]   --->   Operation 149 'store' 'store_ln174' <Predicate = (trunc_ln174 == 27)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 150 'br' 'br_ln174' <Predicate = (trunc_ln174 == 27)> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_addr" [activation_accelerator.cpp:174]   --->   Operation 151 'store' 'store_ln174' <Predicate = (trunc_ln174 == 26)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 152 'br' 'br_ln174' <Predicate = (trunc_ln174 == 26)> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_47" [activation_accelerator.cpp:174]   --->   Operation 153 'store' 'store_ln174' <Predicate = (trunc_ln174 == 25)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 154 'br' 'br_ln174' <Predicate = (trunc_ln174 == 25)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_addr" [activation_accelerator.cpp:174]   --->   Operation 155 'store' 'store_ln174' <Predicate = (trunc_ln174 == 24)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 156 'br' 'br_ln174' <Predicate = (trunc_ln174 == 24)> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_addr" [activation_accelerator.cpp:174]   --->   Operation 157 'store' 'store_ln174' <Predicate = (trunc_ln174 == 23)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 158 'br' 'br_ln174' <Predicate = (trunc_ln174 == 23)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_addr" [activation_accelerator.cpp:174]   --->   Operation 159 'store' 'store_ln174' <Predicate = (trunc_ln174 == 22)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 160 'br' 'br_ln174' <Predicate = (trunc_ln174 == 22)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_addr" [activation_accelerator.cpp:174]   --->   Operation 161 'store' 'store_ln174' <Predicate = (trunc_ln174 == 21)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 162 'br' 'br_ln174' <Predicate = (trunc_ln174 == 21)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_addr" [activation_accelerator.cpp:174]   --->   Operation 163 'store' 'store_ln174' <Predicate = (trunc_ln174 == 20)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 164 'br' 'br_ln174' <Predicate = (trunc_ln174 == 20)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_addr" [activation_accelerator.cpp:174]   --->   Operation 165 'store' 'store_ln174' <Predicate = (trunc_ln174 == 19)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 166 'br' 'br_ln174' <Predicate = (trunc_ln174 == 19)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_addr" [activation_accelerator.cpp:174]   --->   Operation 167 'store' 'store_ln174' <Predicate = (trunc_ln174 == 18)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 168 'br' 'br_ln174' <Predicate = (trunc_ln174 == 18)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_addr" [activation_accelerator.cpp:174]   --->   Operation 169 'store' 'store_ln174' <Predicate = (trunc_ln174 == 17)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 170 'br' 'br_ln174' <Predicate = (trunc_ln174 == 17)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_addr" [activation_accelerator.cpp:174]   --->   Operation 171 'store' 'store_ln174' <Predicate = (trunc_ln174 == 16)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 172 'br' 'br_ln174' <Predicate = (trunc_ln174 == 16)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2" [activation_accelerator.cpp:174]   --->   Operation 173 'store' 'store_ln174' <Predicate = (trunc_ln174 == 15)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 174 'br' 'br_ln174' <Predicate = (trunc_ln174 == 15)> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_addr" [activation_accelerator.cpp:174]   --->   Operation 175 'store' 'store_ln174' <Predicate = (trunc_ln174 == 14)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 176 'br' 'br_ln174' <Predicate = (trunc_ln174 == 14)> <Delay = 0.00>
ST_26 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_addr" [activation_accelerator.cpp:174]   --->   Operation 177 'store' 'store_ln174' <Predicate = (trunc_ln174 == 13)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 178 'br' 'br_ln174' <Predicate = (trunc_ln174 == 13)> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr" [activation_accelerator.cpp:174]   --->   Operation 179 'store' 'store_ln174' <Predicate = (trunc_ln174 == 12)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 180 'br' 'br_ln174' <Predicate = (trunc_ln174 == 12)> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_addr" [activation_accelerator.cpp:174]   --->   Operation 181 'store' 'store_ln174' <Predicate = (trunc_ln174 == 11)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 182 'br' 'br_ln174' <Predicate = (trunc_ln174 == 11)> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_addr" [activation_accelerator.cpp:174]   --->   Operation 183 'store' 'store_ln174' <Predicate = (trunc_ln174 == 10)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 184 'br' 'br_ln174' <Predicate = (trunc_ln174 == 10)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_addr" [activation_accelerator.cpp:174]   --->   Operation 185 'store' 'store_ln174' <Predicate = (trunc_ln174 == 9)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 186 'br' 'br_ln174' <Predicate = (trunc_ln174 == 9)> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_addr" [activation_accelerator.cpp:174]   --->   Operation 187 'store' 'store_ln174' <Predicate = (trunc_ln174 == 8)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 188 'br' 'br_ln174' <Predicate = (trunc_ln174 == 8)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_addr" [activation_accelerator.cpp:174]   --->   Operation 189 'store' 'store_ln174' <Predicate = (trunc_ln174 == 7)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 190 'br' 'br_ln174' <Predicate = (trunc_ln174 == 7)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_addr" [activation_accelerator.cpp:174]   --->   Operation 191 'store' 'store_ln174' <Predicate = (trunc_ln174 == 6)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 192 'br' 'br_ln174' <Predicate = (trunc_ln174 == 6)> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_addr" [activation_accelerator.cpp:174]   --->   Operation 193 'store' 'store_ln174' <Predicate = (trunc_ln174 == 5)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 194 'br' 'br_ln174' <Predicate = (trunc_ln174 == 5)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_addr" [activation_accelerator.cpp:174]   --->   Operation 195 'store' 'store_ln174' <Predicate = (trunc_ln174 == 4)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 196 'br' 'br_ln174' <Predicate = (trunc_ln174 == 4)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_addr" [activation_accelerator.cpp:174]   --->   Operation 197 'store' 'store_ln174' <Predicate = (trunc_ln174 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 198 'br' 'br_ln174' <Predicate = (trunc_ln174 == 3)> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_addr" [activation_accelerator.cpp:174]   --->   Operation 199 'store' 'store_ln174' <Predicate = (trunc_ln174 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 200 'br' 'br_ln174' <Predicate = (trunc_ln174 == 2)> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_addr" [activation_accelerator.cpp:174]   --->   Operation 201 'store' 'store_ln174' <Predicate = (trunc_ln174 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 202 'br' 'br_ln174' <Predicate = (trunc_ln174 == 1)> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_addr" [activation_accelerator.cpp:174]   --->   Operation 203 'store' 'store_ln174' <Predicate = (trunc_ln174 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 204 'br' 'br_ln174' <Predicate = (trunc_ln174 == 0)> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln174 = store i16 %trunc_ln215_2, i5 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_addr" [activation_accelerator.cpp:174]   --->   Operation 205 'store' 'store_ln174' <Predicate = (trunc_ln174 == 31)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx45.i25.exit" [activation_accelerator.cpp:174]   --->   Operation 206 'br' 'br_ln174' <Predicate = (trunc_ln174 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:174) on local variable 'i' [71]  (0 ns)
	'getelementptr' operation ('xt_addr', activation_accelerator.cpp:171) [80]  (0 ns)
	'load' operation ('xt_load', activation_accelerator.cpp:171) on array 'xt' [81]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 6.5ns
The critical path consists of the following:
	'load' operation ('xt_load', activation_accelerator.cpp:171) on array 'xt' [81]  (1.24 ns)
	'xor' operation ('xor_ln171', activation_accelerator.cpp:171) [83]  (0.351 ns)
	'fexp' operation ('tmp_s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [85]  (4.91 ns)

 <State 3>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [85]  (4.91 ns)

 <State 4>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [85]  (4.91 ns)

 <State 5>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [85]  (4.91 ns)

 <State 6>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [85]  (4.91 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [85]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [85]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [85]  (4.91 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', activation_accelerator.cpp:171) [86]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', activation_accelerator.cpp:171) [86]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', activation_accelerator.cpp:171) [86]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', activation_accelerator.cpp:171) [86]  (6.44 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:171) [87]  (7.06 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:172) [88]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:172) [88]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:172) [88]  (7.02 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_addr', activation_accelerator.cpp:174) [105]  (0 ns)
	'store' operation ('store_ln174', activation_accelerator.cpp:174) of variable 'trunc_ln215_2' on array 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12' [182]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
