Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Sep  4 13:29:43 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
| Design       : fpga
| Device       : xc7vx690tffg1761-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 8
+----------+----------+-------------------------------------------------+--------+
| Rule     | Severity | Description                                     | Checks |
+----------+----------+-------------------------------------------------+--------+
| LUTAR-1  | Warning  | LUT drives async reset alert                    | 2      |
| PDRC-190 | Warning  | Suboptimally placed synchronized register chain | 1      |
| SYNTH-6  | Warning  | Timing of a RAM block might be sub-optimal      | 2      |
| XDCH-2   | Warning  | Same min and max delay values on IO port        | 3      |
+----------+----------+-------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie3_7x_inst/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
pcie3_7x_inst/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/user_reset_int_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie3_7x_inst/inst/user_reset_int_reg/PRE
pcie3_7x_inst/inst/user_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcie3_7x_inst/inst/user_reset_int_reg in site SLICE_X206Y115 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcie3_7x_inst/inst/user_reset_reg is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'pcie_reset_n' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports pcie_reset_n]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 170)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>


