Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 19 15:11:50 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JoyToLed_Wrapper_timing_summary_routed.rpt -pb JoyToLed_Wrapper_timing_summary_routed.pb -rpx JoyToLed_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : JoyToLed_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.670ns  (logic 5.359ns (39.200%)  route 8.311ns (60.800%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          4.466     5.927    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.152     6.079 r  joytoled_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.846     9.925    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.745    13.670 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.670    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.825ns  (logic 5.093ns (39.709%)  route 7.732ns (60.291%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          4.466     5.927    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.051 r  joytoled_inst/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.267     9.318    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.825 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.825    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.247ns  (logic 5.297ns (43.250%)  route 6.950ns (56.750%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          4.227     5.688    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.116     5.804 r  joytoled_inst/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.723     8.527    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.719    12.247 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.247    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.939ns  (logic 5.106ns (42.766%)  route 6.833ns (57.234%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=21, routed)          3.710     5.174    joytoled_inst/sw_IBUF[2]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.298 r  joytoled_inst/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.123     8.421    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.939 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.939    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.654ns  (logic 5.324ns (45.679%)  route 6.331ns (54.321%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          4.265     5.726    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.150     5.876 r  joytoled_inst/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.066     7.942    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.712    11.654 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.654    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 5.111ns (44.850%)  route 6.284ns (55.150%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          4.227     5.688    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.812 r  joytoled_inst/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.057     7.870    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.395 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.395    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.215ns  (logic 5.089ns (45.376%)  route 6.126ns (54.624%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          4.265     5.726    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.850 r  joytoled_inst/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.861     7.712    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.215 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.215    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.945ns  (logic 5.350ns (48.885%)  route 5.594ns (51.115%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          3.931     5.392    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.150     5.542 r  joytoled_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     7.206    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    10.945 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.945    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.941ns  (logic 5.335ns (48.766%)  route 5.605ns (51.234%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          3.779     5.241    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.150     5.391 r  joytoled_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826     7.217    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    10.941 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.941    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.855ns  (logic 5.096ns (46.944%)  route 5.759ns (53.056%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          3.931     5.392    joytoled_inst/sw_IBUF[1]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     5.516 r  joytoled_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.829     7.345    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.855 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.855    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.474ns (65.895%)  route 0.763ns (34.105%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=7, routed)           0.421     0.640    btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.045     0.685 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.027    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.237 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.237    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.466ns (64.119%)  route 0.821ns (35.881%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=7, routed)           0.478     0.698    btnR_IBUF
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.045     0.743 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.085    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.287 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.287    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.539ns (65.536%)  route 0.810ns (34.464%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=7, routed)           0.474     0.693    btnR_IBUF
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.048     0.741 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.077    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.349 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.349    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.490ns (60.614%)  route 0.968ns (39.386%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          0.459     0.688    sw_IBUF[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.045     0.733 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.242    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.458 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.458    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.531ns (61.626%)  route 0.953ns (38.374%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=7, routed)           0.421     0.640    btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.042     0.682 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.214    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.269     2.484 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.484    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.535ns (59.247%)  route 1.056ns (40.753%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=7, routed)           0.478     0.698    btnR_IBUF
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.048     0.746 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.323    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.591 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.591    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.576ns (59.436%)  route 1.076ns (40.564%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=19, routed)          0.459     0.688    sw_IBUF[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.049     0.737 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.617     1.354    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.298     2.652 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.652    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.221ns  (logic 1.472ns (45.688%)  route 1.749ns (54.312%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=15, routed)          1.421     1.642    joytoled_inst/sw_IBUF[0]
    SLICE_X64Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.687 r  joytoled_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.015    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.221 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.221    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.326ns  (logic 1.469ns (44.178%)  route 1.856ns (55.822%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=7, routed)           1.441     1.660    joytoled_inst/btnL_IBUF
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.705 r  joytoled_inst/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.121    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.326 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.326    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.346ns  (logic 1.567ns (46.834%)  route 1.779ns (53.166%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=15, routed)          1.421     1.642    joytoled_inst/sw_IBUF[0]
    SLICE_X64Y16         LUT3 (Prop_lut3_I0_O)        0.048     1.690 r  joytoled_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.048    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.298     3.346 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.346    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





