# 计算机组成原理第4次作业

<p align="right">by PB18000227 艾语晨</p>
<p align="right">on Apr.14th</p>

<font color=deeppink>注：Answer 里面的是对题目的分析，后面的是答案</font>

### Exercise 4.12

> Q : 

##### In this exercise, we examine how pipelining affects the clock cycle time of the pro- cessor. Problems in this exercise assume that individual stages of the datapath have  the following latencies:

|      | IF    | ID    | EX    | MEM   | WB    |
| ---- | ----- | ----- | ----- | ----- | ----- |
| a.   | 300ps | 400ps | 350ps | 500ps | 100ps |
| b.   | 200ps | 150ps | 120ps | 190ps | 140ps |

> **4.12.1** [5] <4.5> What is the clock cycle time in a pipelined and non-pipelined processor?

> <font color=green>Answer :</font> 
>
> 流水线和多周期取最大值；单周期做一个求和

|      | pipelined | singlecycle | multicycle |
| ---- | --------- | ----------- | ---------- |
| a.   | 500ps     | 1650ps      | 500ps      |
| b.   | 200ps     | 800ps       | 200ps      |

---

> **4.12.2** [10] <4.5> What is the total latency(等待时间) of an LW instruction in a pipelined  and non-pipelined processor?
>
> <font color=green>Answer :</font>
>
> 等待时间 (*latency*) = 执行一个任务的总时间，即指令周期

|      | pipelined | singlecycle | multicycle |
| ---- | --------- | ----------- | ---------- |
| a.   | 2500ps    | 1650ps      | 2500ps     |
| b.   | 1000ps    | 800ps       | 1000ps     |

---

> **4.12.3** [10] <4.5> If we can split one stage of the pipelined datapath into two new  stages, each with half the latency of the original stage, which stage would you split  and what is the new clock cycle time of the processor?

> <font color=green>Answer :</font>
>
> 目的实际上是降低 *clock cycle*，所以要分开的是原来最长的那个阶段

|      | stage to split | new clock cycle time |
| ---- | -------------- | -------------------- |
| a.   | MEM            | 400ps                |
| b.   | IF             | 190ps                |

---

##### The remaining problems in this exercise assume that instructions executed by the  processor are broken down as follows:

|      | ALU  | beq  | lw   | sw   |
| ---- | ---- | ---- | ---- | ---- |
| a.   | 50%  | 25%  | 15%  | 10%  |
| b.   | 30%  | 25%  | 30%  | 15%  |

> **4.12.4** [10] <4.5> Assuming there are no stalls or hazards, what is the utilization  of the data memory?
>
> <font color=green>Answer :</font>
>
> 只有 `lw` 和 `sw` 指令会用到内存

|      | utilization |
| ---- | ----------- |
| a.   | 25%         |
| b.   | 45%         |

---

> **4.12.5** [10] <4.5> Assuming there are no stalls or hazards, what is the utilization  of the write-register port of the “Registers” unit?
>
> <font color=green>Answer :</font>
>
> 只有`ALU` 和 `lw` 指令会用到寄存器组的 “写” 端口



|      | utilization |
| ---- | ----------- |
| a.   | 65%         |
| b.   | 60%         |

---

> **4.12.6** [30] <4.5> Instead of a single-cycle organization, we can use a multi-cycle organization where each instruction takes multiple cycles but one instruction  finishes  before  another  is  fetched.  In  this  organization,  an  instruction  only  goes  through stages it actually needs (e.g., ST only takes 4 cycles because it does not need  the WB stage). Compare clock cycle times and execution times with single-cycle,  multi-cycle, and pipelined organization.

> <font color=green>Answer :</font>
>
> <font color=deeppink>多周期计算时注意各指令所用步骤</font>
>
> 不妨设总指令数为 $n\,(n为20的倍数)$，对于时钟周期数，流水线为 $n+4$（假设没有阻塞和冒险），多周期为$3*$(`beq`指令所占比例) $+4*$(`ALU`和`sw`指令所占比例)$*n+5*$(`lw`指令所占比例)$*n$，单周期为 $n$
>
> 执行时间...就是直接算（周期时长$*$周期数）

<font color=green>下面这个表格里面，执行时间部分以**流水线的**为基准（单位 1），且单周期执行时间的比值取 n 比较大的时候</font>

<table>
    <tr>
        <th colspan="2"> </th>
        <th>pipelined</th>
        <th>multicycled</th>
        <th>singlecycled</th>
    </tr>
    <tr>
        <td rowspan="2">a.</td>
        <td>clock cycle times</td>
        <td>n+4</td>
        <td>3*25%*n+4*60%*n+5*15%*n</td>
        <td>n</td>
    </tr>
    <tr>
        <td>execution times</td>
        <td>1</td>
        <td>3*0.25+4*0.6+5*0.15=3.9(times)</td>
        <td>1650ps/500ps=3.3(times)</td>
    </tr>
    <tr>
        <td rowspan="2">b.</td>
        <td>clock cycle times</td>
        <td>n+4</td>
        <td>3*25%*n+4*45%*n+5*30%*n</td>
        <td>n</td>
    </tr>
    <tr>
        <td>execution times</td>
        <td>1</td>
        <td>0.25*3+0.45*4+0.3*5=4.05(times)</td>
        <td>800ps/200ps=4(times)</td>
    </tr>
</table>



### Exercise 4.13

##### In this exercise, we examine how data dependences affect execution in the basic five-stage pipeline described in Section 4.5. Problems in this exercise refer to the following sequence of instructions:

![Screenshot 2020-04-14 at 2.45.49 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-04-14 at 2.45.49 PM.png)

> **4.13.1** [10] <4.5> Indicate dependences and their type.

> <font color=green>Answer :</font>
>
> 将指令顺序标号为 $1,2,3$，对于各个寄存器的使用时间如下图所示

![Screenshot 2020-04-14 at 7.36.06 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-04-14 at 9.33.06 PM.png)

故存在的相关有：（均为数据相关，只考虑RAW）

<table>
    <tr>
        <th> </th>
        <th>dependences</th>
    </tr>
    <tr>
        <td rowspan="2">a.</td>
        <td>RAW on $1 from Ins1 to Ins3</td>
    </tr>
    <tr>
        <td>RAW on $6 from Ins2 to Ins3</td>
    </tr>
    <tr>
        <td rowspan="2">b.</td>
        <td>RAW on $1 from Ins1 to Ins2</td>
    </tr>
    <tr>
        <td>RAW on $1 from Ins1 to Ins3</td>
    </tr>
</table>
---

>**4.13.2** [10] <4.5> Assume there is no forwarding (数据定向) in this pipelined processor. Indicate hazards and add `nop` instructions to eliminate them.

> <font color=green>Answer :</font>
>
> 注意点是在同一个时钟周期内，可以对同一个寄存器**先写后读**

<p align="center">a.</p>

```assembly
lw $1,40($6)
add $6,$2,$2
nop
nop # 在流水线中，R-type 指令在 WB 段写回，故需延迟两个周期
sw $6,50($1)
```

<p align="center">b.</p>

```assembly
lw $5,–16($5)
nop
nop # sw 指令的 ID 段至少要和 lw 指令的 WB 段在同一个时钟周期内，故延迟两个周期
sw $5,–16($5)
add $5,$5,$5
```

---

> **4.13.3** [10]<4.5>Assume there is full forwarding. Indicate hazards and add `nop` instructions to eliminate them.

> <font color=green>Answer :</font>
>
> 由于 *forwarding* 技术的存在，在代码段`a.`中的`$1`便解决了冲突；可是 *forwarding* 并不能使`lw`指令的输出数据传送到*紧随其后的*指令的 EX 段（来替代 ID 段的作用）（不过可以传到*间隔一条的*指令），故在`b.`代码段中仍然需要一个周期的 stall；而在`a.`中，由于`add`指令<font color=orange>已经在 EX 段结束了运算</font>，故可以利用 *forwarding* 来处理数据冲突的问题，如下：

<p align="center">a.</p>

```assembly
lw $1,40($6)
add $6,$2,$2
sw $6,50($1)
```

<p align="center">b.</p>

```assembly
lw $5,–16($5)
nop
sw $5,–16($5)
add $5,$5,$5
```

---

##### The remaining problems in this exercise assume the following clock cycle times:

|      | Without forwarding | With full forwarding | With ALU-ALU forwarding only |
| ---- | ------------------ | -------------------- | ---------------------------- |
| a.   | 300ps              | 400ps                | 360ps                        |
| b.   | 200ps              | 250ps                | 220ps                        |

> **4.13.4** [10] <4.5> What is the total execution time of this instruction sequence without forwarding and with full forwarding? What is the speed-up achieved by adding full forwarding to a pipeline that had no forwarding?

> <font color=green>Answer :</font>
>
> 总执行时间 = 时钟周期数 $*$ 周期时长
>
> 每一个 stall 就是顺延一个周期

|      | No forwarding        | With full forwarding | Speed-up rate                 |
| ---- | -------------------- | -------------------- | ----------------------------- |
| a.   | $(7+2)*300ps=2700ps$ | $7*400ps=2800ps$     | $\frac{2700ps}{2800ps}=0.964$ |
| b.   | $(7+2)*200ps=1800ps$ | $(7+1)*250ps=2000ps$ | $\frac{1800ps}{2000ps}=0.9$   |

---

> **4.13.5** [10] <4.5> Add nop instructions to this code to eliminate hazards if there is ALU-ALU forwarding only (no forwarding from the MEM to the EX stage)?

> <font color=green>Answer :</font>
>
> 由于不允许 MEM 到 EX 的数据定向，故在`a.`中，关于`$6`的冲突便需要一个 stall 来解决

<p align="center">a.</p>

```assembly
lw $1,40($6)
add $6,$2,$2
nop
sw $6,50($1)
```

<p align="center">b.</p>

```assembly
lw $5,–16($5)
nop
nop
sw $5,–16($5)
add $5,$5,$5
```

---

> **4.13.6** [10] <4.5> What is the total execution time of this instruction sequence with only ALU-ALU forwarding? What is the speed-up over a no-forwarding pipeline?

|      | No forwarding        | With only ALU-ALU forwarding | Speed-up rate                      |
| ---- | -------------------- | ---------------------------- | ---------------------------------- |
| a.   | $(7+2)*300ps=2700ps$ | $(7+1)*360ps=2880ps$         | $\frac{2700ps}{2880ps}\approx0.94$ |
| b.   | $(7+2)*200ps=1800ps$ | $(7+2)*220ps=1980ps$         | $\frac{1800ps}{1980ps}\approx0.91$ |

### Exercise 4.16

##### The first three problems in this exercise refer to the following MIPS instruction:

|      | Instruction      |
| ---- | ---------------- |
| a.   | `lw $1, 40($6)`  |
| b.   | `add $5, $5, $5` |

![Screenshot 2020-04-22 at 6.45.49 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-04-22 at 6.45.49 PM.png)

> **4.16.1** [5]<4.6>As this instruction executes, what is kept in each register located between two pipeline stages?

> <font color=green>Answer :</font>
>
> 段间寄存器用来存储控制信号和防止被冲掉的数据

| 段间寄存器组 | 存储的内容，括号内为该段中的寄存器                           |
| ------------ | ------------------------------------------------------------ |
| `IF/ID`      | `PC+4(NPC),Instruction Word(IR)`                             |
| `ID/EX`      | `后三个阶段的控制信号(IR),NPC,由指令译码/扩展、访问寄存器的数据(A,B),低16位扩展之后的立即数(Imm)` |
| `EX/MEM`     | `MEM和WB的控制信号(IR),ALU计算结果(ALUOut)和Zero结果(cond),指令跳转位置PC+4+Offset(NPC'),寄存器B` |
| `MEM/WB`     | `WB的控制信号(IR),EX阶段的ALUOut(ALUOut),访存结果(MDR),需要写回的寄存器位置` |

---

> **4.16.2** [5]<4.6>Which registers need to be read, and which registers are actually read?

> <font color=green>Answer :</font> 
>
> “需要读” 理解为原理上来说流水线访问的；“实际上读” 理解为读出来的数据真正用到了

|      | Need to be read | Actually read    |
| ---- | --------------- | ---------------- |
| a.   | `$6,$1`         | `$6`             |
| b.   | `$5`            | `$5`（读了两次） |

---

> **4.16.3** [5] <4.6> What does this instruction do in EX and MEM stages? 

> <font color=green>Answer :</font>
>
> EX 段执行ALU操作，MEM 段访存

|      | EX                   | MEM                |
| ---- | -------------------- | ------------------ |
| a.   | 计算访存地址(40+\$6) | 从内存取数据到MDR  |
| b.   | 加法 (\$5+\$5)       | 什么都没做（空传） |

---

##### The remaining three problems in this exercise refer to the following loop. Assume that perfect branch prediction is used (no stalls due to control hazards), that there are no delay slots, and that the pipeline has full forwarding support. Also assume that many iterations of this loop are executed before the loop exits.

![Screenshot 2020-04-22 at 10.47.19 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-04-22 at 10.47.19 PM.png)

> **4.16.4** [10] <4.6> Show a pipeline execution diagram for the third iteration of this loop, from the cycle in which we fetch the first instruction of that iteration up to (but not including) the cycle in which we can fetch the first instruction of the next iteration. Show all instructions that are in the pipeline during these cycles (not just those from the third iteration). 

> <font color=green>Answer :</font>
>
> 由于流水线的执行特点，**这段时间**内会出现上一个周期部分指令的后半部分，且当前周期的部分指令后半部分还没有执行完<font color=grey>~~（HTML画表真麻烦）~~</font>

<table>
    <tr align="center">
        <th> </th>
        <th>Instructions</th>
        <th colspan="5">Stages</th>
    </tr>
    <tr align="center">
        <td rowspan="9">a.</td>
        <td>add $5,$5,$8</td>
        <td>WB</td>
        <td> </td>
        <td> </td>
        <td> </td>
        <td> </td>
    </tr>
    <tr>
        <td>add $6,$6,$8</td>
        <td>MEM</td>
        <td>WB</td>
        <td> </td>
        <td> </td>
        <td> </td>
    </tr>
    <tr>
        <td>sw $1,20($5)</td>
        <td>EX</td>
        <td>MEM</td>
        <td>WB</td>
        <td> </td>
        <td> </td>
    </tr>
    <tr>
        <td>beq $1,$0,Loop</td>
        <td>ID</td>
        <td>EX</td>
        <td>MEM</td>
        <td>WB</td>
        <td> </td>
    </tr>
    <tr>
        <td>lw $1,40($6)</td>
        <td>IF</td>
        <td>ID</td>
        <td>EX</td>
        <td>MEM</td>
        <td>WB</td>
    </tr>
    <tr>
        <td>add $5,$5,$8</td>
        <td> </td>
        <td>IF</td>
        <td>ID</td>
        <td>EX</td>
        <td>MEM</td>
    </tr>
    <tr>
        <td>add $6,$6,$8</td>
        <td> </td>
        <td> </td>
        <td>IF</td>
        <td>ID</td>
        <td>EX</td>
    </tr>
    <tr>
        <td>sw $1,20($5)</td>
        <td> </td>
        <td> </td>
        <td> </td>
        <td>IF</td>
        <td>ID</td>
    </tr>
    <tr>
        <td>beq $1,$0,Loop</td>
        <td> </td>
        <td> </td>
        <td> </td>
        <td> </td>
        <td>IF</td>
    </tr>
    <tr align="center">
        <td rowspan="9">b.</td>
        <td>sw $0,0($1)</td>
        <td>WB</td>
        <td> </td>
        <td> </td>
        <td> </td>
        <td> </td>
    </tr>
    <tr>
        <td>sw $0,4($1)</td>
        <td>MEM</td>
        <td>WB</td>
        <td> </td>
        <td> </td>
        <td> </td>
    </tr>
    <tr>
        <td>add $2,$2,$4</td>
        <td>EX</td>
        <td>MEM</td>
        <td>WB</td>
        <td> </td>
        <td> </td>
    </tr>
    <tr>
        <td>beq $2,$0,Loop</td>
        <td>ID</td>
        <td>EX</td>
        <td>MEM</td>
        <td>WB</td>
        <td> </td>
    </tr>
    <tr>
        <td>add $1,$2,$3</td>
        <td>IF</td>
        <td>ID</td>
        <td>EX</td>
        <td>MEM</td>
        <td>WB</td>
    </tr>
    <tr>
        <td>sw $0,0($1)</td>
        <td> </td>
        <td>IF</td>
        <td>ID</td>
        <td>EX</td>
        <td>MEM</td>
    </tr>
    <tr>
        <td>sw $0,4($1)</td>
        <td> </td>
        <td> </td>
        <td>IF</td>
        <td>ID</td>
        <td>MEM</td>
    </tr>
    <tr>
        <td>add $2,$2,$4</td>
        <td> </td>
        <td> </td>
        <td> </td>
        <td>IF</td>
        <td>ID</td>
    </tr>
    <tr>
        <td>beq $2,$0,Loop</td>
        <td> </td>
        <td> </td>
        <td> </td>
        <td> </td>
        <td>IF</td>
    </tr>
</table>
---

> **4.16.5** [10] <4.6> How often (as a percentage of all cycles) do we have a cycle in which all five pipeline stages are doing useful work? 

> <font color=green>Answer :</font>
>
> 竖着看这个表。。。假设从左至右是时钟周期 C1～C5

以下为不做事情的指令段：

- **a.**
	- `MEM` of `add` in C1
	- `WB` of `sw` & `MEM` of `beq` in C3
	- `WB` of `beq` in C4
	- `MEM` of `add` in C5
- **b.**
	- `WB` of `sw` in C1
	- `WB` of `sw` & `MEM` of `add`in C2
	- `WB` of `beq` & `MEM` of `add` in C4

| a.      | b.      |
| ------- | ------- |
| 1/5=20% | 2/5=40% |

---

> **4.16.6** [10] <4.6> At the start of the cycle in which we fetch the first instruction of the third iteration of this loop, what is stored in the IF/ID register? 

> <font color=green>Answer :</font>
>
> IF/ID 寄存器是上个周期留下来的内容

包括上个周期`beq`指令的`PC+4`和`beq`指令的指令字

### Exercise 4.18

The first three problems in this exercise refer to the execution of the following instruction in the pipelined datapath from Figure 4.51, and assume the following clock cycle time, ALU latency, and Mux latency:

![Screenshot 2020-04-23 at 12.10.11 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-04-23 at 12.10.11 PM.png)

> **4.18.1** [10] <4.6> For each stage of the pipeline, what are the values of control signals asserted by this instruction in that pipeline stage?

> <font color=green>Answer :</font>
>
> 原理如下图（IF、ID段没有控制信号）![Screenshot 2020-04-23 at 12.17.48 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-04-23 at 12.17.48 PM.png)

答案如下表：

|      | EX                           | MEM                             | WB                     |
| ---- | ---------------------------- | ------------------------------- | ---------------------- |
| a.   | RegDst=1, ALUOp=10, ALUSrc=0 | Branch=0, MemRead=0, Memwrite=0 | RegWrite=1, MemtoReg=0 |
| b.   | RegDst=1, ALUOp=10, ALUSrc=0 | Branch=0, MemRead=0, Memwrite=0 | RegWrite=1, MemtoReg=0 |

---

> **4.18.2** [10] <4.6, 4.7> How much time does the control unit have to generate the ALUSrc control signal? Compare this to a single-cycle organization. 

> <font color=green>Answer :</font>
>
> 流水线的控制信号都是在ID段译码产生，然后逐级向后传递到各个段间寄存器

控制单元用了一个周期产生`ALUSrc`信号（即IF段），故：

- $t_a=100ps$
- $t_b=80ps$

单周期，小于一个时钟周期，在寄存器堆读取完成之前产生`ALUSrc`信号

---

> **4.18.3** What is the value of the PCSrc signal for this instruction? This signal is generated early in the MEM stage (only a single AND gate). What would be a reason in favor of doing this in the EX stage? What is the reason against doing it in the EX stage? 

> <font color=green>Answer :</font>
>
> `PCSrc`信号为1时是跳转

- 这两个指令的`PCSrc`信号都是0

- 反对将这个与门放在`EX`段的理由：
	- 这个与门的两个操作数分别来源于译码出的指令（现在在段间寄存器内）和ALU运算出的 ALU Zero 输出，如果将与门放在EX段，则必将延长EX段的必需时间（与操作不能和前面的同时进行）
	- 如果EX段在增加了一个与门段执行时间之后，新的总时间变为5个段中最长的延迟，则需要降低CPU主频来适应
- 赞成将这个与门放在`EX`段的理由：
	- 可以提前一个时钟周期计算出下一次取址的地址，从而降低延迟槽带来的成本，减少或避免相关和stall

---

##### The remaining problems in this exercise refer to the following signals from Figure 4.48: 

|      | Signal 1 | Signal 2 |
| ---- | -------- | -------- |
| a.   | RegDst   | RegWrite |
| b.   | MemRead  | RegWrite |

---

> **4.18.4** [5] <4.6> For each of these signals, identify the pipeline stage in which it is generated and the stage in which it is used. 

> <font color=green>Answer :</font>
>
> 所有信号（除了PC的）都是在ID段译码产生，下表内容分号前为产生位置；分号后为实用位置

|      | Signal 1 | Signal 2 |
| ---- | -------- | -------- |
| a.   | ID; EX   | ID; WB   |
| b.   | ID; MEM  | ID; WB   |

---

> **4.18.5** [5] <4.6> For which MIPS instruction(s) are both of these signals set to 1? 

> <font color=green>Answer :</font>

- **a.**
	- R-type
- **b.**
	- load类的指令

---

> **4.18.6** [10] <4.6> One of these signals goes back through the pipeline. Which signal is it? Is this a time-travel paradox? Explain. 

> <font color=green>Answer :</font>
>
> 时间倒流是不可能的，我认为信号回去是因为寄存器组在ID段使用时画在了前面

- `RegWrite`信号（即信号2）沿流水线反向运输
- 这不是时间旅行悖论
- 理由如下：
	- 在`RegWrite`信号传送回寄存器堆时，需要写回的数据也在WB段送回到寄存器组的`WriteData`端口，需要写入的寄存器也被同时送到寄存器堆的`WriteRegister`端口
	- 所以实际上这是对寄存器堆的一次新的操作（WB段操作），与之前EX段不同
	- 所以说实际上`RegWrite`信号存入的数据影响的是之后读入的指令，并不影响之前已经读入的指令

### Exercise 4.20

##### Problems in this exercise refer to the following instruction sequences:

![Screenshot 2020-04-23 at 3.45.32 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-04-23 at 3.45.32 PM.png)

> **4.20.1** [5] <4.7> Find all data dependences in this instruction sequence. 

> <font color=green>Answer :</font>
>
> 数据相关：RAW, WAW, WAR，4条指令顺序称为 I1~I4

|      | RAW                                                          | WAW             | WAR                                                 |
| ---- | ------------------------------------------------------------ | --------------- | --------------------------------------------------- |
| a.   | `($1) I1 to I3`<br />`($2) I2 to I3 & I4`<br />`($1) I3 to I4` | `($1) I1 to I3` | `($2) I1 to I2`                                     |
| b.   | `($1) I1 to I2`<br />`($1) I3 to I4`                         | `($1) I1 to I3` | `($1) I1 & I2 to I3`<br />`($2) I1 & I2 & I3 to I4` |

> **4.20.2** [10] <4.7> Find all hazards in this instruction sequence for a five-stage pipeline with and then without forwarding. 

> <font color=green>Answer :</font>
>
> 只有 RAW 的相关才会产生冲突

|      | without forwarding                                           | with forwarding |
| ---- | ------------------------------------------------------------ | --------------- |
| a.   | `($1) I1 to I3`<br />`($2) I2 to I3 & I4`<br />`($1) I3 to I4` | None            |
| b.   | `($1) I1 to I2`<br />`($1) I3 to I4`                         | `($1) I3 to I4` |

### Exercise 4.21

##### This exercise is intended to help you understand the relationship between forwarding, hazard detection, and ISA design. Problems in this exercise refer to the following sequences of instructions, and assume that it is executed on a five-stage pipelined datapath: 

![Screenshot 2020-04-23 at 4.59.32 PM](/Users/lapland/Library/Application Support/typora-user-images/Screenshot 2020-04-23 at 4.59.32 PM.png)

> **4.21.1** [5] <4.7> If there is no forwarding or hazard detection, insert `nops` to ensure correct execution.

> <font color=green>Answer :</font>
>
> 只要有冲突就需要添加 NOP

**a.**

```assembly
lw	$1, 40($6)
nop
nop # WB -> EX
add	$2,$3,$1
add $1,$6,$4
nop
sw	$2,20($4)
and $1,$1,$4
```

**b.**

```assembly
add $1,$5,$3
nop
nop
sw	$1,0($2)
lw	$1,4($2)
nop
nop
add $5,$5,$1
sw	$1,0($2)
```

