// Seed: 958617456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    inout wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    input wand id_6,
    input wor id_7,
    input wor id_8,
    input uwire id_9,
    output wor id_10,
    output tri1 id_11,
    output wand id_12,
    input supply0 id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16
    , id_26,
    output wand id_17,
    input supply0 id_18,
    output wor id_19
    , id_27,
    input uwire id_20,
    output wand id_21,
    output tri id_22,
    input wand id_23,
    input tri1 id_24
);
  wire id_28;
  assign id_10 = 1;
  module_0(
      id_28,
      id_26,
      id_26,
      id_26,
      id_26,
      id_28,
      id_28,
      id_26,
      id_28,
      id_27,
      id_26,
      id_27,
      id_26,
      id_26,
      id_28,
      id_26,
      id_28,
      id_28,
      id_28,
      id_27
  );
endmodule
