<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:/fpga/Tang-Nano-examples/nano/impl/synthesize/rev_1/nano.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\fpga\Tang-Nano-examples\nano\src\nano.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\fpga\Tang-Nano-examples\nano\src\nano.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C5/I4</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Sep 27 16:14:03 2019
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation.                      All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>781</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>767</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>308</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>113</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Base</td>
<td>41.666</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>SYS_CLK </td>
</tr>
<tr>
<td>PSRAM_CLK</td>
<td>Base</td>
<td>13.888</td>
<td>72.005
<td>0.000</td>
<td>6.944</td>
<td></td>
<td></td>
<td>PSRAM_CLK </td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.002
<td>0.000</td>
<td>5.000</td>
<td></td>
<td>SYS_CLK</td>
<td></td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>99.998</td>
<td>10.000
<td>0.000</td>
<td>49.999</td>
<td></td>
<td>SYS_CLK</td>
<td></td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.002
<td>0.000</td>
<td>5.000</td>
<td></td>
<td>SYS_CLK</td>
<td></td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.334
<td>0.000</td>
<td>15.000</td>
<td></td>
<td>SYS_CLK</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PSRAM_CLK</td>
<td>85.470(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>49.527(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>64.266(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SYS_CLK!</h4>
<h4>No timing paths to get frequency of pll0/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PSRAM_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PSRAM_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-254.077</td>
<td>113</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-10.191</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/task_x_Z[2]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.511</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-9.571</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/task_x_Z[3]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.891</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-9.058</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/task_x_Z[1]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.378</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-8.591</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/task_x_Z[0]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.911</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-6.696</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/psram_sio_out_Z[0]/CE</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.444</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-6.606</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/psram_sio_out_Z[1]/CE</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.353</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-6.606</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/psram_sio_out_Z[2]/CE</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.353</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.156</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/psram_sio_out_Z[3]/CE</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.904</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.183</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/psram_clk_out_Z/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.503</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.100</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/psram_clk_out_Z/CE</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.848</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.022</td>
<td>lcd0/lcd_fifo_wrreq_Z/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.342</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.891</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/spi_mode_Z[0]/CE</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.639</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.891</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/spi_mode_Z[1]/CE</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.639</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.823</td>
<td>lcd0/spi_buf_in_Z[3]/Q</td>
<td>lcd0/lcd_fifo_data_Z[0]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>2.589</td>
<td>6.554</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-4.806</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/state_Z[2]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.126</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.554</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/state_Z[1]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.874</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.554</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/state_Z[0]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.874</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.409</td>
<td>lcd0/state_Z[1]/Q</td>
<td>lcd0/task_state_Z[7]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.729</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.928</td>
<td>lcd0/task_x_Z[1]/Q</td>
<td>lcd0/task_state_Z[11]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.248</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.880</td>
<td>lcd0/task_x_Z[1]/Q</td>
<td>lcd0/task_state_Z[9]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.199</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.670</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.990</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.632</td>
<td>lcd0/task_x_Z[1]/Q</td>
<td>lcd0/psram_sio_out_Z[0]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.952</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.609</td>
<td>lcd0/task_x_Z[1]/Q</td>
<td>lcd0/task_state_Z[8]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.929</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.533</td>
<td>lcd0/task_x_Z[2]/Q</td>
<td>lcd0/task_state_Z[12]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.852</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.529</td>
<td>lcd0/task_state_Z[7]/Q</td>
<td>lcd0/lcd_fifo_wrreq_Z/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.849</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.308</td>
<td>lcd0/lcd_fifo_data_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI15</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>2</td>
<td>0.308</td>
<td>lcd0/lcd_fifo_data_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI13</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>3</td>
<td>0.308</td>
<td>lcd0/lcd_fifo_data_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI10</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>4</td>
<td>0.308</td>
<td>lcd0/lcd_fifo_data_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI9</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>5</td>
<td>0.308</td>
<td>lcd0/lcd_fifo_data_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI14</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>6</td>
<td>0.308</td>
<td>lcd0/lcd_fifo_data_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI4</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>7</td>
<td>0.308</td>
<td>lcd0/lcd_fifo_data_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI3</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>8</td>
<td>0.308</td>
<td>lcd0/lcd_fifo_data_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI2</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>9</td>
<td>0.612</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_1/ADA11</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.689</td>
</tr>
<tr>
<td>10</td>
<td>0.678</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.rq1_wptr_Z[1]_Z/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.rq2_wptr_Z[1]_Z/D</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.678</td>
</tr>
<tr>
<td>11</td>
<td>0.684</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[4]_Z/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[4]_Z/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>12</td>
<td>0.684</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>13</td>
<td>0.684</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>14</td>
<td>0.684</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_r_Z[0]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_r_Z[1]/D</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>15</td>
<td>0.686</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.686</td>
</tr>
<tr>
<td>16</td>
<td>0.849</td>
<td>lcd0/task_state_Z[34]/Q</td>
<td>lcd0/task_state_Z[34]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>17</td>
<td>0.851</td>
<td>lcd0/lcd_fifo_wrreq_Z/Q</td>
<td>lcd0/lcd_fifo_wrreq_Z/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>18</td>
<td>0.851</td>
<td>lcd0/cur_line_Z[3]/Q</td>
<td>lcd0/cur_line_Z[3]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>19</td>
<td>0.851</td>
<td>lcd0/task_state_Z[28]/Q</td>
<td>lcd0/task_state_Z[28]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>20</td>
<td>0.851</td>
<td>lcd0/task_state_Z[29]/Q</td>
<td>lcd0/task_state_Z[29]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>21</td>
<td>0.851</td>
<td>lcd0/task_state_Z[24]/Q</td>
<td>lcd0/task_state_Z[24]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>22</td>
<td>0.851</td>
<td>lcd0/task_state_Z[36]/Q</td>
<td>lcd0/task_state_Z[36]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>23</td>
<td>0.851</td>
<td>lcd0/task_state_Z[27]/Q</td>
<td>lcd0/task_state_Z[27]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>24</td>
<td>0.851</td>
<td>lcd0/task_state_Z[32]/Q</td>
<td>lcd0/task_state_Z[32]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.851</td>
</tr>
<tr>
<td>25</td>
<td>0.852</td>
<td>lcd0/cur_line_Z[6]/Q</td>
<td>lcd0/cur_line_Z[6]/D</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.936</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[5]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.815</td>
</tr>
<tr>
<td>2</td>
<td>1.936</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[4]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.815</td>
</tr>
<tr>
<td>3</td>
<td>1.936</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.815</td>
</tr>
<tr>
<td>4</td>
<td>1.936</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[1]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.815</td>
</tr>
<tr>
<td>5</td>
<td>1.943</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.807</td>
</tr>
<tr>
<td>6</td>
<td>1.943</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[1]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.807</td>
</tr>
<tr>
<td>7</td>
<td>1.943</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin[0]/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.807</td>
</tr>
<tr>
<td>8</td>
<td>1.943</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[2]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.807</td>
</tr>
<tr>
<td>9</td>
<td>1.943</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[6]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.807</td>
</tr>
<tr>
<td>10</td>
<td>1.943</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[2]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.807</td>
</tr>
<tr>
<td>11</td>
<td>1.943</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.807</td>
</tr>
<tr>
<td>12</td>
<td>1.947</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.803</td>
</tr>
<tr>
<td>13</td>
<td>1.947</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.803</td>
</tr>
<tr>
<td>14</td>
<td>1.947</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.803</td>
</tr>
<tr>
<td>15</td>
<td>1.947</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.803</td>
</tr>
<tr>
<td>16</td>
<td>1.955</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[6]/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.796</td>
</tr>
<tr>
<td>17</td>
<td>1.955</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.796</td>
</tr>
<tr>
<td>18</td>
<td>1.962</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.788</td>
</tr>
<tr>
<td>19</td>
<td>1.962</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.788</td>
</tr>
<tr>
<td>20</td>
<td>1.962</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.788</td>
</tr>
<tr>
<td>21</td>
<td>1.982</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.769</td>
</tr>
<tr>
<td>22</td>
<td>1.982</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.769</td>
</tr>
<tr>
<td>23</td>
<td>2.147</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[9]/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.604</td>
</tr>
<tr>
<td>24</td>
<td>2.147</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[8]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.604</td>
</tr>
<tr>
<td>25</td>
<td>2.152</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[10]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>2.598</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.134</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[0]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.355</td>
</tr>
<tr>
<td>2</td>
<td>6.134</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.355</td>
</tr>
<tr>
<td>3</td>
<td>6.134</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.355</td>
</tr>
<tr>
<td>4</td>
<td>6.211</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.432</td>
</tr>
<tr>
<td>5</td>
<td>6.211</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[8]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.432</td>
</tr>
<tr>
<td>6</td>
<td>6.211</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[5]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.432</td>
</tr>
<tr>
<td>7</td>
<td>6.211</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.432</td>
</tr>
<tr>
<td>8</td>
<td>6.213</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[6]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.433</td>
</tr>
<tr>
<td>9</td>
<td>6.213</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.433</td>
</tr>
<tr>
<td>10</td>
<td>6.217</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[6]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.438</td>
</tr>
<tr>
<td>11</td>
<td>6.217</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[5]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.438</td>
</tr>
<tr>
<td>12</td>
<td>6.217</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.438</td>
</tr>
<tr>
<td>13</td>
<td>6.217</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.438</td>
</tr>
<tr>
<td>14</td>
<td>6.219</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.440</td>
</tr>
<tr>
<td>15</td>
<td>6.219</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[9]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.440</td>
</tr>
<tr>
<td>16</td>
<td>6.443</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[6]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.664</td>
</tr>
<tr>
<td>17</td>
<td>6.466</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.687</td>
</tr>
<tr>
<td>18</td>
<td>6.466</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.687</td>
</tr>
<tr>
<td>19</td>
<td>6.466</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.687</td>
</tr>
<tr>
<td>20</td>
<td>6.470</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.690</td>
</tr>
<tr>
<td>21</td>
<td>6.473</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.693</td>
</tr>
<tr>
<td>22</td>
<td>6.473</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.693</td>
</tr>
<tr>
<td>23</td>
<td>6.473</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.693</td>
</tr>
<tr>
<td>24</td>
<td>6.473</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.693</td>
</tr>
<tr>
<td>25</td>
<td>6.477</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z/CLEAR</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-0.002</td>
<td>1.698</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_Z[7]</td>
</tr>
<tr>
<td>2</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_Z[6]</td>
</tr>
<tr>
<td>3</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_Z[5]</td>
</tr>
<tr>
<td>4</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_high_Z[3]</td>
</tr>
<tr>
<td>5</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_high_Z[2]</td>
</tr>
<tr>
<td>6</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_high_Z[1]</td>
</tr>
<tr>
<td>7</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_high_Z[0]</td>
</tr>
<tr>
<td>8</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_Z[4]</td>
</tr>
<tr>
<td>9</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_Z[3]</td>
</tr>
<tr>
<td>10</td>
<td>2.689</td>
<td>4.189</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
<td>lcd0/spi_buf_in_high_Z[7]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_x_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>13.515</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>lcd0/un1_state_1_0_a2_3/I0</td>
</tr>
<tr>
<td>14.265</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_3/F</td>
</tr>
<tr>
<td>14.768</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>lcd0/un1_state_1_0_4_1_cZ/I0</td>
</tr>
<tr>
<td>16.087</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_4_1_cZ/F</td>
</tr>
<tr>
<td>16.093</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>lcd0/un1_state_1_0_4_cZ/I3</td>
</tr>
<tr>
<td>17.332</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_4_cZ/F</td>
</tr>
<tr>
<td>18.712</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>lcd0/un1_task_x_11_sqmuxa_0/I1</td>
</tr>
<tr>
<td>19.951</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_task_x_11_sqmuxa_0/F</td>
</tr>
<tr>
<td>20.936</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>lcd0/task_x_79_1_iv_i_a2_1_cZ[1]/I3</td>
</tr>
<tr>
<td>22.167</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">lcd0/task_x_79_1_iv_i_a2_1_cZ[1]/F</td>
</tr>
<tr>
<td>22.672</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>lcd0/task_x_79_1_iv_i_3_cZ[2]/I1</td>
</tr>
<tr>
<td>23.634</td>
<td>0.962</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">lcd0/task_x_79_1_iv_i_3_cZ[2]/F</td>
</tr>
<tr>
<td>24.137</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>lcd0/N_98_i_cZ/I2</td>
</tr>
<tr>
<td>25.456</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" background: #97FFFF;">lcd0/N_98_i_cZ/F</td>
</tr>
<tr>
<td>25.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>lcd0/task_x_Z[2]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_x_Z[2]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>lcd0/task_x_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.363, 53.115%; route: 8.598, 44.066%; tC2Q: 0.550, 2.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_x_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>13.515</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>lcd0/un1_state_1_0_a2_3/I0</td>
</tr>
<tr>
<td>14.265</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_3/F</td>
</tr>
<tr>
<td>14.768</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>lcd0/un1_state_1_0_4_1_cZ/I0</td>
</tr>
<tr>
<td>16.087</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_4_1_cZ/F</td>
</tr>
<tr>
<td>16.093</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>lcd0/un1_state_1_0_4_cZ/I3</td>
</tr>
<tr>
<td>17.332</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_4_cZ/F</td>
</tr>
<tr>
<td>18.885</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>lcd0/un1_state_1_0_cZ/I1</td>
</tr>
<tr>
<td>20.123</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_cZ/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd0/un1_task_x_47_ac0_1/I2</td>
</tr>
<tr>
<td>22.100</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_task_x_47_ac0_1/F</td>
</tr>
<tr>
<td>23.092</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>lcd0/task_x_79_1_iv_0_a3_1[3]/I3</td>
</tr>
<tr>
<td>23.843</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">lcd0/task_x_79_1_iv_0_a3_1[3]/F</td>
</tr>
<tr>
<td>23.849</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>lcd0/task_x_79_1_iv_0_0[3]/I2</td>
</tr>
<tr>
<td>24.836</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">lcd0/task_x_79_1_iv_0_0[3]/F</td>
</tr>
<tr>
<td>24.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>lcd0/task_x_Z[3]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_x_Z[3]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>lcd0/task_x_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.575, 50.685%; route: 8.766, 46.404%; tC2Q: 0.550, 2.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_x_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>13.515</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>lcd0/un1_state_1_0_a2_3/I0</td>
</tr>
<tr>
<td>14.265</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_3/F</td>
</tr>
<tr>
<td>14.768</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>lcd0/un1_state_1_0_4_1_cZ/I0</td>
</tr>
<tr>
<td>16.087</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_4_1_cZ/F</td>
</tr>
<tr>
<td>16.093</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>lcd0/un1_state_1_0_4_cZ/I3</td>
</tr>
<tr>
<td>17.332</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_4_cZ/F</td>
</tr>
<tr>
<td>18.885</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>lcd0/un1_state_1_0_cZ/I1</td>
</tr>
<tr>
<td>20.123</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_cZ/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>lcd0/task_x_79_1_iv_i_m2[1]/I2</td>
</tr>
<tr>
<td>22.076</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_x_79_1_iv_i_m2[1]/F</td>
</tr>
<tr>
<td>22.579</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>lcd0/N_96_i_1_cZ/I0</td>
</tr>
<tr>
<td>23.330</td>
<td>0.751</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">lcd0/N_96_i_1_cZ/F</td>
</tr>
<tr>
<td>23.336</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>lcd0/N_96_i_cZ/I1</td>
</tr>
<tr>
<td>24.323</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">lcd0/N_96_i_cZ/F</td>
</tr>
<tr>
<td>24.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>lcd0/task_x_Z[1]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_x_Z[1]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>lcd0/task_x_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.551, 51.969%; route: 8.277, 45.038%; tC2Q: 0.550, 2.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_x_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>13.515</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>lcd0/un1_state_1_0_a2_3/I0</td>
</tr>
<tr>
<td>14.265</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_3/F</td>
</tr>
<tr>
<td>14.768</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>lcd0/un1_state_1_0_4_1_cZ/I0</td>
</tr>
<tr>
<td>16.087</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_4_1_cZ/F</td>
</tr>
<tr>
<td>16.093</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>lcd0/un1_state_1_0_4_cZ/I3</td>
</tr>
<tr>
<td>17.332</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_4_cZ/F</td>
</tr>
<tr>
<td>18.885</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>lcd0/un1_state_1_0_cZ/I1</td>
</tr>
<tr>
<td>20.123</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_cZ/F</td>
</tr>
<tr>
<td>21.133</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>lcd0/task_x_79_1_iv_i_a6[0]/I2</td>
</tr>
<tr>
<td>21.885</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_x_79_1_iv_i_a6[0]/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>lcd0/N_94_i_cZ/I0</td>
</tr>
<tr>
<td>23.856</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">lcd0/N_94_i_cZ/F</td>
</tr>
<tr>
<td>23.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>lcd0/task_x_Z[0]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_x_Z[0]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>lcd0/task_x_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.588, 47.950%; route: 8.773, 48.979%; tC2Q: 0.550, 3.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/psram_sio_out_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.491</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.998</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/I0</td>
</tr>
<tr>
<td>13.985</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/F</td>
</tr>
<tr>
<td>14.976</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][A]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/I1</td>
</tr>
<tr>
<td>15.962</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C17[3][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/F</td>
</tr>
<tr>
<td>17.739</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>lcd0/un54_0_0_a3_2/I0</td>
</tr>
<tr>
<td>19.058</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un54_0_0_a3_2/F</td>
</tr>
<tr>
<td>20.023</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>lcd0/un54_i_cZ/I2</td>
</tr>
<tr>
<td>20.986</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un54_i_cZ/F</td>
</tr>
<tr>
<td>22.389</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">lcd0/psram_sio_out_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>lcd0/psram_sio_out_Z[0]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/psram_sio_out_Z[0]</td>
</tr>
<tr>
<td>15.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>lcd0/psram_sio_out_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.514, 39.611%; route: 9.380, 57.044%; tC2Q: 0.550, 3.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/psram_sio_out_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.491</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.998</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/I0</td>
</tr>
<tr>
<td>13.985</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/F</td>
</tr>
<tr>
<td>14.976</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][A]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/I1</td>
</tr>
<tr>
<td>15.962</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C17[3][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/F</td>
</tr>
<tr>
<td>17.739</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>lcd0/un54_0_0_a3_2/I0</td>
</tr>
<tr>
<td>19.058</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un54_0_0_a3_2/F</td>
</tr>
<tr>
<td>20.023</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>lcd0/un54_i_cZ/I2</td>
</tr>
<tr>
<td>20.986</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un54_i_cZ/F</td>
</tr>
<tr>
<td>22.298</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td style=" font-weight:bold;">lcd0/psram_sio_out_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td>lcd0/psram_sio_out_Z[1]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/psram_sio_out_Z[1]</td>
</tr>
<tr>
<td>15.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[1][B]</td>
<td>lcd0/psram_sio_out_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.514, 39.830%; route: 9.290, 56.807%; tC2Q: 0.550, 3.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/psram_sio_out_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.491</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.998</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/I0</td>
</tr>
<tr>
<td>13.985</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/F</td>
</tr>
<tr>
<td>14.976</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][A]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/I1</td>
</tr>
<tr>
<td>15.962</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C17[3][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/F</td>
</tr>
<tr>
<td>17.739</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>lcd0/un54_0_0_a3_2/I0</td>
</tr>
<tr>
<td>19.058</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un54_0_0_a3_2/F</td>
</tr>
<tr>
<td>20.023</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>lcd0/un54_i_cZ/I2</td>
</tr>
<tr>
<td>20.986</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un54_i_cZ/F</td>
</tr>
<tr>
<td>22.298</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" font-weight:bold;">lcd0/psram_sio_out_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>lcd0/psram_sio_out_Z[2]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/psram_sio_out_Z[2]</td>
</tr>
<tr>
<td>15.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>lcd0/psram_sio_out_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.514, 39.830%; route: 9.290, 56.807%; tC2Q: 0.550, 3.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/psram_sio_out_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.491</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.998</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/I0</td>
</tr>
<tr>
<td>13.985</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/F</td>
</tr>
<tr>
<td>14.976</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][A]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/I1</td>
</tr>
<tr>
<td>15.962</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C17[3][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/F</td>
</tr>
<tr>
<td>17.739</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>lcd0/un54_0_0_a3_2/I0</td>
</tr>
<tr>
<td>19.058</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un54_0_0_a3_2/F</td>
</tr>
<tr>
<td>20.023</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>lcd0/un54_i_cZ/I2</td>
</tr>
<tr>
<td>20.986</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un54_i_cZ/F</td>
</tr>
<tr>
<td>21.848</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">lcd0/psram_sio_out_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>lcd0/psram_sio_out_Z[3]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/psram_sio_out_Z[3]</td>
</tr>
<tr>
<td>15.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>lcd0/psram_sio_out_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.514, 40.957%; route: 8.840, 55.585%; tC2Q: 0.550, 3.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/psram_clk_out_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.491</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.998</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/I0</td>
</tr>
<tr>
<td>13.985</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/F</td>
</tr>
<tr>
<td>14.976</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][A]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/I1</td>
</tr>
<tr>
<td>15.962</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C17[3][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/F</td>
</tr>
<tr>
<td>18.136</td>
<td>2.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>lcd0/un1_task_x_2_sqmuxa_1_i_0_2_cZ/I0</td>
</tr>
<tr>
<td>19.455</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_task_x_2_sqmuxa_1_i_0_2_cZ/F</td>
</tr>
<tr>
<td>19.461</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>lcd0/N_100_i_cZ/I1</td>
</tr>
<tr>
<td>20.448</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">lcd0/N_100_i_cZ/F</td>
</tr>
<tr>
<td>20.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">lcd0/psram_clk_out_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>lcd0/psram_clk_out_Z/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/psram_clk_out_Z</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>lcd0/psram_clk_out_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.538, 45.078%; route: 7.415, 51.130%; tC2Q: 0.550, 3.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/psram_clk_out_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.556</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/I0</td>
</tr>
<tr>
<td>13.795</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>lcd0/un52_0_a2_2_0_cZ/I1</td>
</tr>
<tr>
<td>15.127</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un52_0_a2_2_0_cZ/F</td>
</tr>
<tr>
<td>16.687</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>lcd0/un52_0_a2/I2</td>
</tr>
<tr>
<td>17.673</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un52_0_a2/F</td>
</tr>
<tr>
<td>17.680</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>lcd0/un52_i_cZ/I0</td>
</tr>
<tr>
<td>18.953</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">lcd0/un52_i_cZ/F</td>
</tr>
<tr>
<td>20.792</td>
<td>1.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">lcd0/psram_clk_out_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>lcd0/psram_clk_out_Z/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/psram_clk_out_Z</td>
</tr>
<tr>
<td>15.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>lcd0/psram_clk_out_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.122, 47.967%; route: 7.176, 48.328%; tC2Q: 0.550, 3.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_wrreq_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>lcd0/lcd_fifo_wrreq_Z/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_wrreq_Z/Q</td>
</tr>
<tr>
<td>10.214</td>
<td>3.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.un1_WrEn_cZ/I1</td>
</tr>
<tr>
<td>10.966</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/Equal.un1_WrEn_cZ/F</td>
</tr>
<tr>
<td>13.106</td>
<td>2.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C2[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/wbinnext_cry_0_0/CIN</td>
</tr>
<tr>
<td>13.174</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wbinnext_cry_0_0/COUT</td>
</tr>
<tr>
<td>13.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/wbinnext_cry_1_0/CIN</td>
</tr>
<tr>
<td>13.242</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wbinnext_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C2[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/wbinnext_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.311</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C2[2][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wbinnext_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C2[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/wbinnext_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.379</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C2[2][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wbinnext_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C3[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/wbinnext_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.448</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wbinnext_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C3[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/wbinnext_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.516</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wbinnext_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/wbinnext_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wbinnext_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C3[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/wbinnext_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.260</td>
<td>0.676</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R10C3[1][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wbinnext_cry_7_0/SUM</td>
</tr>
<tr>
<td>16.027</td>
<td>1.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/g0_2/I2</td>
</tr>
<tr>
<td>17.266</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/g0_2/F</td>
</tr>
<tr>
<td>17.272</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/g0/I0</td>
</tr>
<tr>
<td>18.546</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/g0/F</td>
</tr>
<tr>
<td>19.048</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/wfull_val_NE_i_cZ/I3</td>
</tr>
<tr>
<td>20.287</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wfull_val_NE_i_cZ/F</td>
</tr>
<tr>
<td>20.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Full_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.656, 39.435%; route: 8.136, 56.730%; tC2Q: 0.550, 3.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/spi_mode_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.556</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/I0</td>
</tr>
<tr>
<td>13.795</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>lcd0/un52_0_a2_2_0_cZ/I1</td>
</tr>
<tr>
<td>15.127</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un52_0_a2_2_0_cZ/F</td>
</tr>
<tr>
<td>16.309</td>
<td>1.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>lcd0/un1_task_x_2_sqmuxa_1_i_0_a3_2/I1</td>
</tr>
<tr>
<td>17.272</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_task_x_2_sqmuxa_1_i_0_a3_2/F</td>
</tr>
<tr>
<td>17.777</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd0/N_1247_i_cZ/I1</td>
</tr>
<tr>
<td>18.739</td>
<td>0.962</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd0/N_1247_i_cZ/F</td>
</tr>
<tr>
<td>20.584</td>
<td>1.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/spi_mode_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>lcd0/spi_mode_Z[0]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/spi_mode_Z[0]</td>
</tr>
<tr>
<td>15.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>lcd0/spi_mode_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.787, 46.365%; route: 7.302, 49.878%; tC2Q: 0.550, 3.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/spi_mode_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.556</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/I0</td>
</tr>
<tr>
<td>13.795</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>lcd0/un52_0_a2_2_0_cZ/I1</td>
</tr>
<tr>
<td>15.127</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un52_0_a2_2_0_cZ/F</td>
</tr>
<tr>
<td>16.309</td>
<td>1.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>lcd0/un1_task_x_2_sqmuxa_1_i_0_a3_2/I1</td>
</tr>
<tr>
<td>17.272</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_task_x_2_sqmuxa_1_i_0_a3_2/F</td>
</tr>
<tr>
<td>17.777</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>lcd0/N_1247_i_cZ/I1</td>
</tr>
<tr>
<td>18.739</td>
<td>0.962</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">lcd0/N_1247_i_cZ/F</td>
</tr>
<tr>
<td>20.584</td>
<td>1.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">lcd0/spi_mode_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>lcd0/spi_mode_Z[1]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/spi_mode_Z[1]</td>
</tr>
<tr>
<td>15.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>lcd0/spi_mode_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.787, 46.365%; route: 7.302, 49.878%; tC2Q: 0.550, 3.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/spi_buf_in_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo_data_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.945</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>RIGHT</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>1.243</td>
<td>0.298</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>RIGHT</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>3.534</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>lcd0/spi_buf_in_Z[3]/CLK</td>
</tr>
<tr>
<td>4.084</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">lcd0/spi_buf_in_Z[3]/Q</td>
</tr>
<tr>
<td>5.647</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_3_0/I1</td>
</tr>
<tr>
<td>6.307</td>
<td>0.660</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_3_0/COUT</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.375</td>
<td>0.068</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_4_0/COUT</td>
</tr>
<tr>
<td>6.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][B]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.444</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[2][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[0][A]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.512</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[0][B]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_7_0/CIN</td>
</tr>
<tr>
<td>6.581</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_7_0/COUT</td>
</tr>
<tr>
<td>6.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[1][A]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_8_0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_8_0/COUT</td>
</tr>
<tr>
<td>6.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[1][B]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_9_0/CIN</td>
</tr>
<tr>
<td>6.717</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_9_0/COUT</td>
</tr>
<tr>
<td>6.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[2][A]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_10_0/CIN</td>
</tr>
<tr>
<td>6.786</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[2][A]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_10_0/COUT</td>
</tr>
<tr>
<td>6.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[2][B]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_11_0/CIN</td>
</tr>
<tr>
<td>6.854</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[2][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_11_0/COUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C19[0][A]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_12_0/CIN</td>
</tr>
<tr>
<td>6.923</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_12_0/COUT</td>
</tr>
<tr>
<td>6.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C19[0][B]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_13_0/CIN</td>
</tr>
<tr>
<td>6.991</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_13_0/COUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C19[1][A]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_14_0/CIN</td>
</tr>
<tr>
<td>7.059</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_14_0/COUT</td>
</tr>
<tr>
<td>7.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C19[1][B]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_15_0/CIN</td>
</tr>
<tr>
<td>7.128</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_cry_15_0/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_i/I0</td>
</tr>
<tr>
<td>10.087</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_READ_0._SHIFT_IN_4_16_2_0.un4_lcd_fifo_data_i/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>lcd0/lcd_fifo_data_Z[0]/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo_data_Z[0]</td>
</tr>
<tr>
<td>5.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>lcd0/lcd_fifo_data_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.589</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.298, 11.495%; route: 2.293, 88.505%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.800, 42.716%; route: 3.204, 48.892%; tC2Q: 0.550, 8.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/state_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.556</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/I0</td>
</tr>
<tr>
<td>13.795</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>lcd0/un52_0_a2_2_0_cZ/I1</td>
</tr>
<tr>
<td>15.127</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un52_0_a2_2_0_cZ/F</td>
</tr>
<tr>
<td>17.089</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>lcd0/state_ns_i_0_a2[0]/I0</td>
</tr>
<tr>
<td>18.320</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">lcd0/state_ns_i_0_a2[0]/F</td>
</tr>
<tr>
<td>18.832</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>lcd0/N_1108_i_cZ/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">lcd0/N_1108_i_cZ/F</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">lcd0/state_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>lcd0/state_Z[2]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/state_Z[2]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>lcd0/state_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.332, 51.905%; route: 6.244, 44.202%; tC2Q: 0.550, 3.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/state_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.556</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/I0</td>
</tr>
<tr>
<td>13.795</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>lcd0/un52_0_a2_2_0_cZ/I1</td>
</tr>
<tr>
<td>15.127</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un52_0_a2_2_0_cZ/F</td>
</tr>
<tr>
<td>17.089</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>lcd0/state_ns_i_0_a2[0]/I0</td>
</tr>
<tr>
<td>18.320</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">lcd0/state_ns_i_0_a2[0]/F</td>
</tr>
<tr>
<td>18.832</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>lcd0/state_ns_0_a3_0_a2[1]/I0</td>
</tr>
<tr>
<td>19.819</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">lcd0/state_ns_0_a3_0_a2[1]/F</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">lcd0/state_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>lcd0/state_Z[1]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/state_Z[1]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>lcd0/state_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.080, 51.031%; route: 6.244, 45.005%; tC2Q: 0.550, 3.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/state_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.556</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/I0</td>
</tr>
<tr>
<td>13.795</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_0_0_a2_1_o2/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>lcd0/un52_0_a2_2_0_cZ/I1</td>
</tr>
<tr>
<td>15.127</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">lcd0/un52_0_a2_2_0_cZ/F</td>
</tr>
<tr>
<td>17.089</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>lcd0/state_ns_i_0_a2[0]/I0</td>
</tr>
<tr>
<td>18.320</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">lcd0/state_ns_i_0_a2[0]/F</td>
</tr>
<tr>
<td>18.832</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>lcd0/N_1105_i_cZ/I0</td>
</tr>
<tr>
<td>19.819</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">lcd0/N_1105_i_cZ/F</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">lcd0/state_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>lcd0/state_Z[0]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/state_Z[0]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>lcd0/state_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.080, 51.031%; route: 6.244, 45.005%; tC2Q: 0.550, 3.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/state_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>lcd0/state_Z[1]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">lcd0/state_Z[1]/Q</td>
</tr>
<tr>
<td>7.885</td>
<td>1.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>lcd0/task_state_ns_0_0_o2_1_0_o3[37]/I0</td>
</tr>
<tr>
<td>9.204</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_0_o2_1_0_o3[37]/F</td>
</tr>
<tr>
<td>11.022</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd0/task_state_ns_0_0_i_o2[22]/I0</td>
</tr>
<tr>
<td>12.260</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_0_i_o2[22]/F</td>
</tr>
<tr>
<td>13.833</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>lcd0/task_state_ns_i_0_0_a3_0[7]/I1</td>
</tr>
<tr>
<td>15.152</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_0_a3_0[7]/F</td>
</tr>
<tr>
<td>15.159</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>lcd0/task_state_ns_i_0_0_0_cZ[7]/I1</td>
</tr>
<tr>
<td>16.478</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_0_0_cZ[7]/F</td>
</tr>
<tr>
<td>17.443</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td>lcd0/task_state_ns_i_0_0_1_cZ[7]/I3</td>
</tr>
<tr>
<td>18.429</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_0_1_cZ[7]/F</td>
</tr>
<tr>
<td>18.436</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/N_141_i_cZ/I3</td>
</tr>
<tr>
<td>19.674</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">lcd0/N_141_i_cZ/F</td>
</tr>
<tr>
<td>19.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.420, 54.042%; route: 5.760, 41.952%; tC2Q: 0.550, 4.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_x_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>lcd0/task_x_Z[1]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[1]/Q</td>
</tr>
<tr>
<td>9.633</td>
<td>3.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>lcd0/task_state_ns_0_i_0_o2_1[10]/I1</td>
</tr>
<tr>
<td>10.385</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_i_0_o2_1[10]/F</td>
</tr>
<tr>
<td>11.363</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>lcd0/task_state_ns_0_i_0_a2[17]/I0</td>
</tr>
<tr>
<td>12.682</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_i_0_a2[17]/F</td>
</tr>
<tr>
<td>13.654</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>lcd0/task_state_ns_i_0_i_o2_1_cZ[9]/I2</td>
</tr>
<tr>
<td>14.405</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2_1_cZ[9]/F</td>
</tr>
<tr>
<td>14.411</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>lcd0/task_state_ns_i_0_i_o2_3_cZ[9]/I3</td>
</tr>
<tr>
<td>15.161</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2_3_cZ[9]/F</td>
</tr>
<tr>
<td>15.664</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd0/task_state_ns_i_0_i_o2[9]/I3</td>
</tr>
<tr>
<td>16.902</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2[9]/F</td>
</tr>
<tr>
<td>17.874</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>lcd0/task_state_ns_i_0_i[11]/I0</td>
</tr>
<tr>
<td>19.193</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i[11]/F</td>
</tr>
<tr>
<td>19.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>lcd0/task_state_Z[11]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[11]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>lcd0/task_state_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.128, 46.259%; route: 6.570, 49.590%; tC2Q: 0.550, 4.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_x_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>lcd0/task_x_Z[1]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[1]/Q</td>
</tr>
<tr>
<td>9.633</td>
<td>3.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>lcd0/task_state_ns_0_i_0_o2_1[10]/I1</td>
</tr>
<tr>
<td>10.385</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_i_0_o2_1[10]/F</td>
</tr>
<tr>
<td>11.363</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>lcd0/task_state_ns_0_i_0_a2[17]/I0</td>
</tr>
<tr>
<td>12.682</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_i_0_a2[17]/F</td>
</tr>
<tr>
<td>13.654</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>lcd0/task_state_ns_i_0_i_o2_1_cZ[9]/I2</td>
</tr>
<tr>
<td>14.405</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2_1_cZ[9]/F</td>
</tr>
<tr>
<td>14.411</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>lcd0/task_state_ns_i_0_i_o2_3_cZ[9]/I3</td>
</tr>
<tr>
<td>15.161</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2_3_cZ[9]/F</td>
</tr>
<tr>
<td>15.664</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd0/task_state_ns_i_0_i_o2[9]/I3</td>
</tr>
<tr>
<td>16.895</td>
<td>1.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2[9]/F</td>
</tr>
<tr>
<td>17.400</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>lcd0/task_state_ns_i_0_i_1_cZ[9]/I1</td>
</tr>
<tr>
<td>18.151</td>
<td>0.751</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_1_cZ[9]/F</td>
</tr>
<tr>
<td>18.158</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd0/task_state_ns_i_0_i_cZ[9]/I3</td>
</tr>
<tr>
<td>19.144</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_cZ[9]/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd0/task_state_Z[9]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[9]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd0/task_state_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.540, 49.547%; route: 6.109, 46.286%; tC2Q: 0.550, 4.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/Q</td>
</tr>
<tr>
<td>7.866</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/m35_0_cZ/I2</td>
</tr>
<tr>
<td>9.139</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/m35_0_cZ/F</td>
</tr>
<tr>
<td>9.646</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_axb_0_lofx_I3_cZ/I0</td>
</tr>
<tr>
<td>10.877</td>
<td>1.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_axb_0_lofx_I3_cZ/F</td>
</tr>
<tr>
<td>11.380</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_0_0/I3</td>
</tr>
<tr>
<td>12.040</td>
<td>0.660</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_0_0/COUT</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C6[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_1_0/CIN</td>
</tr>
<tr>
<td>12.108</td>
<td>0.068</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_1_0/COUT</td>
</tr>
<tr>
<td>12.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_2_0/CIN</td>
</tr>
<tr>
<td>12.177</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_2_0/COUT</td>
</tr>
<tr>
<td>12.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C6[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_3_0/CIN</td>
</tr>
<tr>
<td>12.245</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_3_0/COUT</td>
</tr>
<tr>
<td>12.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_4_0/CIN</td>
</tr>
<tr>
<td>12.921</td>
<td>0.676</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/wcnt_sub_0_cry_4_0/SUM</td>
</tr>
<tr>
<td>14.283</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/i41_mux_i_N_7L11_N_5L8_cZ/S0</td>
</tr>
<tr>
<td>14.885</td>
<td>0.602</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/i41_mux_i_N_7L11_N_5L8_cZ/O</td>
</tr>
<tr>
<td>15.882</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/i41_mux_i_N_7L11/I1</td>
</tr>
<tr>
<td>17.113</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/i41_mux_i_N_7L11/F</td>
</tr>
<tr>
<td>17.616</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/i41_mux_i_cZ/I0</td>
</tr>
<tr>
<td>18.935</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo/fifo_inst/i41_mux_i_cZ/F</td>
</tr>
<tr>
<td>18.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Almost_Full_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.198, 55.410%; route: 5.242, 40.356%; tC2Q: 0.550, 4.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_x_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/psram_sio_out_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>lcd0/task_x_Z[1]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[1]/Q</td>
</tr>
<tr>
<td>8.856</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>lcd0/task_x_79_1_iv_0_o2_3[3]/I1</td>
</tr>
<tr>
<td>10.175</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/task_x_79_1_iv_0_o2_3[3]/F</td>
</tr>
<tr>
<td>11.160</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_8[0]/I0</td>
</tr>
<tr>
<td>12.123</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_8[0]/F</td>
</tr>
<tr>
<td>12.628</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_a3_13_0[0]/I1</td>
</tr>
<tr>
<td>13.946</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_a3_13_0[0]/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_2_cZ[0]/I2</td>
</tr>
<tr>
<td>15.184</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_2_cZ[0]/F</td>
</tr>
<tr>
<td>15.687</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_10_cZ[0]/I3</td>
</tr>
<tr>
<td>16.673</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_10_cZ[0]/F</td>
</tr>
<tr>
<td>17.658</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>lcd0/N_79_i_cZ/I2</td>
</tr>
<tr>
<td>18.897</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">lcd0/N_79_i_cZ/F</td>
</tr>
<tr>
<td>18.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">lcd0/psram_sio_out_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>lcd0/psram_sio_out_Z[0]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/psram_sio_out_Z[0]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>lcd0/psram_sio_out_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.056, 54.479%; route: 5.346, 41.275%; tC2Q: 0.550, 4.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_x_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>lcd0/task_x_Z[1]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[1]/Q</td>
</tr>
<tr>
<td>9.633</td>
<td>3.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>lcd0/task_state_ns_0_i_0_o2_1[10]/I1</td>
</tr>
<tr>
<td>10.385</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_i_0_o2_1[10]/F</td>
</tr>
<tr>
<td>11.363</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>lcd0/task_state_ns_0_i_0_a2[17]/I0</td>
</tr>
<tr>
<td>12.682</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_i_0_a2[17]/F</td>
</tr>
<tr>
<td>13.654</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>lcd0/task_state_ns_i_0_i_o2_1_cZ[9]/I2</td>
</tr>
<tr>
<td>14.405</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2_1_cZ[9]/F</td>
</tr>
<tr>
<td>14.411</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>lcd0/task_state_ns_i_0_i_o2_3_cZ[9]/I3</td>
</tr>
<tr>
<td>15.161</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2_3_cZ[9]/F</td>
</tr>
<tr>
<td>15.664</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd0/task_state_ns_i_0_i_o2[9]/I3</td>
</tr>
<tr>
<td>16.902</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i_o2[9]/F</td>
</tr>
<tr>
<td>17.888</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd0/task_state_ns_i_0_i[8]/I0</td>
</tr>
<tr>
<td>18.874</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_i[8]/F</td>
</tr>
<tr>
<td>18.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd0/task_state_Z[8]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[8]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>lcd0/task_state_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.796, 44.828%; route: 6.583, 50.918%; tC2Q: 0.550, 4.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_x_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>lcd0/task_x_Z[2]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>33</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">lcd0/task_x_Z[2]/Q</td>
</tr>
<tr>
<td>8.496</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2[0]/I1</td>
</tr>
<tr>
<td>9.727</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2[0]/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>lcd0/task_state_ns_0_i_0_o2[10]/I0</td>
</tr>
<tr>
<td>11.560</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_i_0_o2[10]/F</td>
</tr>
<tr>
<td>11.574</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>lcd0/task_state_ns_i_0_a2_1_0_a2[1]/I0</td>
</tr>
<tr>
<td>12.325</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_a2_1_0_a2[1]/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>lcd0/task_state_ns_i_0_0_a2[13]/I0</td>
</tr>
<tr>
<td>14.061</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_0_0_a2[13]/F</td>
</tr>
<tr>
<td>15.843</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>lcd0/task_state_ns_0_0_0_0_cZ[12]/I1</td>
</tr>
<tr>
<td>16.594</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_0_0_0_cZ[12]/F</td>
</tr>
<tr>
<td>17.559</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>lcd0/task_state_ns_0_0_0[12]/I3</td>
</tr>
<tr>
<td>18.797</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_0_0[12]/F</td>
</tr>
<tr>
<td>18.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>lcd0/task_state_Z[12]/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[12]</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>lcd0/task_state_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.042, 47.010%; route: 6.260, 48.710%; tC2Q: 0.550, 4.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo_wrreq_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd0/task_state_Z[7]/CLK</td>
</tr>
<tr>
<td>6.495</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[7]/Q</td>
</tr>
<tr>
<td>8.065</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>lcd0/psram_sio_out_140_u_i_0_o2_7[0]/I0</td>
</tr>
<tr>
<td>9.051</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">lcd0/psram_sio_out_140_u_i_0_o2_7[0]/F</td>
</tr>
<tr>
<td>11.218</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>lcd0/un1_state_1_0_a2_6_a2_0_o2/I0</td>
</tr>
<tr>
<td>12.491</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">lcd0/un1_state_1_0_a2_6_a2_0_o2/F</td>
</tr>
<tr>
<td>12.998</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/I0</td>
</tr>
<tr>
<td>13.985</td>
<td>0.986</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">lcd0/PSRAM_RESET_0.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2/F</td>
</tr>
<tr>
<td>14.976</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][A]</td>
<td>lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/I1</td>
</tr>
<tr>
<td>15.962</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C17[3][A]</td>
<td style=" background: #97FFFF;">lcd0/un1_lcd_fifo_wrreq_2_sqmuxa_1_i_a3_0_a2_2_a2_0_o2/F</td>
</tr>
<tr>
<td>17.555</td>
<td>1.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>lcd0/lcd_fifo_wrreq_18_f0_0_0_0/I1</td>
</tr>
<tr>
<td>18.794</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo_wrreq_18_f0_0_0_0/F</td>
</tr>
<tr>
<td>18.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_wrreq_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>15.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>lcd0/lcd_fifo_wrreq_Z/CLK</td>
</tr>
<tr>
<td>15.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo_wrreq_Z</td>
</tr>
<tr>
<td>15.265</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>lcd0/lcd_fifo_wrreq_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.471, 42.579%; route: 6.828, 53.141%; tC2Q: 0.550, 4.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>lcd0/lcd_fifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[1]/Q</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI15</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>5.905</td>
<td>0.092</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.400, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>lcd0/lcd_fifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[1]/Q</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI13</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>5.905</td>
<td>0.092</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.400, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>lcd0/lcd_fifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[1]/Q</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI10</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>5.905</td>
<td>0.092</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.400, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>lcd0/lcd_fifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[1]/Q</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>5.905</td>
<td>0.092</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.400, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>lcd0/lcd_fifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[1]/Q</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI14</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>5.905</td>
<td>0.092</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.400, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>lcd0/lcd_fifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[1]/Q</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>5.905</td>
<td>0.092</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.400, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>lcd0/lcd_fifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[1]/Q</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>5.905</td>
<td>0.092</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.400, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>lcd0/lcd_fifo_data_Z[1]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_data_Z[1]/Q</td>
</tr>
<tr>
<td>6.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>5.905</td>
<td>0.092</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.400, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z/Q</td>
</tr>
<tr>
<td>6.502</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/mem_mem_0_1/ADA11</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_1/CLKA</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td>5.890</td>
<td>0.077</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>lcd0/lcd_fifo/fifo_inst/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.289, 41.984%; tC2Q: 0.400, 58.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.rq1_wptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.rq2_wptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.rq1_wptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.rq1_wptr_Z[1]_Z/Q</td>
</tr>
<tr>
<td>1.488</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.rq2_wptr_Z[1]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.rq2_wptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.rq2_wptr_Z[1]_Z</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.rq2_wptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 40.967%; tC2Q: 0.400, 59.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[4]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[4]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[4]_Z/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[4]_Z/Q</td>
</tr>
<tr>
<td>6.497</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[4]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[4]_Z/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[4]_Z</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[4]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/Q</td>
</tr>
<tr>
<td>6.497</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/Q</td>
</tr>
<tr>
<td>6.497</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_r_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_r_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.999</td>
<td>49.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>50.812</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>78</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>50.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_r_Z[0]/CLK</td>
</tr>
<tr>
<td>51.212</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_r_Z[0]/Q</td>
</tr>
<tr>
<td>51.496</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_r_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.999</td>
<td>49.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>50.812</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>78</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>50.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_r_Z[1]/CLK</td>
</tr>
<tr>
<td>50.812</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/reset_r_Z[1]</td>
</tr>
<tr>
<td>50.812</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_r_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 41.692%; tC2Q: 0.400, 58.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[34]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[34]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>lcd0/task_state_Z[34]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[34]/Q</td>
</tr>
<tr>
<td>6.216</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>lcd0/N_97_i_cZ/I3</td>
</tr>
<tr>
<td>6.662</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">lcd0/N_97_i_cZ/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[34]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>lcd0/task_state_Z[34]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[34]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>lcd0/task_state_Z[34]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.565%; route: 0.003, 0.334%; tC2Q: 0.400, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo_wrreq_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo_wrreq_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>lcd0/lcd_fifo_wrreq_Z/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_wrreq_Z/Q</td>
</tr>
<tr>
<td>6.217</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>lcd0/lcd_fifo_wrreq_18_f0_0_0_0/I2</td>
</tr>
<tr>
<td>6.664</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">lcd0/lcd_fifo_wrreq_18_f0_0_0_0/F</td>
</tr>
<tr>
<td>6.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo_wrreq_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>lcd0/lcd_fifo_wrreq_Z/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo_wrreq_Z</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>lcd0/lcd_fifo_wrreq_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/cur_line_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/cur_line_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>lcd0/cur_line_Z[3]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">lcd0/cur_line_Z[3]/Q</td>
</tr>
<tr>
<td>6.217</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>lcd0/cur_line_5_cZ[3]/I1</td>
</tr>
<tr>
<td>6.664</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">lcd0/cur_line_5_cZ[3]/F</td>
</tr>
<tr>
<td>6.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">lcd0/cur_line_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>lcd0/cur_line_Z[3]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/cur_line_Z[3]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>lcd0/cur_line_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[28]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[28]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd0/task_state_Z[28]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[28]/Q</td>
</tr>
<tr>
<td>6.217</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd0/task_state_ns_0_0[28]/I3</td>
</tr>
<tr>
<td>6.664</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_0[28]/F</td>
</tr>
<tr>
<td>6.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[28]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd0/task_state_Z[28]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[28]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd0/task_state_Z[28]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[29]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[29]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd0/task_state_Z[29]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[29]/Q</td>
</tr>
<tr>
<td>6.217</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd0/task_state_ns_0_0[29]/I3</td>
</tr>
<tr>
<td>6.664</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_0[29]/F</td>
</tr>
<tr>
<td>6.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[29]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd0/task_state_Z[29]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[29]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd0/task_state_Z[29]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[24]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[24]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>lcd0/task_state_Z[24]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[24]/Q</td>
</tr>
<tr>
<td>6.217</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>lcd0/task_state_ns_0_0[24]/I3</td>
</tr>
<tr>
<td>6.664</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_0[24]/F</td>
</tr>
<tr>
<td>6.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[24]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>lcd0/task_state_Z[24]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[24]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>lcd0/task_state_Z[24]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[36]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[36]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd0/task_state_Z[36]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[36]/Q</td>
</tr>
<tr>
<td>6.217</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd0/task_state_ns_i_i[36]/I3</td>
</tr>
<tr>
<td>6.664</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_i_i[36]/F</td>
</tr>
<tr>
<td>6.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[36]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd0/task_state_Z[36]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[36]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>lcd0/task_state_Z[36]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[27]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[27]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>lcd0/task_state_Z[27]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[27]/Q</td>
</tr>
<tr>
<td>6.217</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>lcd0/task_state_ns_0_0[27]/I3</td>
</tr>
<tr>
<td>6.664</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">lcd0/task_state_ns_0_0[27]/F</td>
</tr>
<tr>
<td>6.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[27]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>lcd0/task_state_Z[27]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[27]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>lcd0/task_state_Z[27]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/task_state_Z[32]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/task_state_Z[32]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>lcd0/task_state_Z[32]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[32]/Q</td>
</tr>
<tr>
<td>6.217</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>lcd0/N_101_i_cZ/I3</td>
</tr>
<tr>
<td>6.664</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">lcd0/N_101_i_cZ/F</td>
</tr>
<tr>
<td>6.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">lcd0/task_state_Z[32]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>lcd0/task_state_Z[32]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/task_state_Z[32]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>lcd0/task_state_Z[32]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.478%; route: 0.004, 0.500%; tC2Q: 0.400, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/cur_line_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/cur_line_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>lcd0/cur_line_Z[6]/CLK</td>
</tr>
<tr>
<td>6.213</td>
<td>0.400</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">lcd0/cur_line_Z[6]/Q</td>
</tr>
<tr>
<td>6.219</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>lcd0/cur_line_5_cZ[6]/I2</td>
</tr>
<tr>
<td>6.665</td>
<td>0.446</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">lcd0/cur_line_5_cZ[6]/F</td>
</tr>
<tr>
<td>6.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">lcd0/cur_line_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.813</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>lcd0/cur_line_Z[6]/CLK</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/cur_line_Z[6]</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>lcd0/cur_line_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.446, 52.390%; route: 0.006, 0.665%; tC2Q: 0.400, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[5]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.757</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[5]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[5]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[5]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[5]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.265, 80.460%; tC2Q: 0.550, 19.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[4]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.757</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[4]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[4]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[4]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[4]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.265, 80.460%; tC2Q: 0.550, 19.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.757</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[3]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.265, 80.460%; tC2Q: 0.550, 19.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.757</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[1]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[1]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.265, 80.460%; tC2Q: 0.550, 19.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 80.409%; tC2Q: 0.550, 19.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[1]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[1]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[1]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[1]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 80.409%; tC2Q: 0.550, 19.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin[0]/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin[0]</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 80.409%; tC2Q: 0.550, 19.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[2]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[2]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[2]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[2]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[2]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 80.409%; tC2Q: 0.550, 19.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[6]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[6]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[6]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[6]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[6]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 80.409%; tC2Q: 0.550, 19.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[2]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[2]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[2]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[2]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[2]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 80.409%; tC2Q: 0.550, 19.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>2.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[7]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 80.409%; tC2Q: 0.550, 19.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.746</td>
<td>2.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C3[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 80.378%; tC2Q: 0.550, 19.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.746</td>
<td>2.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 80.378%; tC2Q: 0.550, 19.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.746</td>
<td>2.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 80.378%; tC2Q: 0.550, 19.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.746</td>
<td>2.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 80.378%; tC2Q: 0.550, 19.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>2.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[6]/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[6]</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.246, 80.327%; tC2Q: 0.550, 19.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>2.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.246, 80.327%; tC2Q: 0.550, 19.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.731</td>
<td>2.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.238, 80.275%; tC2Q: 0.550, 19.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.731</td>
<td>2.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.238, 80.275%; tC2Q: 0.550, 19.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.731</td>
<td>2.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.238, 80.275%; tC2Q: 0.550, 19.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.711</td>
<td>2.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[10]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 80.134%; tC2Q: 0.550, 19.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.711</td>
<td>2.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[10]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 80.134%; tC2Q: 0.550, 19.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.546</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[9]/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[9]</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.054, 78.876%; tC2Q: 0.550, 21.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[8]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.546</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[8]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[8]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[8]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[8]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.054, 78.876%; tC2Q: 0.550, 21.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[10]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.493</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>3.541</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[10]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[10]_Z/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[10]_Z</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[10]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.048, 78.831%; tC2Q: 0.550, 21.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[0]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[0]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[0]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[0]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[0]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 70.474%; tC2Q: 0.400, 29.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[9]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 70.474%; tC2Q: 0.400, 29.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[9]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 70.474%; tC2Q: 0.400, 29.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Almost_Full_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Almost_Full_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 72.059%; tC2Q: 0.400, 27.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[8]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[8]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[8]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[8]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[8]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 72.059%; tC2Q: 0.400, 27.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[5]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[5]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[5]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[5]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[5]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 72.059%; tC2Q: 0.400, 27.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 72.059%; tC2Q: 0.400, 27.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[6]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.244</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[6]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[6]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[6]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[6]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 72.093%; tC2Q: 0.400, 27.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.244</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[7]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 72.093%; tC2Q: 0.400, 27.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[6]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.248</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[6]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[6]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[6]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[6]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 72.180%; tC2Q: 0.400, 27.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[5]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.248</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[5]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[5]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[5]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[5]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 72.180%; tC2Q: 0.400, 27.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.248</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[7]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 72.180%; tC2Q: 0.400, 27.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.248</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 72.180%; tC2Q: 0.400, 27.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.250</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Full_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Full_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 72.214%; tC2Q: 0.400, 27.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[9]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.250</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[9]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[9]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[9]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[9]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 72.214%; tC2Q: 0.400, 27.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[6]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[6]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[6]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[6]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[6]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 75.958%; tC2Q: 0.400, 24.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>1.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_fast_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.287, 76.285%; tC2Q: 0.400, 23.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>1.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq2_rptr_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.287, 76.285%; tC2Q: 0.400, 23.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>1.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wq1_rptr_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.287, 76.285%; tC2Q: 0.400, 23.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.501</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[0]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 76.332%; tC2Q: 0.400, 23.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.504</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 76.379%; tC2Q: 0.400, 23.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.504</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[1][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[4]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 76.379%; tC2Q: 0.400, 23.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.504</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wptr_Z[7]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 76.379%; tC2Q: 0.400, 23.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.504</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[8]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 76.379%; tC2Q: 0.400, 23.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.811</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/reset_w_Z[1]/Q</td>
</tr>
<tr>
<td>2.508</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[2][B]</td>
<td style=" font-weight:bold;">lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.813</td>
<td>tCL</td>
<td>FF</td>
<td>164</td>
<td>PLL_R</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>-3.987</td>
<td>0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z</td>
</tr>
<tr>
<td>-3.969</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C2[2][B]</td>
<td>lcd0/lcd_fifo/fifo_inst/Equal.wbin_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 76.436%; tC2Q: 0.400, 23.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_high_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_high_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_high_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_high_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_high_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_high_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_high_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_high_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_high_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_high_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_high_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_high_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_Z[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_Z[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_Z[4]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd0/spi_buf_in_high_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>5.945</td>
<td>0.945</td>
<td>tCL</td>
<td>FF</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.952</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>6.256</td>
<td>0.304</td>
<td>tINS</td>
<td>FF</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>8.599</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>lcd0/spi_buf_in_high_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.810</td>
<td>0.811</td>
<td>tCL</td>
<td>RR</td>
<td>pll0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKIN</td>
</tr>
<tr>
<td>11.068</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>lcd0/sclk_gated/dqce_inst/CLKOUT</td>
</tr>
<tr>
<td>12.788</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>lcd0/spi_buf_in_high_Z[7]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>164</td>
<td>SYS_CLK_80M</td>
<td>-10.191</td>
<td>0.007</td>
</tr>
<tr>
<td>78</td>
<td>LCD_PCLK_c</td>
<td>0.954</td>
<td>2.361</td>
</tr>
<tr>
<td>63</td>
<td>reset_r[1]</td>
<td>45.584</td>
<td>3.611</td>
</tr>
<tr>
<td>50</td>
<td>reset_w[1]</td>
<td>1.936</td>
<td>2.265</td>
</tr>
<tr>
<td>37</td>
<td>task_state[1]</td>
<td>-6.713</td>
<td>2.610</td>
</tr>
<tr>
<td>36</td>
<td>task_x[3]</td>
<td>-8.218</td>
<td>2.433</td>
</tr>
<tr>
<td>34</td>
<td>state[2]</td>
<td>-4.727</td>
<td>2.584</td>
</tr>
<tr>
<td>34</td>
<td>task_x[1]</td>
<td>-9.254</td>
<td>3.541</td>
</tr>
<tr>
<td>33</td>
<td>task_x[2]</td>
<td>-8.642</td>
<td>2.761</td>
</tr>
<tr>
<td>32</td>
<td>N_353</td>
<td>-0.141</td>
<td>3.009</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C12</td>
<td>0.639</td>
</tr>
<tr>
<td>R5C13</td>
<td>0.556</td>
</tr>
<tr>
<td>R7C10</td>
<td>0.528</td>
</tr>
<tr>
<td>R4C6</td>
<td>0.528</td>
</tr>
<tr>
<td>R7C8</td>
<td>0.514</td>
</tr>
<tr>
<td>R7C9</td>
<td>0.514</td>
</tr>
<tr>
<td>R7C14</td>
<td>0.514</td>
</tr>
<tr>
<td>R5C5</td>
<td>0.514</td>
</tr>
<tr>
<td>R7C13</td>
<td>0.500</td>
</tr>
<tr>
<td>R4C12</td>
<td>0.500</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SYS_CLK -period 41.666 -waveform {0 20.833} [get_ports {SYS_CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PSRAM_CLK -period 13.888 -waveform {0 6.944} [get_ports {PSRAM_CLK}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 7.5 -max -add_delay [get_ports {PSRAM_SIO[0]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 2.5 -min -add_delay [get_ports {PSRAM_SIO[0]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 7.5 -max -add_delay [get_ports {PSRAM_SIO[1]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 2.5 -min -add_delay [get_ports {PSRAM_SIO[1]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 7.5 -max -add_delay [get_ports {PSRAM_SIO[2]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 2.5 -min -add_delay [get_ports {PSRAM_SIO[2]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 7.5 -max -add_delay [get_ports {PSRAM_SIO[3]}]</td>
</tr>
<tr>
<td>TC_INPUT_DELAY</td>
<td>Actived</td>
<td>set_input_delay -clock PSRAM_CLK 2.5 -min -add_delay [get_ports {PSRAM_SIO[3]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_CEn}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_CEn}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_SIO[0]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_SIO[0]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_SIO[1]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_SIO[1]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_SIO[2]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_SIO[2]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK 4 -max -add_delay [get_ports {PSRAM_SIO[3]}]</td>
</tr>
<tr>
<td>TC_OUTPUT_DELAY</td>
<td>Actived</td>
<td>set_output_delay -clock PSRAM_CLK -1.5 -min -add_delay [get_ports {PSRAM_SIO[3]}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
