Analysis & Synthesis report for moxingji
Sun Mar 22 20:09:21 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |moxingji|weikong:inst|shixu:inst|fstate
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated
 16. Parameter Settings for User Entity Instance: sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 22 20:09:21 2020        ;
; Quartus II Version                 ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                      ; moxingji                                     ;
; Top-level Entity Name              ; moxingji                                     ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 329                                          ;
;     Total combinational functions  ; 311                                          ;
;     Dedicated logic registers      ; 78                                           ;
; Total registers                    ; 78                                           ;
; Total pins                         ; 54                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,048                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C8        ;                    ;
; Top-level entity name                                        ; moxingji           ; moxingji           ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; 2.运算器/exp_alu.vhd             ; yes             ; User VHDL File                     ; D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd       ;
; 3.存储器/代码/cunchuqi.vhd       ; yes             ; User VHDL File                     ; D:/quartus/大二下/计算机系统基础实验/模型机2/3.存储器/代码/cunchuqi.vhd ;
; 显示/mod6.vhd                    ; yes             ; User VHDL File                     ; D:/quartus/大二下/计算机系统基础实验/模型机2/显示/mod6.vhd              ;
; 显示/guazai.vhd                  ; yes             ; User VHDL File                     ; D:/quartus/大二下/计算机系统基础实验/模型机2/显示/guazai.vhd            ;
; 4.数据通路/Block1.bdf            ; yes             ; User Block Diagram/Schematic File  ; D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf      ;
; 5.6微控/shixu.vhd                ; yes             ; User VHDL File                     ; D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/shixu.vhd          ;
; 5.6微控/ROM.vhd                  ; yes             ; User VHDL File                     ; D:/quartus/大二下/计算机系统基础实验/模型机2/5.6微控/ROM.vhd            ;
; sjtl.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/quartus/大二下/计算机系统基础实验/模型机2/sjtl.bdf                   ;
; xianshi.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/quartus/大二下/计算机系统基础实验/模型机2/xianshi.bdf                ;
; weikong.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/quartus/大二下/计算机系统基础实验/模型机2/weikong.bdf                ;
; moxingji.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/quartus/大二下/计算机系统基础实验/模型机2/moxingji.bdf               ;
; 74273.bdf                        ; yes             ; Megafunction                       ; d:/quartus/libraries/others/maxplus2/74273.bdf                          ;
; 74244.bdf                        ; yes             ; Megafunction                       ; d:/quartus/libraries/others/maxplus2/74244.bdf                          ;
; 7474.bdf                         ; yes             ; Megafunction                       ; d:/quartus/libraries/others/maxplus2/7474.bdf                           ;
; LPM_RAM_IO.tdf                   ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf                       ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altram.inc                           ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_mux.inc                          ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_decode.inc                       ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/aglobal90.inc                        ;
; altram.tdf                       ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altram.tdf                           ;
; memmodes.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/others/maxplus2/memmodes.inc                       ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altsyncram.inc                       ;
; altqpram.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altqpram.inc                         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altsyncram.tdf                       ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/stratix_ram_block.inc                ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/a_rdenreg.inc                        ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altrom.inc                           ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altdpram.inc                         ;
; db/altsyncram_9p91.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/quartus/大二下/计算机系统基础实验/模型机2/db/altsyncram_9p91.tdf     ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 329   ;
;                                             ;       ;
; Total combinational functions               ; 311   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 179   ;
;     -- 3 input functions                    ; 74    ;
;     -- <=2 input functions                  ; 58    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 269   ;
;     -- arithmetic mode                      ; 42    ;
;                                             ;       ;
; Total registers                             ; 78    ;
;     -- Dedicated logic registers            ; 78    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 54    ;
; Total memory bits                           ; 2048  ;
; Maximum fan-out node                        ; CLR   ;
; Maximum fan-out                             ; 37    ;
; Total fan-out                               ; 1426  ;
; Average fan-out                             ; 3.16  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |moxingji                                          ; 311 (0)           ; 78 (0)       ; 2048        ; 0            ; 0       ; 0         ; 54   ; 0            ; |moxingji                                                                                                          ; work         ;
;    |sjtl:inst1|                                    ; 178 (0)           ; 40 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|sjtl:inst1                                                                                               ; work         ;
;       |Block1:inst|                                ; 19 (0)            ; 16 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|sjtl:inst1|Block1:inst                                                                                   ; work         ;
;          |cunchuqi:inst|                           ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|sjtl:inst1|Block1:inst|cunchuqi:inst                                                                     ; work         ;
;          |lpm_ram_io:inst13|                       ; 1 (1)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|sjtl:inst1|Block1:inst|lpm_ram_io:inst13                                                                 ; work         ;
;             |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_9p91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated ; work         ;
;       |exp_alu:inst1|                              ; 159 (159)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|sjtl:inst1|exp_alu:inst1                                                                                 ; work         ;
;    |weikong:inst|                                  ; 84 (4)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst                                                                                             ; work         ;
;       |74273:inst13|                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|74273:inst13                                                                                ; work         ;
;       |74273:inst3|                                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|74273:inst3                                                                                 ; work         ;
;       |74273:inst4|                                ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|74273:inst4                                                                                 ; work         ;
;       |74273:inst5|                                ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|74273:inst5                                                                                 ; work         ;
;       |7474:inst18|                                ; 8 (8)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|7474:inst18                                                                                 ; work         ;
;       |7474:inst19|                                ; 8 (8)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|7474:inst19                                                                                 ; work         ;
;       |7474:inst20|                                ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|7474:inst20                                                                                 ; work         ;
;       |rom:inst1|                                  ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|rom:inst1                                                                                   ; work         ;
;       |shixu:inst|                                 ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|weikong:inst|shixu:inst                                                                                  ; work         ;
;    |xianshi:inst2|                                 ; 49 (0)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|xianshi:inst2                                                                                            ; work         ;
;       |guazai:inst|                                ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|xianshi:inst2|guazai:inst                                                                                ; work         ;
;       |mod6:inst1|                                 ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |moxingji|xianshi:inst2|mod6:inst1                                                                                 ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; ./ram_in.mif ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |moxingji|weikong:inst|shixu:inst|fstate                                                                    ;
+--------------+--------------+--------------+------------+------------+------------+--------------+------------+-------------+
; Name         ; fstate.s_st3 ; fstate.s_st4 ; fstate.st3 ; fstate.st2 ; fstate.st4 ; fstate.s_st2 ; fstate.st1 ; fstate.idle ;
+--------------+--------------+--------------+------------+------------+------------+--------------+------------+-------------+
; fstate.idle  ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0          ; 0           ;
; fstate.st1   ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1          ; 1           ;
; fstate.s_st2 ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0          ; 1           ;
; fstate.st4   ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0          ; 1           ;
; fstate.st2   ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0          ; 1           ;
; fstate.st3   ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0          ; 1           ;
; fstate.s_st4 ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0          ; 1           ;
; fstate.s_st3 ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0          ; 1           ;
+--------------+--------------+--------------+------------+------------+------------+--------------+------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; xianshi:inst2|guazai:inst|min[0]                    ; xianshi:inst2|guazai:inst|weixuans[5]~18 ; yes                    ;
; xianshi:inst2|guazai:inst|min[1]                    ; xianshi:inst2|guazai:inst|weixuans[5]~18 ; yes                    ;
; xianshi:inst2|guazai:inst|min[2]                    ; xianshi:inst2|guazai:inst|weixuans[5]~18 ; yes                    ;
; xianshi:inst2|guazai:inst|min[3]                    ; xianshi:inst2|guazai:inst|weixuans[5]~18 ; yes                    ;
; xianshi:inst2|guazai:inst|weixuans[5]               ; GND                                      ; yes                    ;
; xianshi:inst2|guazai:inst|weixuans[4]               ; GND                                      ; yes                    ;
; xianshi:inst2|guazai:inst|weixuans[3]               ; GND                                      ; yes                    ;
; xianshi:inst2|guazai:inst|weixuans[2]               ; GND                                      ; yes                    ;
; xianshi:inst2|guazai:inst|weixuans[1]               ; GND                                      ; yes                    ;
; xianshi:inst2|guazai:inst|weixuans[0]               ; GND                                      ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; sjtl:inst1|exp_alu:inst1|bus_Reg~36                    ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; weikong:inst|74273:inst4|18            ; Stuck at GND due to stuck port data_in      ;
; weikong:inst|74273:inst3|18            ; Stuck at GND due to stuck port data_in      ;
; sjtl:inst1|exp_alu:inst1|r4[0..7]      ; Stuck at GND due to stuck port clock_enable ;
; weikong:inst|74273:inst5|15            ; Merged with weikong:inst|74273:inst5|19     ;
; weikong:inst|74273:inst3|16            ; Merged with weikong:inst|74273:inst3|19     ;
; Total Number of Removed Registers = 12 ;                                             ;
+----------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+-----------------------------+---------------------------+-----------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                          ;
+-----------------------------+---------------------------+-----------------------------------------------------------------+
; weikong:inst|74273:inst4|18 ; Stuck at GND              ; sjtl:inst1|exp_alu:inst1|r4[0], sjtl:inst1|exp_alu:inst1|r4[1], ;
;                             ; due to stuck port data_in ; sjtl:inst1|exp_alu:inst1|r4[2], sjtl:inst1|exp_alu:inst1|r4[3], ;
;                             ;                           ; sjtl:inst1|exp_alu:inst1|r4[4], sjtl:inst1|exp_alu:inst1|r4[5], ;
;                             ;                           ; sjtl:inst1|exp_alu:inst1|r4[6], sjtl:inst1|exp_alu:inst1|r4[7]  ;
+-----------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 38    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 32:1               ; 2 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |moxingji|weikong:inst|74273:inst4|19         ;
; 32:1               ; 2 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |moxingji|weikong:inst|74273:inst4|16         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |moxingji|xianshi:inst2|guazai:inst|min[2]~15 ;
; 20:1               ; 7 bits    ; 91 LEs        ; 70 LEs               ; 21 LEs                 ; No         ; |moxingji|sjtl:inst1|exp_alu:inst1|bus_Reg[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13 ;
+------------------------+--------------+-----------------------------------------------+
; Parameter Name         ; Value        ; Type                                          ;
+------------------------+--------------+-----------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                ;
; LPM_WIDTHAD            ; 8            ; Signed Integer                                ;
; LPM_NUMWORDS           ; 256          ; Signed Integer                                ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                       ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                       ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                       ;
; LPM_FILE               ; ./ram_in.mif ; Untyped                                       ;
; USE_EAB                ; ON           ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                ;
+------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 22 20:09:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off moxingji -c moxingji
Info: Found 2 design units, including 1 entities, in source file 2.运算器/exp_alu.vhd
    Info: Found design unit 1: exp_alu-rtl
    Info: Found entity 1: exp_alu
Info: Found 2 design units, including 1 entities, in source file 3.存储器/代码/cunchuqi.vhd
    Info: Found design unit 1: cunchuqi-rtl
    Info: Found entity 1: cunchuqi
Info: Found 2 design units, including 1 entities, in source file 显示/mod6.vhd
    Info: Found design unit 1: mod6-exam
    Info: Found entity 1: mod6
Info: Found 2 design units, including 1 entities, in source file 显示/guazai.vhd
    Info: Found design unit 1: guazai-guazais
    Info: Found entity 1: guazai
Info: Found 1 design units, including 1 entities, in source file 4.数据通路/Block1.bdf
    Info: Found entity 1: Block1
Info: Found 2 design units, including 1 entities, in source file 5.6微控/shixu.vhd
    Info: Found design unit 1: shixu-BEHAVIOR
    Info: Found entity 1: shixu
Info: Found 2 design units, including 1 entities, in source file 5.6微控/ROM.vhd
    Info: Found design unit 1: rom-SYN
    Info: Found entity 1: rom
Info: Found 1 design units, including 1 entities, in source file sjtl.bdf
    Info: Found entity 1: sjtl
Info: Found 1 design units, including 1 entities, in source file xianshi.bdf
    Info: Found entity 1: xianshi
Info: Found 1 design units, including 1 entities, in source file weikong.bdf
    Info: Found entity 1: weikong
Info: Found 1 design units, including 1 entities, in source file moxingji.bdf
    Info: Found entity 1: moxingji
Info: Elaborating entity "moxingji" for the top level hierarchy
Info: Elaborating entity "weikong" for hierarchy "weikong:inst"
Info: Elaborating entity "shixu" for hierarchy "weikong:inst|shixu:inst"
Info: Elaborating entity "74273" for hierarchy "weikong:inst|74273:inst5"
Info: Elaborated megafunction instantiation "weikong:inst|74273:inst5"
Info: Elaborating entity "rom" for hierarchy "weikong:inst|rom:inst1"
Info: Elaborating entity "74244" for hierarchy "weikong:inst|74244:inst21"
Info: Elaborated megafunction instantiation "weikong:inst|74244:inst21"
Info: Elaborating entity "7474" for hierarchy "weikong:inst|7474:inst19"
Info: Elaborated megafunction instantiation "weikong:inst|7474:inst19"
Info: Elaborating entity "sjtl" for hierarchy "sjtl:inst1"
Info: Elaborating entity "Block1" for hierarchy "sjtl:inst1|Block1:inst"
Info: Elaborating entity "cunchuqi" for hierarchy "sjtl:inst1|Block1:inst|cunchuqi:inst"
Info: Elaborating entity "LPM_RAM_IO" for hierarchy "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13"
Info: Elaborated megafunction instantiation "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13"
Info: Instantiated megafunction "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13" with the following parameter:
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "./ram_in.mif"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
Info: Elaborating entity "altram" for hierarchy "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13|altram:sram", which is child of megafunction instantiation "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13"
Info: Elaborating entity "altsyncram" for hierarchy "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9p91.tdf
    Info: Found entity 1: altsyncram_9p91
Info: Elaborating entity "altsyncram_9p91" for hierarchy "sjtl:inst1|Block1:inst|LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated"
Info: Elaborating entity "exp_alu" for hierarchy "sjtl:inst1|exp_alu:inst1"
Info: Elaborating entity "xianshi" for hierarchy "xianshi:inst2"
Info: Elaborating entity "guazai" for hierarchy "xianshi:inst2|guazai:inst"
Warning (10492): VHDL Process Statement warning at guazai.vhd(22): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at guazai.vhd(25): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at guazai.vhd(28): signal "ar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at guazai.vhd(31): signal "ar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at guazai.vhd(34): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at guazai.vhd(37): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at guazai.vhd(39): signal "min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at guazai.vhd(18): inferring latch(es) for signal or variable "weixuans", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at guazai.vhd(18): inferring latch(es) for signal or variable "min", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "min[0]" at guazai.vhd(18)
Info (10041): Inferred latch for "min[1]" at guazai.vhd(18)
Info (10041): Inferred latch for "min[2]" at guazai.vhd(18)
Info (10041): Inferred latch for "min[3]" at guazai.vhd(18)
Info (10041): Inferred latch for "weixuans[0]" at guazai.vhd(18)
Info (10041): Inferred latch for "weixuans[1]" at guazai.vhd(18)
Info (10041): Inferred latch for "weixuans[2]" at guazai.vhd(18)
Info (10041): Inferred latch for "weixuans[3]" at guazai.vhd(18)
Info (10041): Inferred latch for "weixuans[4]" at guazai.vhd(18)
Info (10041): Inferred latch for "weixuans[5]" at guazai.vhd(18)
Info: Elaborating entity "mod6" for hierarchy "xianshi:inst2|mod6:inst1"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "weikong:inst|74244:inst21|36" feeding internal logic into a wire
    Warning: Converted tri-state buffer "weikong:inst|74244:inst21|1" feeding internal logic into a wire
    Warning: Converted tri-state buffer "weikong:inst|74244:inst21|6" feeding internal logic into a wire
    Warning: Converted tri-state buffer "weikong:inst|74244:inst21|10" feeding internal logic into a wire
    Warning: Converted tri-state buffer "weikong:inst|74244:inst21|11" feeding internal logic into a wire
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "sjtl:inst1|exp_alu:inst1|d[7]" to the node "sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "sjtl:inst1|exp_alu:inst1|d[6]" to the node "sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "sjtl:inst1|exp_alu:inst1|d[5]" to the node "sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "sjtl:inst1|exp_alu:inst1|d[4]" to the node "sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "sjtl:inst1|exp_alu:inst1|d[3]" to the node "sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "sjtl:inst1|exp_alu:inst1|d[2]" to the node "sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "sjtl:inst1|exp_alu:inst1|d[1]" to the node "sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "sjtl:inst1|exp_alu:inst1|d[0]" to the node "sjtl:inst1|Block1:inst|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_9p91:auto_generated|q_a[0]" into an OR gate
Warning: Latch xianshi:inst2|guazai:inst|min[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal xianshi:inst2|mod6:inst1|ex[2]
Warning: Latch xianshi:inst2|guazai:inst|min[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal xianshi:inst2|mod6:inst1|ex[2]
Warning: Latch xianshi:inst2|guazai:inst|min[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal xianshi:inst2|mod6:inst1|ex[2]
Warning: Latch xianshi:inst2|guazai:inst|min[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal xianshi:inst2|mod6:inst1|ex[2]
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "weikong:inst|7474:inst19|9" is converted into an equivalent circuit using register "weikong:inst|7474:inst19|9~_emulated" and latch "weikong:inst|7474:inst19|9~latch"
    Warning (13310): Register "weikong:inst|7474:inst19|10" is converted into an equivalent circuit using register "weikong:inst|7474:inst19|10~_emulated" and latch "weikong:inst|7474:inst19|10~latch"
    Warning (13310): Register "weikong:inst|7474:inst18|9" is converted into an equivalent circuit using register "weikong:inst|7474:inst18|9~_emulated" and latch "weikong:inst|7474:inst18|9~latch"
    Warning (13310): Register "weikong:inst|7474:inst18|10" is converted into an equivalent circuit using register "weikong:inst|7474:inst18|10~_emulated" and latch "weikong:inst|7474:inst18|10~latch"
    Warning (13310): Register "weikong:inst|7474:inst20|9" is converted into an equivalent circuit using register "weikong:inst|7474:inst20|9~_emulated" and latch "weikong:inst|7474:inst20|9~latch"
Info: Implemented 411 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 38 output pins
    Info: Implemented 349 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 262 megabytes
    Info: Processing ended: Sun Mar 22 20:09:21 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


