v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 47200 45200 1 0 0 asic-nmos-1.sym
{
T 48600 46000 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 46000 5 10 1 1 0 0 1
refdes=M1
T 47900 46000 5 8 1 1 0 0 1
model-name=nmos4
T 47100 45800 5 8 1 0 0 0 1
w=3u
T 47100 45500 5 8 1 0 0 0 1
l=0.8u
}
C 47200 44100 1 0 0 asic-nmos-1.sym
{
T 48600 44900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 44900 5 10 1 1 0 0 1
refdes=M2
T 47900 44900 5 8 1 1 0 0 1
model-name=nmos4
T 47100 44700 5 8 1 0 0 0 1
w=3u
T 47100 44400 5 8 1 0 0 0 1
l=0.8u
}
C 44300 46900 1 0 0 asic-pmos-1.sym
{
T 45700 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 44600 47700 5 10 1 1 0 0 1
refdes=M3
T 45000 47700 5 8 1 1 0 0 1
model-name=pmos4
T 44100 47500 5 8 1 0 0 0 1
w=10u
T 44300 47200 5 8 1 0 0 0 1
l=0.8u
}
C 46300 46900 1 0 0 asic-pmos-1.sym
{
T 47700 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46600 47700 5 10 1 1 0 0 1
refdes=M4
T 47000 47700 5 8 1 1 0 0 1
model-name=pmos4
T 46100 47500 5 8 1 0 0 0 1
w=10u
T 46300 47200 5 8 1 0 0 0 1
l=0.8u
}
N 44900 46900 44900 46800 4
N 46900 46800 46900 46900 4
N 44900 47900 44900 48100 4
N 46900 48100 46900 47900 4
N 47800 45200 47800 45100 4
N 45000 47400 45600 47400 4
N 47600 47400 47000 47400 4
N 47900 44600 48300 44600 4
N 47900 45700 48300 45700 4
C 48200 46900 1 0 0 asic-pmos-1.sym
{
T 49600 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 48500 47700 5 10 1 1 0 0 1
refdes=M5
T 48900 47700 5 8 1 1 0 0 1
model-name=pmos4
T 48000 47500 5 8 1 0 0 0 1
w=10u
T 48200 47200 5 8 1 0 0 0 1
l=0.8u
}
C 50200 46900 1 0 0 asic-pmos-1.sym
{
T 51600 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50500 47700 5 10 1 1 0 0 1
refdes=M6
T 50900 47700 5 8 1 1 0 0 1
model-name=pmos4
T 50000 47500 5 8 1 0 0 0 1
w=10u
T 50200 47200 5 8 1 0 0 0 1
l=0.8u
}
N 48800 46900 48800 46800 4
N 50800 46800 50800 46900 4
N 48800 47900 48800 48100 4
N 50800 48100 50800 47900 4
N 48200 47400 48100 47400 4
N 50200 47400 50100 47400 4
N 48900 47400 49500 47400 4
N 51500 47400 50900 47400 4
C 47200 43000 1 0 0 asic-nmos-1.sym
{
T 48600 43800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 43800 5 10 1 1 0 0 1
refdes=M7
T 47900 43800 5 8 1 1 0 0 1
model-name=nmos4
T 47100 43600 5 8 1 0 0 0 1
w=3u
T 47100 43300 5 8 1 0 0 0 1
l=0.8u
}
C 47200 41900 1 0 0 asic-nmos-1.sym
{
T 48600 42700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 42700 5 10 1 1 0 0 1
refdes=M8
T 47900 42700 5 8 1 1 0 0 1
model-name=nmos4
T 47100 42500 5 8 1 0 0 0 1
w=3u
T 47100 42200 5 8 1 0 0 0 1
l=0.8u
}
N 47800 43000 47800 42900 4
N 47900 42400 48300 42400 4
N 47900 43500 48300 43500 4
N 47800 44100 47800 44000 4
N 47900 49100 47900 48100 4
N 46100 45700 46100 46700 4
N 44200 47400 44300 47400 4
N 44200 47400 44200 46700 4
N 44200 46700 46100 46700 4
N 46200 44600 46200 47400 4
N 46200 47400 46300 47400 4
N 48100 47400 48100 46700 4
N 48100 46700 46300 46700 4
N 46300 43500 46300 46700 4
N 46400 42400 46400 46600 4
N 50100 47400 50100 46600 4
N 46400 46600 50100 46600 4
N 47800 40900 47800 41900 4
N 44900 48100 50800 48100 4
N 47800 46200 47800 46800 4
T 51700 40900 9 16 1 0 0 0 1
4-input NAND Gate
T 50300 40400 9 10 1 0 0 0 1
4i_nand.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54100 40400 9 10 1 0 0 0 1
2
T 54200 40100 9 10 1 0 0 0 1
Facundo J Ferrer
N 51500 47400 51500 48800 4
N 51500 48800 47900 48800 4
N 45600 47400 45600 48800 4
N 47600 47400 47600 48800 4
N 49500 47400 49500 48800 4
N 45600 48800 47900 48800 4
N 48300 41200 48300 45700 4
N 48300 41200 47800 41200 4
N 44900 46800 51600 46800 4
N 45200 42400 47200 42400 4
N 45200 43500 47200 43500 4
N 45200 44600 47200 44600 4
N 45200 45700 47200 45700 4
C 47700 40600 1 0 0 gnd-1.sym
C 44600 45600 1 0 0 in-1.sym
{
T 44600 45900 5 10 0 0 0 0 1
device=INPUT
T 44600 45900 5 10 1 1 0 0 1
refdes=in1
}
C 44600 44500 1 0 0 in-1.sym
{
T 44600 44800 5 10 0 0 0 0 1
device=INPUT
T 44600 44800 5 10 1 1 0 0 1
refdes=in2
}
C 44600 43400 1 0 0 in-1.sym
{
T 44600 43700 5 10 0 0 0 0 1
device=INPUT
T 44600 43700 5 10 1 1 0 0 1
refdes=in3
}
C 44600 42300 1 0 0 in-1.sym
{
T 44600 42600 5 10 0 0 0 0 1
device=INPUT
T 44600 42600 5 10 1 1 0 0 1
refdes=in4
}
C 47800 49700 1 270 0 in-1.sym
{
T 48100 49700 5 10 0 0 270 0 1
device=INPUT
T 48100 49700 5 10 1 1 270 0 1
refdes=Vdd
}
C 51600 46700 1 0 0 out-1.sym
{
T 51600 47000 5 10 0 0 0 0 1
device=OUTPUT
T 51600 47000 5 10 1 1 0 0 1
refdes=out1
}
