// Seed: 1527536758
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    output tri id_6,
    output wand id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wire id_10
);
  assign id_6 = id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output wire id_2,
    input uwire id_3,
    output wand id_4,
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri0 id_12,
    output wor id_13
);
  always @(id_10) begin : LABEL_0
    $unsigned(21);
    ;
  end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_13,
      id_9,
      id_13,
      id_13,
      id_11,
      id_3,
      id_12
  );
endmodule
