================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Sep 02 11:50:23 +08 2024
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         vitis_test
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-2-i


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              20985
FF:               15609
DSP:              52
BRAM:             36
URAM:             0
SRL:              763


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 3.778       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------+-------+-------+-----+------+------+-----+--------+--------+---------+-------------------------+---------------------------------------------------------------------------------+
| Name                                                 | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl   | Latency | Variable                | Source                                                                          |
+------------------------------------------------------+-------+-------+-----+------+------+-----+--------+--------+---------+-------------------------+---------------------------------------------------------------------------------+
| inst                                                 | 20985 | 15609 | 52  | 36   |      |     |        |        |         |                         |                                                                                 |
|   Loop_VITIS_LOOP_148_1_proc8_U0                     | 927   | 265   |     |      |      |     |        |        |         |                         |                                                                                 |
|     (Loop_VITIS_LOOP_148_1_proc8_U0)                 | 129   | 96    |     |      |      |     |        |        |         |                         |                                                                                 |
|     flow_control_loop_pipe_U                         | 14    | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|     fpext_32ns_64_2_no_dsp_1_U1                      | 757   | 100   |     |      |      |     |        |        |         |                         |                                                                                 |
|       (fpext_32ns_64_2_no_dsp_1_U1)                  |       | 100   |     |      |      |     |        |        |         |                         |                                                                                 |
|     regslice_both_input_stream_V_data_V_U            | 27    | 68    |     |      |      |     |        |        |         |                         |                                                                                 |
|   Loop_VITIS_LOOP_171_3_proc9_U0                     | 179   | 133   |     |      |      |     |        |        |         |                         |                                                                                 |
|     (Loop_VITIS_LOOP_171_3_proc9_U0)                 | 27    | 60    |     |      |      |     |        |        |         |                         |                                                                                 |
|     flow_control_loop_pipe_U                         | 14    | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|     regslice_both_output_stream_V_data_V_U           | 132   | 66    |     |      |      |     |        |        |         |                         |                                                                                 |
|     regslice_both_output_stream_V_last_V_U           | 6     | 6     |     |      |      |     |        |        |         |                         |                                                                                 |
|   Loop_VITIS_LOOP_77_1_proc_U0                       | 65    | 42    |     |      |      |     |        |        |         |                         |                                                                                 |
|     (Loop_VITIS_LOOP_77_1_proc_U0)                   | 33    | 41    |     |      |      |     |        |        |         |                         |                                                                                 |
|     flow_control_loop_pipe_U                         | 32    | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|   batch_norm_out_0_V_U                               | 112   | 56    |     | 6    |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_s2p                             |       |       |     |      |      |     |        | auto   | 1       | batch_norm_out_0_V      | vitis_test/nnet/core.cpp:141                                                    |
|   batch_norm_out_1_V_U                               | 217   | 152   |     |      |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_s2p                             |       |       |     |      |      |     |        | auto   | 1       | batch_norm_out_1_V      | vitis_test/nnet/core.cpp:145                                                    |
|   batch_normalization_0_U0                           | 5557  | 4390  | 3   |      |      |     |        |        |         |                         |                                                                                 |
|     (batch_normalization_0_U0)                       | 971   | 224   | 2   |      |      |     |        |        |         |                         |                                                                                 |
|     batch_norm_0_beta_V_U                            |       | 17    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | batch_norm_0_beta_V     |                                                                                 |
|     batch_norm_0_gamma_V_U                           |       | 19    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | batch_norm_0_gamma_V    |                                                                                 |
|     batch_norm_0_mean_V_U                            |       | 13    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | batch_norm_0_mean_V     |                                                                                 |
|     batch_norm_0_variance_V_U                        |       | 11    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | batch_norm_0_variance_V |                                                                                 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U22               | 1579  | 1195  |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op dsqrt                                  |       |       |     |      |      |     |        | fabric | 20      | d                       | vitis_test/nnet/core.cpp:48                                                     |
|     flow_control_loop_delay_pipe_U                   | 64    | 2     |     |      |      |     |        |        |         |                         |                                                                                 |
|     frp_pipeline_valid_U                             | 9     | 80    |     |      |      |     |        |        |         |                         |                                                                                 |
|     mul_43s_19ns_62_1_1_U24                          | 57    |       | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |       |     |      |      |     |        | auto   | 0       | r_V_8                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     pf_output_r_d0_U                                 | 187   | 12    |     |      |      |     |        |        |         |                         |                                                                                 |
|     sdiv_43s_24s_43_47_1_U23                         | 2691  | 2817  |     |      |      |     |        |        |         |                         |                                                                                 |
|       (sdiv_43s_24s_43_47_1_U23)                     | 1081  | 48    |     |      |      |     |        |        |         |                         |                                                                                 |
|   batch_normalization_1_U0                           | 5411  | 4345  | 3   |      |      |     |        |        |         |                         |                                                                                 |
|     (batch_normalization_1_U0)                       | 816   | 166   | 2   |      |      |     |        |        |         |                         |                                                                                 |
|     batch_norm_1_beta_V_U                            | 45    | 18    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | batch_norm_1_beta_V     |                                                                                 |
|     batch_norm_1_mean_V_U                            | 10    | 19    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | batch_norm_1_mean_V     |                                                                                 |
|     batch_norm_1_variance_V_U                        |       | 18    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | batch_norm_1_variance_V |                                                                                 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U44               | 1590  | 1213  |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op dsqrt                                  |       |       |     |      |      |     |        | fabric | 20      | d                       | vitis_test/nnet/core.cpp:103                                                    |
|     flow_control_loop_delay_pipe_U                   | 24    | 2     |     |      |      |     |        |        |         |                         |                                                                                 |
|     frp_pipeline_valid_U                             | 9     | 80    |     |      |      |     |        |        |         |                         |                                                                                 |
|     mul_43s_20ns_63_1_1_U46                          | 67    |       | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |       |     |      |      |     |        | auto   | 0       | r_V_5                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     pf_output_r_d0_U                                 | 159   | 12    |     |      |      |     |        |        |         |                         |                                                                                 |
|     sdiv_43s_24s_43_47_1_U45                         | 2691  | 2817  |     |      |      |     |        |        |         |                         |                                                                                 |
|       (sdiv_43s_24s_43_47_1_U45)                     | 1081  | 48    |     |      |      |     |        |        |         |                         |                                                                                 |
|   control_s_axi_U                                    | 25    | 27    |     |      |      |     |        |        |         |                         |                                                                                 |
|   conv1d_0_U0                                        | 356   | 159   | 3   |      |      |     |        |        |         |                         |                                                                                 |
|     (conv1d_0_U0)                                    | 71    | 123   |     |      |      |     |        |        |         |                         |                                                                                 |
|     conv1d_0_biases_V_U                              | 77    | 17    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | conv1d_0_biases_V       |                                                                                 |
|     conv1d_0_weights_V_2_0_U                         | 1     | 18    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | conv1d_0_weights_V_2_0  |                                                                                 |
|     flow_control_loop_pipe_U                         | 95    | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|     mul_mul_24s_18s_42_4_1_U12                       | 55    |       | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273              | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     mul_mul_24s_18s_42_4_1_U13                       | 1     |       | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_16           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     mul_mul_24s_18s_42_4_1_U14                       | 66    |       | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_17           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|   conv1d_out_0_V_U                                   | 28    | 6     |     | 6    |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_1p                              |       |       |     |      |      |     |        | auto   | 1       | conv1d_out_0_V          | vitis_test/nnet/core.cpp:140                                                    |
|   dense_0_U0                                         | 260   | 119   | 1   | 18   |      |     |        |        |         |                         |                                                                                 |
|     (dense_0_U0)                                     | 36    | 101   |     |      |      |     |        |        |         |                         |                                                                                 |
|     dense_0_biases_V_U                               | 96    | 17    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | dense_0_biases_V        |                                                                                 |
|     dense_0_weights_V_U                              | 8     |       |     | 18   |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto   | 1       | dense_0_weights_V       |                                                                                 |
|     flow_control_loop_pipe_U                         | 61    | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|     mul_mul_24s_18s_42_4_1_U39                       | 60    |       | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |       |     |      |      |     |        | dsp48  | 3       | r_V_2                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|   dense_1_U0                                         | 6629  | 5558  | 42  |      |      |     |        |        |         |                         |                                                                                 |
|     (dense_1_U0)                                     | 198   | 402   |     |      |      |     |        |        |         |                         |                                                                                 |
|     dexp_64ns_64ns_64_13_full_dsp_1_U114             | 1825  | 999   | 26  |      |      |     |        |        |         |                         |                                                                                 |
|       (dexp_64ns_64ns_64_13_full_dsp_1_U114)         |       | 31    |     |      |      |     |        |        |         |                         |                                                                                 |
|     grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233     | 551   | 1011  | 16  |      |      |     |        |        |         |                         |                                                                                 |
|       (grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233) | 96    | 544   |     |      |      |     |        |        |         |                         |                                                                                 |
|       dense_1_biases_V_U                             | 61    | 18    |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_biases_V        |                                                                                 |
|       dense_1_weights_V_0_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_0     |                                                                                 |
|       dense_1_weights_V_10_U                         |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_10    |                                                                                 |
|       dense_1_weights_V_11_U                         |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_11    |                                                                                 |
|       dense_1_weights_V_12_U                         |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_12    |                                                                                 |
|       dense_1_weights_V_13_U                         |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_13    |                                                                                 |
|       dense_1_weights_V_14_U                         |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_14    |                                                                                 |
|       dense_1_weights_V_15_U                         | 1     | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_15    |                                                                                 |
|       dense_1_weights_V_1_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_1     |                                                                                 |
|       dense_1_weights_V_2_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_2     |                                                                                 |
|       dense_1_weights_V_3_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_3     |                                                                                 |
|       dense_1_weights_V_4_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_4     |                                                                                 |
|       dense_1_weights_V_5_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_5     |                                                                                 |
|       dense_1_weights_V_6_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_6     |                                                                                 |
|       dense_1_weights_V_7_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_7     |                                                                                 |
|       dense_1_weights_V_8_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_8     |                                                                                 |
|       dense_1_weights_V_9_U                          |       | 1     |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto   | 1       | dense_1_weights_V_9     |                                                                                 |
|       flow_control_loop_pipe_sequential_init_U       | 11    | 2     |     |      |      |     |        |        |         |                         |                                                                                 |
|       mul_mul_24s_19s_43_4_1_U55                     | 30    | 26    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273              | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U56                     |       | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_1            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U57                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_2            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U58                     | 28    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_3            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U59                     | 24    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_4            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U60                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_5            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U61                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_6            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U62                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_7            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U63                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_8            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U64                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_9            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U65                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_10           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U66                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_11           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U67                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_12           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U68                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_13           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U69                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_14           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       mul_mul_24s_19s_43_4_1_U70                     | 25    | 27    | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |       |     |      |      |     |        | dsp48  | 3       | mul_ln1273_15           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|     grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291     | 202   | 143   |     |      |      |     |        |        |         |                         |                                                                                 |
|       (grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291) | 166   | 141   |     |      |      |     |        |        |         |                         |                                                                                 |
|       flow_control_loop_pipe_sequential_init_U       | 36    | 2     |     |      |      |     |        |        |         |                         |                                                                                 |
|     grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298     | 3853  | 3003  |     |      |      |     |        |        |         |                         |                                                                                 |
|       (grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298) | 1235  | 285   |     |      |      |     |        |        |         |                         |                                                                                 |
|       flow_control_loop_pipe_sequential_init_U       | 23    | 2     |     |      |      |     |        |        |         |                         |                                                                                 |
|       sdiv_42ns_24s_42_46_1_U110                     | 2595  | 2716  |     |      |      |     |        |        |         |                         |                                                                                 |
|         (sdiv_42ns_24s_42_46_1_U110)                 | 112   | 90    |     |      |      |     |        |        |         |                         |                                                                                 |
|   dense_out_0_V_U                                    | 75    | 29    |     |      |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_1p                              |       |       |     |      |      |     |        | auto   | 1       | dense_out_0_V           | vitis_test/nnet/core.cpp:144                                                    |
|   flatten_out_0_V_U                                  | 7     | 6     |     | 3    |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_1p                              |       |       |     |      |      |     |        | auto   | 1       | flatten_out_0_V         | vitis_test/nnet/core.cpp:143                                                    |
|   input_V_0_U                                        | 632   | 153   |     |      |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_s2p                             |       |       |     |      |      |     |        | auto   | 1       | input_V_0               | vitis_test/nnet/core.cpp:137                                                    |
|   max_pool_out_0_V_U                                 | 5     | 6     |     | 3    |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_1p                              |       |       |     |      |      |     |        | auto   | 1       | max_pool_out_0_V        | vitis_test/nnet/core.cpp:142                                                    |
|   max_pooling1d_0_U0                                 | 76    | 34    |     |      |      |     |        |        |         |                         |                                                                                 |
|     (max_pooling1d_0_U0)                             | 19    | 33    |     |      |      |     |        |        |         |                         |                                                                                 |
|   output_V_U                                         | 424   | 129   |     |      |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_s2p                             |       |       |     |      |      |     |        | auto   | 1       | output_V                | vitis_test/nnet/core.cpp:138                                                    |
+------------------------------------------------------+-------+-------+-----+------+------+-----+--------+--------+---------+-------------------------+---------------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 29.74% | OK     |
| FD                                                        | 50%       | 11.06% | OK     |
| LUTRAM+SRL                                                | 25%       | 5.14%  | OK     |
| CARRY8                                                    | 25%       | 16.72% | OK     |
| MUXF7                                                     | 15%       | 1.51%  | OK     |
| DSP                                                       | 80%       | 14.44% | OK     |
| RAMB/FIFO                                                 | 80%       | 8.33%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 11.38% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 128    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                                                                                 | ENDPOINT PIN                                                                                                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                                                                                |                                                                                                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.222 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[56]/D |           13 |          2 |          3.729 |          3.405 |        0.324 |
| Path2 | 6.223 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[54]/D |           13 |          2 |          3.728 |          3.405 |        0.323 |
| Path3 | 6.235 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[55]/D |           13 |          2 |          3.716 |          3.392 |        0.324 |
| Path4 | 6.249 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[48]/D |           12 |          2 |          3.702 |          3.383 |        0.319 |
| Path5 | 6.250 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[46]/D |           12 |          2 |          3.701 |          3.383 |        0.318 |
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[56]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[56]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[56]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[54]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[56]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[55]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[48]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[46]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/gesture_model_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/gesture_model_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/gesture_model_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/gesture_model_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/gesture_model_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/gesture_model_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


