
TP_Autoradio_Nelven_Hugo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ff8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08008188  08008188  00009188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084c8  080084c8  0000a3e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084c8  080084c8  000094c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084d0  080084d0  0000a3e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084d0  080084d0  000094d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084d4  080084d4  000094d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003e4  20000000  080084d8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007bd0  200003e4  080088bc  0000a3e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007fb4  080088bc  0000afb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a3e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d5e9  00000000  00000000  0000a414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004614  00000000  00000000  000279fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001918  00000000  00000000  0002c018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000135d  00000000  00000000  0002d930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af50  00000000  00000000  0002ec8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001db05  00000000  00000000  00059bdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffff7  00000000  00000000  000776e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001776d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007180  00000000  00000000  0017771c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0017e89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003e4 	.word	0x200003e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008170 	.word	0x08008170

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003e8 	.word	0x200003e8
 80001cc:	08008170 	.word	0x08008170

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80005a0:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	4a18      	ldr	r2, [pc, #96]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005a6:	8911      	ldrh	r1, [r2, #8]
 80005a8:	2201      	movs	r2, #1
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 f944 	bl	8001838 <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 80005b0:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005b2:	68db      	ldr	r3, [r3, #12]
 80005b4:	4a14      	ldr	r2, [pc, #80]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005b6:	8a11      	ldrh	r1, [r2, #16]
 80005b8:	2200      	movs	r2, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f001 f93c 	bl	8001838 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005c0:	2001      	movs	r0, #1
 80005c2:	f000 fe09 	bl	80011d8 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 80005c6:	4b10      	ldr	r3, [pc, #64]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005c8:	68db      	ldr	r3, [r3, #12]
 80005ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005cc:	8a11      	ldrh	r1, [r2, #16]
 80005ce:	2201      	movs	r2, #1
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 f931 	bl	8001838 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005d6:	2001      	movs	r0, #1
 80005d8:	f000 fdfe 	bl	80011d8 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 80005dc:	2120      	movs	r1, #32
 80005de:	200a      	movs	r0, #10
 80005e0:	f000 f814 	bl	800060c <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 80005e4:	2100      	movs	r1, #0
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 f810 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 80005ec:	2100      	movs	r1, #0
 80005ee:	2001      	movs	r0, #1
 80005f0:	f000 f80c 	bl	800060c <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 80005f4:	2100      	movs	r1, #0
 80005f6:	2012      	movs	r0, #18
 80005f8:	f000 f808 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 80005fc:	2100      	movs	r1, #0
 80005fe:	2013      	movs	r0, #19
 8000600:	f000 f804 	bl	800060c <MCP23S17_WriteRegister>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000000 	.word	0x20000000

0800060c <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	71fb      	strb	r3, [r7, #7]
 8000618:	4613      	mov	r3, r2
 800061a:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800061e:	7c9b      	ldrb	r3, [r3, #18]
 8000620:	b25b      	sxtb	r3, r3
 8000622:	005b      	lsls	r3, r3, #1
 8000624:	b25b      	sxtb	r3, r3
 8000626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800062a:	b25b      	sxtb	r3, r3
 800062c:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 800062e:	733b      	strb	r3, [r7, #12]
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	737b      	strb	r3, [r7, #13]
 8000634:	79bb      	ldrb	r3, [r7, #6]
 8000636:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000638:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4a0d      	ldr	r2, [pc, #52]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800063e:	8911      	ldrh	r1, [r2, #8]
 8000640:	2200      	movs	r2, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f001 f8f8 	bl	8001838 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800064a:	6818      	ldr	r0, [r3, #0]
 800064c:	f107 010c 	add.w	r1, r7, #12
 8000650:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000654:	2203      	movs	r2, #3
 8000656:	f002 fd16 	bl	8003086 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 800065a:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	4a05      	ldr	r2, [pc, #20]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 8000660:	8911      	ldrh	r1, [r2, #8]
 8000662:	2201      	movs	r2, #1
 8000664:	4618      	mov	r0, r3
 8000666:	f001 f8e7 	bl	8001838 <HAL_GPIO_WritePin>
}
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000000 	.word	0x20000000

08000678 <MCP23S17_SetAllPinsHigh>:

    return rxData[2];
}

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 800067c:	21ff      	movs	r1, #255	@ 0xff
 800067e:	2012      	movs	r0, #18
 8000680:	f7ff ffc4 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000684:	21ff      	movs	r1, #255	@ 0xff
 8000686:	2013      	movs	r0, #19
 8000688:	f7ff ffc0 	bl	800060c <MCP23S17_WriteRegister>
}
 800068c:	bf00      	nop
 800068e:	bd80      	pop	{r7, pc}

08000690 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000690:	b480      	push	{r7}
 8000692:	b085      	sub	sp, #20
 8000694:	af00      	add	r7, sp, #0
 8000696:	60f8      	str	r0, [r7, #12]
 8000698:	60b9      	str	r1, [r7, #8]
 800069a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	4a07      	ldr	r2, [pc, #28]	@ (80006bc <vApplicationGetIdleTaskMemory+0x2c>)
 80006a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	4a06      	ldr	r2, [pc, #24]	@ (80006c0 <vApplicationGetIdleTaskMemory+0x30>)
 80006a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2280      	movs	r2, #128	@ 0x80
 80006ac:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80006ae:	bf00      	nop
 80006b0:	3714      	adds	r7, #20
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	20000404 	.word	0x20000404
 80006c0:	200004a4 	.word	0x200004a4

080006c4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006c4:	b5b0      	push	{r4, r5, r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80006ca:	4b0a      	ldr	r3, [pc, #40]	@ (80006f4 <MX_FREERTOS_Init+0x30>)
 80006cc:	1d3c      	adds	r4, r7, #4
 80006ce:	461d      	mov	r5, r3
 80006d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	2100      	movs	r1, #0
 80006e0:	4618      	mov	r0, r3
 80006e2:	f004 fd93 	bl	800520c <osThreadCreate>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4a03      	ldr	r2, [pc, #12]	@ (80006f8 <MX_FREERTOS_Init+0x34>)
 80006ea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006ec:	bf00      	nop
 80006ee:	3720      	adds	r7, #32
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bdb0      	pop	{r4, r5, r7, pc}
 80006f4:	08008194 	.word	0x08008194
 80006f8:	20000400 	.word	0x20000400

080006fc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000704:	2001      	movs	r0, #1
 8000706:	f004 fdcd 	bl	80052a4 <osDelay>
 800070a:	e7fb      	b.n	8000704 <StartDefaultTask+0x8>

0800070c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08a      	sub	sp, #40	@ 0x28
 8000710:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000712:	f107 0314 	add.w	r3, r7, #20
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000722:	4b35      	ldr	r3, [pc, #212]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000726:	4a34      	ldr	r2, [pc, #208]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000728:	f043 0304 	orr.w	r3, r3, #4
 800072c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800072e:	4b32      	ldr	r3, [pc, #200]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000732:	f003 0304 	and.w	r3, r3, #4
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800073a:	4b2f      	ldr	r3, [pc, #188]	@ (80007f8 <MX_GPIO_Init+0xec>)
 800073c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073e:	4a2e      	ldr	r2, [pc, #184]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000744:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000746:	4b2c      	ldr	r3, [pc, #176]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000756:	4a28      	ldr	r2, [pc, #160]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000758:	f043 0301 	orr.w	r3, r3, #1
 800075c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800075e:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <MX_GPIO_Init+0xec>)
 800076c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800076e:	4a22      	ldr	r2, [pc, #136]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000770:	f043 0302 	orr.w	r3, r3, #2
 8000774:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000776:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <MX_GPIO_Init+0xec>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077a:	f003 0302 	and.w	r3, r3, #2
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2121      	movs	r1, #33	@ 0x21
 8000786:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078a:	f001 f855 	bl	8001838 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2180      	movs	r1, #128	@ 0x80
 8000792:	481a      	ldr	r0, [pc, #104]	@ (80007fc <MX_GPIO_Init+0xf0>)
 8000794:	f001 f850 	bl	8001838 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000798:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800079c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800079e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	4619      	mov	r1, r3
 80007ae:	4814      	ldr	r0, [pc, #80]	@ (8000800 <MX_GPIO_Init+0xf4>)
 80007b0:	f000 fe98 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 80007b4:	2321      	movs	r3, #33	@ 0x21
 80007b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b8:	2301      	movs	r3, #1
 80007ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007bc:	2300      	movs	r3, #0
 80007be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c0:	2300      	movs	r3, #0
 80007c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c4:	f107 0314 	add.w	r3, r7, #20
 80007c8:	4619      	mov	r1, r3
 80007ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007ce:	f000 fe89 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80007d2:	2380      	movs	r3, #128	@ 0x80
 80007d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d6:	2301      	movs	r3, #1
 80007d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007da:	2300      	movs	r3, #0
 80007dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007de:	2300      	movs	r3, #0
 80007e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e2:	f107 0314 	add.w	r3, r7, #20
 80007e6:	4619      	mov	r1, r3
 80007e8:	4804      	ldr	r0, [pc, #16]	@ (80007fc <MX_GPIO_Init+0xf0>)
 80007ea:	f000 fe7b 	bl	80014e4 <HAL_GPIO_Init>

}
 80007ee:	bf00      	nop
 80007f0:	3728      	adds	r7, #40	@ 0x28
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40021000 	.word	0x40021000
 80007fc:	48000400 	.word	0x48000400
 8000800:	48000800 	.word	0x48000800

08000804 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 800080c:	1d39      	adds	r1, r7, #4
 800080e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000812:	2201      	movs	r2, #1
 8000814:	4803      	ldr	r0, [pc, #12]	@ (8000824 <__io_putchar+0x20>)
 8000816:	f003 fb45 	bl	8003ea4 <HAL_UART_Transmit>
	return chr;
 800081a:	687b      	ldr	r3, [r7, #4]
}
 800081c:	4618      	mov	r0, r3
 800081e:	3708      	adds	r7, #8
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000758 	.word	0x20000758

08000828 <drv_uart_receive>:

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	460b      	mov	r3, r1
 8000832:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000834:	887a      	ldrh	r2, [r7, #2]
 8000836:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800083a:	6879      	ldr	r1, [r7, #4]
 800083c:	4803      	ldr	r0, [pc, #12]	@ (800084c <drv_uart_receive+0x24>)
 800083e:	f003 fbba 	bl	8003fb6 <HAL_UART_Receive>
	return 0;
 8000842:	2300      	movs	r3, #0
}
 8000844:	4618      	mov	r0, r3
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000758 	.word	0x20000758

08000850 <drv_uart_transmit>:

uint8_t drv_uart_transmit(char * pData, uint16_t size)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	460b      	mov	r3, r1
 800085a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800085c:	887a      	ldrh	r2, [r7, #2]
 800085e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000862:	6879      	ldr	r1, [r7, #4]
 8000864:	4803      	ldr	r0, [pc, #12]	@ (8000874 <drv_uart_transmit+0x24>)
 8000866:	f003 fb1d 	bl	8003ea4 <HAL_UART_Transmit>
	return 0;
 800086a:	2300      	movs	r3, #0
}
 800086c:	4618      	mov	r0, r3
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000758 	.word	0x20000758

08000878 <fonction>:
				.drv_shell_receive = drv_uart_receive
		}
};

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b086      	sub	sp, #24
 800087c:	af00      	add	r7, sp, #0
 800087e:	60f8      	str	r0, [r7, #12]
 8000880:	60b9      	str	r1, [r7, #8]
 8000882:	607a      	str	r2, [r7, #4]
	printf("Je suis une fonction bidon\r\n");
 8000884:	480f      	ldr	r0, [pc, #60]	@ (80008c4 <fonction+0x4c>)
 8000886:	f006 fbfd 	bl	8007084 <puts>

	printf("argc = %d\r\n", argc);
 800088a:	68b9      	ldr	r1, [r7, #8]
 800088c:	480e      	ldr	r0, [pc, #56]	@ (80008c8 <fonction+0x50>)
 800088e:	f006 fb91 	bl	8006fb4 <iprintf>

	for (int i = 0 ; i < argc ; i++)
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]
 8000896:	e00c      	b.n	80008b2 <fonction+0x3a>
	{
		printf("argv[%d] = %s\r\n", i, argv[i]);
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	4413      	add	r3, r2
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	461a      	mov	r2, r3
 80008a4:	6979      	ldr	r1, [r7, #20]
 80008a6:	4809      	ldr	r0, [pc, #36]	@ (80008cc <fonction+0x54>)
 80008a8:	f006 fb84 	bl	8006fb4 <iprintf>
	for (int i = 0 ; i < argc ; i++)
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	3301      	adds	r3, #1
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	697a      	ldr	r2, [r7, #20]
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	dbee      	blt.n	8000898 <fonction+0x20>
	}

	return 0;
 80008ba:	2300      	movs	r3, #0
}
 80008bc:	4618      	mov	r0, r3
 80008be:	3718      	adds	r7, #24
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	080081b0 	.word	0x080081b0
 80008c8:	080081cc 	.word	0x080081cc
 80008cc:	080081d8 	.word	0x080081d8

080008d0 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b088      	sub	sp, #32
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
	if (argc != 3)
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	2b03      	cmp	r3, #3
 80008e0:	d005      	beq.n	80008ee <addition+0x1e>
	{
		printf("Error: expected two arguments\r\n");
 80008e2:	4811      	ldr	r0, [pc, #68]	@ (8000928 <addition+0x58>)
 80008e4:	f006 fbce 	bl	8007084 <puts>
		return -1;
 80008e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008ec:	e018      	b.n	8000920 <addition+0x50>
	}

	int a = atoi(argv[1]);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	3304      	adds	r3, #4
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4618      	mov	r0, r3
 80008f6:	f006 f9dd 	bl	8006cb4 <atoi>
 80008fa:	61f8      	str	r0, [r7, #28]
	int b = atoi(argv[2]);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	3308      	adds	r3, #8
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4618      	mov	r0, r3
 8000904:	f006 f9d6 	bl	8006cb4 <atoi>
 8000908:	61b8      	str	r0, [r7, #24]
	int c = a + b;
 800090a:	69fa      	ldr	r2, [r7, #28]
 800090c:	69bb      	ldr	r3, [r7, #24]
 800090e:	4413      	add	r3, r2
 8000910:	617b      	str	r3, [r7, #20]

	printf("%d + %d = %d\r\n", a, b, c);
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	69ba      	ldr	r2, [r7, #24]
 8000916:	69f9      	ldr	r1, [r7, #28]
 8000918:	4804      	ldr	r0, [pc, #16]	@ (800092c <addition+0x5c>)
 800091a:	f006 fb4b 	bl	8006fb4 <iprintf>

	return 0;
 800091e:	2300      	movs	r3, #0
}
 8000920:	4618      	mov	r0, r3
 8000922:	3720      	adds	r7, #32
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	080081e8 	.word	0x080081e8
 800092c:	08008208 	.word	0x08008208

08000930 <task_shell>:

void task_shell(void * unused)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 8000938:	480a      	ldr	r0, [pc, #40]	@ (8000964 <task_shell+0x34>)
 800093a:	f006 f85b 	bl	80069f4 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 800093e:	4b0a      	ldr	r3, [pc, #40]	@ (8000968 <task_shell+0x38>)
 8000940:	4a0a      	ldr	r2, [pc, #40]	@ (800096c <task_shell+0x3c>)
 8000942:	2166      	movs	r1, #102	@ 0x66
 8000944:	4807      	ldr	r0, [pc, #28]	@ (8000964 <task_shell+0x34>)
 8000946:	f006 f889 	bl	8006a5c <shell_add>
	shell_add(&h_shell, 'a', addition, "Ma super addition");
 800094a:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <task_shell+0x40>)
 800094c:	4a09      	ldr	r2, [pc, #36]	@ (8000974 <task_shell+0x44>)
 800094e:	2161      	movs	r1, #97	@ 0x61
 8000950:	4804      	ldr	r0, [pc, #16]	@ (8000964 <task_shell+0x34>)
 8000952:	f006 f883 	bl	8006a5c <shell_add>
	shell_run(&h_shell);
 8000956:	4803      	ldr	r0, [pc, #12]	@ (8000964 <task_shell+0x34>)
 8000958:	f006 f92a 	bl	8006bb0 <shell_run>

	// Une tâche ne doit *JAMAIS* retourner
	// Ici elle ne retourne pas parce qu'il y a une boucle infinie dans shell_run();
}
 800095c:	bf00      	nop
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000014 	.word	0x20000014
 8000968:	08008218 	.word	0x08008218
 800096c:	08000879 	.word	0x08000879
 8000970:	08008230 	.word	0x08008230
 8000974:	080008d1 	.word	0x080008d1

08000978 <task_led>:
		shell_uart_rx_callback(&h_shell);
	}
}

void task_led(void * unused)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000980:	2120      	movs	r1, #32
 8000982:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000986:	f000 ff6f 	bl	8001868 <HAL_GPIO_TogglePin>
		vTaskDelay(250);
 800098a:	20fa      	movs	r0, #250	@ 0xfa
 800098c:	f004 ffc6 	bl	800591c <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000990:	bf00      	nop
 8000992:	e7f5      	b.n	8000980 <task_led+0x8>

08000994 <task_chenillard>:
	}
}

void task_chenillard(void *unused)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	    uint8_t led_state = 0x01;
 800099c:	2301      	movs	r3, #1
 800099e:	73fb      	strb	r3, [r7, #15]
	    for (;;)
	    {
	        // Allume la LED correspondante sur MCP23S17 port A
	    	MCP23S17_WriteRegister(0x12, led_state);
 80009a0:	7bfb      	ldrb	r3, [r7, #15]
 80009a2:	4619      	mov	r1, r3
 80009a4:	2012      	movs	r0, #18
 80009a6:	f7ff fe31 	bl	800060c <MCP23S17_WriteRegister>

	        // Décale la LED à allumer
	        led_state <<= 1;
 80009aa:	7bfb      	ldrb	r3, [r7, #15]
 80009ac:	005b      	lsls	r3, r3, #1
 80009ae:	73fb      	strb	r3, [r7, #15]
	        if (led_state == 0) {
 80009b0:	7bfb      	ldrb	r3, [r7, #15]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d101      	bne.n	80009ba <task_chenillard+0x26>
	            led_state = 0x01;  // Reset au début du chenillard
 80009b6:	2301      	movs	r3, #1
 80009b8:	73fb      	strb	r3, [r7, #15]
	        }

	        vTaskDelay(pdMS_TO_TICKS(200));  // délai 200 ms
 80009ba:	20c8      	movs	r0, #200	@ 0xc8
 80009bc:	f004 ffae 	bl	800591c <vTaskDelay>
	    {
 80009c0:	e7ee      	b.n	80009a0 <task_chenillard+0xc>
	...

080009c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ca:	f000 fbc5 	bl	8001158 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ce:	f000 f861 	bl	8000a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009d2:	f7ff fe9b 	bl	800070c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009d6:	f000 fb01 	bl	8000fdc <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80009da:	f000 f8c5 	bl	8000b68 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  MCP23S17_Init();
 80009de:	f7ff fddd 	bl	800059c <MCP23S17_Init>
  MCP23S17_SetAllPinsHigh();
 80009e2:	f7ff fe49 	bl	8000678 <MCP23S17_SetAllPinsHigh>

	printf("==== Autoradio Hugo Nelven Start ====\r\n");
 80009e6:	4821      	ldr	r0, [pc, #132]	@ (8000a6c <main+0xa8>)
 80009e8:	f006 fb4c 	bl	8007084 <puts>
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 80009ec:	2300      	movs	r3, #0
 80009ee:	9301      	str	r3, [sp, #4]
 80009f0:	2301      	movs	r3, #1
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	2300      	movs	r3, #0
 80009f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009fa:	491d      	ldr	r1, [pc, #116]	@ (8000a70 <main+0xac>)
 80009fc:	481d      	ldr	r0, [pc, #116]	@ (8000a74 <main+0xb0>)
 80009fe:	f004 fe3d 	bl	800567c <xTaskCreate>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d004      	beq.n	8000a12 <main+0x4e>
	{
		printf("Error creating task Shell\r\n");
 8000a08:	481b      	ldr	r0, [pc, #108]	@ (8000a78 <main+0xb4>)
 8000a0a:	f006 fb3b 	bl	8007084 <puts>
		Error_Handler();
 8000a0e:	f000 f8a5 	bl	8000b5c <Error_Handler>
	}

	if (xTaskCreate(task_led, "LED", 128, NULL, 2, NULL) != pdPASS)
 8000a12:	2300      	movs	r3, #0
 8000a14:	9301      	str	r3, [sp, #4]
 8000a16:	2302      	movs	r3, #2
 8000a18:	9300      	str	r3, [sp, #0]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	2280      	movs	r2, #128	@ 0x80
 8000a1e:	4917      	ldr	r1, [pc, #92]	@ (8000a7c <main+0xb8>)
 8000a20:	4817      	ldr	r0, [pc, #92]	@ (8000a80 <main+0xbc>)
 8000a22:	f004 fe2b 	bl	800567c <xTaskCreate>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d004      	beq.n	8000a36 <main+0x72>
	{
		printf("Error creating task LED\r\n");
 8000a2c:	4815      	ldr	r0, [pc, #84]	@ (8000a84 <main+0xc0>)
 8000a2e:	f006 fb29 	bl	8007084 <puts>
		Error_Handler();
 8000a32:	f000 f893 	bl	8000b5c <Error_Handler>
	}

	if (xTaskCreate(task_chenillard, "Chenillard", 512, NULL, 3, NULL) != pdPASS)
 8000a36:	2300      	movs	r3, #0
 8000a38:	9301      	str	r3, [sp, #4]
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	9300      	str	r3, [sp, #0]
 8000a3e:	2300      	movs	r3, #0
 8000a40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a44:	4910      	ldr	r1, [pc, #64]	@ (8000a88 <main+0xc4>)
 8000a46:	4811      	ldr	r0, [pc, #68]	@ (8000a8c <main+0xc8>)
 8000a48:	f004 fe18 	bl	800567c <xTaskCreate>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d004      	beq.n	8000a5c <main+0x98>
	{
		printf("Error creating task Chenillard\r\n");
 8000a52:	480f      	ldr	r0, [pc, #60]	@ (8000a90 <main+0xcc>)
 8000a54:	f006 fb16 	bl	8007084 <puts>
		Error_Handler();
 8000a58:	f000 f880 	bl	8000b5c <Error_Handler>
	}

	vTaskStartScheduler();
 8000a5c:	f004 ff94 	bl	8005988 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a60:	f7ff fe30 	bl	80006c4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a64:	f004 fbcb 	bl	80051fe <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <main+0xa4>
 8000a6c:	08008244 	.word	0x08008244
 8000a70:	0800826c 	.word	0x0800826c
 8000a74:	08000931 	.word	0x08000931
 8000a78:	08008274 	.word	0x08008274
 8000a7c:	08008290 	.word	0x08008290
 8000a80:	08000979 	.word	0x08000979
 8000a84:	08008294 	.word	0x08008294
 8000a88:	080082b0 	.word	0x080082b0
 8000a8c:	08000995 	.word	0x08000995
 8000a90:	080082bc 	.word	0x080082bc

08000a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b096      	sub	sp, #88	@ 0x58
 8000a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	2244      	movs	r2, #68	@ 0x44
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f006 faf6 	bl	8007094 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa8:	463b      	mov	r3, r7
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ab6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000aba:	f000 fefd 	bl	80018b8 <HAL_PWREx_ControlVoltageScaling>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ac4:	f000 f84a 	bl	8000b5c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000acc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ad0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ad2:	2310      	movs	r3, #16
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ada:	2302      	movs	r3, #2
 8000adc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ae2:	230a      	movs	r3, #10
 8000ae4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ae6:	2307      	movs	r3, #7
 8000ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000aea:	2302      	movs	r3, #2
 8000aec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000aee:	2302      	movs	r3, #2
 8000af0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4618      	mov	r0, r3
 8000af8:	f000 ff34 	bl	8001964 <HAL_RCC_OscConfig>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b02:	f000 f82b 	bl	8000b5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b06:	230f      	movs	r3, #15
 8000b08:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b12:	2300      	movs	r3, #0
 8000b14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b1a:	463b      	mov	r3, r7
 8000b1c:	2104      	movs	r1, #4
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f001 fafc 	bl	800211c <HAL_RCC_ClockConfig>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b2a:	f000 f817 	bl	8000b5c <Error_Handler>
  }
}
 8000b2e:	bf00      	nop
 8000b30:	3758      	adds	r7, #88	@ 0x58
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
	...

08000b38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a04      	ldr	r2, [pc, #16]	@ (8000b58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d101      	bne.n	8000b4e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b4a:	f000 fb25 	bl	8001198 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40001000 	.word	0x40001000

08000b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b60:	b672      	cpsid	i
}
 8000b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <Error_Handler+0x8>

08000b68 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000be0 <MX_SPI3_Init+0x78>)
 8000b70:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b72:	4b1a      	ldr	r3, [pc, #104]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000b74:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b78:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b7a:	4b18      	ldr	r3, [pc, #96]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b80:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000b82:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b86:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b88:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b8e:	4b13      	ldr	r3, [pc, #76]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b94:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000b96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b9a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000b9e:	2220      	movs	r2, #32
 8000ba0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bae:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000bb4:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000bb6:	2207      	movs	r2, #7
 8000bb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bba:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000bc2:	2208      	movs	r2, #8
 8000bc4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bc6:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <MX_SPI3_Init+0x74>)
 8000bc8:	f002 f9ba 	bl	8002f40 <HAL_SPI_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000bd2:	f7ff ffc3 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200006a4 	.word	0x200006a4
 8000be0:	40003c00 	.word	0x40003c00

08000be4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08a      	sub	sp, #40	@ 0x28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a29      	ldr	r2, [pc, #164]	@ (8000ca8 <HAL_SPI_MspInit+0xc4>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d14c      	bne.n	8000ca0 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c06:	4b29      	ldr	r3, [pc, #164]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c0a:	4a28      	ldr	r2, [pc, #160]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c10:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c12:	4b26      	ldr	r3, [pc, #152]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1e:	4b23      	ldr	r3, [pc, #140]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c22:	4a22      	ldr	r2, [pc, #136]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c24:	f043 0304 	orr.w	r3, r3, #4
 8000c28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c2a:	4b20      	ldr	r3, [pc, #128]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2e:	f003 0304 	and.w	r3, r3, #4
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	4b1d      	ldr	r3, [pc, #116]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c3c:	f043 0302 	orr.w	r3, r3, #2
 8000c40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c42:	4b1a      	ldr	r3, [pc, #104]	@ (8000cac <HAL_SPI_MspInit+0xc8>)
 8000c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	60bb      	str	r3, [r7, #8]
 8000c4c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c4e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c54:	2302      	movs	r3, #2
 8000c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c60:	2306      	movs	r3, #6
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4811      	ldr	r0, [pc, #68]	@ (8000cb0 <HAL_SPI_MspInit+0xcc>)
 8000c6c:	f000 fc3a 	bl	80014e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c70:	2320      	movs	r3, #32
 8000c72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	2302      	movs	r3, #2
 8000c76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c80:	2306      	movs	r3, #6
 8000c82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	4619      	mov	r1, r3
 8000c8a:	480a      	ldr	r0, [pc, #40]	@ (8000cb4 <HAL_SPI_MspInit+0xd0>)
 8000c8c:	f000 fc2a 	bl	80014e4 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8000c90:	2200      	movs	r2, #0
 8000c92:	2105      	movs	r1, #5
 8000c94:	2033      	movs	r0, #51	@ 0x33
 8000c96:	f000 fb7b 	bl	8001390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000c9a:	2033      	movs	r0, #51	@ 0x33
 8000c9c:	f000 fb94 	bl	80013c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000ca0:	bf00      	nop
 8000ca2:	3728      	adds	r7, #40	@ 0x28
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40003c00 	.word	0x40003c00
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	48000800 	.word	0x48000800
 8000cb4:	48000400 	.word	0x48000400

08000cb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cbe:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <HAL_MspInit+0x4c>)
 8000cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cc2:	4a10      	ldr	r2, [pc, #64]	@ (8000d04 <HAL_MspInit+0x4c>)
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cca:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <HAL_MspInit+0x4c>)
 8000ccc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	607b      	str	r3, [r7, #4]
 8000cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <HAL_MspInit+0x4c>)
 8000cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cda:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <HAL_MspInit+0x4c>)
 8000cdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ce0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ce2:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <HAL_MspInit+0x4c>)
 8000ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cea:	603b      	str	r3, [r7, #0]
 8000cec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	210f      	movs	r1, #15
 8000cf2:	f06f 0001 	mvn.w	r0, #1
 8000cf6:	f000 fb4b 	bl	8001390 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40021000 	.word	0x40021000

08000d08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08e      	sub	sp, #56	@ 0x38
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000d10:	2300      	movs	r3, #0
 8000d12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d16:	4b34      	ldr	r3, [pc, #208]	@ (8000de8 <HAL_InitTick+0xe0>)
 8000d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1a:	4a33      	ldr	r2, [pc, #204]	@ (8000de8 <HAL_InitTick+0xe0>)
 8000d1c:	f043 0310 	orr.w	r3, r3, #16
 8000d20:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d22:	4b31      	ldr	r3, [pc, #196]	@ (8000de8 <HAL_InitTick+0xe0>)
 8000d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d26:	f003 0310 	and.w	r3, r3, #16
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d2e:	f107 0210 	add.w	r2, r7, #16
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	4611      	mov	r1, r2
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f001 fbb3 	bl	80024a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d3e:	6a3b      	ldr	r3, [r7, #32]
 8000d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d103      	bne.n	8000d50 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d48:	f001 fb80 	bl	800244c <HAL_RCC_GetPCLK1Freq>
 8000d4c:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d4e:	e004      	b.n	8000d5a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d50:	f001 fb7c 	bl	800244c <HAL_RCC_GetPCLK1Freq>
 8000d54:	4603      	mov	r3, r0
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d5c:	4a23      	ldr	r2, [pc, #140]	@ (8000dec <HAL_InitTick+0xe4>)
 8000d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d62:	0c9b      	lsrs	r3, r3, #18
 8000d64:	3b01      	subs	r3, #1
 8000d66:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d68:	4b21      	ldr	r3, [pc, #132]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000d6a:	4a22      	ldr	r2, [pc, #136]	@ (8000df4 <HAL_InitTick+0xec>)
 8000d6c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d6e:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000d70:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d74:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d76:	4a1e      	ldr	r2, [pc, #120]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d7a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d82:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d88:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d8e:	4818      	ldr	r0, [pc, #96]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000d90:	f002 fd74 	bl	800387c <HAL_TIM_Base_Init>
 8000d94:	4603      	mov	r3, r0
 8000d96:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d9a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d11b      	bne.n	8000dda <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000da2:	4813      	ldr	r0, [pc, #76]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000da4:	f002 fdcc 	bl	8003940 <HAL_TIM_Base_Start_IT>
 8000da8:	4603      	mov	r3, r0
 8000daa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000dae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d111      	bne.n	8000dda <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000db6:	2036      	movs	r0, #54	@ 0x36
 8000db8:	f000 fb06 	bl	80013c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b0f      	cmp	r3, #15
 8000dc0:	d808      	bhi.n	8000dd4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	6879      	ldr	r1, [r7, #4]
 8000dc6:	2036      	movs	r0, #54	@ 0x36
 8000dc8:	f000 fae2 	bl	8001390 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8000df8 <HAL_InitTick+0xf0>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	e002      	b.n	8000dda <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000dda:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3738      	adds	r7, #56	@ 0x38
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40021000 	.word	0x40021000
 8000dec:	431bde83 	.word	0x431bde83
 8000df0:	20000708 	.word	0x20000708
 8000df4:	40001000 	.word	0x40001000
 8000df8:	2000037c 	.word	0x2000037c

08000dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <NMI_Handler+0x4>

08000e04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <HardFault_Handler+0x4>

08000e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <MemManage_Handler+0x4>

08000e14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <BusFault_Handler+0x4>

08000e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <UsageFault_Handler+0x4>

08000e24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
	...

08000e34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e38:	4802      	ldr	r0, [pc, #8]	@ (8000e44 <USART2_IRQHandler+0x10>)
 8000e3a:	f003 f985 	bl	8004148 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000758 	.word	0x20000758

08000e48 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000e4c:	4802      	ldr	r0, [pc, #8]	@ (8000e58 <SPI3_IRQHandler+0x10>)
 8000e4e:	f002 fa91 	bl	8003374 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200006a4 	.word	0x200006a4

08000e5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e60:	4802      	ldr	r0, [pc, #8]	@ (8000e6c <TIM6_DAC_IRQHandler+0x10>)
 8000e62:	f002 fddd 	bl	8003a20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000708 	.word	0x20000708

08000e70 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]
 8000e80:	e00a      	b.n	8000e98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e82:	f3af 8000 	nop.w
 8000e86:	4601      	mov	r1, r0
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	1c5a      	adds	r2, r3, #1
 8000e8c:	60ba      	str	r2, [r7, #8]
 8000e8e:	b2ca      	uxtb	r2, r1
 8000e90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	3301      	adds	r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697a      	ldr	r2, [r7, #20]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	dbf0      	blt.n	8000e82 <_read+0x12>
  }

  return len;
 8000ea0:	687b      	ldr	r3, [r7, #4]
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3718      	adds	r7, #24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b086      	sub	sp, #24
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	60f8      	str	r0, [r7, #12]
 8000eb2:	60b9      	str	r1, [r7, #8]
 8000eb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
 8000eba:	e009      	b.n	8000ed0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	1c5a      	adds	r2, r3, #1
 8000ec0:	60ba      	str	r2, [r7, #8]
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff fc9d 	bl	8000804 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	617b      	str	r3, [r7, #20]
 8000ed0:	697a      	ldr	r2, [r7, #20]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	dbf1      	blt.n	8000ebc <_write+0x12>
  }
  return len;
 8000ed8:	687b      	ldr	r3, [r7, #4]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3718      	adds	r7, #24
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <_close>:

int _close(int file)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
 8000f02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f0a:	605a      	str	r2, [r3, #4]
  return 0;
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <_isatty>:

int _isatty(int file)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b083      	sub	sp, #12
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f22:	2301      	movs	r3, #1
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
	...

08000f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f54:	4a14      	ldr	r2, [pc, #80]	@ (8000fa8 <_sbrk+0x5c>)
 8000f56:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <_sbrk+0x60>)
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f60:	4b13      	ldr	r3, [pc, #76]	@ (8000fb0 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d102      	bne.n	8000f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <_sbrk+0x64>)
 8000f6a:	4a12      	ldr	r2, [pc, #72]	@ (8000fb4 <_sbrk+0x68>)
 8000f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6e:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d207      	bcs.n	8000f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f7c:	f006 f892 	bl	80070a4 <__errno>
 8000f80:	4603      	mov	r3, r0
 8000f82:	220c      	movs	r2, #12
 8000f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f8a:	e009      	b.n	8000fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f8c:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <_sbrk+0x64>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f92:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <_sbrk+0x64>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	4a05      	ldr	r2, [pc, #20]	@ (8000fb0 <_sbrk+0x64>)
 8000f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20018000 	.word	0x20018000
 8000fac:	00000400 	.word	0x00000400
 8000fb0:	20000754 	.word	0x20000754
 8000fb4:	20007fb8 	.word	0x20007fb8

08000fb8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <SystemInit+0x20>)
 8000fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fc2:	4a05      	ldr	r2, [pc, #20]	@ (8000fd8 <SystemInit+0x20>)
 8000fc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fe0:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8000fe2:	4a15      	ldr	r2, [pc, #84]	@ (8001038 <MX_USART2_UART_Init+0x5c>)
 8000fe4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8000fe8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fee:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001000:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8001002:	220c      	movs	r2, #12
 8001004:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001006:	4b0b      	ldr	r3, [pc, #44]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8001008:	2200      	movs	r2, #0
 800100a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800100c:	4b09      	ldr	r3, [pc, #36]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 800100e:	2200      	movs	r2, #0
 8001010:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001012:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8001014:	2200      	movs	r2, #0
 8001016:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 800101a:	2200      	movs	r2, #0
 800101c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800101e:	4805      	ldr	r0, [pc, #20]	@ (8001034 <MX_USART2_UART_Init+0x58>)
 8001020:	f002 fef2 	bl	8003e08 <HAL_UART_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800102a:	f7ff fd97 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000758 	.word	0x20000758
 8001038:	40004400 	.word	0x40004400

0800103c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b0ac      	sub	sp, #176	@ 0xb0
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	2288      	movs	r2, #136	@ 0x88
 800105a:	2100      	movs	r1, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f006 f819 	bl	8007094 <memset>
  if(uartHandle->Instance==USART2)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a25      	ldr	r2, [pc, #148]	@ (80010fc <HAL_UART_MspInit+0xc0>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d143      	bne.n	80010f4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800106c:	2302      	movs	r3, #2
 800106e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001070:	2300      	movs	r3, #0
 8001072:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	4618      	mov	r0, r3
 800107a:	f001 faa5 	bl	80025c8 <HAL_RCCEx_PeriphCLKConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001084:	f7ff fd6a 	bl	8000b5c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001088:	4b1d      	ldr	r3, [pc, #116]	@ (8001100 <HAL_UART_MspInit+0xc4>)
 800108a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800108c:	4a1c      	ldr	r2, [pc, #112]	@ (8001100 <HAL_UART_MspInit+0xc4>)
 800108e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001092:	6593      	str	r3, [r2, #88]	@ 0x58
 8001094:	4b1a      	ldr	r3, [pc, #104]	@ (8001100 <HAL_UART_MspInit+0xc4>)
 8001096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109c:	613b      	str	r3, [r7, #16]
 800109e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a0:	4b17      	ldr	r3, [pc, #92]	@ (8001100 <HAL_UART_MspInit+0xc4>)
 80010a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a4:	4a16      	ldr	r2, [pc, #88]	@ (8001100 <HAL_UART_MspInit+0xc4>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ac:	4b14      	ldr	r3, [pc, #80]	@ (8001100 <HAL_UART_MspInit+0xc4>)
 80010ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010b8:	230c      	movs	r3, #12
 80010ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	2302      	movs	r3, #2
 80010c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ca:	2303      	movs	r3, #3
 80010cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010d0:	2307      	movs	r3, #7
 80010d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010da:	4619      	mov	r1, r3
 80010dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010e0:	f000 fa00 	bl	80014e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2105      	movs	r1, #5
 80010e8:	2026      	movs	r0, #38	@ 0x26
 80010ea:	f000 f951 	bl	8001390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010ee:	2026      	movs	r0, #38	@ 0x26
 80010f0:	f000 f96a 	bl	80013c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80010f4:	bf00      	nop
 80010f6:	37b0      	adds	r7, #176	@ 0xb0
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40004400 	.word	0x40004400
 8001100:	40021000 	.word	0x40021000

08001104 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001104:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800113c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001108:	f7ff ff56 	bl	8000fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800110c:	480c      	ldr	r0, [pc, #48]	@ (8001140 <LoopForever+0x6>)
  ldr r1, =_edata
 800110e:	490d      	ldr	r1, [pc, #52]	@ (8001144 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001110:	4a0d      	ldr	r2, [pc, #52]	@ (8001148 <LoopForever+0xe>)
  movs r3, #0
 8001112:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001114:	e002      	b.n	800111c <LoopCopyDataInit>

08001116 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001116:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001118:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800111a:	3304      	adds	r3, #4

0800111c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800111c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800111e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001120:	d3f9      	bcc.n	8001116 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001122:	4a0a      	ldr	r2, [pc, #40]	@ (800114c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001124:	4c0a      	ldr	r4, [pc, #40]	@ (8001150 <LoopForever+0x16>)
  movs r3, #0
 8001126:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001128:	e001      	b.n	800112e <LoopFillZerobss>

0800112a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800112a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800112c:	3204      	adds	r2, #4

0800112e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800112e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001130:	d3fb      	bcc.n	800112a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001132:	f005 ffbd 	bl	80070b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001136:	f7ff fc45 	bl	80009c4 <main>

0800113a <LoopForever>:

LoopForever:
    b LoopForever
 800113a:	e7fe      	b.n	800113a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800113c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001140:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001144:	200003e4 	.word	0x200003e4
  ldr r2, =_sidata
 8001148:	080084d8 	.word	0x080084d8
  ldr r2, =_sbss
 800114c:	200003e4 	.word	0x200003e4
  ldr r4, =_ebss
 8001150:	20007fb4 	.word	0x20007fb4

08001154 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001154:	e7fe      	b.n	8001154 <ADC1_2_IRQHandler>
	...

08001158 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800115e:	2300      	movs	r3, #0
 8001160:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001162:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <HAL_Init+0x3c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a0b      	ldr	r2, [pc, #44]	@ (8001194 <HAL_Init+0x3c>)
 8001168:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800116c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800116e:	2003      	movs	r0, #3
 8001170:	f000 f903 	bl	800137a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001174:	200f      	movs	r0, #15
 8001176:	f7ff fdc7 	bl	8000d08 <HAL_InitTick>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d002      	beq.n	8001186 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	e001      	b.n	800118a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001186:	f7ff fd97 	bl	8000cb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800118a:	79fb      	ldrb	r3, [r7, #7]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40022000 	.word	0x40022000

08001198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800119c:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <HAL_IncTick+0x20>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <HAL_IncTick+0x24>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4413      	add	r3, r2
 80011a8:	4a04      	ldr	r2, [pc, #16]	@ (80011bc <HAL_IncTick+0x24>)
 80011aa:	6013      	str	r3, [r2, #0]
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	20000380 	.word	0x20000380
 80011bc:	200007e0 	.word	0x200007e0

080011c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return uwTick;
 80011c4:	4b03      	ldr	r3, [pc, #12]	@ (80011d4 <HAL_GetTick+0x14>)
 80011c6:	681b      	ldr	r3, [r3, #0]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	200007e0 	.word	0x200007e0

080011d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011e0:	f7ff ffee 	bl	80011c0 <HAL_GetTick>
 80011e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011f0:	d005      	beq.n	80011fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80011f2:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <HAL_Delay+0x44>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	461a      	mov	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4413      	add	r3, r2
 80011fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011fe:	bf00      	nop
 8001200:	f7ff ffde 	bl	80011c0 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	68fa      	ldr	r2, [r7, #12]
 800120c:	429a      	cmp	r2, r3
 800120e:	d8f7      	bhi.n	8001200 <HAL_Delay+0x28>
  {
  }
}
 8001210:	bf00      	nop
 8001212:	bf00      	nop
 8001214:	3710      	adds	r7, #16
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000380 	.word	0x20000380

08001220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001230:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <__NVIC_SetPriorityGrouping+0x44>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001236:	68ba      	ldr	r2, [r7, #8]
 8001238:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800123c:	4013      	ands	r3, r2
 800123e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001248:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800124c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001252:	4a04      	ldr	r2, [pc, #16]	@ (8001264 <__NVIC_SetPriorityGrouping+0x44>)
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	60d3      	str	r3, [r2, #12]
}
 8001258:	bf00      	nop
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <__NVIC_GetPriorityGrouping+0x18>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	0a1b      	lsrs	r3, r3, #8
 8001272:	f003 0307 	and.w	r3, r3, #7
}
 8001276:	4618      	mov	r0, r3
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800128e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001292:	2b00      	cmp	r3, #0
 8001294:	db0b      	blt.n	80012ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	f003 021f 	and.w	r2, r3, #31
 800129c:	4907      	ldr	r1, [pc, #28]	@ (80012bc <__NVIC_EnableIRQ+0x38>)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	095b      	lsrs	r3, r3, #5
 80012a4:	2001      	movs	r0, #1
 80012a6:	fa00 f202 	lsl.w	r2, r0, r2
 80012aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	e000e100 	.word	0xe000e100

080012c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	6039      	str	r1, [r7, #0]
 80012ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	db0a      	blt.n	80012ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	490c      	ldr	r1, [pc, #48]	@ (800130c <__NVIC_SetPriority+0x4c>)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	0112      	lsls	r2, r2, #4
 80012e0:	b2d2      	uxtb	r2, r2
 80012e2:	440b      	add	r3, r1
 80012e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012e8:	e00a      	b.n	8001300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	b2da      	uxtb	r2, r3
 80012ee:	4908      	ldr	r1, [pc, #32]	@ (8001310 <__NVIC_SetPriority+0x50>)
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	3b04      	subs	r3, #4
 80012f8:	0112      	lsls	r2, r2, #4
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	440b      	add	r3, r1
 80012fe:	761a      	strb	r2, [r3, #24]
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	e000e100 	.word	0xe000e100
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001314:	b480      	push	{r7}
 8001316:	b089      	sub	sp, #36	@ 0x24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	f1c3 0307 	rsb	r3, r3, #7
 800132e:	2b04      	cmp	r3, #4
 8001330:	bf28      	it	cs
 8001332:	2304      	movcs	r3, #4
 8001334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	3304      	adds	r3, #4
 800133a:	2b06      	cmp	r3, #6
 800133c:	d902      	bls.n	8001344 <NVIC_EncodePriority+0x30>
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3b03      	subs	r3, #3
 8001342:	e000      	b.n	8001346 <NVIC_EncodePriority+0x32>
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001348:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	43da      	mvns	r2, r3
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	401a      	ands	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800135c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	fa01 f303 	lsl.w	r3, r1, r3
 8001366:	43d9      	mvns	r1, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800136c:	4313      	orrs	r3, r2
         );
}
 800136e:	4618      	mov	r0, r3
 8001370:	3724      	adds	r7, #36	@ 0x24
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff ff4c 	bl	8001220 <__NVIC_SetPriorityGrouping>
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
 800139c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013a2:	f7ff ff61 	bl	8001268 <__NVIC_GetPriorityGrouping>
 80013a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	68b9      	ldr	r1, [r7, #8]
 80013ac:	6978      	ldr	r0, [r7, #20]
 80013ae:	f7ff ffb1 	bl	8001314 <NVIC_EncodePriority>
 80013b2:	4602      	mov	r2, r0
 80013b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b8:	4611      	mov	r1, r2
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff ff80 	bl	80012c0 <__NVIC_SetPriority>
}
 80013c0:	bf00      	nop
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff ff54 	bl	8001284 <__NVIC_EnableIRQ>
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013ec:	2300      	movs	r3, #0
 80013ee:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d008      	beq.n	800140e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2204      	movs	r2, #4
 8001400:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2200      	movs	r2, #0
 8001406:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e022      	b.n	8001454 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f022 020e 	bic.w	r2, r2, #14
 800141c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f022 0201 	bic.w	r2, r2, #1
 800142c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001432:	f003 021c 	and.w	r2, r3, #28
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143a:	2101      	movs	r1, #1
 800143c:	fa01 f202 	lsl.w	r2, r1, r2
 8001440:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2201      	movs	r2, #1
 8001446:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001452:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001454:	4618      	mov	r0, r3
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001468:	2300      	movs	r3, #0
 800146a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001472:	b2db      	uxtb	r3, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d005      	beq.n	8001484 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2204      	movs	r2, #4
 800147c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	73fb      	strb	r3, [r7, #15]
 8001482:	e029      	b.n	80014d8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f022 020e 	bic.w	r2, r2, #14
 8001492:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f022 0201 	bic.w	r2, r2, #1
 80014a2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a8:	f003 021c 	and.w	r2, r3, #28
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b0:	2101      	movs	r1, #1
 80014b2:	fa01 f202 	lsl.w	r2, r1, r2
 80014b6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d003      	beq.n	80014d8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	4798      	blx	r3
    }
  }
  return status;
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b087      	sub	sp, #28
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014f2:	e17f      	b.n	80017f4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	2101      	movs	r1, #1
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001500:	4013      	ands	r3, r2
 8001502:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2b00      	cmp	r3, #0
 8001508:	f000 8171 	beq.w	80017ee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	2b01      	cmp	r3, #1
 8001516:	d005      	beq.n	8001524 <HAL_GPIO_Init+0x40>
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f003 0303 	and.w	r3, r3, #3
 8001520:	2b02      	cmp	r3, #2
 8001522:	d130      	bne.n	8001586 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	2203      	movs	r2, #3
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	43db      	mvns	r3, r3
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	4013      	ands	r3, r2
 800153a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	4313      	orrs	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800155a:	2201      	movs	r2, #1
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	4013      	ands	r3, r2
 8001568:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	091b      	lsrs	r3, r3, #4
 8001570:	f003 0201 	and.w	r2, r3, #1
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	4313      	orrs	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f003 0303 	and.w	r3, r3, #3
 800158e:	2b03      	cmp	r3, #3
 8001590:	d118      	bne.n	80015c4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001596:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001598:	2201      	movs	r2, #1
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	43db      	mvns	r3, r3
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	4013      	ands	r3, r2
 80015a6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	08db      	lsrs	r3, r3, #3
 80015ae:	f003 0201 	and.w	r2, r3, #1
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b03      	cmp	r3, #3
 80015ce:	d017      	beq.n	8001600 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	2203      	movs	r2, #3
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	43db      	mvns	r3, r3
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	4013      	ands	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d123      	bne.n	8001654 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	08da      	lsrs	r2, r3, #3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3208      	adds	r2, #8
 8001614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001618:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	f003 0307 	and.w	r3, r3, #7
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	220f      	movs	r2, #15
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	43db      	mvns	r3, r3
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	4013      	ands	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	691a      	ldr	r2, [r3, #16]
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	4313      	orrs	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	08da      	lsrs	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3208      	adds	r2, #8
 800164e:	6939      	ldr	r1, [r7, #16]
 8001650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	2203      	movs	r2, #3
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	43db      	mvns	r3, r3
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4013      	ands	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0203 	and.w	r2, r3, #3
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	4313      	orrs	r3, r2
 8001680:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 80ac 	beq.w	80017ee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001696:	4b5f      	ldr	r3, [pc, #380]	@ (8001814 <HAL_GPIO_Init+0x330>)
 8001698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800169a:	4a5e      	ldr	r2, [pc, #376]	@ (8001814 <HAL_GPIO_Init+0x330>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80016a2:	4b5c      	ldr	r3, [pc, #368]	@ (8001814 <HAL_GPIO_Init+0x330>)
 80016a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	60bb      	str	r3, [r7, #8]
 80016ac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016ae:	4a5a      	ldr	r2, [pc, #360]	@ (8001818 <HAL_GPIO_Init+0x334>)
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	089b      	lsrs	r3, r3, #2
 80016b4:	3302      	adds	r3, #2
 80016b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	f003 0303 	and.w	r3, r3, #3
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	220f      	movs	r2, #15
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	43db      	mvns	r3, r3
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	4013      	ands	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80016d8:	d025      	beq.n	8001726 <HAL_GPIO_Init+0x242>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a4f      	ldr	r2, [pc, #316]	@ (800181c <HAL_GPIO_Init+0x338>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d01f      	beq.n	8001722 <HAL_GPIO_Init+0x23e>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a4e      	ldr	r2, [pc, #312]	@ (8001820 <HAL_GPIO_Init+0x33c>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d019      	beq.n	800171e <HAL_GPIO_Init+0x23a>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a4d      	ldr	r2, [pc, #308]	@ (8001824 <HAL_GPIO_Init+0x340>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d013      	beq.n	800171a <HAL_GPIO_Init+0x236>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a4c      	ldr	r2, [pc, #304]	@ (8001828 <HAL_GPIO_Init+0x344>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d00d      	beq.n	8001716 <HAL_GPIO_Init+0x232>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a4b      	ldr	r2, [pc, #300]	@ (800182c <HAL_GPIO_Init+0x348>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d007      	beq.n	8001712 <HAL_GPIO_Init+0x22e>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a4a      	ldr	r2, [pc, #296]	@ (8001830 <HAL_GPIO_Init+0x34c>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d101      	bne.n	800170e <HAL_GPIO_Init+0x22a>
 800170a:	2306      	movs	r3, #6
 800170c:	e00c      	b.n	8001728 <HAL_GPIO_Init+0x244>
 800170e:	2307      	movs	r3, #7
 8001710:	e00a      	b.n	8001728 <HAL_GPIO_Init+0x244>
 8001712:	2305      	movs	r3, #5
 8001714:	e008      	b.n	8001728 <HAL_GPIO_Init+0x244>
 8001716:	2304      	movs	r3, #4
 8001718:	e006      	b.n	8001728 <HAL_GPIO_Init+0x244>
 800171a:	2303      	movs	r3, #3
 800171c:	e004      	b.n	8001728 <HAL_GPIO_Init+0x244>
 800171e:	2302      	movs	r3, #2
 8001720:	e002      	b.n	8001728 <HAL_GPIO_Init+0x244>
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <HAL_GPIO_Init+0x244>
 8001726:	2300      	movs	r3, #0
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	f002 0203 	and.w	r2, r2, #3
 800172e:	0092      	lsls	r2, r2, #2
 8001730:	4093      	lsls	r3, r2
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4313      	orrs	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001738:	4937      	ldr	r1, [pc, #220]	@ (8001818 <HAL_GPIO_Init+0x334>)
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	089b      	lsrs	r3, r3, #2
 800173e:	3302      	adds	r3, #2
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001746:	4b3b      	ldr	r3, [pc, #236]	@ (8001834 <HAL_GPIO_Init+0x350>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	43db      	mvns	r3, r3
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	4013      	ands	r3, r2
 8001754:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	4313      	orrs	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800176a:	4a32      	ldr	r2, [pc, #200]	@ (8001834 <HAL_GPIO_Init+0x350>)
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001770:	4b30      	ldr	r3, [pc, #192]	@ (8001834 <HAL_GPIO_Init+0x350>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	43db      	mvns	r3, r3
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	4013      	ands	r3, r2
 800177e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d003      	beq.n	8001794 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800178c:	693a      	ldr	r2, [r7, #16]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	4313      	orrs	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001794:	4a27      	ldr	r2, [pc, #156]	@ (8001834 <HAL_GPIO_Init+0x350>)
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800179a:	4b26      	ldr	r3, [pc, #152]	@ (8001834 <HAL_GPIO_Init+0x350>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	43db      	mvns	r3, r3
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	4013      	ands	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d003      	beq.n	80017be <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017be:	4a1d      	ldr	r2, [pc, #116]	@ (8001834 <HAL_GPIO_Init+0x350>)
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80017c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <HAL_GPIO_Init+0x350>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	43db      	mvns	r3, r3
 80017ce:	693a      	ldr	r2, [r7, #16]
 80017d0:	4013      	ands	r3, r2
 80017d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d003      	beq.n	80017e8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017e8:	4a12      	ldr	r2, [pc, #72]	@ (8001834 <HAL_GPIO_Init+0x350>)
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	3301      	adds	r3, #1
 80017f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	fa22 f303 	lsr.w	r3, r2, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f47f ae78 	bne.w	80014f4 <HAL_GPIO_Init+0x10>
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	371c      	adds	r7, #28
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	40021000 	.word	0x40021000
 8001818:	40010000 	.word	0x40010000
 800181c:	48000400 	.word	0x48000400
 8001820:	48000800 	.word	0x48000800
 8001824:	48000c00 	.word	0x48000c00
 8001828:	48001000 	.word	0x48001000
 800182c:	48001400 	.word	0x48001400
 8001830:	48001800 	.word	0x48001800
 8001834:	40010400 	.word	0x40010400

08001838 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	807b      	strh	r3, [r7, #2]
 8001844:	4613      	mov	r3, r2
 8001846:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001848:	787b      	ldrb	r3, [r7, #1]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d003      	beq.n	8001856 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800184e:	887a      	ldrh	r2, [r7, #2]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001854:	e002      	b.n	800185c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001856:	887a      	ldrh	r2, [r7, #2]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	695b      	ldr	r3, [r3, #20]
 8001878:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800187a:	887a      	ldrh	r2, [r7, #2]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4013      	ands	r3, r2
 8001880:	041a      	lsls	r2, r3, #16
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	43d9      	mvns	r1, r3
 8001886:	887b      	ldrh	r3, [r7, #2]
 8001888:	400b      	ands	r3, r1
 800188a:	431a      	orrs	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	619a      	str	r2, [r3, #24]
}
 8001890:	bf00      	nop
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80018a0:	4b04      	ldr	r3, [pc, #16]	@ (80018b4 <HAL_PWREx_GetVoltageRange+0x18>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40007000 	.word	0x40007000

080018b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018c6:	d130      	bne.n	800192a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80018c8:	4b23      	ldr	r3, [pc, #140]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018d4:	d038      	beq.n	8001948 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d6:	4b20      	ldr	r3, [pc, #128]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018de:	4a1e      	ldr	r2, [pc, #120]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018e4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018e6:	4b1d      	ldr	r3, [pc, #116]	@ (800195c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2232      	movs	r2, #50	@ 0x32
 80018ec:	fb02 f303 	mul.w	r3, r2, r3
 80018f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001960 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80018f2:	fba2 2303 	umull	r2, r3, r2, r3
 80018f6:	0c9b      	lsrs	r3, r3, #18
 80018f8:	3301      	adds	r3, #1
 80018fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018fc:	e002      	b.n	8001904 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	3b01      	subs	r3, #1
 8001902:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001904:	4b14      	ldr	r3, [pc, #80]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001906:	695b      	ldr	r3, [r3, #20]
 8001908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800190c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001910:	d102      	bne.n	8001918 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1f2      	bne.n	80018fe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001918:	4b0f      	ldr	r3, [pc, #60]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001920:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001924:	d110      	bne.n	8001948 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e00f      	b.n	800194a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800192a:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001936:	d007      	beq.n	8001948 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001938:	4b07      	ldr	r3, [pc, #28]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001940:	4a05      	ldr	r2, [pc, #20]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001942:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001946:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	40007000 	.word	0x40007000
 800195c:	20000378 	.word	0x20000378
 8001960:	431bde83 	.word	0x431bde83

08001964 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e3ca      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001976:	4b97      	ldr	r3, [pc, #604]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f003 030c 	and.w	r3, r3, #12
 800197e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001980:	4b94      	ldr	r3, [pc, #592]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0310 	and.w	r3, r3, #16
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 80e4 	beq.w	8001b60 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d007      	beq.n	80019ae <HAL_RCC_OscConfig+0x4a>
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	2b0c      	cmp	r3, #12
 80019a2:	f040 808b 	bne.w	8001abc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	f040 8087 	bne.w	8001abc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ae:	4b89      	ldr	r3, [pc, #548]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d005      	beq.n	80019c6 <HAL_RCC_OscConfig+0x62>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	699b      	ldr	r3, [r3, #24]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d101      	bne.n	80019c6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e3a2      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a1a      	ldr	r2, [r3, #32]
 80019ca:	4b82      	ldr	r3, [pc, #520]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d004      	beq.n	80019e0 <HAL_RCC_OscConfig+0x7c>
 80019d6:	4b7f      	ldr	r3, [pc, #508]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019de:	e005      	b.n	80019ec <HAL_RCC_OscConfig+0x88>
 80019e0:	4b7c      	ldr	r3, [pc, #496]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 80019e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019e6:	091b      	lsrs	r3, r3, #4
 80019e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d223      	bcs.n	8001a38 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f000 fd87 	bl	8002508 <RCC_SetFlashLatencyFromMSIRange>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e383      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a04:	4b73      	ldr	r3, [pc, #460]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a72      	ldr	r2, [pc, #456]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a0a:	f043 0308 	orr.w	r3, r3, #8
 8001a0e:	6013      	str	r3, [r2, #0]
 8001a10:	4b70      	ldr	r3, [pc, #448]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	496d      	ldr	r1, [pc, #436]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a22:	4b6c      	ldr	r3, [pc, #432]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	021b      	lsls	r3, r3, #8
 8001a30:	4968      	ldr	r1, [pc, #416]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	604b      	str	r3, [r1, #4]
 8001a36:	e025      	b.n	8001a84 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a38:	4b66      	ldr	r3, [pc, #408]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a65      	ldr	r2, [pc, #404]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a3e:	f043 0308 	orr.w	r3, r3, #8
 8001a42:	6013      	str	r3, [r2, #0]
 8001a44:	4b63      	ldr	r3, [pc, #396]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	4960      	ldr	r1, [pc, #384]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a52:	4313      	orrs	r3, r2
 8001a54:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a56:	4b5f      	ldr	r3, [pc, #380]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	021b      	lsls	r3, r3, #8
 8001a64:	495b      	ldr	r1, [pc, #364]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a66:	4313      	orrs	r3, r2
 8001a68:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d109      	bne.n	8001a84 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f000 fd47 	bl	8002508 <RCC_SetFlashLatencyFromMSIRange>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e343      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a84:	f000 fc4a 	bl	800231c <HAL_RCC_GetSysClockFreq>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	4b52      	ldr	r3, [pc, #328]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	091b      	lsrs	r3, r3, #4
 8001a90:	f003 030f 	and.w	r3, r3, #15
 8001a94:	4950      	ldr	r1, [pc, #320]	@ (8001bd8 <HAL_RCC_OscConfig+0x274>)
 8001a96:	5ccb      	ldrb	r3, [r1, r3]
 8001a98:	f003 031f 	and.w	r3, r3, #31
 8001a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa0:	4a4e      	ldr	r2, [pc, #312]	@ (8001bdc <HAL_RCC_OscConfig+0x278>)
 8001aa2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001aa4:	4b4e      	ldr	r3, [pc, #312]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff f92d 	bl	8000d08 <HAL_InitTick>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d052      	beq.n	8001b5e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	e327      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d032      	beq.n	8001b2a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ac4:	4b43      	ldr	r3, [pc, #268]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a42      	ldr	r2, [pc, #264]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ad0:	f7ff fb76 	bl	80011c0 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ad8:	f7ff fb72 	bl	80011c0 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e310      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001aea:	4b3a      	ldr	r3, [pc, #232]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001af6:	4b37      	ldr	r3, [pc, #220]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a36      	ldr	r2, [pc, #216]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001afc:	f043 0308 	orr.w	r3, r3, #8
 8001b00:	6013      	str	r3, [r2, #0]
 8001b02:	4b34      	ldr	r3, [pc, #208]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a1b      	ldr	r3, [r3, #32]
 8001b0e:	4931      	ldr	r1, [pc, #196]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001b10:	4313      	orrs	r3, r2
 8001b12:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b14:	4b2f      	ldr	r3, [pc, #188]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	021b      	lsls	r3, r3, #8
 8001b22:	492c      	ldr	r1, [pc, #176]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	604b      	str	r3, [r1, #4]
 8001b28:	e01a      	b.n	8001b60 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a29      	ldr	r2, [pc, #164]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001b30:	f023 0301 	bic.w	r3, r3, #1
 8001b34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b36:	f7ff fb43 	bl	80011c0 <HAL_GetTick>
 8001b3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b3e:	f7ff fb3f 	bl	80011c0 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e2dd      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b50:	4b20      	ldr	r3, [pc, #128]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d1f0      	bne.n	8001b3e <HAL_RCC_OscConfig+0x1da>
 8001b5c:	e000      	b.n	8001b60 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b5e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d074      	beq.n	8001c56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d005      	beq.n	8001b7e <HAL_RCC_OscConfig+0x21a>
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	2b0c      	cmp	r3, #12
 8001b76:	d10e      	bne.n	8001b96 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	2b03      	cmp	r3, #3
 8001b7c:	d10b      	bne.n	8001b96 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d064      	beq.n	8001c54 <HAL_RCC_OscConfig+0x2f0>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d160      	bne.n	8001c54 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e2ba      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b9e:	d106      	bne.n	8001bae <HAL_RCC_OscConfig+0x24a>
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001ba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	e026      	b.n	8001bfc <HAL_RCC_OscConfig+0x298>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bb6:	d115      	bne.n	8001be4 <HAL_RCC_OscConfig+0x280>
 8001bb8:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a05      	ldr	r2, [pc, #20]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001bbe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bc2:	6013      	str	r3, [r2, #0]
 8001bc4:	4b03      	ldr	r3, [pc, #12]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a02      	ldr	r2, [pc, #8]	@ (8001bd4 <HAL_RCC_OscConfig+0x270>)
 8001bca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	e014      	b.n	8001bfc <HAL_RCC_OscConfig+0x298>
 8001bd2:	bf00      	nop
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	0800834c 	.word	0x0800834c
 8001bdc:	20000378 	.word	0x20000378
 8001be0:	2000037c 	.word	0x2000037c
 8001be4:	4ba0      	ldr	r3, [pc, #640]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a9f      	ldr	r2, [pc, #636]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001bea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bee:	6013      	str	r3, [r2, #0]
 8001bf0:	4b9d      	ldr	r3, [pc, #628]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a9c      	ldr	r2, [pc, #624]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001bf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d013      	beq.n	8001c2c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c04:	f7ff fadc 	bl	80011c0 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c0c:	f7ff fad8 	bl	80011c0 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b64      	cmp	r3, #100	@ 0x64
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e276      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c1e:	4b92      	ldr	r3, [pc, #584]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0f0      	beq.n	8001c0c <HAL_RCC_OscConfig+0x2a8>
 8001c2a:	e014      	b.n	8001c56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fac8 	bl	80011c0 <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c34:	f7ff fac4 	bl	80011c0 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b64      	cmp	r3, #100	@ 0x64
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e262      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c46:	4b88      	ldr	r3, [pc, #544]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1f0      	bne.n	8001c34 <HAL_RCC_OscConfig+0x2d0>
 8001c52:	e000      	b.n	8001c56 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d060      	beq.n	8001d24 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	2b04      	cmp	r3, #4
 8001c66:	d005      	beq.n	8001c74 <HAL_RCC_OscConfig+0x310>
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2b0c      	cmp	r3, #12
 8001c6c:	d119      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d116      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c74:	4b7c      	ldr	r3, [pc, #496]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d005      	beq.n	8001c8c <HAL_RCC_OscConfig+0x328>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e23f      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8c:	4b76      	ldr	r3, [pc, #472]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	691b      	ldr	r3, [r3, #16]
 8001c98:	061b      	lsls	r3, r3, #24
 8001c9a:	4973      	ldr	r1, [pc, #460]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ca0:	e040      	b.n	8001d24 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d023      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001caa:	4b6f      	ldr	r3, [pc, #444]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a6e      	ldr	r2, [pc, #440]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001cb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb6:	f7ff fa83 	bl	80011c0 <HAL_GetTick>
 8001cba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cbc:	e008      	b.n	8001cd0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cbe:	f7ff fa7f 	bl	80011c0 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e21d      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cd0:	4b65      	ldr	r3, [pc, #404]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d0f0      	beq.n	8001cbe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cdc:	4b62      	ldr	r3, [pc, #392]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	691b      	ldr	r3, [r3, #16]
 8001ce8:	061b      	lsls	r3, r3, #24
 8001cea:	495f      	ldr	r1, [pc, #380]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001cec:	4313      	orrs	r3, r2
 8001cee:	604b      	str	r3, [r1, #4]
 8001cf0:	e018      	b.n	8001d24 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cf2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a5c      	ldr	r2, [pc, #368]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001cf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfe:	f7ff fa5f 	bl	80011c0 <HAL_GetTick>
 8001d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d04:	e008      	b.n	8001d18 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d06:	f7ff fa5b 	bl	80011c0 <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e1f9      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d18:	4b53      	ldr	r3, [pc, #332]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1f0      	bne.n	8001d06 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0308 	and.w	r3, r3, #8
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d03c      	beq.n	8001daa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	695b      	ldr	r3, [r3, #20]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d01c      	beq.n	8001d72 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d38:	4b4b      	ldr	r3, [pc, #300]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001d3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d3e:	4a4a      	ldr	r2, [pc, #296]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d48:	f7ff fa3a 	bl	80011c0 <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d50:	f7ff fa36 	bl	80011c0 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e1d4      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d62:	4b41      	ldr	r3, [pc, #260]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001d64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d0ef      	beq.n	8001d50 <HAL_RCC_OscConfig+0x3ec>
 8001d70:	e01b      	b.n	8001daa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d72:	4b3d      	ldr	r3, [pc, #244]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d78:	4a3b      	ldr	r2, [pc, #236]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001d7a:	f023 0301 	bic.w	r3, r3, #1
 8001d7e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d82:	f7ff fa1d 	bl	80011c0 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d8a:	f7ff fa19 	bl	80011c0 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e1b7      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d9c:	4b32      	ldr	r3, [pc, #200]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1ef      	bne.n	8001d8a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0304 	and.w	r3, r3, #4
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f000 80a6 	beq.w	8001f04 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001db8:	2300      	movs	r3, #0
 8001dba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d10d      	bne.n	8001de4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dc8:	4b27      	ldr	r3, [pc, #156]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dcc:	4a26      	ldr	r2, [pc, #152]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001dce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dd4:	4b24      	ldr	r3, [pc, #144]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001de0:	2301      	movs	r3, #1
 8001de2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001de4:	4b21      	ldr	r3, [pc, #132]	@ (8001e6c <HAL_RCC_OscConfig+0x508>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d118      	bne.n	8001e22 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001df0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e6c <HAL_RCC_OscConfig+0x508>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e6c <HAL_RCC_OscConfig+0x508>)
 8001df6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dfa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dfc:	f7ff f9e0 	bl	80011c0 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e04:	f7ff f9dc 	bl	80011c0 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e17a      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e16:	4b15      	ldr	r3, [pc, #84]	@ (8001e6c <HAL_RCC_OscConfig+0x508>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f0      	beq.n	8001e04 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d108      	bne.n	8001e3c <HAL_RCC_OscConfig+0x4d8>
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e30:	4a0d      	ldr	r2, [pc, #52]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001e32:	f043 0301 	orr.w	r3, r3, #1
 8001e36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e3a:	e029      	b.n	8001e90 <HAL_RCC_OscConfig+0x52c>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	2b05      	cmp	r3, #5
 8001e42:	d115      	bne.n	8001e70 <HAL_RCC_OscConfig+0x50c>
 8001e44:	4b08      	ldr	r3, [pc, #32]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e4a:	4a07      	ldr	r2, [pc, #28]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001e4c:	f043 0304 	orr.w	r3, r3, #4
 8001e50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e54:	4b04      	ldr	r3, [pc, #16]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e5a:	4a03      	ldr	r2, [pc, #12]	@ (8001e68 <HAL_RCC_OscConfig+0x504>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e64:	e014      	b.n	8001e90 <HAL_RCC_OscConfig+0x52c>
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	40007000 	.word	0x40007000
 8001e70:	4b9c      	ldr	r3, [pc, #624]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e76:	4a9b      	ldr	r2, [pc, #620]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001e78:	f023 0301 	bic.w	r3, r3, #1
 8001e7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e80:	4b98      	ldr	r3, [pc, #608]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e86:	4a97      	ldr	r2, [pc, #604]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001e88:	f023 0304 	bic.w	r3, r3, #4
 8001e8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d016      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e98:	f7ff f992 	bl	80011c0 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e9e:	e00a      	b.n	8001eb6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea0:	f7ff f98e 	bl	80011c0 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e12a      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001eb6:	4b8b      	ldr	r3, [pc, #556]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0ed      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x53c>
 8001ec4:	e015      	b.n	8001ef2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec6:	f7ff f97b 	bl	80011c0 <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ecc:	e00a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ece:	f7ff f977 	bl	80011c0 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e113      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ee4:	4b7f      	ldr	r3, [pc, #508]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1ed      	bne.n	8001ece <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ef2:	7ffb      	ldrb	r3, [r7, #31]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d105      	bne.n	8001f04 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef8:	4b7a      	ldr	r3, [pc, #488]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efc:	4a79      	ldr	r2, [pc, #484]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001efe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f02:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	f000 80fe 	beq.w	800210a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	f040 80d0 	bne.w	80020b8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f18:	4b72      	ldr	r3, [pc, #456]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f003 0203 	and.w	r2, r3, #3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d130      	bne.n	8001f8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	3b01      	subs	r3, #1
 8001f38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d127      	bne.n	8001f8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f48:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d11f      	bne.n	8001f8e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f58:	2a07      	cmp	r2, #7
 8001f5a:	bf14      	ite	ne
 8001f5c:	2201      	movne	r2, #1
 8001f5e:	2200      	moveq	r2, #0
 8001f60:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d113      	bne.n	8001f8e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f70:	085b      	lsrs	r3, r3, #1
 8001f72:	3b01      	subs	r3, #1
 8001f74:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d109      	bne.n	8001f8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f84:	085b      	lsrs	r3, r3, #1
 8001f86:	3b01      	subs	r3, #1
 8001f88:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d06e      	beq.n	800206c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	2b0c      	cmp	r3, #12
 8001f92:	d069      	beq.n	8002068 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f94:	4b53      	ldr	r3, [pc, #332]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d105      	bne.n	8001fac <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001fa0:	4b50      	ldr	r3, [pc, #320]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e0ad      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001fb0:	4b4c      	ldr	r3, [pc, #304]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a4b      	ldr	r2, [pc, #300]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001fb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fba:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fbc:	f7ff f900 	bl	80011c0 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc4:	f7ff f8fc 	bl	80011c0 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e09a      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fd6:	4b43      	ldr	r3, [pc, #268]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f0      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fe2:	4b40      	ldr	r3, [pc, #256]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	4b40      	ldr	r3, [pc, #256]	@ (80020e8 <HAL_RCC_OscConfig+0x784>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ff2:	3a01      	subs	r2, #1
 8001ff4:	0112      	lsls	r2, r2, #4
 8001ff6:	4311      	orrs	r1, r2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ffc:	0212      	lsls	r2, r2, #8
 8001ffe:	4311      	orrs	r1, r2
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002004:	0852      	lsrs	r2, r2, #1
 8002006:	3a01      	subs	r2, #1
 8002008:	0552      	lsls	r2, r2, #21
 800200a:	4311      	orrs	r1, r2
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002010:	0852      	lsrs	r2, r2, #1
 8002012:	3a01      	subs	r2, #1
 8002014:	0652      	lsls	r2, r2, #25
 8002016:	4311      	orrs	r1, r2
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800201c:	0912      	lsrs	r2, r2, #4
 800201e:	0452      	lsls	r2, r2, #17
 8002020:	430a      	orrs	r2, r1
 8002022:	4930      	ldr	r1, [pc, #192]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8002024:	4313      	orrs	r3, r2
 8002026:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002028:	4b2e      	ldr	r3, [pc, #184]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a2d      	ldr	r2, [pc, #180]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 800202e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002032:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002034:	4b2b      	ldr	r3, [pc, #172]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	4a2a      	ldr	r2, [pc, #168]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 800203a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800203e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002040:	f7ff f8be 	bl	80011c0 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002048:	f7ff f8ba 	bl	80011c0 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e058      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800205a:	4b22      	ldr	r3, [pc, #136]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d0f0      	beq.n	8002048 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002066:	e050      	b.n	800210a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e04f      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800206c:	4b1d      	ldr	r3, [pc, #116]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d148      	bne.n	800210a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002078:	4b1a      	ldr	r3, [pc, #104]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a19      	ldr	r2, [pc, #100]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 800207e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002082:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002084:	4b17      	ldr	r3, [pc, #92]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	4a16      	ldr	r2, [pc, #88]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 800208a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800208e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002090:	f7ff f896 	bl	80011c0 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002098:	f7ff f892 	bl	80011c0 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e030      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020aa:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d0f0      	beq.n	8002098 <HAL_RCC_OscConfig+0x734>
 80020b6:	e028      	b.n	800210a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	2b0c      	cmp	r3, #12
 80020bc:	d023      	beq.n	8002106 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020be:	4b09      	ldr	r3, [pc, #36]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a08      	ldr	r2, [pc, #32]	@ (80020e4 <HAL_RCC_OscConfig+0x780>)
 80020c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ca:	f7ff f879 	bl	80011c0 <HAL_GetTick>
 80020ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020d0:	e00c      	b.n	80020ec <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020d2:	f7ff f875 	bl	80011c0 <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d905      	bls.n	80020ec <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	e013      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
 80020e4:	40021000 	.word	0x40021000
 80020e8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ec:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <HAL_RCC_OscConfig+0x7b0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1ec      	bne.n	80020d2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_RCC_OscConfig+0x7b0>)
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	4905      	ldr	r1, [pc, #20]	@ (8002114 <HAL_RCC_OscConfig+0x7b0>)
 80020fe:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <HAL_RCC_OscConfig+0x7b4>)
 8002100:	4013      	ands	r3, r2
 8002102:	60cb      	str	r3, [r1, #12]
 8002104:	e001      	b.n	800210a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e000      	b.n	800210c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3720      	adds	r7, #32
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40021000 	.word	0x40021000
 8002118:	feeefffc 	.word	0xfeeefffc

0800211c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d101      	bne.n	8002130 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e0e7      	b.n	8002300 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002130:	4b75      	ldr	r3, [pc, #468]	@ (8002308 <HAL_RCC_ClockConfig+0x1ec>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	429a      	cmp	r2, r3
 800213c:	d910      	bls.n	8002160 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213e:	4b72      	ldr	r3, [pc, #456]	@ (8002308 <HAL_RCC_ClockConfig+0x1ec>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f023 0207 	bic.w	r2, r3, #7
 8002146:	4970      	ldr	r1, [pc, #448]	@ (8002308 <HAL_RCC_ClockConfig+0x1ec>)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	4313      	orrs	r3, r2
 800214c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800214e:	4b6e      	ldr	r3, [pc, #440]	@ (8002308 <HAL_RCC_ClockConfig+0x1ec>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	429a      	cmp	r2, r3
 800215a:	d001      	beq.n	8002160 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e0cf      	b.n	8002300 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d010      	beq.n	800218e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	4b66      	ldr	r3, [pc, #408]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002178:	429a      	cmp	r2, r3
 800217a:	d908      	bls.n	800218e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800217c:	4b63      	ldr	r3, [pc, #396]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	4960      	ldr	r1, [pc, #384]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 800218a:	4313      	orrs	r3, r2
 800218c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b00      	cmp	r3, #0
 8002198:	d04c      	beq.n	8002234 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b03      	cmp	r3, #3
 80021a0:	d107      	bne.n	80021b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a2:	4b5a      	ldr	r3, [pc, #360]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d121      	bne.n	80021f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e0a6      	b.n	8002300 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d107      	bne.n	80021ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021ba:	4b54      	ldr	r3, [pc, #336]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d115      	bne.n	80021f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e09a      	b.n	8002300 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d107      	bne.n	80021e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021d2:	4b4e      	ldr	r3, [pc, #312]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d109      	bne.n	80021f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e08e      	b.n	8002300 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021e2:	4b4a      	ldr	r3, [pc, #296]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e086      	b.n	8002300 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021f2:	4b46      	ldr	r3, [pc, #280]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f023 0203 	bic.w	r2, r3, #3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	4943      	ldr	r1, [pc, #268]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 8002200:	4313      	orrs	r3, r2
 8002202:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002204:	f7fe ffdc 	bl	80011c0 <HAL_GetTick>
 8002208:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800220a:	e00a      	b.n	8002222 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800220c:	f7fe ffd8 	bl	80011c0 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800221a:	4293      	cmp	r3, r2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e06e      	b.n	8002300 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002222:	4b3a      	ldr	r3, [pc, #232]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f003 020c 	and.w	r2, r3, #12
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	429a      	cmp	r2, r3
 8002232:	d1eb      	bne.n	800220c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d010      	beq.n	8002262 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	4b31      	ldr	r3, [pc, #196]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800224c:	429a      	cmp	r2, r3
 800224e:	d208      	bcs.n	8002262 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002250:	4b2e      	ldr	r3, [pc, #184]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	492b      	ldr	r1, [pc, #172]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 800225e:	4313      	orrs	r3, r2
 8002260:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002262:	4b29      	ldr	r3, [pc, #164]	@ (8002308 <HAL_RCC_ClockConfig+0x1ec>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	429a      	cmp	r2, r3
 800226e:	d210      	bcs.n	8002292 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002270:	4b25      	ldr	r3, [pc, #148]	@ (8002308 <HAL_RCC_ClockConfig+0x1ec>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f023 0207 	bic.w	r2, r3, #7
 8002278:	4923      	ldr	r1, [pc, #140]	@ (8002308 <HAL_RCC_ClockConfig+0x1ec>)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	4313      	orrs	r3, r2
 800227e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002280:	4b21      	ldr	r3, [pc, #132]	@ (8002308 <HAL_RCC_ClockConfig+0x1ec>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d001      	beq.n	8002292 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e036      	b.n	8002300 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0304 	and.w	r3, r3, #4
 800229a:	2b00      	cmp	r3, #0
 800229c:	d008      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800229e:	4b1b      	ldr	r3, [pc, #108]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	4918      	ldr	r1, [pc, #96]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0308 	and.w	r3, r3, #8
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d009      	beq.n	80022d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022bc:	4b13      	ldr	r3, [pc, #76]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	4910      	ldr	r1, [pc, #64]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022d0:	f000 f824 	bl	800231c <HAL_RCC_GetSysClockFreq>
 80022d4:	4602      	mov	r2, r0
 80022d6:	4b0d      	ldr	r3, [pc, #52]	@ (800230c <HAL_RCC_ClockConfig+0x1f0>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	091b      	lsrs	r3, r3, #4
 80022dc:	f003 030f 	and.w	r3, r3, #15
 80022e0:	490b      	ldr	r1, [pc, #44]	@ (8002310 <HAL_RCC_ClockConfig+0x1f4>)
 80022e2:	5ccb      	ldrb	r3, [r1, r3]
 80022e4:	f003 031f 	and.w	r3, r3, #31
 80022e8:	fa22 f303 	lsr.w	r3, r2, r3
 80022ec:	4a09      	ldr	r2, [pc, #36]	@ (8002314 <HAL_RCC_ClockConfig+0x1f8>)
 80022ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80022f0:	4b09      	ldr	r3, [pc, #36]	@ (8002318 <HAL_RCC_ClockConfig+0x1fc>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe fd07 	bl	8000d08 <HAL_InitTick>
 80022fa:	4603      	mov	r3, r0
 80022fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80022fe:	7afb      	ldrb	r3, [r7, #11]
}
 8002300:	4618      	mov	r0, r3
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40022000 	.word	0x40022000
 800230c:	40021000 	.word	0x40021000
 8002310:	0800834c 	.word	0x0800834c
 8002314:	20000378 	.word	0x20000378
 8002318:	2000037c 	.word	0x2000037c

0800231c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800231c:	b480      	push	{r7}
 800231e:	b089      	sub	sp, #36	@ 0x24
 8002320:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
 8002326:	2300      	movs	r3, #0
 8002328:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800232a:	4b3e      	ldr	r3, [pc, #248]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 030c 	and.w	r3, r3, #12
 8002332:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002334:	4b3b      	ldr	r3, [pc, #236]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	f003 0303 	and.w	r3, r3, #3
 800233c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <HAL_RCC_GetSysClockFreq+0x34>
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	2b0c      	cmp	r3, #12
 8002348:	d121      	bne.n	800238e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d11e      	bne.n	800238e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002350:	4b34      	ldr	r3, [pc, #208]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	2b00      	cmp	r3, #0
 800235a:	d107      	bne.n	800236c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800235c:	4b31      	ldr	r3, [pc, #196]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 800235e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002362:	0a1b      	lsrs	r3, r3, #8
 8002364:	f003 030f 	and.w	r3, r3, #15
 8002368:	61fb      	str	r3, [r7, #28]
 800236a:	e005      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800236c:	4b2d      	ldr	r3, [pc, #180]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	091b      	lsrs	r3, r3, #4
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002378:	4a2b      	ldr	r2, [pc, #172]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x10c>)
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002380:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d10d      	bne.n	80023a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800238c:	e00a      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	2b04      	cmp	r3, #4
 8002392:	d102      	bne.n	800239a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002394:	4b25      	ldr	r3, [pc, #148]	@ (800242c <HAL_RCC_GetSysClockFreq+0x110>)
 8002396:	61bb      	str	r3, [r7, #24]
 8002398:	e004      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	2b08      	cmp	r3, #8
 800239e:	d101      	bne.n	80023a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023a0:	4b23      	ldr	r3, [pc, #140]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x114>)
 80023a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	2b0c      	cmp	r3, #12
 80023a8:	d134      	bne.n	8002414 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d003      	beq.n	80023c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2b03      	cmp	r3, #3
 80023be:	d003      	beq.n	80023c8 <HAL_RCC_GetSysClockFreq+0xac>
 80023c0:	e005      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80023c2:	4b1a      	ldr	r3, [pc, #104]	@ (800242c <HAL_RCC_GetSysClockFreq+0x110>)
 80023c4:	617b      	str	r3, [r7, #20]
      break;
 80023c6:	e005      	b.n	80023d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80023c8:	4b19      	ldr	r3, [pc, #100]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x114>)
 80023ca:	617b      	str	r3, [r7, #20]
      break;
 80023cc:	e002      	b.n	80023d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	617b      	str	r3, [r7, #20]
      break;
 80023d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023d4:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	091b      	lsrs	r3, r3, #4
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	3301      	adds	r3, #1
 80023e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80023e2:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	0a1b      	lsrs	r3, r3, #8
 80023e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	fb03 f202 	mul.w	r2, r3, r2
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x108>)
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	0e5b      	lsrs	r3, r3, #25
 8002400:	f003 0303 	and.w	r3, r3, #3
 8002404:	3301      	adds	r3, #1
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002412:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002414:	69bb      	ldr	r3, [r7, #24]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3724      	adds	r7, #36	@ 0x24
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	40021000 	.word	0x40021000
 8002428:	08008364 	.word	0x08008364
 800242c:	00f42400 	.word	0x00f42400
 8002430:	007a1200 	.word	0x007a1200

08002434 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002438:	4b03      	ldr	r3, [pc, #12]	@ (8002448 <HAL_RCC_GetHCLKFreq+0x14>)
 800243a:	681b      	ldr	r3, [r3, #0]
}
 800243c:	4618      	mov	r0, r3
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	20000378 	.word	0x20000378

0800244c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002450:	f7ff fff0 	bl	8002434 <HAL_RCC_GetHCLKFreq>
 8002454:	4602      	mov	r2, r0
 8002456:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	0a1b      	lsrs	r3, r3, #8
 800245c:	f003 0307 	and.w	r3, r3, #7
 8002460:	4904      	ldr	r1, [pc, #16]	@ (8002474 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002462:	5ccb      	ldrb	r3, [r1, r3]
 8002464:	f003 031f 	and.w	r3, r3, #31
 8002468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800246c:	4618      	mov	r0, r3
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40021000 	.word	0x40021000
 8002474:	0800835c 	.word	0x0800835c

08002478 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800247c:	f7ff ffda 	bl	8002434 <HAL_RCC_GetHCLKFreq>
 8002480:	4602      	mov	r2, r0
 8002482:	4b06      	ldr	r3, [pc, #24]	@ (800249c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	0adb      	lsrs	r3, r3, #11
 8002488:	f003 0307 	and.w	r3, r3, #7
 800248c:	4904      	ldr	r1, [pc, #16]	@ (80024a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800248e:	5ccb      	ldrb	r3, [r1, r3]
 8002490:	f003 031f 	and.w	r3, r3, #31
 8002494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002498:	4618      	mov	r0, r3
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40021000 	.word	0x40021000
 80024a0:	0800835c 	.word	0x0800835c

080024a4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	220f      	movs	r2, #15
 80024b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80024b4:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <HAL_RCC_GetClockConfig+0x5c>)
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 0203 	and.w	r2, r3, #3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80024c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002500 <HAL_RCC_GetClockConfig+0x5c>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80024cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002500 <HAL_RCC_GetClockConfig+0x5c>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80024d8:	4b09      	ldr	r3, [pc, #36]	@ (8002500 <HAL_RCC_GetClockConfig+0x5c>)
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	08db      	lsrs	r3, r3, #3
 80024de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80024e6:	4b07      	ldr	r3, [pc, #28]	@ (8002504 <HAL_RCC_GetClockConfig+0x60>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0207 	and.w	r2, r3, #7
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	601a      	str	r2, [r3, #0]
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	40021000 	.word	0x40021000
 8002504:	40022000 	.word	0x40022000

08002508 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002510:	2300      	movs	r3, #0
 8002512:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002514:	4b2a      	ldr	r3, [pc, #168]	@ (80025c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002518:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002520:	f7ff f9bc 	bl	800189c <HAL_PWREx_GetVoltageRange>
 8002524:	6178      	str	r0, [r7, #20]
 8002526:	e014      	b.n	8002552 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002528:	4b25      	ldr	r3, [pc, #148]	@ (80025c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800252a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252c:	4a24      	ldr	r2, [pc, #144]	@ (80025c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800252e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002532:	6593      	str	r3, [r2, #88]	@ 0x58
 8002534:	4b22      	ldr	r3, [pc, #136]	@ (80025c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002538:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002540:	f7ff f9ac 	bl	800189c <HAL_PWREx_GetVoltageRange>
 8002544:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002546:	4b1e      	ldr	r3, [pc, #120]	@ (80025c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800254a:	4a1d      	ldr	r2, [pc, #116]	@ (80025c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800254c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002550:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002558:	d10b      	bne.n	8002572 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b80      	cmp	r3, #128	@ 0x80
 800255e:	d919      	bls.n	8002594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2ba0      	cmp	r3, #160	@ 0xa0
 8002564:	d902      	bls.n	800256c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002566:	2302      	movs	r3, #2
 8002568:	613b      	str	r3, [r7, #16]
 800256a:	e013      	b.n	8002594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800256c:	2301      	movs	r3, #1
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	e010      	b.n	8002594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b80      	cmp	r3, #128	@ 0x80
 8002576:	d902      	bls.n	800257e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002578:	2303      	movs	r3, #3
 800257a:	613b      	str	r3, [r7, #16]
 800257c:	e00a      	b.n	8002594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b80      	cmp	r3, #128	@ 0x80
 8002582:	d102      	bne.n	800258a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002584:	2302      	movs	r3, #2
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	e004      	b.n	8002594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b70      	cmp	r3, #112	@ 0x70
 800258e:	d101      	bne.n	8002594 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002590:	2301      	movs	r3, #1
 8002592:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002594:	4b0b      	ldr	r3, [pc, #44]	@ (80025c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f023 0207 	bic.w	r2, r3, #7
 800259c:	4909      	ldr	r1, [pc, #36]	@ (80025c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80025a4:	4b07      	ldr	r3, [pc, #28]	@ (80025c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d001      	beq.n	80025b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e000      	b.n	80025b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40022000 	.word	0x40022000

080025c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025d0:	2300      	movs	r3, #0
 80025d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025d4:	2300      	movs	r3, #0
 80025d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d041      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025e8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80025ec:	d02a      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80025ee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80025f2:	d824      	bhi.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80025f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80025f8:	d008      	beq.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x44>
 80025fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80025fe:	d81e      	bhi.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002604:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002608:	d010      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800260a:	e018      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800260c:	4b86      	ldr	r3, [pc, #536]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	4a85      	ldr	r2, [pc, #532]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002612:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002616:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002618:	e015      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	3304      	adds	r3, #4
 800261e:	2100      	movs	r1, #0
 8002620:	4618      	mov	r0, r3
 8002622:	f000 fabb 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002626:	4603      	mov	r3, r0
 8002628:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800262a:	e00c      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3320      	adds	r3, #32
 8002630:	2100      	movs	r1, #0
 8002632:	4618      	mov	r0, r3
 8002634:	f000 fba6 	bl	8002d84 <RCCEx_PLLSAI2_Config>
 8002638:	4603      	mov	r3, r0
 800263a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800263c:	e003      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	74fb      	strb	r3, [r7, #19]
      break;
 8002642:	e000      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002644:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002646:	7cfb      	ldrb	r3, [r7, #19]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10b      	bne.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800264c:	4b76      	ldr	r3, [pc, #472]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002652:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800265a:	4973      	ldr	r1, [pc, #460]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800265c:	4313      	orrs	r3, r2
 800265e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002662:	e001      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002664:	7cfb      	ldrb	r3, [r7, #19]
 8002666:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d041      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002678:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800267c:	d02a      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800267e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002682:	d824      	bhi.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002684:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002688:	d008      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800268a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800268e:	d81e      	bhi.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00a      	beq.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002698:	d010      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800269a:	e018      	b.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800269c:	4b62      	ldr	r3, [pc, #392]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	4a61      	ldr	r2, [pc, #388]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026a6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026a8:	e015      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3304      	adds	r3, #4
 80026ae:	2100      	movs	r1, #0
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 fa73 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 80026b6:	4603      	mov	r3, r0
 80026b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026ba:	e00c      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	3320      	adds	r3, #32
 80026c0:	2100      	movs	r1, #0
 80026c2:	4618      	mov	r0, r3
 80026c4:	f000 fb5e 	bl	8002d84 <RCCEx_PLLSAI2_Config>
 80026c8:	4603      	mov	r3, r0
 80026ca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026cc:	e003      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	74fb      	strb	r3, [r7, #19]
      break;
 80026d2:	e000      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80026d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026d6:	7cfb      	ldrb	r3, [r7, #19]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d10b      	bne.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026dc:	4b52      	ldr	r3, [pc, #328]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026ea:	494f      	ldr	r1, [pc, #316]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80026f2:	e001      	b.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026f4:	7cfb      	ldrb	r3, [r7, #19]
 80026f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002700:	2b00      	cmp	r3, #0
 8002702:	f000 80a0 	beq.w	8002846 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002706:	2300      	movs	r3, #0
 8002708:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800270a:	4b47      	ldr	r3, [pc, #284]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800270c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800270e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800271a:	2300      	movs	r3, #0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00d      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002720:	4b41      	ldr	r3, [pc, #260]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002724:	4a40      	ldr	r2, [pc, #256]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002726:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800272a:	6593      	str	r3, [r2, #88]	@ 0x58
 800272c:	4b3e      	ldr	r3, [pc, #248]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800272e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002734:	60bb      	str	r3, [r7, #8]
 8002736:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002738:	2301      	movs	r3, #1
 800273a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800273c:	4b3b      	ldr	r3, [pc, #236]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a3a      	ldr	r2, [pc, #232]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002742:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002746:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002748:	f7fe fd3a 	bl	80011c0 <HAL_GetTick>
 800274c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800274e:	e009      	b.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002750:	f7fe fd36 	bl	80011c0 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b02      	cmp	r3, #2
 800275c:	d902      	bls.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	74fb      	strb	r3, [r7, #19]
        break;
 8002762:	e005      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002764:	4b31      	ldr	r3, [pc, #196]	@ (800282c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0ef      	beq.n	8002750 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002770:	7cfb      	ldrb	r3, [r7, #19]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d15c      	bne.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002776:	4b2c      	ldr	r3, [pc, #176]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002780:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d01f      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	429a      	cmp	r2, r3
 8002792:	d019      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002794:	4b24      	ldr	r3, [pc, #144]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800279e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027a0:	4b21      	ldr	r3, [pc, #132]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a6:	4a20      	ldr	r2, [pc, #128]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027c0:	4a19      	ldr	r2, [pc, #100]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d016      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d2:	f7fe fcf5 	bl	80011c0 <HAL_GetTick>
 80027d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027d8:	e00b      	b.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027da:	f7fe fcf1 	bl	80011c0 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d902      	bls.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	74fb      	strb	r3, [r7, #19]
            break;
 80027f0:	e006      	b.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0ec      	beq.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002800:	7cfb      	ldrb	r3, [r7, #19]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d10c      	bne.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002806:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002816:	4904      	ldr	r1, [pc, #16]	@ (8002828 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002818:	4313      	orrs	r3, r2
 800281a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800281e:	e009      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002820:	7cfb      	ldrb	r3, [r7, #19]
 8002822:	74bb      	strb	r3, [r7, #18]
 8002824:	e006      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002826:	bf00      	nop
 8002828:	40021000 	.word	0x40021000
 800282c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002830:	7cfb      	ldrb	r3, [r7, #19]
 8002832:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002834:	7c7b      	ldrb	r3, [r7, #17]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d105      	bne.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800283a:	4b9e      	ldr	r3, [pc, #632]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800283c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283e:	4a9d      	ldr	r2, [pc, #628]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002840:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002844:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00a      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002852:	4b98      	ldr	r3, [pc, #608]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002858:	f023 0203 	bic.w	r2, r3, #3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002860:	4994      	ldr	r1, [pc, #592]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002862:	4313      	orrs	r3, r2
 8002864:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00a      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002874:	4b8f      	ldr	r3, [pc, #572]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800287a:	f023 020c 	bic.w	r2, r3, #12
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002882:	498c      	ldr	r1, [pc, #560]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002896:	4b87      	ldr	r3, [pc, #540]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800289c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a4:	4983      	ldr	r1, [pc, #524]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0308 	and.w	r3, r3, #8
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00a      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028b8:	4b7e      	ldr	r3, [pc, #504]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c6:	497b      	ldr	r1, [pc, #492]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0310 	and.w	r3, r3, #16
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80028da:	4b76      	ldr	r3, [pc, #472]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e8:	4972      	ldr	r1, [pc, #456]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0320 	and.w	r3, r3, #32
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00a      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028fc:	4b6d      	ldr	r3, [pc, #436]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002902:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800290a:	496a      	ldr	r1, [pc, #424]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800290c:	4313      	orrs	r3, r2
 800290e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00a      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800291e:	4b65      	ldr	r3, [pc, #404]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002924:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800292c:	4961      	ldr	r1, [pc, #388]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800292e:	4313      	orrs	r3, r2
 8002930:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00a      	beq.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002940:	4b5c      	ldr	r3, [pc, #368]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002946:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800294e:	4959      	ldr	r1, [pc, #356]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002950:	4313      	orrs	r3, r2
 8002952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00a      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002962:	4b54      	ldr	r3, [pc, #336]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002968:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002970:	4950      	ldr	r1, [pc, #320]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002972:	4313      	orrs	r3, r2
 8002974:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00a      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002984:	4b4b      	ldr	r3, [pc, #300]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800298a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002992:	4948      	ldr	r1, [pc, #288]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002994:	4313      	orrs	r3, r2
 8002996:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00a      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029a6:	4b43      	ldr	r3, [pc, #268]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b4:	493f      	ldr	r1, [pc, #252]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d028      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029c8:	4b3a      	ldr	r3, [pc, #232]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029d6:	4937      	ldr	r1, [pc, #220]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029e6:	d106      	bne.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029e8:	4b32      	ldr	r3, [pc, #200]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	4a31      	ldr	r2, [pc, #196]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029f2:	60d3      	str	r3, [r2, #12]
 80029f4:	e011      	b.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80029fe:	d10c      	bne.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3304      	adds	r3, #4
 8002a04:	2101      	movs	r1, #1
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 f8c8 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a10:	7cfb      	ldrb	r3, [r7, #19]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002a16:	7cfb      	ldrb	r3, [r7, #19]
 8002a18:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d028      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a26:	4b23      	ldr	r3, [pc, #140]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a2c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a34:	491f      	ldr	r1, [pc, #124]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a44:	d106      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a46:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a50:	60d3      	str	r3, [r2, #12]
 8002a52:	e011      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a58:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a5c:	d10c      	bne.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	3304      	adds	r3, #4
 8002a62:	2101      	movs	r1, #1
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 f899 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a6e:	7cfb      	ldrb	r3, [r7, #19]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002a74:	7cfb      	ldrb	r3, [r7, #19]
 8002a76:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d02b      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a84:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a92:	4908      	ldr	r1, [pc, #32]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002aa2:	d109      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aa4:	4b03      	ldr	r3, [pc, #12]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	4a02      	ldr	r2, [pc, #8]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002aae:	60d3      	str	r3, [r2, #12]
 8002ab0:	e014      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002abc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ac0:	d10c      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	3304      	adds	r3, #4
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 f867 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ad2:	7cfb      	ldrb	r3, [r7, #19]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002ad8:	7cfb      	ldrb	r3, [r7, #19]
 8002ada:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d02f      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ae8:	4b2b      	ldr	r3, [pc, #172]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002af6:	4928      	ldr	r1, [pc, #160]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b06:	d10d      	bne.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	2102      	movs	r1, #2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f000 f844 	bl	8002b9c <RCCEx_PLLSAI1_Config>
 8002b14:	4603      	mov	r3, r0
 8002b16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b18:	7cfb      	ldrb	r3, [r7, #19]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d014      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b1e:	7cfb      	ldrb	r3, [r7, #19]
 8002b20:	74bb      	strb	r3, [r7, #18]
 8002b22:	e011      	b.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b2c:	d10c      	bne.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3320      	adds	r3, #32
 8002b32:	2102      	movs	r1, #2
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 f925 	bl	8002d84 <RCCEx_PLLSAI2_Config>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b3e:	7cfb      	ldrb	r3, [r7, #19]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b44:	7cfb      	ldrb	r3, [r7, #19]
 8002b46:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00a      	beq.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b54:	4b10      	ldr	r3, [pc, #64]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b5a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b62:	490d      	ldr	r1, [pc, #52]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00b      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b76:	4b08      	ldr	r3, [pc, #32]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b7c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b86:	4904      	ldr	r1, [pc, #16]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002b8e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	40021000 	.word	0x40021000

08002b9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002baa:	4b75      	ldr	r3, [pc, #468]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	f003 0303 	and.w	r3, r3, #3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d018      	beq.n	8002be8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002bb6:	4b72      	ldr	r3, [pc, #456]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	f003 0203 	and.w	r2, r3, #3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d10d      	bne.n	8002be2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
       ||
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d009      	beq.n	8002be2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002bce:	4b6c      	ldr	r3, [pc, #432]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	091b      	lsrs	r3, r3, #4
 8002bd4:	f003 0307 	and.w	r3, r3, #7
 8002bd8:	1c5a      	adds	r2, r3, #1
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
       ||
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d047      	beq.n	8002c72 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	73fb      	strb	r3, [r7, #15]
 8002be6:	e044      	b.n	8002c72 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2b03      	cmp	r3, #3
 8002bee:	d018      	beq.n	8002c22 <RCCEx_PLLSAI1_Config+0x86>
 8002bf0:	2b03      	cmp	r3, #3
 8002bf2:	d825      	bhi.n	8002c40 <RCCEx_PLLSAI1_Config+0xa4>
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d002      	beq.n	8002bfe <RCCEx_PLLSAI1_Config+0x62>
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d009      	beq.n	8002c10 <RCCEx_PLLSAI1_Config+0x74>
 8002bfc:	e020      	b.n	8002c40 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002bfe:	4b60      	ldr	r3, [pc, #384]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d11d      	bne.n	8002c46 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c0e:	e01a      	b.n	8002c46 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c10:	4b5b      	ldr	r3, [pc, #364]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d116      	bne.n	8002c4a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c20:	e013      	b.n	8002c4a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c22:	4b57      	ldr	r3, [pc, #348]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10f      	bne.n	8002c4e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c2e:	4b54      	ldr	r3, [pc, #336]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d109      	bne.n	8002c4e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c3e:	e006      	b.n	8002c4e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	73fb      	strb	r3, [r7, #15]
      break;
 8002c44:	e004      	b.n	8002c50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c46:	bf00      	nop
 8002c48:	e002      	b.n	8002c50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c4a:	bf00      	nop
 8002c4c:	e000      	b.n	8002c50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c4e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10d      	bne.n	8002c72 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c56:	4b4a      	ldr	r3, [pc, #296]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6819      	ldr	r1, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	011b      	lsls	r3, r3, #4
 8002c6a:	430b      	orrs	r3, r1
 8002c6c:	4944      	ldr	r1, [pc, #272]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d17d      	bne.n	8002d74 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002c78:	4b41      	ldr	r3, [pc, #260]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a40      	ldr	r2, [pc, #256]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002c82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c84:	f7fe fa9c 	bl	80011c0 <HAL_GetTick>
 8002c88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c8a:	e009      	b.n	8002ca0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c8c:	f7fe fa98 	bl	80011c0 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d902      	bls.n	8002ca0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	73fb      	strb	r3, [r7, #15]
        break;
 8002c9e:	e005      	b.n	8002cac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ca0:	4b37      	ldr	r3, [pc, #220]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1ef      	bne.n	8002c8c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002cac:	7bfb      	ldrb	r3, [r7, #15]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d160      	bne.n	8002d74 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d111      	bne.n	8002cdc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cb8:	4b31      	ldr	r3, [pc, #196]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002cc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	6892      	ldr	r2, [r2, #8]
 8002cc8:	0211      	lsls	r1, r2, #8
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	68d2      	ldr	r2, [r2, #12]
 8002cce:	0912      	lsrs	r2, r2, #4
 8002cd0:	0452      	lsls	r2, r2, #17
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	492a      	ldr	r1, [pc, #168]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	610b      	str	r3, [r1, #16]
 8002cda:	e027      	b.n	8002d2c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d112      	bne.n	8002d08 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ce2:	4b27      	ldr	r3, [pc, #156]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002cea:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6892      	ldr	r2, [r2, #8]
 8002cf2:	0211      	lsls	r1, r2, #8
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6912      	ldr	r2, [r2, #16]
 8002cf8:	0852      	lsrs	r2, r2, #1
 8002cfa:	3a01      	subs	r2, #1
 8002cfc:	0552      	lsls	r2, r2, #21
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	491f      	ldr	r1, [pc, #124]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	610b      	str	r3, [r1, #16]
 8002d06:	e011      	b.n	8002d2c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d08:	4b1d      	ldr	r3, [pc, #116]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002d10:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	6892      	ldr	r2, [r2, #8]
 8002d18:	0211      	lsls	r1, r2, #8
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	6952      	ldr	r2, [r2, #20]
 8002d1e:	0852      	lsrs	r2, r2, #1
 8002d20:	3a01      	subs	r2, #1
 8002d22:	0652      	lsls	r2, r2, #25
 8002d24:	430a      	orrs	r2, r1
 8002d26:	4916      	ldr	r1, [pc, #88]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d2c:	4b14      	ldr	r3, [pc, #80]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a13      	ldr	r2, [pc, #76]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d32:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d36:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d38:	f7fe fa42 	bl	80011c0 <HAL_GetTick>
 8002d3c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d3e:	e009      	b.n	8002d54 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d40:	f7fe fa3e 	bl	80011c0 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d902      	bls.n	8002d54 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	73fb      	strb	r3, [r7, #15]
          break;
 8002d52:	e005      	b.n	8002d60 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d54:	4b0a      	ldr	r3, [pc, #40]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0ef      	beq.n	8002d40 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d106      	bne.n	8002d74 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d66:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d68:	691a      	ldr	r2, [r3, #16]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	4904      	ldr	r1, [pc, #16]	@ (8002d80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	40021000 	.word	0x40021000

08002d84 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d92:	4b6a      	ldr	r3, [pc, #424]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	f003 0303 	and.w	r3, r3, #3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d018      	beq.n	8002dd0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002d9e:	4b67      	ldr	r3, [pc, #412]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f003 0203 	and.w	r2, r3, #3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d10d      	bne.n	8002dca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
       ||
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d009      	beq.n	8002dca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002db6:	4b61      	ldr	r3, [pc, #388]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	091b      	lsrs	r3, r3, #4
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
       ||
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d047      	beq.n	8002e5a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	73fb      	strb	r3, [r7, #15]
 8002dce:	e044      	b.n	8002e5a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	d018      	beq.n	8002e0a <RCCEx_PLLSAI2_Config+0x86>
 8002dd8:	2b03      	cmp	r3, #3
 8002dda:	d825      	bhi.n	8002e28 <RCCEx_PLLSAI2_Config+0xa4>
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d002      	beq.n	8002de6 <RCCEx_PLLSAI2_Config+0x62>
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d009      	beq.n	8002df8 <RCCEx_PLLSAI2_Config+0x74>
 8002de4:	e020      	b.n	8002e28 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002de6:	4b55      	ldr	r3, [pc, #340]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d11d      	bne.n	8002e2e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002df6:	e01a      	b.n	8002e2e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002df8:	4b50      	ldr	r3, [pc, #320]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d116      	bne.n	8002e32 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e08:	e013      	b.n	8002e32 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e0a:	4b4c      	ldr	r3, [pc, #304]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10f      	bne.n	8002e36 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e16:	4b49      	ldr	r3, [pc, #292]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d109      	bne.n	8002e36 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e26:	e006      	b.n	8002e36 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e2c:	e004      	b.n	8002e38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e2e:	bf00      	nop
 8002e30:	e002      	b.n	8002e38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e32:	bf00      	nop
 8002e34:	e000      	b.n	8002e38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e36:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10d      	bne.n	8002e5a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e3e:	4b3f      	ldr	r3, [pc, #252]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6819      	ldr	r1, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	430b      	orrs	r3, r1
 8002e54:	4939      	ldr	r1, [pc, #228]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d167      	bne.n	8002f30 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e60:	4b36      	ldr	r3, [pc, #216]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a35      	ldr	r2, [pc, #212]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e6c:	f7fe f9a8 	bl	80011c0 <HAL_GetTick>
 8002e70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e72:	e009      	b.n	8002e88 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e74:	f7fe f9a4 	bl	80011c0 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d902      	bls.n	8002e88 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	73fb      	strb	r3, [r7, #15]
        break;
 8002e86:	e005      	b.n	8002e94 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e88:	4b2c      	ldr	r3, [pc, #176]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1ef      	bne.n	8002e74 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002e94:	7bfb      	ldrb	r3, [r7, #15]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d14a      	bne.n	8002f30 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d111      	bne.n	8002ec4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ea0:	4b26      	ldr	r3, [pc, #152]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ea2:	695b      	ldr	r3, [r3, #20]
 8002ea4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002ea8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6892      	ldr	r2, [r2, #8]
 8002eb0:	0211      	lsls	r1, r2, #8
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	68d2      	ldr	r2, [r2, #12]
 8002eb6:	0912      	lsrs	r2, r2, #4
 8002eb8:	0452      	lsls	r2, r2, #17
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	491f      	ldr	r1, [pc, #124]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	614b      	str	r3, [r1, #20]
 8002ec2:	e011      	b.n	8002ee8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002ecc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	6892      	ldr	r2, [r2, #8]
 8002ed4:	0211      	lsls	r1, r2, #8
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6912      	ldr	r2, [r2, #16]
 8002eda:	0852      	lsrs	r2, r2, #1
 8002edc:	3a01      	subs	r2, #1
 8002ede:	0652      	lsls	r2, r2, #25
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	4916      	ldr	r1, [pc, #88]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ee8:	4b14      	ldr	r3, [pc, #80]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a13      	ldr	r2, [pc, #76]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef4:	f7fe f964 	bl	80011c0 <HAL_GetTick>
 8002ef8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002efa:	e009      	b.n	8002f10 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002efc:	f7fe f960 	bl	80011c0 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d902      	bls.n	8002f10 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	73fb      	strb	r3, [r7, #15]
          break;
 8002f0e:	e005      	b.n	8002f1c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f10:	4b0a      	ldr	r3, [pc, #40]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0ef      	beq.n	8002efc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d106      	bne.n	8002f30 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f22:	4b06      	ldr	r3, [pc, #24]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f24:	695a      	ldr	r2, [r3, #20]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	695b      	ldr	r3, [r3, #20]
 8002f2a:	4904      	ldr	r1, [pc, #16]	@ (8002f3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40021000 	.word	0x40021000

08002f40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e095      	b.n	800307e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d108      	bne.n	8002f6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f62:	d009      	beq.n	8002f78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	61da      	str	r2, [r3, #28]
 8002f6a:	e005      	b.n	8002f78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d106      	bne.n	8002f98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7fd fe26 	bl	8000be4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002fb8:	d902      	bls.n	8002fc0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60fb      	str	r3, [r7, #12]
 8002fbe:	e002      	b.n	8002fc6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002fc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fc4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002fce:	d007      	beq.n	8002fe0 <HAL_SPI_Init+0xa0>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002fd8:	d002      	beq.n	8002fe0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	695b      	ldr	r3, [r3, #20]
 8003000:	f003 0301 	and.w	r3, r3, #1
 8003004:	431a      	orrs	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	69db      	ldr	r3, [r3, #28]
 8003014:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003018:	431a      	orrs	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003022:	ea42 0103 	orr.w	r1, r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	430a      	orrs	r2, r1
 8003034:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	699b      	ldr	r3, [r3, #24]
 800303a:	0c1b      	lsrs	r3, r3, #16
 800303c:	f003 0204 	and.w	r2, r3, #4
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003044:	f003 0310 	and.w	r3, r3, #16
 8003048:	431a      	orrs	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800304e:	f003 0308 	and.w	r3, r3, #8
 8003052:	431a      	orrs	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800305c:	ea42 0103 	orr.w	r1, r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b088      	sub	sp, #32
 800308a:	af00      	add	r7, sp, #0
 800308c:	60f8      	str	r0, [r7, #12]
 800308e:	60b9      	str	r1, [r7, #8]
 8003090:	603b      	str	r3, [r7, #0]
 8003092:	4613      	mov	r3, r2
 8003094:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003096:	f7fe f893 	bl	80011c0 <HAL_GetTick>
 800309a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800309c:	88fb      	ldrh	r3, [r7, #6]
 800309e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d001      	beq.n	80030b0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80030ac:	2302      	movs	r3, #2
 80030ae:	e15c      	b.n	800336a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d002      	beq.n	80030bc <HAL_SPI_Transmit+0x36>
 80030b6:	88fb      	ldrh	r3, [r7, #6]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e154      	b.n	800336a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <HAL_SPI_Transmit+0x48>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e14d      	b.n	800336a <HAL_SPI_Transmit+0x2e4>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2203      	movs	r2, #3
 80030da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	88fa      	ldrh	r2, [r7, #6]
 80030ee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	88fa      	ldrh	r2, [r7, #6]
 80030f4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2200      	movs	r2, #0
 8003100:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003120:	d10f      	bne.n	8003142 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003130:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003140:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800314c:	2b40      	cmp	r3, #64	@ 0x40
 800314e:	d007      	beq.n	8003160 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800315e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003168:	d952      	bls.n	8003210 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d002      	beq.n	8003178 <HAL_SPI_Transmit+0xf2>
 8003172:	8b7b      	ldrh	r3, [r7, #26]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d145      	bne.n	8003204 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317c:	881a      	ldrh	r2, [r3, #0]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003188:	1c9a      	adds	r2, r3, #2
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003192:	b29b      	uxth	r3, r3
 8003194:	3b01      	subs	r3, #1
 8003196:	b29a      	uxth	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800319c:	e032      	b.n	8003204 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d112      	bne.n	80031d2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b0:	881a      	ldrh	r2, [r3, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031bc:	1c9a      	adds	r2, r3, #2
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80031d0:	e018      	b.n	8003204 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031d2:	f7fd fff5 	bl	80011c0 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d803      	bhi.n	80031ea <HAL_SPI_Transmit+0x164>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031e8:	d102      	bne.n	80031f0 <HAL_SPI_Transmit+0x16a>
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d109      	bne.n	8003204 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e0b2      	b.n	800336a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003208:	b29b      	uxth	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1c7      	bne.n	800319e <HAL_SPI_Transmit+0x118>
 800320e:	e083      	b.n	8003318 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <HAL_SPI_Transmit+0x198>
 8003218:	8b7b      	ldrh	r3, [r7, #26]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d177      	bne.n	800330e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003222:	b29b      	uxth	r3, r3
 8003224:	2b01      	cmp	r3, #1
 8003226:	d912      	bls.n	800324e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800322c:	881a      	ldrh	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003238:	1c9a      	adds	r2, r3, #2
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b02      	subs	r3, #2
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800324c:	e05f      	b.n	800330e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	330c      	adds	r3, #12
 8003258:	7812      	ldrb	r2, [r2, #0]
 800325a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003260:	1c5a      	adds	r2, r3, #1
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003274:	e04b      	b.n	800330e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b02      	cmp	r3, #2
 8003282:	d12b      	bne.n	80032dc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003288:	b29b      	uxth	r3, r3
 800328a:	2b01      	cmp	r3, #1
 800328c:	d912      	bls.n	80032b4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003292:	881a      	ldrh	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800329e:	1c9a      	adds	r2, r3, #2
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	3b02      	subs	r3, #2
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032b2:	e02c      	b.n	800330e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	330c      	adds	r3, #12
 80032be:	7812      	ldrb	r2, [r2, #0]
 80032c0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c6:	1c5a      	adds	r2, r3, #1
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	3b01      	subs	r3, #1
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032da:	e018      	b.n	800330e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032dc:	f7fd ff70 	bl	80011c0 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d803      	bhi.n	80032f4 <HAL_SPI_Transmit+0x26e>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032f2:	d102      	bne.n	80032fa <HAL_SPI_Transmit+0x274>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d109      	bne.n	800330e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e02d      	b.n	800336a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1ae      	bne.n	8003276 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003318:	69fa      	ldr	r2, [r7, #28]
 800331a:	6839      	ldr	r1, [r7, #0]
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 fa67 	bl	80037f0 <SPI_EndRxTxTransaction>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d002      	beq.n	800332e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2220      	movs	r2, #32
 800332c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d10a      	bne.n	800334c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003336:	2300      	movs	r3, #0
 8003338:	617b      	str	r3, [r7, #20]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	617b      	str	r3, [r7, #20]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e000      	b.n	800336a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003368:	2300      	movs	r3, #0
  }
}
 800336a:	4618      	mov	r0, r3
 800336c:	3720      	adds	r7, #32
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b088      	sub	sp, #32
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	099b      	lsrs	r3, r3, #6
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10f      	bne.n	80033b8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00a      	beq.n	80033b8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	099b      	lsrs	r3, r3, #6
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d004      	beq.n	80033b8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	4798      	blx	r3
    return;
 80033b6:	e0d7      	b.n	8003568 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	085b      	lsrs	r3, r3, #1
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00a      	beq.n	80033da <HAL_SPI_IRQHandler+0x66>
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	09db      	lsrs	r3, r3, #7
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d004      	beq.n	80033da <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	4798      	blx	r3
    return;
 80033d8:	e0c6      	b.n	8003568 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	095b      	lsrs	r3, r3, #5
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10c      	bne.n	8003400 <HAL_SPI_IRQHandler+0x8c>
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	099b      	lsrs	r3, r3, #6
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d106      	bne.n	8003400 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	0a1b      	lsrs	r3, r3, #8
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f000 80b4 	beq.w	8003568 <HAL_SPI_IRQHandler+0x1f4>
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	095b      	lsrs	r3, r3, #5
 8003404:	f003 0301 	and.w	r3, r3, #1
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 80ad 	beq.w	8003568 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	099b      	lsrs	r3, r3, #6
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	d023      	beq.n	8003462 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b03      	cmp	r3, #3
 8003424:	d011      	beq.n	800344a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800342a:	f043 0204 	orr.w	r2, r3, #4
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003432:	2300      	movs	r3, #0
 8003434:	617b      	str	r3, [r7, #20]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	617b      	str	r3, [r7, #20]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	617b      	str	r3, [r7, #20]
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	e00b      	b.n	8003462 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800344a:	2300      	movs	r3, #0
 800344c:	613b      	str	r3, [r7, #16]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	613b      	str	r3, [r7, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	613b      	str	r3, [r7, #16]
 800345e:	693b      	ldr	r3, [r7, #16]
        return;
 8003460:	e082      	b.n	8003568 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	095b      	lsrs	r3, r3, #5
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d014      	beq.n	8003498 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003472:	f043 0201 	orr.w	r2, r3, #1
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800347a:	2300      	movs	r3, #0
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	0a1b      	lsrs	r3, r3, #8
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00c      	beq.n	80034be <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034a8:	f043 0208 	orr.w	r2, r3, #8
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80034b0:	2300      	movs	r3, #0
 80034b2:	60bb      	str	r3, [r7, #8]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d04f      	beq.n	8003566 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80034d4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <HAL_SPI_IRQHandler+0x17e>
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d034      	beq.n	800355c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0203 	bic.w	r2, r2, #3
 8003500:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003506:	2b00      	cmp	r3, #0
 8003508:	d011      	beq.n	800352e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350e:	4a18      	ldr	r2, [pc, #96]	@ (8003570 <HAL_SPI_IRQHandler+0x1fc>)
 8003510:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003516:	4618      	mov	r0, r3
 8003518:	f7fd ffa2 	bl	8001460 <HAL_DMA_Abort_IT>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d005      	beq.n	800352e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003526:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003532:	2b00      	cmp	r3, #0
 8003534:	d016      	beq.n	8003564 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800353a:	4a0d      	ldr	r2, [pc, #52]	@ (8003570 <HAL_SPI_IRQHandler+0x1fc>)
 800353c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003542:	4618      	mov	r0, r3
 8003544:	f7fd ff8c 	bl	8001460 <HAL_DMA_Abort_IT>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00a      	beq.n	8003564 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003552:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800355a:	e003      	b.n	8003564 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 f809 	bl	8003574 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003562:	e000      	b.n	8003566 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003564:	bf00      	nop
    return;
 8003566:	bf00      	nop
  }
}
 8003568:	3720      	adds	r7, #32
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	08003589 	.word	0x08003589

08003574 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003594:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2200      	movs	r2, #0
 80035a2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f7ff ffe5 	bl	8003574 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80035aa:	bf00      	nop
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
	...

080035b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b088      	sub	sp, #32
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035c4:	f7fd fdfc 	bl	80011c0 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035cc:	1a9b      	subs	r3, r3, r2
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	4413      	add	r3, r2
 80035d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035d4:	f7fd fdf4 	bl	80011c0 <HAL_GetTick>
 80035d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035da:	4b39      	ldr	r3, [pc, #228]	@ (80036c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	015b      	lsls	r3, r3, #5
 80035e0:	0d1b      	lsrs	r3, r3, #20
 80035e2:	69fa      	ldr	r2, [r7, #28]
 80035e4:	fb02 f303 	mul.w	r3, r2, r3
 80035e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035ea:	e054      	b.n	8003696 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035f2:	d050      	beq.n	8003696 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035f4:	f7fd fde4 	bl	80011c0 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	69fa      	ldr	r2, [r7, #28]
 8003600:	429a      	cmp	r2, r3
 8003602:	d902      	bls.n	800360a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d13d      	bne.n	8003686 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003618:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003622:	d111      	bne.n	8003648 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800362c:	d004      	beq.n	8003638 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003636:	d107      	bne.n	8003648 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003646:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003650:	d10f      	bne.n	8003672 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003670:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e017      	b.n	80036b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d101      	bne.n	8003690 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	3b01      	subs	r3, #1
 8003694:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	4013      	ands	r3, r2
 80036a0:	68ba      	ldr	r2, [r7, #8]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	bf0c      	ite	eq
 80036a6:	2301      	moveq	r3, #1
 80036a8:	2300      	movne	r3, #0
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	461a      	mov	r2, r3
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d19b      	bne.n	80035ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3720      	adds	r7, #32
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	20000378 	.word	0x20000378

080036c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08a      	sub	sp, #40	@ 0x28
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80036d2:	2300      	movs	r3, #0
 80036d4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80036d6:	f7fd fd73 	bl	80011c0 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036de:	1a9b      	subs	r3, r3, r2
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	4413      	add	r3, r2
 80036e4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80036e6:	f7fd fd6b 	bl	80011c0 <HAL_GetTick>
 80036ea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	330c      	adds	r3, #12
 80036f2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80036f4:	4b3d      	ldr	r3, [pc, #244]	@ (80037ec <SPI_WaitFifoStateUntilTimeout+0x128>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	00da      	lsls	r2, r3, #3
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	0d1b      	lsrs	r3, r3, #20
 8003704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003706:	fb02 f303 	mul.w	r3, r2, r3
 800370a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800370c:	e060      	b.n	80037d0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003714:	d107      	bne.n	8003726 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d104      	bne.n	8003726 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003724:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800372c:	d050      	beq.n	80037d0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800372e:	f7fd fd47 	bl	80011c0 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800373a:	429a      	cmp	r2, r3
 800373c:	d902      	bls.n	8003744 <SPI_WaitFifoStateUntilTimeout+0x80>
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	2b00      	cmp	r3, #0
 8003742:	d13d      	bne.n	80037c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003752:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800375c:	d111      	bne.n	8003782 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003766:	d004      	beq.n	8003772 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003770:	d107      	bne.n	8003782 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003780:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003786:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800378a:	d10f      	bne.n	80037ac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e010      	b.n	80037e2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	3b01      	subs	r3, #1
 80037ce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	4013      	ands	r3, r2
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d196      	bne.n	800370e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3728      	adds	r7, #40	@ 0x28
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000378 	.word	0x20000378

080037f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af02      	add	r7, sp, #8
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2200      	movs	r2, #0
 8003804:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f7ff ff5b 	bl	80036c4 <SPI_WaitFifoStateUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d007      	beq.n	8003824 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003818:	f043 0220 	orr.w	r2, r3, #32
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e027      	b.n	8003874 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	2200      	movs	r2, #0
 800382c:	2180      	movs	r1, #128	@ 0x80
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f7ff fec0 	bl	80035b4 <SPI_WaitFlagStateUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d007      	beq.n	800384a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800383e:	f043 0220 	orr.w	r2, r3, #32
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e014      	b.n	8003874 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2200      	movs	r2, #0
 8003852:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f7ff ff34 	bl	80036c4 <SPI_WaitFifoStateUntilTimeout>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d007      	beq.n	8003872 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003866:	f043 0220 	orr.w	r2, r3, #32
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e000      	b.n	8003874 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e049      	b.n	8003922 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d106      	bne.n	80038a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f841 	bl	800392a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3304      	adds	r3, #4
 80038b8:	4619      	mov	r1, r3
 80038ba:	4610      	mov	r0, r2
 80038bc:	f000 f9e0 	bl	8003c80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800392a:	b480      	push	{r7}
 800392c:	b083      	sub	sp, #12
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003932:	bf00      	nop
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
	...

08003940 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b01      	cmp	r3, #1
 8003952:	d001      	beq.n	8003958 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e04f      	b.n	80039f8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2202      	movs	r2, #2
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0201 	orr.w	r2, r2, #1
 800396e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a23      	ldr	r2, [pc, #140]	@ (8003a04 <HAL_TIM_Base_Start_IT+0xc4>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d01d      	beq.n	80039b6 <HAL_TIM_Base_Start_IT+0x76>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003982:	d018      	beq.n	80039b6 <HAL_TIM_Base_Start_IT+0x76>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a1f      	ldr	r2, [pc, #124]	@ (8003a08 <HAL_TIM_Base_Start_IT+0xc8>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d013      	beq.n	80039b6 <HAL_TIM_Base_Start_IT+0x76>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a1e      	ldr	r2, [pc, #120]	@ (8003a0c <HAL_TIM_Base_Start_IT+0xcc>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d00e      	beq.n	80039b6 <HAL_TIM_Base_Start_IT+0x76>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a1c      	ldr	r2, [pc, #112]	@ (8003a10 <HAL_TIM_Base_Start_IT+0xd0>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d009      	beq.n	80039b6 <HAL_TIM_Base_Start_IT+0x76>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a14 <HAL_TIM_Base_Start_IT+0xd4>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d004      	beq.n	80039b6 <HAL_TIM_Base_Start_IT+0x76>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a19      	ldr	r2, [pc, #100]	@ (8003a18 <HAL_TIM_Base_Start_IT+0xd8>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d115      	bne.n	80039e2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	4b17      	ldr	r3, [pc, #92]	@ (8003a1c <HAL_TIM_Base_Start_IT+0xdc>)
 80039be:	4013      	ands	r3, r2
 80039c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2b06      	cmp	r3, #6
 80039c6:	d015      	beq.n	80039f4 <HAL_TIM_Base_Start_IT+0xb4>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ce:	d011      	beq.n	80039f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e0:	e008      	b.n	80039f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 0201 	orr.w	r2, r2, #1
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	e000      	b.n	80039f6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3714      	adds	r7, #20
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	40012c00 	.word	0x40012c00
 8003a08:	40000400 	.word	0x40000400
 8003a0c:	40000800 	.word	0x40000800
 8003a10:	40000c00 	.word	0x40000c00
 8003a14:	40013400 	.word	0x40013400
 8003a18:	40014000 	.word	0x40014000
 8003a1c:	00010007 	.word	0x00010007

08003a20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d020      	beq.n	8003a84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d01b      	beq.n	8003a84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f06f 0202 	mvn.w	r2, #2
 8003a54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d003      	beq.n	8003a72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f8e9 	bl	8003c42 <HAL_TIM_IC_CaptureCallback>
 8003a70:	e005      	b.n	8003a7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f8db 	bl	8003c2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 f8ec 	bl	8003c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	f003 0304 	and.w	r3, r3, #4
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d020      	beq.n	8003ad0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f003 0304 	and.w	r3, r3, #4
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d01b      	beq.n	8003ad0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f06f 0204 	mvn.w	r2, #4
 8003aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f8c3 	bl	8003c42 <HAL_TIM_IC_CaptureCallback>
 8003abc:	e005      	b.n	8003aca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f8b5 	bl	8003c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f000 f8c6 	bl	8003c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	f003 0308 	and.w	r3, r3, #8
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d020      	beq.n	8003b1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f003 0308 	and.w	r3, r3, #8
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d01b      	beq.n	8003b1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f06f 0208 	mvn.w	r2, #8
 8003aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2204      	movs	r2, #4
 8003af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 f89d 	bl	8003c42 <HAL_TIM_IC_CaptureCallback>
 8003b08:	e005      	b.n	8003b16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 f88f 	bl	8003c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f8a0 	bl	8003c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	f003 0310 	and.w	r3, r3, #16
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d020      	beq.n	8003b68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f003 0310 	and.w	r3, r3, #16
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d01b      	beq.n	8003b68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f06f 0210 	mvn.w	r2, #16
 8003b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2208      	movs	r2, #8
 8003b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 f877 	bl	8003c42 <HAL_TIM_IC_CaptureCallback>
 8003b54:	e005      	b.n	8003b62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f869 	bl	8003c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f87a 	bl	8003c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00c      	beq.n	8003b8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d007      	beq.n	8003b8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f06f 0201 	mvn.w	r2, #1
 8003b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f7fc ffd6 	bl	8000b38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d104      	bne.n	8003ba0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00c      	beq.n	8003bba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d007      	beq.n	8003bba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f913 	bl	8003de0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00c      	beq.n	8003bde <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d007      	beq.n	8003bde <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 f90b 	bl	8003df4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00c      	beq.n	8003c02 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d007      	beq.n	8003c02 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f834 	bl	8003c6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	f003 0320 	and.w	r3, r3, #32
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00c      	beq.n	8003c26 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f003 0320 	and.w	r3, r3, #32
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d007      	beq.n	8003c26 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f06f 0220 	mvn.w	r2, #32
 8003c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f000 f8d3 	bl	8003dcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c26:	bf00      	nop
 8003c28:	3710      	adds	r7, #16
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b083      	sub	sp, #12
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c42:	b480      	push	{r7}
 8003c44:	b083      	sub	sp, #12
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr

08003c56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c56:	b480      	push	{r7}
 8003c58:	b083      	sub	sp, #12
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c5e:	bf00      	nop
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr

08003c6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
	...

08003c80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4a46      	ldr	r2, [pc, #280]	@ (8003dac <TIM_Base_SetConfig+0x12c>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d013      	beq.n	8003cc0 <TIM_Base_SetConfig+0x40>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c9e:	d00f      	beq.n	8003cc0 <TIM_Base_SetConfig+0x40>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a43      	ldr	r2, [pc, #268]	@ (8003db0 <TIM_Base_SetConfig+0x130>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d00b      	beq.n	8003cc0 <TIM_Base_SetConfig+0x40>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a42      	ldr	r2, [pc, #264]	@ (8003db4 <TIM_Base_SetConfig+0x134>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d007      	beq.n	8003cc0 <TIM_Base_SetConfig+0x40>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a41      	ldr	r2, [pc, #260]	@ (8003db8 <TIM_Base_SetConfig+0x138>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d003      	beq.n	8003cc0 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a40      	ldr	r2, [pc, #256]	@ (8003dbc <TIM_Base_SetConfig+0x13c>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d108      	bne.n	8003cd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a35      	ldr	r2, [pc, #212]	@ (8003dac <TIM_Base_SetConfig+0x12c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d01f      	beq.n	8003d1a <TIM_Base_SetConfig+0x9a>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ce0:	d01b      	beq.n	8003d1a <TIM_Base_SetConfig+0x9a>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a32      	ldr	r2, [pc, #200]	@ (8003db0 <TIM_Base_SetConfig+0x130>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d017      	beq.n	8003d1a <TIM_Base_SetConfig+0x9a>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a31      	ldr	r2, [pc, #196]	@ (8003db4 <TIM_Base_SetConfig+0x134>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d013      	beq.n	8003d1a <TIM_Base_SetConfig+0x9a>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a30      	ldr	r2, [pc, #192]	@ (8003db8 <TIM_Base_SetConfig+0x138>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d00f      	beq.n	8003d1a <TIM_Base_SetConfig+0x9a>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a2f      	ldr	r2, [pc, #188]	@ (8003dbc <TIM_Base_SetConfig+0x13c>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d00b      	beq.n	8003d1a <TIM_Base_SetConfig+0x9a>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a2e      	ldr	r2, [pc, #184]	@ (8003dc0 <TIM_Base_SetConfig+0x140>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d007      	beq.n	8003d1a <TIM_Base_SetConfig+0x9a>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc4 <TIM_Base_SetConfig+0x144>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d003      	beq.n	8003d1a <TIM_Base_SetConfig+0x9a>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a2c      	ldr	r2, [pc, #176]	@ (8003dc8 <TIM_Base_SetConfig+0x148>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d108      	bne.n	8003d2c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68fa      	ldr	r2, [r7, #12]
 8003d3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	689a      	ldr	r2, [r3, #8]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a16      	ldr	r2, [pc, #88]	@ (8003dac <TIM_Base_SetConfig+0x12c>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d00f      	beq.n	8003d78 <TIM_Base_SetConfig+0xf8>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a18      	ldr	r2, [pc, #96]	@ (8003dbc <TIM_Base_SetConfig+0x13c>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d00b      	beq.n	8003d78 <TIM_Base_SetConfig+0xf8>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a17      	ldr	r2, [pc, #92]	@ (8003dc0 <TIM_Base_SetConfig+0x140>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d007      	beq.n	8003d78 <TIM_Base_SetConfig+0xf8>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a16      	ldr	r2, [pc, #88]	@ (8003dc4 <TIM_Base_SetConfig+0x144>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d003      	beq.n	8003d78 <TIM_Base_SetConfig+0xf8>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a15      	ldr	r2, [pc, #84]	@ (8003dc8 <TIM_Base_SetConfig+0x148>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d103      	bne.n	8003d80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d105      	bne.n	8003d9e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f023 0201 	bic.w	r2, r3, #1
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	611a      	str	r2, [r3, #16]
  }
}
 8003d9e:	bf00      	nop
 8003da0:	3714      	adds	r7, #20
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	40012c00 	.word	0x40012c00
 8003db0:	40000400 	.word	0x40000400
 8003db4:	40000800 	.word	0x40000800
 8003db8:	40000c00 	.word	0x40000c00
 8003dbc:	40013400 	.word	0x40013400
 8003dc0:	40014000 	.word	0x40014000
 8003dc4:	40014400 	.word	0x40014400
 8003dc8:	40014800 	.word	0x40014800

08003dcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e040      	b.n	8003e9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d106      	bne.n	8003e30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f7fd f906 	bl	800103c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2224      	movs	r2, #36	@ 0x24
 8003e34:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f022 0201 	bic.w	r2, r2, #1
 8003e44:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 ff58 	bl	8004d04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 fc9d 	bl	8004794 <UART_SetConfig>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e01b      	b.n	8003e9c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689a      	ldr	r2, [r3, #8]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f042 0201 	orr.w	r2, r2, #1
 8003e92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 ffd7 	bl	8004e48 <UART_CheckIdleState>
 8003e9a:	4603      	mov	r3, r0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3708      	adds	r7, #8
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b08a      	sub	sp, #40	@ 0x28
 8003ea8:	af02      	add	r7, sp, #8
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	603b      	str	r3, [r7, #0]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003eb8:	2b20      	cmp	r3, #32
 8003eba:	d177      	bne.n	8003fac <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d002      	beq.n	8003ec8 <HAL_UART_Transmit+0x24>
 8003ec2:	88fb      	ldrh	r3, [r7, #6]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e070      	b.n	8003fae <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2221      	movs	r2, #33	@ 0x21
 8003ed8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003eda:	f7fd f971 	bl	80011c0 <HAL_GetTick>
 8003ede:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	88fa      	ldrh	r2, [r7, #6]
 8003ee4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	88fa      	ldrh	r2, [r7, #6]
 8003eec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ef8:	d108      	bne.n	8003f0c <HAL_UART_Transmit+0x68>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d104      	bne.n	8003f0c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	61bb      	str	r3, [r7, #24]
 8003f0a:	e003      	b.n	8003f14 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f10:	2300      	movs	r3, #0
 8003f12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f14:	e02f      	b.n	8003f76 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2180      	movs	r1, #128	@ 0x80
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f001 f839 	bl	8004f98 <UART_WaitOnFlagUntilTimeout>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d004      	beq.n	8003f36 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e03b      	b.n	8003fae <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10b      	bne.n	8003f54 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	881a      	ldrh	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f48:	b292      	uxth	r2, r2
 8003f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	3302      	adds	r3, #2
 8003f50:	61bb      	str	r3, [r7, #24]
 8003f52:	e007      	b.n	8003f64 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	781a      	ldrb	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	3301      	adds	r3, #1
 8003f62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1c9      	bne.n	8003f16 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2140      	movs	r1, #64	@ 0x40
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f001 f803 	bl	8004f98 <UART_WaitOnFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d004      	beq.n	8003fa2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e005      	b.n	8003fae <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	e000      	b.n	8003fae <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003fac:	2302      	movs	r3, #2
  }
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3720      	adds	r7, #32
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b08a      	sub	sp, #40	@ 0x28
 8003fba:	af02      	add	r7, sp, #8
 8003fbc:	60f8      	str	r0, [r7, #12]
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	603b      	str	r3, [r7, #0]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fcc:	2b20      	cmp	r3, #32
 8003fce:	f040 80b6 	bne.w	800413e <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <HAL_UART_Receive+0x28>
 8003fd8:	88fb      	ldrh	r3, [r7, #6]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e0ae      	b.n	8004140 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2222      	movs	r2, #34	@ 0x22
 8003fee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ff8:	f7fd f8e2 	bl	80011c0 <HAL_GetTick>
 8003ffc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	88fa      	ldrh	r2, [r7, #6]
 8004002:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	88fa      	ldrh	r2, [r7, #6]
 800400a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004016:	d10e      	bne.n	8004036 <HAL_UART_Receive+0x80>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d105      	bne.n	800402c <HAL_UART_Receive+0x76>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004026:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800402a:	e02d      	b.n	8004088 <HAL_UART_Receive+0xd2>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	22ff      	movs	r2, #255	@ 0xff
 8004030:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004034:	e028      	b.n	8004088 <HAL_UART_Receive+0xd2>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10d      	bne.n	800405a <HAL_UART_Receive+0xa4>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d104      	bne.n	8004050 <HAL_UART_Receive+0x9a>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	22ff      	movs	r2, #255	@ 0xff
 800404a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800404e:	e01b      	b.n	8004088 <HAL_UART_Receive+0xd2>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	227f      	movs	r2, #127	@ 0x7f
 8004054:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004058:	e016      	b.n	8004088 <HAL_UART_Receive+0xd2>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004062:	d10d      	bne.n	8004080 <HAL_UART_Receive+0xca>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d104      	bne.n	8004076 <HAL_UART_Receive+0xc0>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	227f      	movs	r2, #127	@ 0x7f
 8004070:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004074:	e008      	b.n	8004088 <HAL_UART_Receive+0xd2>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	223f      	movs	r2, #63	@ 0x3f
 800407a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800407e:	e003      	b.n	8004088 <HAL_UART_Receive+0xd2>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800408e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004098:	d108      	bne.n	80040ac <HAL_UART_Receive+0xf6>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d104      	bne.n	80040ac <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	e003      	b.n	80040b4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040b0:	2300      	movs	r3, #0
 80040b2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80040b4:	e037      	b.n	8004126 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	9300      	str	r3, [sp, #0]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	2200      	movs	r2, #0
 80040be:	2120      	movs	r1, #32
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 ff69 	bl	8004f98 <UART_WaitOnFlagUntilTimeout>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2220      	movs	r2, #32
 80040d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e033      	b.n	8004140 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10c      	bne.n	80040f8 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	8a7b      	ldrh	r3, [r7, #18]
 80040e8:	4013      	ands	r3, r2
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	3302      	adds	r3, #2
 80040f4:	61bb      	str	r3, [r7, #24]
 80040f6:	e00d      	b.n	8004114 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80040fe:	b29b      	uxth	r3, r3
 8004100:	b2da      	uxtb	r2, r3
 8004102:	8a7b      	ldrh	r3, [r7, #18]
 8004104:	b2db      	uxtb	r3, r3
 8004106:	4013      	ands	r3, r2
 8004108:	b2da      	uxtb	r2, r3
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	3301      	adds	r3, #1
 8004112:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800411a:	b29b      	uxth	r3, r3
 800411c:	3b01      	subs	r3, #1
 800411e:	b29a      	uxth	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800412c:	b29b      	uxth	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1c1      	bne.n	80040b6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2220      	movs	r2, #32
 8004136:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	e000      	b.n	8004140 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800413e:	2302      	movs	r3, #2
  }
}
 8004140:	4618      	mov	r0, r3
 8004142:	3720      	adds	r7, #32
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b0ba      	sub	sp, #232	@ 0xe8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800416e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004172:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004176:	4013      	ands	r3, r2
 8004178:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800417c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004180:	2b00      	cmp	r3, #0
 8004182:	d115      	bne.n	80041b0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004188:	f003 0320 	and.w	r3, r3, #32
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00f      	beq.n	80041b0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004194:	f003 0320 	and.w	r3, r3, #32
 8004198:	2b00      	cmp	r3, #0
 800419a:	d009      	beq.n	80041b0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f000 82ca 	beq.w	800473a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	4798      	blx	r3
      }
      return;
 80041ae:	e2c4      	b.n	800473a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80041b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 8117 	beq.w	80043e8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80041ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d106      	bne.n	80041d4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80041c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80041ca:	4b85      	ldr	r3, [pc, #532]	@ (80043e0 <HAL_UART_IRQHandler+0x298>)
 80041cc:	4013      	ands	r3, r2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 810a 	beq.w	80043e8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80041d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d011      	beq.n	8004204 <HAL_UART_IRQHandler+0xbc>
 80041e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00b      	beq.n	8004204 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2201      	movs	r2, #1
 80041f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041fa:	f043 0201 	orr.w	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d011      	beq.n	8004234 <HAL_UART_IRQHandler+0xec>
 8004210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00b      	beq.n	8004234 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2202      	movs	r2, #2
 8004222:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800422a:	f043 0204 	orr.w	r2, r3, #4
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	d011      	beq.n	8004264 <HAL_UART_IRQHandler+0x11c>
 8004240:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b00      	cmp	r3, #0
 800424a:	d00b      	beq.n	8004264 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2204      	movs	r2, #4
 8004252:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800425a:	f043 0202 	orr.w	r2, r3, #2
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004268:	f003 0308 	and.w	r3, r3, #8
 800426c:	2b00      	cmp	r3, #0
 800426e:	d017      	beq.n	80042a0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004274:	f003 0320 	and.w	r3, r3, #32
 8004278:	2b00      	cmp	r3, #0
 800427a:	d105      	bne.n	8004288 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800427c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004280:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00b      	beq.n	80042a0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2208      	movs	r2, #8
 800428e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004296:	f043 0208 	orr.w	r2, r3, #8
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80042a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d012      	beq.n	80042d2 <HAL_UART_IRQHandler+0x18a>
 80042ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00c      	beq.n	80042d2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80042c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042c8:	f043 0220 	orr.w	r2, r3, #32
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 8230 	beq.w	800473e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80042de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042e2:	f003 0320 	and.w	r3, r3, #32
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00d      	beq.n	8004306 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d007      	beq.n	8004306 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d003      	beq.n	8004306 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800430c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800431a:	2b40      	cmp	r3, #64	@ 0x40
 800431c:	d005      	beq.n	800432a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800431e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004322:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004326:	2b00      	cmp	r3, #0
 8004328:	d04f      	beq.n	80043ca <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fea1 	bl	8005072 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800433a:	2b40      	cmp	r3, #64	@ 0x40
 800433c:	d141      	bne.n	80043c2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3308      	adds	r3, #8
 8004344:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004348:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800434c:	e853 3f00 	ldrex	r3, [r3]
 8004350:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004354:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004358:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800435c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	3308      	adds	r3, #8
 8004366:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800436a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800436e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004372:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004376:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800437a:	e841 2300 	strex	r3, r2, [r1]
 800437e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004382:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1d9      	bne.n	800433e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800438e:	2b00      	cmp	r3, #0
 8004390:	d013      	beq.n	80043ba <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004396:	4a13      	ldr	r2, [pc, #76]	@ (80043e4 <HAL_UART_IRQHandler+0x29c>)
 8004398:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fd f85e 	bl	8001460 <HAL_DMA_Abort_IT>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d017      	beq.n	80043da <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80043b4:	4610      	mov	r0, r2
 80043b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b8:	e00f      	b.n	80043da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f9d4 	bl	8004768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043c0:	e00b      	b.n	80043da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f9d0 	bl	8004768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043c8:	e007      	b.n	80043da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 f9cc 	bl	8004768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80043d8:	e1b1      	b.n	800473e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043da:	bf00      	nop
    return;
 80043dc:	e1af      	b.n	800473e <HAL_UART_IRQHandler+0x5f6>
 80043de:	bf00      	nop
 80043e0:	04000120 	.word	0x04000120
 80043e4:	0800513b 	.word	0x0800513b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	f040 816a 	bne.w	80046c6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80043f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043f6:	f003 0310 	and.w	r3, r3, #16
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f000 8163 	beq.w	80046c6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004404:	f003 0310 	and.w	r3, r3, #16
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 815c 	beq.w	80046c6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2210      	movs	r2, #16
 8004414:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004420:	2b40      	cmp	r3, #64	@ 0x40
 8004422:	f040 80d4 	bne.w	80045ce <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004432:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 80ad 	beq.w	8004596 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004442:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004446:	429a      	cmp	r2, r3
 8004448:	f080 80a5 	bcs.w	8004596 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004452:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0320 	and.w	r3, r3, #32
 8004462:	2b00      	cmp	r3, #0
 8004464:	f040 8086 	bne.w	8004574 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004470:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004474:	e853 3f00 	ldrex	r3, [r3]
 8004478:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800447c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004480:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004484:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	461a      	mov	r2, r3
 800448e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004492:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004496:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800449e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80044a2:	e841 2300 	strex	r3, r2, [r1]
 80044a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80044aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1da      	bne.n	8004468 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	3308      	adds	r3, #8
 80044b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044bc:	e853 3f00 	ldrex	r3, [r3]
 80044c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80044c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044c4:	f023 0301 	bic.w	r3, r3, #1
 80044c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	3308      	adds	r3, #8
 80044d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80044d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80044da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80044de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80044e2:	e841 2300 	strex	r3, r2, [r1]
 80044e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80044e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1e1      	bne.n	80044b2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	3308      	adds	r3, #8
 80044f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044f8:	e853 3f00 	ldrex	r3, [r3]
 80044fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80044fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004500:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004504:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	3308      	adds	r3, #8
 800450e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004512:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004514:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004516:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004518:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800451a:	e841 2300 	strex	r3, r2, [r1]
 800451e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004520:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1e3      	bne.n	80044ee <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2220      	movs	r2, #32
 800452a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800453c:	e853 3f00 	ldrex	r3, [r3]
 8004540:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004542:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004544:	f023 0310 	bic.w	r3, r3, #16
 8004548:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	461a      	mov	r2, r3
 8004552:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004556:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004558:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800455c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800455e:	e841 2300 	strex	r3, r2, [r1]
 8004562:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004564:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1e4      	bne.n	8004534 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800456e:	4618      	mov	r0, r3
 8004570:	f7fc ff38 	bl	80013e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2202      	movs	r2, #2
 8004578:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004586:	b29b      	uxth	r3, r3
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	b29b      	uxth	r3, r3
 800458c:	4619      	mov	r1, r3
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f8f4 	bl	800477c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004594:	e0d5      	b.n	8004742 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800459c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80045a0:	429a      	cmp	r2, r3
 80045a2:	f040 80ce 	bne.w	8004742 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0320 	and.w	r3, r3, #32
 80045b2:	2b20      	cmp	r3, #32
 80045b4:	f040 80c5 	bne.w	8004742 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2202      	movs	r2, #2
 80045bc:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80045c4:	4619      	mov	r1, r3
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f8d8 	bl	800477c <HAL_UARTEx_RxEventCallback>
      return;
 80045cc:	e0b9      	b.n	8004742 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045da:	b29b      	uxth	r3, r3
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 80ab 	beq.w	8004746 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80045f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f000 80a6 	beq.w	8004746 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004602:	e853 3f00 	ldrex	r3, [r3]
 8004606:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800460a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800460e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	461a      	mov	r2, r3
 8004618:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800461c:	647b      	str	r3, [r7, #68]	@ 0x44
 800461e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004620:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004622:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004624:	e841 2300 	strex	r3, r2, [r1]
 8004628:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800462a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1e4      	bne.n	80045fa <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	3308      	adds	r3, #8
 8004636:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463a:	e853 3f00 	ldrex	r3, [r3]
 800463e:	623b      	str	r3, [r7, #32]
   return(result);
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	f023 0301 	bic.w	r3, r3, #1
 8004646:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	3308      	adds	r3, #8
 8004650:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004654:	633a      	str	r2, [r7, #48]	@ 0x30
 8004656:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004658:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800465a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800465c:	e841 2300 	strex	r3, r2, [r1]
 8004660:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1e3      	bne.n	8004630 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2220      	movs	r2, #32
 800466c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	e853 3f00 	ldrex	r3, [r3]
 8004688:	60fb      	str	r3, [r7, #12]
   return(result);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f023 0310 	bic.w	r3, r3, #16
 8004690:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	461a      	mov	r2, r3
 800469a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800469e:	61fb      	str	r3, [r7, #28]
 80046a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a2:	69b9      	ldr	r1, [r7, #24]
 80046a4:	69fa      	ldr	r2, [r7, #28]
 80046a6:	e841 2300 	strex	r3, r2, [r1]
 80046aa:	617b      	str	r3, [r7, #20]
   return(result);
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1e4      	bne.n	800467c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2202      	movs	r2, #2
 80046b6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80046b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80046bc:	4619      	mov	r1, r3
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f85c 	bl	800477c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80046c4:	e03f      	b.n	8004746 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80046c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00e      	beq.n	80046f0 <HAL_UART_IRQHandler+0x5a8>
 80046d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d008      	beq.n	80046f0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80046e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 fd66 	bl	80051ba <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80046ee:	e02d      	b.n	800474c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80046f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00e      	beq.n	800471a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80046fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004700:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004704:	2b00      	cmp	r3, #0
 8004706:	d008      	beq.n	800471a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800470c:	2b00      	cmp	r3, #0
 800470e:	d01c      	beq.n	800474a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
    }
    return;
 8004718:	e017      	b.n	800474a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800471a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800471e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004722:	2b00      	cmp	r3, #0
 8004724:	d012      	beq.n	800474c <HAL_UART_IRQHandler+0x604>
 8004726:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800472a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00c      	beq.n	800474c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 fd17 	bl	8005166 <UART_EndTransmit_IT>
    return;
 8004738:	e008      	b.n	800474c <HAL_UART_IRQHandler+0x604>
      return;
 800473a:	bf00      	nop
 800473c:	e006      	b.n	800474c <HAL_UART_IRQHandler+0x604>
    return;
 800473e:	bf00      	nop
 8004740:	e004      	b.n	800474c <HAL_UART_IRQHandler+0x604>
      return;
 8004742:	bf00      	nop
 8004744:	e002      	b.n	800474c <HAL_UART_IRQHandler+0x604>
      return;
 8004746:	bf00      	nop
 8004748:	e000      	b.n	800474c <HAL_UART_IRQHandler+0x604>
    return;
 800474a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800474c:	37e8      	adds	r7, #232	@ 0xe8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop

08004754 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800475c:	bf00      	nop
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004798:	b08a      	sub	sp, #40	@ 0x28
 800479a:	af00      	add	r7, sp, #0
 800479c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	691b      	ldr	r3, [r3, #16]
 80047ac:	431a      	orrs	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	431a      	orrs	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	69db      	ldr	r3, [r3, #28]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	4ba4      	ldr	r3, [pc, #656]	@ (8004a54 <UART_SetConfig+0x2c0>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	6812      	ldr	r2, [r2, #0]
 80047ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047cc:	430b      	orrs	r3, r1
 80047ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a99      	ldr	r2, [pc, #612]	@ (8004a58 <UART_SetConfig+0x2c4>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d004      	beq.n	8004800 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047fc:	4313      	orrs	r3, r2
 80047fe:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004810:	430a      	orrs	r2, r1
 8004812:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a90      	ldr	r2, [pc, #576]	@ (8004a5c <UART_SetConfig+0x2c8>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d126      	bne.n	800486c <UART_SetConfig+0xd8>
 800481e:	4b90      	ldr	r3, [pc, #576]	@ (8004a60 <UART_SetConfig+0x2cc>)
 8004820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004824:	f003 0303 	and.w	r3, r3, #3
 8004828:	2b03      	cmp	r3, #3
 800482a:	d81b      	bhi.n	8004864 <UART_SetConfig+0xd0>
 800482c:	a201      	add	r2, pc, #4	@ (adr r2, 8004834 <UART_SetConfig+0xa0>)
 800482e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004832:	bf00      	nop
 8004834:	08004845 	.word	0x08004845
 8004838:	08004855 	.word	0x08004855
 800483c:	0800484d 	.word	0x0800484d
 8004840:	0800485d 	.word	0x0800485d
 8004844:	2301      	movs	r3, #1
 8004846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800484a:	e116      	b.n	8004a7a <UART_SetConfig+0x2e6>
 800484c:	2302      	movs	r3, #2
 800484e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004852:	e112      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004854:	2304      	movs	r3, #4
 8004856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800485a:	e10e      	b.n	8004a7a <UART_SetConfig+0x2e6>
 800485c:	2308      	movs	r3, #8
 800485e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004862:	e10a      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004864:	2310      	movs	r3, #16
 8004866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800486a:	e106      	b.n	8004a7a <UART_SetConfig+0x2e6>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a7c      	ldr	r2, [pc, #496]	@ (8004a64 <UART_SetConfig+0x2d0>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d138      	bne.n	80048e8 <UART_SetConfig+0x154>
 8004876:	4b7a      	ldr	r3, [pc, #488]	@ (8004a60 <UART_SetConfig+0x2cc>)
 8004878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800487c:	f003 030c 	and.w	r3, r3, #12
 8004880:	2b0c      	cmp	r3, #12
 8004882:	d82d      	bhi.n	80048e0 <UART_SetConfig+0x14c>
 8004884:	a201      	add	r2, pc, #4	@ (adr r2, 800488c <UART_SetConfig+0xf8>)
 8004886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488a:	bf00      	nop
 800488c:	080048c1 	.word	0x080048c1
 8004890:	080048e1 	.word	0x080048e1
 8004894:	080048e1 	.word	0x080048e1
 8004898:	080048e1 	.word	0x080048e1
 800489c:	080048d1 	.word	0x080048d1
 80048a0:	080048e1 	.word	0x080048e1
 80048a4:	080048e1 	.word	0x080048e1
 80048a8:	080048e1 	.word	0x080048e1
 80048ac:	080048c9 	.word	0x080048c9
 80048b0:	080048e1 	.word	0x080048e1
 80048b4:	080048e1 	.word	0x080048e1
 80048b8:	080048e1 	.word	0x080048e1
 80048bc:	080048d9 	.word	0x080048d9
 80048c0:	2300      	movs	r3, #0
 80048c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048c6:	e0d8      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80048c8:	2302      	movs	r3, #2
 80048ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ce:	e0d4      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80048d0:	2304      	movs	r3, #4
 80048d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048d6:	e0d0      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80048d8:	2308      	movs	r3, #8
 80048da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048de:	e0cc      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80048e0:	2310      	movs	r3, #16
 80048e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048e6:	e0c8      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a5e      	ldr	r2, [pc, #376]	@ (8004a68 <UART_SetConfig+0x2d4>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d125      	bne.n	800493e <UART_SetConfig+0x1aa>
 80048f2:	4b5b      	ldr	r3, [pc, #364]	@ (8004a60 <UART_SetConfig+0x2cc>)
 80048f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80048fc:	2b30      	cmp	r3, #48	@ 0x30
 80048fe:	d016      	beq.n	800492e <UART_SetConfig+0x19a>
 8004900:	2b30      	cmp	r3, #48	@ 0x30
 8004902:	d818      	bhi.n	8004936 <UART_SetConfig+0x1a2>
 8004904:	2b20      	cmp	r3, #32
 8004906:	d00a      	beq.n	800491e <UART_SetConfig+0x18a>
 8004908:	2b20      	cmp	r3, #32
 800490a:	d814      	bhi.n	8004936 <UART_SetConfig+0x1a2>
 800490c:	2b00      	cmp	r3, #0
 800490e:	d002      	beq.n	8004916 <UART_SetConfig+0x182>
 8004910:	2b10      	cmp	r3, #16
 8004912:	d008      	beq.n	8004926 <UART_SetConfig+0x192>
 8004914:	e00f      	b.n	8004936 <UART_SetConfig+0x1a2>
 8004916:	2300      	movs	r3, #0
 8004918:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800491c:	e0ad      	b.n	8004a7a <UART_SetConfig+0x2e6>
 800491e:	2302      	movs	r3, #2
 8004920:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004924:	e0a9      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004926:	2304      	movs	r3, #4
 8004928:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800492c:	e0a5      	b.n	8004a7a <UART_SetConfig+0x2e6>
 800492e:	2308      	movs	r3, #8
 8004930:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004934:	e0a1      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004936:	2310      	movs	r3, #16
 8004938:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800493c:	e09d      	b.n	8004a7a <UART_SetConfig+0x2e6>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a4a      	ldr	r2, [pc, #296]	@ (8004a6c <UART_SetConfig+0x2d8>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d125      	bne.n	8004994 <UART_SetConfig+0x200>
 8004948:	4b45      	ldr	r3, [pc, #276]	@ (8004a60 <UART_SetConfig+0x2cc>)
 800494a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004952:	2bc0      	cmp	r3, #192	@ 0xc0
 8004954:	d016      	beq.n	8004984 <UART_SetConfig+0x1f0>
 8004956:	2bc0      	cmp	r3, #192	@ 0xc0
 8004958:	d818      	bhi.n	800498c <UART_SetConfig+0x1f8>
 800495a:	2b80      	cmp	r3, #128	@ 0x80
 800495c:	d00a      	beq.n	8004974 <UART_SetConfig+0x1e0>
 800495e:	2b80      	cmp	r3, #128	@ 0x80
 8004960:	d814      	bhi.n	800498c <UART_SetConfig+0x1f8>
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <UART_SetConfig+0x1d8>
 8004966:	2b40      	cmp	r3, #64	@ 0x40
 8004968:	d008      	beq.n	800497c <UART_SetConfig+0x1e8>
 800496a:	e00f      	b.n	800498c <UART_SetConfig+0x1f8>
 800496c:	2300      	movs	r3, #0
 800496e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004972:	e082      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004974:	2302      	movs	r3, #2
 8004976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800497a:	e07e      	b.n	8004a7a <UART_SetConfig+0x2e6>
 800497c:	2304      	movs	r3, #4
 800497e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004982:	e07a      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004984:	2308      	movs	r3, #8
 8004986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800498a:	e076      	b.n	8004a7a <UART_SetConfig+0x2e6>
 800498c:	2310      	movs	r3, #16
 800498e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004992:	e072      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a35      	ldr	r2, [pc, #212]	@ (8004a70 <UART_SetConfig+0x2dc>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d12a      	bne.n	80049f4 <UART_SetConfig+0x260>
 800499e:	4b30      	ldr	r3, [pc, #192]	@ (8004a60 <UART_SetConfig+0x2cc>)
 80049a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049ac:	d01a      	beq.n	80049e4 <UART_SetConfig+0x250>
 80049ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049b2:	d81b      	bhi.n	80049ec <UART_SetConfig+0x258>
 80049b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049b8:	d00c      	beq.n	80049d4 <UART_SetConfig+0x240>
 80049ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049be:	d815      	bhi.n	80049ec <UART_SetConfig+0x258>
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <UART_SetConfig+0x238>
 80049c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049c8:	d008      	beq.n	80049dc <UART_SetConfig+0x248>
 80049ca:	e00f      	b.n	80049ec <UART_SetConfig+0x258>
 80049cc:	2300      	movs	r3, #0
 80049ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049d2:	e052      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80049d4:	2302      	movs	r3, #2
 80049d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049da:	e04e      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80049dc:	2304      	movs	r3, #4
 80049de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049e2:	e04a      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80049e4:	2308      	movs	r3, #8
 80049e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ea:	e046      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80049ec:	2310      	movs	r3, #16
 80049ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049f2:	e042      	b.n	8004a7a <UART_SetConfig+0x2e6>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a17      	ldr	r2, [pc, #92]	@ (8004a58 <UART_SetConfig+0x2c4>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d13a      	bne.n	8004a74 <UART_SetConfig+0x2e0>
 80049fe:	4b18      	ldr	r3, [pc, #96]	@ (8004a60 <UART_SetConfig+0x2cc>)
 8004a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a08:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a0c:	d01a      	beq.n	8004a44 <UART_SetConfig+0x2b0>
 8004a0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a12:	d81b      	bhi.n	8004a4c <UART_SetConfig+0x2b8>
 8004a14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a18:	d00c      	beq.n	8004a34 <UART_SetConfig+0x2a0>
 8004a1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a1e:	d815      	bhi.n	8004a4c <UART_SetConfig+0x2b8>
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d003      	beq.n	8004a2c <UART_SetConfig+0x298>
 8004a24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a28:	d008      	beq.n	8004a3c <UART_SetConfig+0x2a8>
 8004a2a:	e00f      	b.n	8004a4c <UART_SetConfig+0x2b8>
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a32:	e022      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004a34:	2302      	movs	r3, #2
 8004a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a3a:	e01e      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004a3c:	2304      	movs	r3, #4
 8004a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a42:	e01a      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004a44:	2308      	movs	r3, #8
 8004a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a4a:	e016      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004a4c:	2310      	movs	r3, #16
 8004a4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a52:	e012      	b.n	8004a7a <UART_SetConfig+0x2e6>
 8004a54:	efff69f3 	.word	0xefff69f3
 8004a58:	40008000 	.word	0x40008000
 8004a5c:	40013800 	.word	0x40013800
 8004a60:	40021000 	.word	0x40021000
 8004a64:	40004400 	.word	0x40004400
 8004a68:	40004800 	.word	0x40004800
 8004a6c:	40004c00 	.word	0x40004c00
 8004a70:	40005000 	.word	0x40005000
 8004a74:	2310      	movs	r3, #16
 8004a76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a9f      	ldr	r2, [pc, #636]	@ (8004cfc <UART_SetConfig+0x568>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d17a      	bne.n	8004b7a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a84:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d824      	bhi.n	8004ad6 <UART_SetConfig+0x342>
 8004a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a94 <UART_SetConfig+0x300>)
 8004a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a92:	bf00      	nop
 8004a94:	08004ab9 	.word	0x08004ab9
 8004a98:	08004ad7 	.word	0x08004ad7
 8004a9c:	08004ac1 	.word	0x08004ac1
 8004aa0:	08004ad7 	.word	0x08004ad7
 8004aa4:	08004ac7 	.word	0x08004ac7
 8004aa8:	08004ad7 	.word	0x08004ad7
 8004aac:	08004ad7 	.word	0x08004ad7
 8004ab0:	08004ad7 	.word	0x08004ad7
 8004ab4:	08004acf 	.word	0x08004acf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ab8:	f7fd fcc8 	bl	800244c <HAL_RCC_GetPCLK1Freq>
 8004abc:	61f8      	str	r0, [r7, #28]
        break;
 8004abe:	e010      	b.n	8004ae2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ac0:	4b8f      	ldr	r3, [pc, #572]	@ (8004d00 <UART_SetConfig+0x56c>)
 8004ac2:	61fb      	str	r3, [r7, #28]
        break;
 8004ac4:	e00d      	b.n	8004ae2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ac6:	f7fd fc29 	bl	800231c <HAL_RCC_GetSysClockFreq>
 8004aca:	61f8      	str	r0, [r7, #28]
        break;
 8004acc:	e009      	b.n	8004ae2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ace:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ad2:	61fb      	str	r3, [r7, #28]
        break;
 8004ad4:	e005      	b.n	8004ae2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ae0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f000 80fb 	beq.w	8004ce0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	4413      	add	r3, r2
 8004af4:	69fa      	ldr	r2, [r7, #28]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d305      	bcc.n	8004b06 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b00:	69fa      	ldr	r2, [r7, #28]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d903      	bls.n	8004b0e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b0c:	e0e8      	b.n	8004ce0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	2200      	movs	r2, #0
 8004b12:	461c      	mov	r4, r3
 8004b14:	4615      	mov	r5, r2
 8004b16:	f04f 0200 	mov.w	r2, #0
 8004b1a:	f04f 0300 	mov.w	r3, #0
 8004b1e:	022b      	lsls	r3, r5, #8
 8004b20:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004b24:	0222      	lsls	r2, r4, #8
 8004b26:	68f9      	ldr	r1, [r7, #12]
 8004b28:	6849      	ldr	r1, [r1, #4]
 8004b2a:	0849      	lsrs	r1, r1, #1
 8004b2c:	2000      	movs	r0, #0
 8004b2e:	4688      	mov	r8, r1
 8004b30:	4681      	mov	r9, r0
 8004b32:	eb12 0a08 	adds.w	sl, r2, r8
 8004b36:	eb43 0b09 	adc.w	fp, r3, r9
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	603b      	str	r3, [r7, #0]
 8004b42:	607a      	str	r2, [r7, #4]
 8004b44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b48:	4650      	mov	r0, sl
 8004b4a:	4659      	mov	r1, fp
 8004b4c:	f7fb fb90 	bl	8000270 <__aeabi_uldivmod>
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	4613      	mov	r3, r2
 8004b56:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b5e:	d308      	bcc.n	8004b72 <UART_SetConfig+0x3de>
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b66:	d204      	bcs.n	8004b72 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	69ba      	ldr	r2, [r7, #24]
 8004b6e:	60da      	str	r2, [r3, #12]
 8004b70:	e0b6      	b.n	8004ce0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b78:	e0b2      	b.n	8004ce0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	69db      	ldr	r3, [r3, #28]
 8004b7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b82:	d15e      	bne.n	8004c42 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004b84:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b88:	2b08      	cmp	r3, #8
 8004b8a:	d828      	bhi.n	8004bde <UART_SetConfig+0x44a>
 8004b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b94 <UART_SetConfig+0x400>)
 8004b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b92:	bf00      	nop
 8004b94:	08004bb9 	.word	0x08004bb9
 8004b98:	08004bc1 	.word	0x08004bc1
 8004b9c:	08004bc9 	.word	0x08004bc9
 8004ba0:	08004bdf 	.word	0x08004bdf
 8004ba4:	08004bcf 	.word	0x08004bcf
 8004ba8:	08004bdf 	.word	0x08004bdf
 8004bac:	08004bdf 	.word	0x08004bdf
 8004bb0:	08004bdf 	.word	0x08004bdf
 8004bb4:	08004bd7 	.word	0x08004bd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bb8:	f7fd fc48 	bl	800244c <HAL_RCC_GetPCLK1Freq>
 8004bbc:	61f8      	str	r0, [r7, #28]
        break;
 8004bbe:	e014      	b.n	8004bea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bc0:	f7fd fc5a 	bl	8002478 <HAL_RCC_GetPCLK2Freq>
 8004bc4:	61f8      	str	r0, [r7, #28]
        break;
 8004bc6:	e010      	b.n	8004bea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bc8:	4b4d      	ldr	r3, [pc, #308]	@ (8004d00 <UART_SetConfig+0x56c>)
 8004bca:	61fb      	str	r3, [r7, #28]
        break;
 8004bcc:	e00d      	b.n	8004bea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bce:	f7fd fba5 	bl	800231c <HAL_RCC_GetSysClockFreq>
 8004bd2:	61f8      	str	r0, [r7, #28]
        break;
 8004bd4:	e009      	b.n	8004bea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bda:	61fb      	str	r3, [r7, #28]
        break;
 8004bdc:	e005      	b.n	8004bea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004bde:	2300      	movs	r3, #0
 8004be0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004be8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d077      	beq.n	8004ce0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	005a      	lsls	r2, r3, #1
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	085b      	lsrs	r3, r3, #1
 8004bfa:	441a      	add	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c04:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	2b0f      	cmp	r3, #15
 8004c0a:	d916      	bls.n	8004c3a <UART_SetConfig+0x4a6>
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c12:	d212      	bcs.n	8004c3a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	f023 030f 	bic.w	r3, r3, #15
 8004c1c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	085b      	lsrs	r3, r3, #1
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	f003 0307 	and.w	r3, r3, #7
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	8afb      	ldrh	r3, [r7, #22]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	8afa      	ldrh	r2, [r7, #22]
 8004c36:	60da      	str	r2, [r3, #12]
 8004c38:	e052      	b.n	8004ce0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c40:	e04e      	b.n	8004ce0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c42:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c46:	2b08      	cmp	r3, #8
 8004c48:	d827      	bhi.n	8004c9a <UART_SetConfig+0x506>
 8004c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c50 <UART_SetConfig+0x4bc>)
 8004c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c50:	08004c75 	.word	0x08004c75
 8004c54:	08004c7d 	.word	0x08004c7d
 8004c58:	08004c85 	.word	0x08004c85
 8004c5c:	08004c9b 	.word	0x08004c9b
 8004c60:	08004c8b 	.word	0x08004c8b
 8004c64:	08004c9b 	.word	0x08004c9b
 8004c68:	08004c9b 	.word	0x08004c9b
 8004c6c:	08004c9b 	.word	0x08004c9b
 8004c70:	08004c93 	.word	0x08004c93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c74:	f7fd fbea 	bl	800244c <HAL_RCC_GetPCLK1Freq>
 8004c78:	61f8      	str	r0, [r7, #28]
        break;
 8004c7a:	e014      	b.n	8004ca6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c7c:	f7fd fbfc 	bl	8002478 <HAL_RCC_GetPCLK2Freq>
 8004c80:	61f8      	str	r0, [r7, #28]
        break;
 8004c82:	e010      	b.n	8004ca6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c84:	4b1e      	ldr	r3, [pc, #120]	@ (8004d00 <UART_SetConfig+0x56c>)
 8004c86:	61fb      	str	r3, [r7, #28]
        break;
 8004c88:	e00d      	b.n	8004ca6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c8a:	f7fd fb47 	bl	800231c <HAL_RCC_GetSysClockFreq>
 8004c8e:	61f8      	str	r0, [r7, #28]
        break;
 8004c90:	e009      	b.n	8004ca6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c96:	61fb      	str	r3, [r7, #28]
        break;
 8004c98:	e005      	b.n	8004ca6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ca4:	bf00      	nop
    }

    if (pclk != 0U)
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d019      	beq.n	8004ce0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	085a      	lsrs	r2, r3, #1
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	441a      	add	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cbe:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	2b0f      	cmp	r3, #15
 8004cc4:	d909      	bls.n	8004cda <UART_SetConfig+0x546>
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ccc:	d205      	bcs.n	8004cda <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	60da      	str	r2, [r3, #12]
 8004cd8:	e002      	b.n	8004ce0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004cec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3728      	adds	r7, #40	@ 0x28
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cfa:	bf00      	nop
 8004cfc:	40008000 	.word	0x40008000
 8004d00:	00f42400 	.word	0x00f42400

08004d04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00a      	beq.n	8004d2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00a      	beq.n	8004d50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d00a      	beq.n	8004d72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00a      	beq.n	8004d94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	430a      	orrs	r2, r1
 8004d92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d98:	f003 0310 	and.w	r3, r3, #16
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00a      	beq.n	8004db6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dba:	f003 0320 	and.w	r3, r3, #32
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d01a      	beq.n	8004e1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e02:	d10a      	bne.n	8004e1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00a      	beq.n	8004e3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	605a      	str	r2, [r3, #4]
  }
}
 8004e3c:	bf00      	nop
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b098      	sub	sp, #96	@ 0x60
 8004e4c:	af02      	add	r7, sp, #8
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e58:	f7fc f9b2 	bl	80011c0 <HAL_GetTick>
 8004e5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0308 	and.w	r3, r3, #8
 8004e68:	2b08      	cmp	r3, #8
 8004e6a:	d12e      	bne.n	8004eca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e70:	9300      	str	r3, [sp, #0]
 8004e72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e74:	2200      	movs	r2, #0
 8004e76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f88c 	bl	8004f98 <UART_WaitOnFlagUntilTimeout>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d021      	beq.n	8004eca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e8e:	e853 3f00 	ldrex	r3, [r3]
 8004e92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ea4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ea6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004eaa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004eac:	e841 2300 	strex	r3, r2, [r1]
 8004eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1e6      	bne.n	8004e86 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e062      	b.n	8004f90 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0304 	and.w	r3, r3, #4
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d149      	bne.n	8004f6c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ed8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f856 	bl	8004f98 <UART_WaitOnFlagUntilTimeout>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d03c      	beq.n	8004f6c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efa:	e853 3f00 	ldrex	r3, [r3]
 8004efe:	623b      	str	r3, [r7, #32]
   return(result);
 8004f00:	6a3b      	ldr	r3, [r7, #32]
 8004f02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f10:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f12:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f18:	e841 2300 	strex	r3, r2, [r1]
 8004f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d1e6      	bne.n	8004ef2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	3308      	adds	r3, #8
 8004f2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	e853 3f00 	ldrex	r3, [r3]
 8004f32:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f023 0301 	bic.w	r3, r3, #1
 8004f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	3308      	adds	r3, #8
 8004f42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f44:	61fa      	str	r2, [r7, #28]
 8004f46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f48:	69b9      	ldr	r1, [r7, #24]
 8004f4a:	69fa      	ldr	r2, [r7, #28]
 8004f4c:	e841 2300 	strex	r3, r2, [r1]
 8004f50:	617b      	str	r3, [r7, #20]
   return(result);
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1e5      	bne.n	8004f24 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e011      	b.n	8004f90 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2220      	movs	r2, #32
 8004f70:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2220      	movs	r2, #32
 8004f76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3758      	adds	r7, #88	@ 0x58
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	603b      	str	r3, [r7, #0]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa8:	e04f      	b.n	800504a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fb0:	d04b      	beq.n	800504a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fb2:	f7fc f905 	bl	80011c0 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	69ba      	ldr	r2, [r7, #24]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d302      	bcc.n	8004fc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e04e      	b.n	800506a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0304 	and.w	r3, r3, #4
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d037      	beq.n	800504a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b80      	cmp	r3, #128	@ 0x80
 8004fde:	d034      	beq.n	800504a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2b40      	cmp	r3, #64	@ 0x40
 8004fe4:	d031      	beq.n	800504a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	69db      	ldr	r3, [r3, #28]
 8004fec:	f003 0308 	and.w	r3, r3, #8
 8004ff0:	2b08      	cmp	r3, #8
 8004ff2:	d110      	bne.n	8005016 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2208      	movs	r2, #8
 8004ffa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ffc:	68f8      	ldr	r0, [r7, #12]
 8004ffe:	f000 f838 	bl	8005072 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2208      	movs	r2, #8
 8005006:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e029      	b.n	800506a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	69db      	ldr	r3, [r3, #28]
 800501c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005020:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005024:	d111      	bne.n	800504a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800502e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 f81e 	bl	8005072 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2220      	movs	r2, #32
 800503a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e00f      	b.n	800506a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	69da      	ldr	r2, [r3, #28]
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	4013      	ands	r3, r2
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	429a      	cmp	r2, r3
 8005058:	bf0c      	ite	eq
 800505a:	2301      	moveq	r3, #1
 800505c:	2300      	movne	r3, #0
 800505e:	b2db      	uxtb	r3, r3
 8005060:	461a      	mov	r2, r3
 8005062:	79fb      	ldrb	r3, [r7, #7]
 8005064:	429a      	cmp	r2, r3
 8005066:	d0a0      	beq.n	8004faa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}

08005072 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005072:	b480      	push	{r7}
 8005074:	b095      	sub	sp, #84	@ 0x54
 8005076:	af00      	add	r7, sp, #0
 8005078:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005082:	e853 3f00 	ldrex	r3, [r3]
 8005086:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800508e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	461a      	mov	r2, r3
 8005096:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005098:	643b      	str	r3, [r7, #64]	@ 0x40
 800509a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800509e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050a0:	e841 2300 	strex	r3, r2, [r1]
 80050a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1e6      	bne.n	800507a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	3308      	adds	r3, #8
 80050b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b4:	6a3b      	ldr	r3, [r7, #32]
 80050b6:	e853 3f00 	ldrex	r3, [r3]
 80050ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	f023 0301 	bic.w	r3, r3, #1
 80050c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	3308      	adds	r3, #8
 80050ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050d4:	e841 2300 	strex	r3, r2, [r1]
 80050d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d1e5      	bne.n	80050ac <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d118      	bne.n	800511a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	f023 0310 	bic.w	r3, r3, #16
 80050fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	461a      	mov	r2, r3
 8005104:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005106:	61bb      	str	r3, [r7, #24]
 8005108:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510a:	6979      	ldr	r1, [r7, #20]
 800510c:	69ba      	ldr	r2, [r7, #24]
 800510e:	e841 2300 	strex	r3, r2, [r1]
 8005112:	613b      	str	r3, [r7, #16]
   return(result);
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1e6      	bne.n	80050e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2220      	movs	r2, #32
 800511e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800512e:	bf00      	nop
 8005130:	3754      	adds	r7, #84	@ 0x54
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr

0800513a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b084      	sub	sp, #16
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005146:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f7ff fb05 	bl	8004768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800515e:	bf00      	nop
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}

08005166 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b088      	sub	sp, #32
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	e853 3f00 	ldrex	r3, [r3]
 800517a:	60bb      	str	r3, [r7, #8]
   return(result);
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005182:	61fb      	str	r3, [r7, #28]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	461a      	mov	r2, r3
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	61bb      	str	r3, [r7, #24]
 800518e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005190:	6979      	ldr	r1, [r7, #20]
 8005192:	69ba      	ldr	r2, [r7, #24]
 8005194:	e841 2300 	strex	r3, r2, [r1]
 8005198:	613b      	str	r3, [r7, #16]
   return(result);
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1e6      	bne.n	800516e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2220      	movs	r2, #32
 80051a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f7ff fad1 	bl	8004754 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051b2:	bf00      	nop
 80051b4:	3720      	adds	r7, #32
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b083      	sub	sp, #12
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80051c2:	bf00      	nop
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b085      	sub	sp, #20
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	4603      	mov	r3, r0
 80051d6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80051d8:	2300      	movs	r3, #0
 80051da:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80051dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051e0:	2b84      	cmp	r3, #132	@ 0x84
 80051e2:	d005      	beq.n	80051f0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80051e4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	4413      	add	r3, r2
 80051ec:	3303      	adds	r3, #3
 80051ee:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80051f0:	68fb      	ldr	r3, [r7, #12]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005202:	f000 fbc1 	bl	8005988 <vTaskStartScheduler>
  
  return osOK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	bd80      	pop	{r7, pc}

0800520c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800520c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800520e:	b089      	sub	sp, #36	@ 0x24
 8005210:	af04      	add	r7, sp, #16
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	695b      	ldr	r3, [r3, #20]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d020      	beq.n	8005260 <osThreadCreate+0x54>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d01c      	beq.n	8005260 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685c      	ldr	r4, [r3, #4]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	691e      	ldr	r6, [r3, #16]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005238:	4618      	mov	r0, r3
 800523a:	f7ff ffc8 	bl	80051ce <makeFreeRtosPriority>
 800523e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005248:	9202      	str	r2, [sp, #8]
 800524a:	9301      	str	r3, [sp, #4]
 800524c:	9100      	str	r1, [sp, #0]
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	4632      	mov	r2, r6
 8005252:	4629      	mov	r1, r5
 8005254:	4620      	mov	r0, r4
 8005256:	f000 f9b1 	bl	80055bc <xTaskCreateStatic>
 800525a:	4603      	mov	r3, r0
 800525c:	60fb      	str	r3, [r7, #12]
 800525e:	e01c      	b.n	800529a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685c      	ldr	r4, [r3, #4]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800526c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005274:	4618      	mov	r0, r3
 8005276:	f7ff ffaa 	bl	80051ce <makeFreeRtosPriority>
 800527a:	4602      	mov	r2, r0
 800527c:	f107 030c 	add.w	r3, r7, #12
 8005280:	9301      	str	r3, [sp, #4]
 8005282:	9200      	str	r2, [sp, #0]
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	4632      	mov	r2, r6
 8005288:	4629      	mov	r1, r5
 800528a:	4620      	mov	r0, r4
 800528c:	f000 f9f6 	bl	800567c <xTaskCreate>
 8005290:	4603      	mov	r3, r0
 8005292:	2b01      	cmp	r3, #1
 8005294:	d001      	beq.n	800529a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005296:	2300      	movs	r3, #0
 8005298:	e000      	b.n	800529c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800529a:	68fb      	ldr	r3, [r7, #12]
}
 800529c:	4618      	mov	r0, r3
 800529e:	3714      	adds	r7, #20
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080052a4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <osDelay+0x16>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	e000      	b.n	80052bc <osDelay+0x18>
 80052ba:	2301      	movs	r3, #1
 80052bc:	4618      	mov	r0, r3
 80052be:	f000 fb2d 	bl	800591c <vTaskDelay>
  
  return osOK;
 80052c2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3710      	adds	r7, #16
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f103 0208 	add.w	r2, r3, #8
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f103 0208 	add.w	r2, r3, #8
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f103 0208 	add.w	r2, r3, #8
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800531a:	bf00      	nop
 800531c:	370c      	adds	r7, #12
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005326:	b480      	push	{r7}
 8005328:	b085      	sub	sp, #20
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
 800532e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	683a      	ldr	r2, [r7, #0]
 800534a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	601a      	str	r2, [r3, #0]
}
 8005362:	bf00      	nop
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800536e:	b480      	push	{r7}
 8005370:	b085      	sub	sp, #20
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
 8005376:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005384:	d103      	bne.n	800538e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	60fb      	str	r3, [r7, #12]
 800538c:	e00c      	b.n	80053a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	3308      	adds	r3, #8
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	e002      	b.n	800539c <vListInsert+0x2e>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	60fb      	str	r3, [r7, #12]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68ba      	ldr	r2, [r7, #8]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d2f6      	bcs.n	8005396 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	685a      	ldr	r2, [r3, #4]
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	1c5a      	adds	r2, r3, #1
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	601a      	str	r2, [r3, #0]
}
 80053d4:	bf00      	nop
 80053d6:	3714      	adds	r7, #20
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053e0:	b480      	push	{r7}
 80053e2:	b085      	sub	sp, #20
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	6892      	ldr	r2, [r2, #8]
 80053f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6852      	ldr	r2, [r2, #4]
 8005400:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	429a      	cmp	r2, r3
 800540a:	d103      	bne.n	8005414 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689a      	ldr	r2, [r3, #8]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	1e5a      	subs	r2, r3, #1
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3714      	adds	r7, #20
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10b      	bne.n	8005460 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800545a:	bf00      	nop
 800545c:	bf00      	nop
 800545e:	e7fd      	b.n	800545c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005460:	f000 ff9a 	bl	8006398 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800546c:	68f9      	ldr	r1, [r7, #12]
 800546e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005470:	fb01 f303 	mul.w	r3, r1, r3
 8005474:	441a      	add	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2200      	movs	r2, #0
 800547e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005490:	3b01      	subs	r3, #1
 8005492:	68f9      	ldr	r1, [r7, #12]
 8005494:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005496:	fb01 f303 	mul.w	r3, r1, r3
 800549a:	441a      	add	r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	22ff      	movs	r2, #255	@ 0xff
 80054a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	22ff      	movs	r2, #255	@ 0xff
 80054ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d114      	bne.n	80054e0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d01a      	beq.n	80054f4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	3310      	adds	r3, #16
 80054c2:	4618      	mov	r0, r3
 80054c4:	f000 fc94 	bl	8005df0 <xTaskRemoveFromEventList>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d012      	beq.n	80054f4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80054ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005504 <xQueueGenericReset+0xd0>)
 80054d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054d4:	601a      	str	r2, [r3, #0]
 80054d6:	f3bf 8f4f 	dsb	sy
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	e009      	b.n	80054f4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	3310      	adds	r3, #16
 80054e4:	4618      	mov	r0, r3
 80054e6:	f7ff fef1 	bl	80052cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	3324      	adds	r3, #36	@ 0x24
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7ff feec 	bl	80052cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80054f4:	f000 ff82 	bl	80063fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80054f8:	2301      	movs	r3, #1
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	e000ed04 	.word	0xe000ed04

08005508 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005508:	b580      	push	{r7, lr}
 800550a:	b08a      	sub	sp, #40	@ 0x28
 800550c:	af02      	add	r7, sp, #8
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	4613      	mov	r3, r2
 8005514:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10b      	bne.n	8005534 <xQueueGenericCreate+0x2c>
	__asm volatile
 800551c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	613b      	str	r3, [r7, #16]
}
 800552e:	bf00      	nop
 8005530:	bf00      	nop
 8005532:	e7fd      	b.n	8005530 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	fb02 f303 	mul.w	r3, r2, r3
 800553c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	3348      	adds	r3, #72	@ 0x48
 8005542:	4618      	mov	r0, r3
 8005544:	f001 f808 	bl	8006558 <pvPortMalloc>
 8005548:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d011      	beq.n	8005574 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	3348      	adds	r3, #72	@ 0x48
 8005558:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005562:	79fa      	ldrb	r2, [r7, #7]
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	4613      	mov	r3, r2
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	68b9      	ldr	r1, [r7, #8]
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f000 f805 	bl	800557e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005574:	69bb      	ldr	r3, [r7, #24]
	}
 8005576:	4618      	mov	r0, r3
 8005578:	3720      	adds	r7, #32
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800557e:	b580      	push	{r7, lr}
 8005580:	b084      	sub	sp, #16
 8005582:	af00      	add	r7, sp, #0
 8005584:	60f8      	str	r0, [r7, #12]
 8005586:	60b9      	str	r1, [r7, #8]
 8005588:	607a      	str	r2, [r7, #4]
 800558a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d103      	bne.n	800559a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	69ba      	ldr	r2, [r7, #24]
 8005596:	601a      	str	r2, [r3, #0]
 8005598:	e002      	b.n	80055a0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	68ba      	ldr	r2, [r7, #8]
 80055aa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055ac:	2101      	movs	r1, #1
 80055ae:	69b8      	ldr	r0, [r7, #24]
 80055b0:	f7ff ff40 	bl	8005434 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80055b4:	bf00      	nop
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b08e      	sub	sp, #56	@ 0x38
 80055c0:	af04      	add	r7, sp, #16
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
 80055c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80055ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10b      	bne.n	80055e8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80055d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	623b      	str	r3, [r7, #32]
}
 80055e2:	bf00      	nop
 80055e4:	bf00      	nop
 80055e6:	e7fd      	b.n	80055e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80055e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d10b      	bne.n	8005606 <xTaskCreateStatic+0x4a>
	__asm volatile
 80055ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	61fb      	str	r3, [r7, #28]
}
 8005600:	bf00      	nop
 8005602:	bf00      	nop
 8005604:	e7fd      	b.n	8005602 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005606:	23a0      	movs	r3, #160	@ 0xa0
 8005608:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	2ba0      	cmp	r3, #160	@ 0xa0
 800560e:	d00b      	beq.n	8005628 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005614:	f383 8811 	msr	BASEPRI, r3
 8005618:	f3bf 8f6f 	isb	sy
 800561c:	f3bf 8f4f 	dsb	sy
 8005620:	61bb      	str	r3, [r7, #24]
}
 8005622:	bf00      	nop
 8005624:	bf00      	nop
 8005626:	e7fd      	b.n	8005624 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005628:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800562a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800562c:	2b00      	cmp	r3, #0
 800562e:	d01e      	beq.n	800566e <xTaskCreateStatic+0xb2>
 8005630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005632:	2b00      	cmp	r3, #0
 8005634:	d01b      	beq.n	800566e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005638:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800563a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800563e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005642:	2202      	movs	r2, #2
 8005644:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005648:	2300      	movs	r3, #0
 800564a:	9303      	str	r3, [sp, #12]
 800564c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564e:	9302      	str	r3, [sp, #8]
 8005650:	f107 0314 	add.w	r3, r7, #20
 8005654:	9301      	str	r3, [sp, #4]
 8005656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005658:	9300      	str	r3, [sp, #0]
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	68b9      	ldr	r1, [r7, #8]
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f000 f851 	bl	8005708 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005666:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005668:	f000 f8ee 	bl	8005848 <prvAddNewTaskToReadyList>
 800566c:	e001      	b.n	8005672 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800566e:	2300      	movs	r3, #0
 8005670:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005672:	697b      	ldr	r3, [r7, #20]
	}
 8005674:	4618      	mov	r0, r3
 8005676:	3728      	adds	r7, #40	@ 0x28
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800567c:	b580      	push	{r7, lr}
 800567e:	b08c      	sub	sp, #48	@ 0x30
 8005680:	af04      	add	r7, sp, #16
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	603b      	str	r3, [r7, #0]
 8005688:	4613      	mov	r3, r2
 800568a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800568c:	88fb      	ldrh	r3, [r7, #6]
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4618      	mov	r0, r3
 8005692:	f000 ff61 	bl	8006558 <pvPortMalloc>
 8005696:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00e      	beq.n	80056bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800569e:	20a0      	movs	r0, #160	@ 0xa0
 80056a0:	f000 ff5a 	bl	8006558 <pvPortMalloc>
 80056a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d003      	beq.n	80056b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80056b2:	e005      	b.n	80056c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80056b4:	6978      	ldr	r0, [r7, #20]
 80056b6:	f001 f81d 	bl	80066f4 <vPortFree>
 80056ba:	e001      	b.n	80056c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80056bc:	2300      	movs	r3, #0
 80056be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d017      	beq.n	80056f6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80056ce:	88fa      	ldrh	r2, [r7, #6]
 80056d0:	2300      	movs	r3, #0
 80056d2:	9303      	str	r3, [sp, #12]
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	9302      	str	r3, [sp, #8]
 80056d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056da:	9301      	str	r3, [sp, #4]
 80056dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056de:	9300      	str	r3, [sp, #0]
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	68b9      	ldr	r1, [r7, #8]
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 f80f 	bl	8005708 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056ea:	69f8      	ldr	r0, [r7, #28]
 80056ec:	f000 f8ac 	bl	8005848 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056f0:	2301      	movs	r3, #1
 80056f2:	61bb      	str	r3, [r7, #24]
 80056f4:	e002      	b.n	80056fc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80056f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80056fa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80056fc:	69bb      	ldr	r3, [r7, #24]
	}
 80056fe:	4618      	mov	r0, r3
 8005700:	3720      	adds	r7, #32
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
	...

08005708 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b088      	sub	sp, #32
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
 8005714:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005720:	3b01      	subs	r3, #1
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	4413      	add	r3, r2
 8005726:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	f023 0307 	bic.w	r3, r3, #7
 800572e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	f003 0307 	and.w	r3, r3, #7
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00b      	beq.n	8005752 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800573a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573e:	f383 8811 	msr	BASEPRI, r3
 8005742:	f3bf 8f6f 	isb	sy
 8005746:	f3bf 8f4f 	dsb	sy
 800574a:	617b      	str	r3, [r7, #20]
}
 800574c:	bf00      	nop
 800574e:	bf00      	nop
 8005750:	e7fd      	b.n	800574e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d01f      	beq.n	8005798 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005758:	2300      	movs	r3, #0
 800575a:	61fb      	str	r3, [r7, #28]
 800575c:	e012      	b.n	8005784 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	4413      	add	r3, r2
 8005764:	7819      	ldrb	r1, [r3, #0]
 8005766:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	4413      	add	r3, r2
 800576c:	3334      	adds	r3, #52	@ 0x34
 800576e:	460a      	mov	r2, r1
 8005770:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	4413      	add	r3, r2
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d006      	beq.n	800578c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	3301      	adds	r3, #1
 8005782:	61fb      	str	r3, [r7, #28]
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	2b0f      	cmp	r3, #15
 8005788:	d9e9      	bls.n	800575e <prvInitialiseNewTask+0x56>
 800578a:	e000      	b.n	800578e <prvInitialiseNewTask+0x86>
			{
				break;
 800578c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800578e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005796:	e003      	b.n	80057a0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579a:	2200      	movs	r2, #0
 800579c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80057a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a2:	2b06      	cmp	r3, #6
 80057a4:	d901      	bls.n	80057aa <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80057a6:	2306      	movs	r3, #6
 80057a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80057aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80057b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057b4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80057b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b8:	2200      	movs	r2, #0
 80057ba:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80057bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057be:	3304      	adds	r3, #4
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fda3 	bl	800530c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80057c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c8:	3318      	adds	r3, #24
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff fd9e 	bl	800530c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80057d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d8:	f1c3 0207 	rsb	r2, r3, #7
 80057dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80057e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80057e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e8:	2200      	movs	r2, #0
 80057ea:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80057ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80057f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f8:	334c      	adds	r3, #76	@ 0x4c
 80057fa:	224c      	movs	r2, #76	@ 0x4c
 80057fc:	2100      	movs	r1, #0
 80057fe:	4618      	mov	r0, r3
 8005800:	f001 fc48 	bl	8007094 <memset>
 8005804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005806:	4a0d      	ldr	r2, [pc, #52]	@ (800583c <prvInitialiseNewTask+0x134>)
 8005808:	651a      	str	r2, [r3, #80]	@ 0x50
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	4a0c      	ldr	r2, [pc, #48]	@ (8005840 <prvInitialiseNewTask+0x138>)
 800580e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005812:	4a0c      	ldr	r2, [pc, #48]	@ (8005844 <prvInitialiseNewTask+0x13c>)
 8005814:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005816:	683a      	ldr	r2, [r7, #0]
 8005818:	68f9      	ldr	r1, [r7, #12]
 800581a:	69b8      	ldr	r0, [r7, #24]
 800581c:	f000 fc8e 	bl	800613c <pxPortInitialiseStack>
 8005820:	4602      	mov	r2, r0
 8005822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005824:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800582c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800582e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005830:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005832:	bf00      	nop
 8005834:	3720      	adds	r7, #32
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	20007e68 	.word	0x20007e68
 8005840:	20007ed0 	.word	0x20007ed0
 8005844:	20007f38 	.word	0x20007f38

08005848 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005850:	f000 fda2 	bl	8006398 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005854:	4b2a      	ldr	r3, [pc, #168]	@ (8005900 <prvAddNewTaskToReadyList+0xb8>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	3301      	adds	r3, #1
 800585a:	4a29      	ldr	r2, [pc, #164]	@ (8005900 <prvAddNewTaskToReadyList+0xb8>)
 800585c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800585e:	4b29      	ldr	r3, [pc, #164]	@ (8005904 <prvAddNewTaskToReadyList+0xbc>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d109      	bne.n	800587a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005866:	4a27      	ldr	r2, [pc, #156]	@ (8005904 <prvAddNewTaskToReadyList+0xbc>)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800586c:	4b24      	ldr	r3, [pc, #144]	@ (8005900 <prvAddNewTaskToReadyList+0xb8>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d110      	bne.n	8005896 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005874:	f000 fb38 	bl	8005ee8 <prvInitialiseTaskLists>
 8005878:	e00d      	b.n	8005896 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800587a:	4b23      	ldr	r3, [pc, #140]	@ (8005908 <prvAddNewTaskToReadyList+0xc0>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d109      	bne.n	8005896 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005882:	4b20      	ldr	r3, [pc, #128]	@ (8005904 <prvAddNewTaskToReadyList+0xbc>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588c:	429a      	cmp	r2, r3
 800588e:	d802      	bhi.n	8005896 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005890:	4a1c      	ldr	r2, [pc, #112]	@ (8005904 <prvAddNewTaskToReadyList+0xbc>)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005896:	4b1d      	ldr	r3, [pc, #116]	@ (800590c <prvAddNewTaskToReadyList+0xc4>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	3301      	adds	r3, #1
 800589c:	4a1b      	ldr	r2, [pc, #108]	@ (800590c <prvAddNewTaskToReadyList+0xc4>)
 800589e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a4:	2201      	movs	r2, #1
 80058a6:	409a      	lsls	r2, r3
 80058a8:	4b19      	ldr	r3, [pc, #100]	@ (8005910 <prvAddNewTaskToReadyList+0xc8>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	4a18      	ldr	r2, [pc, #96]	@ (8005910 <prvAddNewTaskToReadyList+0xc8>)
 80058b0:	6013      	str	r3, [r2, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058b6:	4613      	mov	r3, r2
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	4413      	add	r3, r2
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	4a15      	ldr	r2, [pc, #84]	@ (8005914 <prvAddNewTaskToReadyList+0xcc>)
 80058c0:	441a      	add	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	3304      	adds	r3, #4
 80058c6:	4619      	mov	r1, r3
 80058c8:	4610      	mov	r0, r2
 80058ca:	f7ff fd2c 	bl	8005326 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80058ce:	f000 fd95 	bl	80063fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80058d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005908 <prvAddNewTaskToReadyList+0xc0>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00e      	beq.n	80058f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80058da:	4b0a      	ldr	r3, [pc, #40]	@ (8005904 <prvAddNewTaskToReadyList+0xbc>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d207      	bcs.n	80058f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80058e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005918 <prvAddNewTaskToReadyList+0xd0>)
 80058ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058ee:	601a      	str	r2, [r3, #0]
 80058f0:	f3bf 8f4f 	dsb	sy
 80058f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058f8:	bf00      	nop
 80058fa:	3708      	adds	r7, #8
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	200008e4 	.word	0x200008e4
 8005904:	200007e4 	.word	0x200007e4
 8005908:	200008f0 	.word	0x200008f0
 800590c:	20000900 	.word	0x20000900
 8005910:	200008ec 	.word	0x200008ec
 8005914:	200007e8 	.word	0x200007e8
 8005918:	e000ed04 	.word	0xe000ed04

0800591c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005924:	2300      	movs	r3, #0
 8005926:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d018      	beq.n	8005960 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800592e:	4b14      	ldr	r3, [pc, #80]	@ (8005980 <vTaskDelay+0x64>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00b      	beq.n	800594e <vTaskDelay+0x32>
	__asm volatile
 8005936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593a:	f383 8811 	msr	BASEPRI, r3
 800593e:	f3bf 8f6f 	isb	sy
 8005942:	f3bf 8f4f 	dsb	sy
 8005946:	60bb      	str	r3, [r7, #8]
}
 8005948:	bf00      	nop
 800594a:	bf00      	nop
 800594c:	e7fd      	b.n	800594a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800594e:	f000 f885 	bl	8005a5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005952:	2100      	movs	r1, #0
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 fb8b 	bl	8006070 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800595a:	f000 f88d 	bl	8005a78 <xTaskResumeAll>
 800595e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d107      	bne.n	8005976 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005966:	4b07      	ldr	r3, [pc, #28]	@ (8005984 <vTaskDelay+0x68>)
 8005968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005976:	bf00      	nop
 8005978:	3710      	adds	r7, #16
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop
 8005980:	2000090c 	.word	0x2000090c
 8005984:	e000ed04 	.word	0xe000ed04

08005988 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b08a      	sub	sp, #40	@ 0x28
 800598c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800598e:	2300      	movs	r3, #0
 8005990:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005992:	2300      	movs	r3, #0
 8005994:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005996:	463a      	mov	r2, r7
 8005998:	1d39      	adds	r1, r7, #4
 800599a:	f107 0308 	add.w	r3, r7, #8
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fa fe76 	bl	8000690 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80059a4:	6839      	ldr	r1, [r7, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68ba      	ldr	r2, [r7, #8]
 80059aa:	9202      	str	r2, [sp, #8]
 80059ac:	9301      	str	r3, [sp, #4]
 80059ae:	2300      	movs	r3, #0
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	2300      	movs	r3, #0
 80059b4:	460a      	mov	r2, r1
 80059b6:	4921      	ldr	r1, [pc, #132]	@ (8005a3c <vTaskStartScheduler+0xb4>)
 80059b8:	4821      	ldr	r0, [pc, #132]	@ (8005a40 <vTaskStartScheduler+0xb8>)
 80059ba:	f7ff fdff 	bl	80055bc <xTaskCreateStatic>
 80059be:	4603      	mov	r3, r0
 80059c0:	4a20      	ldr	r2, [pc, #128]	@ (8005a44 <vTaskStartScheduler+0xbc>)
 80059c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80059c4:	4b1f      	ldr	r3, [pc, #124]	@ (8005a44 <vTaskStartScheduler+0xbc>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d002      	beq.n	80059d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80059cc:	2301      	movs	r3, #1
 80059ce:	617b      	str	r3, [r7, #20]
 80059d0:	e001      	b.n	80059d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80059d2:	2300      	movs	r3, #0
 80059d4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d11b      	bne.n	8005a14 <vTaskStartScheduler+0x8c>
	__asm volatile
 80059dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059e0:	f383 8811 	msr	BASEPRI, r3
 80059e4:	f3bf 8f6f 	isb	sy
 80059e8:	f3bf 8f4f 	dsb	sy
 80059ec:	613b      	str	r3, [r7, #16]
}
 80059ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80059f0:	4b15      	ldr	r3, [pc, #84]	@ (8005a48 <vTaskStartScheduler+0xc0>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	334c      	adds	r3, #76	@ 0x4c
 80059f6:	4a15      	ldr	r2, [pc, #84]	@ (8005a4c <vTaskStartScheduler+0xc4>)
 80059f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80059fa:	4b15      	ldr	r3, [pc, #84]	@ (8005a50 <vTaskStartScheduler+0xc8>)
 80059fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a00:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005a02:	4b14      	ldr	r3, [pc, #80]	@ (8005a54 <vTaskStartScheduler+0xcc>)
 8005a04:	2201      	movs	r2, #1
 8005a06:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a08:	4b13      	ldr	r3, [pc, #76]	@ (8005a58 <vTaskStartScheduler+0xd0>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005a0e:	f000 fc1f 	bl	8006250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005a12:	e00f      	b.n	8005a34 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a1a:	d10b      	bne.n	8005a34 <vTaskStartScheduler+0xac>
	__asm volatile
 8005a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a20:	f383 8811 	msr	BASEPRI, r3
 8005a24:	f3bf 8f6f 	isb	sy
 8005a28:	f3bf 8f4f 	dsb	sy
 8005a2c:	60fb      	str	r3, [r7, #12]
}
 8005a2e:	bf00      	nop
 8005a30:	bf00      	nop
 8005a32:	e7fd      	b.n	8005a30 <vTaskStartScheduler+0xa8>
}
 8005a34:	bf00      	nop
 8005a36:	3718      	adds	r7, #24
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	080082dc 	.word	0x080082dc
 8005a40:	08005eb9 	.word	0x08005eb9
 8005a44:	20000908 	.word	0x20000908
 8005a48:	200007e4 	.word	0x200007e4
 8005a4c:	20000394 	.word	0x20000394
 8005a50:	20000904 	.word	0x20000904
 8005a54:	200008f0 	.word	0x200008f0
 8005a58:	200008e8 	.word	0x200008e8

08005a5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005a60:	4b04      	ldr	r3, [pc, #16]	@ (8005a74 <vTaskSuspendAll+0x18>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	3301      	adds	r3, #1
 8005a66:	4a03      	ldr	r2, [pc, #12]	@ (8005a74 <vTaskSuspendAll+0x18>)
 8005a68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005a6a:	bf00      	nop
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr
 8005a74:	2000090c 	.word	0x2000090c

08005a78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a82:	2300      	movs	r3, #0
 8005a84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005a86:	4b42      	ldr	r3, [pc, #264]	@ (8005b90 <xTaskResumeAll+0x118>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10b      	bne.n	8005aa6 <xTaskResumeAll+0x2e>
	__asm volatile
 8005a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a92:	f383 8811 	msr	BASEPRI, r3
 8005a96:	f3bf 8f6f 	isb	sy
 8005a9a:	f3bf 8f4f 	dsb	sy
 8005a9e:	603b      	str	r3, [r7, #0]
}
 8005aa0:	bf00      	nop
 8005aa2:	bf00      	nop
 8005aa4:	e7fd      	b.n	8005aa2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005aa6:	f000 fc77 	bl	8006398 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005aaa:	4b39      	ldr	r3, [pc, #228]	@ (8005b90 <xTaskResumeAll+0x118>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	4a37      	ldr	r2, [pc, #220]	@ (8005b90 <xTaskResumeAll+0x118>)
 8005ab2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ab4:	4b36      	ldr	r3, [pc, #216]	@ (8005b90 <xTaskResumeAll+0x118>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d161      	bne.n	8005b80 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005abc:	4b35      	ldr	r3, [pc, #212]	@ (8005b94 <xTaskResumeAll+0x11c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d05d      	beq.n	8005b80 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ac4:	e02e      	b.n	8005b24 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ac6:	4b34      	ldr	r3, [pc, #208]	@ (8005b98 <xTaskResumeAll+0x120>)
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	3318      	adds	r3, #24
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f7ff fc84 	bl	80053e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	3304      	adds	r3, #4
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7ff fc7f 	bl	80053e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	409a      	lsls	r2, r3
 8005aea:	4b2c      	ldr	r3, [pc, #176]	@ (8005b9c <xTaskResumeAll+0x124>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	4a2a      	ldr	r2, [pc, #168]	@ (8005b9c <xTaskResumeAll+0x124>)
 8005af2:	6013      	str	r3, [r2, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af8:	4613      	mov	r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	4413      	add	r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	4a27      	ldr	r2, [pc, #156]	@ (8005ba0 <xTaskResumeAll+0x128>)
 8005b02:	441a      	add	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	3304      	adds	r3, #4
 8005b08:	4619      	mov	r1, r3
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	f7ff fc0b 	bl	8005326 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b14:	4b23      	ldr	r3, [pc, #140]	@ (8005ba4 <xTaskResumeAll+0x12c>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d302      	bcc.n	8005b24 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005b1e:	4b22      	ldr	r3, [pc, #136]	@ (8005ba8 <xTaskResumeAll+0x130>)
 8005b20:	2201      	movs	r2, #1
 8005b22:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b24:	4b1c      	ldr	r3, [pc, #112]	@ (8005b98 <xTaskResumeAll+0x120>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1cc      	bne.n	8005ac6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d001      	beq.n	8005b36 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005b32:	f000 fa7d 	bl	8006030 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005b36:	4b1d      	ldr	r3, [pc, #116]	@ (8005bac <xTaskResumeAll+0x134>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d010      	beq.n	8005b64 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005b42:	f000 f837 	bl	8005bb4 <xTaskIncrementTick>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d002      	beq.n	8005b52 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005b4c:	4b16      	ldr	r3, [pc, #88]	@ (8005ba8 <xTaskResumeAll+0x130>)
 8005b4e:	2201      	movs	r2, #1
 8005b50:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	3b01      	subs	r3, #1
 8005b56:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1f1      	bne.n	8005b42 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005b5e:	4b13      	ldr	r3, [pc, #76]	@ (8005bac <xTaskResumeAll+0x134>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005b64:	4b10      	ldr	r3, [pc, #64]	@ (8005ba8 <xTaskResumeAll+0x130>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d009      	beq.n	8005b80 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005b70:	4b0f      	ldr	r3, [pc, #60]	@ (8005bb0 <xTaskResumeAll+0x138>)
 8005b72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b76:	601a      	str	r2, [r3, #0]
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b80:	f000 fc3c 	bl	80063fc <vPortExitCritical>

	return xAlreadyYielded;
 8005b84:	68bb      	ldr	r3, [r7, #8]
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3710      	adds	r7, #16
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	2000090c 	.word	0x2000090c
 8005b94:	200008e4 	.word	0x200008e4
 8005b98:	200008a4 	.word	0x200008a4
 8005b9c:	200008ec 	.word	0x200008ec
 8005ba0:	200007e8 	.word	0x200007e8
 8005ba4:	200007e4 	.word	0x200007e4
 8005ba8:	200008f8 	.word	0x200008f8
 8005bac:	200008f4 	.word	0x200008f4
 8005bb0:	e000ed04 	.word	0xe000ed04

08005bb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b086      	sub	sp, #24
 8005bb8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bbe:	4b4f      	ldr	r3, [pc, #316]	@ (8005cfc <xTaskIncrementTick+0x148>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f040 808f 	bne.w	8005ce6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005bc8:	4b4d      	ldr	r3, [pc, #308]	@ (8005d00 <xTaskIncrementTick+0x14c>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	3301      	adds	r3, #1
 8005bce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005bd0:	4a4b      	ldr	r2, [pc, #300]	@ (8005d00 <xTaskIncrementTick+0x14c>)
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d121      	bne.n	8005c20 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005bdc:	4b49      	ldr	r3, [pc, #292]	@ (8005d04 <xTaskIncrementTick+0x150>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00b      	beq.n	8005bfe <xTaskIncrementTick+0x4a>
	__asm volatile
 8005be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bea:	f383 8811 	msr	BASEPRI, r3
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	603b      	str	r3, [r7, #0]
}
 8005bf8:	bf00      	nop
 8005bfa:	bf00      	nop
 8005bfc:	e7fd      	b.n	8005bfa <xTaskIncrementTick+0x46>
 8005bfe:	4b41      	ldr	r3, [pc, #260]	@ (8005d04 <xTaskIncrementTick+0x150>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	60fb      	str	r3, [r7, #12]
 8005c04:	4b40      	ldr	r3, [pc, #256]	@ (8005d08 <xTaskIncrementTick+0x154>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a3e      	ldr	r2, [pc, #248]	@ (8005d04 <xTaskIncrementTick+0x150>)
 8005c0a:	6013      	str	r3, [r2, #0]
 8005c0c:	4a3e      	ldr	r2, [pc, #248]	@ (8005d08 <xTaskIncrementTick+0x154>)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6013      	str	r3, [r2, #0]
 8005c12:	4b3e      	ldr	r3, [pc, #248]	@ (8005d0c <xTaskIncrementTick+0x158>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3301      	adds	r3, #1
 8005c18:	4a3c      	ldr	r2, [pc, #240]	@ (8005d0c <xTaskIncrementTick+0x158>)
 8005c1a:	6013      	str	r3, [r2, #0]
 8005c1c:	f000 fa08 	bl	8006030 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005c20:	4b3b      	ldr	r3, [pc, #236]	@ (8005d10 <xTaskIncrementTick+0x15c>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d348      	bcc.n	8005cbc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c2a:	4b36      	ldr	r3, [pc, #216]	@ (8005d04 <xTaskIncrementTick+0x150>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d104      	bne.n	8005c3e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c34:	4b36      	ldr	r3, [pc, #216]	@ (8005d10 <xTaskIncrementTick+0x15c>)
 8005c36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c3a:	601a      	str	r2, [r3, #0]
					break;
 8005c3c:	e03e      	b.n	8005cbc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c3e:	4b31      	ldr	r3, [pc, #196]	@ (8005d04 <xTaskIncrementTick+0x150>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005c4e:	693a      	ldr	r2, [r7, #16]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d203      	bcs.n	8005c5e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005c56:	4a2e      	ldr	r2, [pc, #184]	@ (8005d10 <xTaskIncrementTick+0x15c>)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005c5c:	e02e      	b.n	8005cbc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	3304      	adds	r3, #4
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7ff fbbc 	bl	80053e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d004      	beq.n	8005c7a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	3318      	adds	r3, #24
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7ff fbb3 	bl	80053e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7e:	2201      	movs	r2, #1
 8005c80:	409a      	lsls	r2, r3
 8005c82:	4b24      	ldr	r3, [pc, #144]	@ (8005d14 <xTaskIncrementTick+0x160>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	4a22      	ldr	r2, [pc, #136]	@ (8005d14 <xTaskIncrementTick+0x160>)
 8005c8a:	6013      	str	r3, [r2, #0]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c90:	4613      	mov	r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4413      	add	r3, r2
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	4a1f      	ldr	r2, [pc, #124]	@ (8005d18 <xTaskIncrementTick+0x164>)
 8005c9a:	441a      	add	r2, r3
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	3304      	adds	r3, #4
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	4610      	mov	r0, r2
 8005ca4:	f7ff fb3f 	bl	8005326 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cac:	4b1b      	ldr	r3, [pc, #108]	@ (8005d1c <xTaskIncrementTick+0x168>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d3b9      	bcc.n	8005c2a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cba:	e7b6      	b.n	8005c2a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005cbc:	4b17      	ldr	r3, [pc, #92]	@ (8005d1c <xTaskIncrementTick+0x168>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc2:	4915      	ldr	r1, [pc, #84]	@ (8005d18 <xTaskIncrementTick+0x164>)
 8005cc4:	4613      	mov	r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	4413      	add	r3, r2
 8005cca:	009b      	lsls	r3, r3, #2
 8005ccc:	440b      	add	r3, r1
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d901      	bls.n	8005cd8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005cd8:	4b11      	ldr	r3, [pc, #68]	@ (8005d20 <xTaskIncrementTick+0x16c>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d007      	beq.n	8005cf0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	617b      	str	r3, [r7, #20]
 8005ce4:	e004      	b.n	8005cf0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8005d24 <xTaskIncrementTick+0x170>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	3301      	adds	r3, #1
 8005cec:	4a0d      	ldr	r2, [pc, #52]	@ (8005d24 <xTaskIncrementTick+0x170>)
 8005cee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005cf0:	697b      	ldr	r3, [r7, #20]
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3718      	adds	r7, #24
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	2000090c 	.word	0x2000090c
 8005d00:	200008e8 	.word	0x200008e8
 8005d04:	2000089c 	.word	0x2000089c
 8005d08:	200008a0 	.word	0x200008a0
 8005d0c:	200008fc 	.word	0x200008fc
 8005d10:	20000904 	.word	0x20000904
 8005d14:	200008ec 	.word	0x200008ec
 8005d18:	200007e8 	.word	0x200007e8
 8005d1c:	200007e4 	.word	0x200007e4
 8005d20:	200008f8 	.word	0x200008f8
 8005d24:	200008f4 	.word	0x200008f4

08005d28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b087      	sub	sp, #28
 8005d2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8005dd8 <vTaskSwitchContext+0xb0>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005d36:	4b29      	ldr	r3, [pc, #164]	@ (8005ddc <vTaskSwitchContext+0xb4>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005d3c:	e045      	b.n	8005dca <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005d3e:	4b27      	ldr	r3, [pc, #156]	@ (8005ddc <vTaskSwitchContext+0xb4>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d44:	4b26      	ldr	r3, [pc, #152]	@ (8005de0 <vTaskSwitchContext+0xb8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	fab3 f383 	clz	r3, r3
 8005d50:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005d52:	7afb      	ldrb	r3, [r7, #11]
 8005d54:	f1c3 031f 	rsb	r3, r3, #31
 8005d58:	617b      	str	r3, [r7, #20]
 8005d5a:	4922      	ldr	r1, [pc, #136]	@ (8005de4 <vTaskSwitchContext+0xbc>)
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4413      	add	r3, r2
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	440b      	add	r3, r1
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10b      	bne.n	8005d86 <vTaskSwitchContext+0x5e>
	__asm volatile
 8005d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d72:	f383 8811 	msr	BASEPRI, r3
 8005d76:	f3bf 8f6f 	isb	sy
 8005d7a:	f3bf 8f4f 	dsb	sy
 8005d7e:	607b      	str	r3, [r7, #4]
}
 8005d80:	bf00      	nop
 8005d82:	bf00      	nop
 8005d84:	e7fd      	b.n	8005d82 <vTaskSwitchContext+0x5a>
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	4613      	mov	r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	4413      	add	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4a14      	ldr	r2, [pc, #80]	@ (8005de4 <vTaskSwitchContext+0xbc>)
 8005d92:	4413      	add	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	685a      	ldr	r2, [r3, #4]
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	605a      	str	r2, [r3, #4]
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	685a      	ldr	r2, [r3, #4]
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	3308      	adds	r3, #8
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d104      	bne.n	8005db6 <vTaskSwitchContext+0x8e>
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	605a      	str	r2, [r3, #4]
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	4a0a      	ldr	r2, [pc, #40]	@ (8005de8 <vTaskSwitchContext+0xc0>)
 8005dbe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005dc0:	4b09      	ldr	r3, [pc, #36]	@ (8005de8 <vTaskSwitchContext+0xc0>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	334c      	adds	r3, #76	@ 0x4c
 8005dc6:	4a09      	ldr	r2, [pc, #36]	@ (8005dec <vTaskSwitchContext+0xc4>)
 8005dc8:	6013      	str	r3, [r2, #0]
}
 8005dca:	bf00      	nop
 8005dcc:	371c      	adds	r7, #28
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	2000090c 	.word	0x2000090c
 8005ddc:	200008f8 	.word	0x200008f8
 8005de0:	200008ec 	.word	0x200008ec
 8005de4:	200007e8 	.word	0x200007e8
 8005de8:	200007e4 	.word	0x200007e4
 8005dec:	20000394 	.word	0x20000394

08005df0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10b      	bne.n	8005e1e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e0a:	f383 8811 	msr	BASEPRI, r3
 8005e0e:	f3bf 8f6f 	isb	sy
 8005e12:	f3bf 8f4f 	dsb	sy
 8005e16:	60fb      	str	r3, [r7, #12]
}
 8005e18:	bf00      	nop
 8005e1a:	bf00      	nop
 8005e1c:	e7fd      	b.n	8005e1a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	3318      	adds	r3, #24
 8005e22:	4618      	mov	r0, r3
 8005e24:	f7ff fadc 	bl	80053e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e28:	4b1d      	ldr	r3, [pc, #116]	@ (8005ea0 <xTaskRemoveFromEventList+0xb0>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d11c      	bne.n	8005e6a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	3304      	adds	r3, #4
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7ff fad3 	bl	80053e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3e:	2201      	movs	r2, #1
 8005e40:	409a      	lsls	r2, r3
 8005e42:	4b18      	ldr	r3, [pc, #96]	@ (8005ea4 <xTaskRemoveFromEventList+0xb4>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	4a16      	ldr	r2, [pc, #88]	@ (8005ea4 <xTaskRemoveFromEventList+0xb4>)
 8005e4a:	6013      	str	r3, [r2, #0]
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e50:	4613      	mov	r3, r2
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	4413      	add	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	4a13      	ldr	r2, [pc, #76]	@ (8005ea8 <xTaskRemoveFromEventList+0xb8>)
 8005e5a:	441a      	add	r2, r3
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	3304      	adds	r3, #4
 8005e60:	4619      	mov	r1, r3
 8005e62:	4610      	mov	r0, r2
 8005e64:	f7ff fa5f 	bl	8005326 <vListInsertEnd>
 8005e68:	e005      	b.n	8005e76 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	3318      	adds	r3, #24
 8005e6e:	4619      	mov	r1, r3
 8005e70:	480e      	ldr	r0, [pc, #56]	@ (8005eac <xTaskRemoveFromEventList+0xbc>)
 8005e72:	f7ff fa58 	bl	8005326 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <xTaskRemoveFromEventList+0xc0>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d905      	bls.n	8005e90 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005e84:	2301      	movs	r3, #1
 8005e86:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005e88:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb4 <xTaskRemoveFromEventList+0xc4>)
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	e001      	b.n	8005e94 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005e90:	2300      	movs	r3, #0
 8005e92:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005e94:	697b      	ldr	r3, [r7, #20]
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3718      	adds	r7, #24
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	2000090c 	.word	0x2000090c
 8005ea4:	200008ec 	.word	0x200008ec
 8005ea8:	200007e8 	.word	0x200007e8
 8005eac:	200008a4 	.word	0x200008a4
 8005eb0:	200007e4 	.word	0x200007e4
 8005eb4:	200008f8 	.word	0x200008f8

08005eb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ec0:	f000 f852 	bl	8005f68 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ec4:	4b06      	ldr	r3, [pc, #24]	@ (8005ee0 <prvIdleTask+0x28>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d9f9      	bls.n	8005ec0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ecc:	4b05      	ldr	r3, [pc, #20]	@ (8005ee4 <prvIdleTask+0x2c>)
 8005ece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ed2:	601a      	str	r2, [r3, #0]
 8005ed4:	f3bf 8f4f 	dsb	sy
 8005ed8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005edc:	e7f0      	b.n	8005ec0 <prvIdleTask+0x8>
 8005ede:	bf00      	nop
 8005ee0:	200007e8 	.word	0x200007e8
 8005ee4:	e000ed04 	.word	0xe000ed04

08005ee8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005eee:	2300      	movs	r3, #0
 8005ef0:	607b      	str	r3, [r7, #4]
 8005ef2:	e00c      	b.n	8005f0e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	4413      	add	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4a12      	ldr	r2, [pc, #72]	@ (8005f48 <prvInitialiseTaskLists+0x60>)
 8005f00:	4413      	add	r3, r2
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7ff f9e2 	bl	80052cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	607b      	str	r3, [r7, #4]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b06      	cmp	r3, #6
 8005f12:	d9ef      	bls.n	8005ef4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f14:	480d      	ldr	r0, [pc, #52]	@ (8005f4c <prvInitialiseTaskLists+0x64>)
 8005f16:	f7ff f9d9 	bl	80052cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f1a:	480d      	ldr	r0, [pc, #52]	@ (8005f50 <prvInitialiseTaskLists+0x68>)
 8005f1c:	f7ff f9d6 	bl	80052cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005f20:	480c      	ldr	r0, [pc, #48]	@ (8005f54 <prvInitialiseTaskLists+0x6c>)
 8005f22:	f7ff f9d3 	bl	80052cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005f26:	480c      	ldr	r0, [pc, #48]	@ (8005f58 <prvInitialiseTaskLists+0x70>)
 8005f28:	f7ff f9d0 	bl	80052cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005f2c:	480b      	ldr	r0, [pc, #44]	@ (8005f5c <prvInitialiseTaskLists+0x74>)
 8005f2e:	f7ff f9cd 	bl	80052cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005f32:	4b0b      	ldr	r3, [pc, #44]	@ (8005f60 <prvInitialiseTaskLists+0x78>)
 8005f34:	4a05      	ldr	r2, [pc, #20]	@ (8005f4c <prvInitialiseTaskLists+0x64>)
 8005f36:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f38:	4b0a      	ldr	r3, [pc, #40]	@ (8005f64 <prvInitialiseTaskLists+0x7c>)
 8005f3a:	4a05      	ldr	r2, [pc, #20]	@ (8005f50 <prvInitialiseTaskLists+0x68>)
 8005f3c:	601a      	str	r2, [r3, #0]
}
 8005f3e:	bf00      	nop
 8005f40:	3708      	adds	r7, #8
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	200007e8 	.word	0x200007e8
 8005f4c:	20000874 	.word	0x20000874
 8005f50:	20000888 	.word	0x20000888
 8005f54:	200008a4 	.word	0x200008a4
 8005f58:	200008b8 	.word	0x200008b8
 8005f5c:	200008d0 	.word	0x200008d0
 8005f60:	2000089c 	.word	0x2000089c
 8005f64:	200008a0 	.word	0x200008a0

08005f68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f6e:	e019      	b.n	8005fa4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005f70:	f000 fa12 	bl	8006398 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f74:	4b10      	ldr	r3, [pc, #64]	@ (8005fb8 <prvCheckTasksWaitingTermination+0x50>)
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	3304      	adds	r3, #4
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7ff fa2d 	bl	80053e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005f86:	4b0d      	ldr	r3, [pc, #52]	@ (8005fbc <prvCheckTasksWaitingTermination+0x54>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	4a0b      	ldr	r2, [pc, #44]	@ (8005fbc <prvCheckTasksWaitingTermination+0x54>)
 8005f8e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005f90:	4b0b      	ldr	r3, [pc, #44]	@ (8005fc0 <prvCheckTasksWaitingTermination+0x58>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	3b01      	subs	r3, #1
 8005f96:	4a0a      	ldr	r2, [pc, #40]	@ (8005fc0 <prvCheckTasksWaitingTermination+0x58>)
 8005f98:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005f9a:	f000 fa2f 	bl	80063fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f810 	bl	8005fc4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fa4:	4b06      	ldr	r3, [pc, #24]	@ (8005fc0 <prvCheckTasksWaitingTermination+0x58>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1e1      	bne.n	8005f70 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005fac:	bf00      	nop
 8005fae:	bf00      	nop
 8005fb0:	3708      	adds	r7, #8
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	200008b8 	.word	0x200008b8
 8005fbc:	200008e4 	.word	0x200008e4
 8005fc0:	200008cc 	.word	0x200008cc

08005fc4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b084      	sub	sp, #16
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	334c      	adds	r3, #76	@ 0x4c
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f001 f895 	bl	8007100 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d108      	bne.n	8005ff2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f000 fb85 	bl	80066f4 <vPortFree>
				vPortFree( pxTCB );
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 fb82 	bl	80066f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005ff0:	e019      	b.n	8006026 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d103      	bne.n	8006004 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 fb79 	bl	80066f4 <vPortFree>
	}
 8006002:	e010      	b.n	8006026 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800600a:	2b02      	cmp	r3, #2
 800600c:	d00b      	beq.n	8006026 <prvDeleteTCB+0x62>
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	60fb      	str	r3, [r7, #12]
}
 8006020:	bf00      	nop
 8006022:	bf00      	nop
 8006024:	e7fd      	b.n	8006022 <prvDeleteTCB+0x5e>
	}
 8006026:	bf00      	nop
 8006028:	3710      	adds	r7, #16
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
	...

08006030 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006036:	4b0c      	ldr	r3, [pc, #48]	@ (8006068 <prvResetNextTaskUnblockTime+0x38>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d104      	bne.n	800604a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006040:	4b0a      	ldr	r3, [pc, #40]	@ (800606c <prvResetNextTaskUnblockTime+0x3c>)
 8006042:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006046:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006048:	e008      	b.n	800605c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800604a:	4b07      	ldr	r3, [pc, #28]	@ (8006068 <prvResetNextTaskUnblockTime+0x38>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	4a04      	ldr	r2, [pc, #16]	@ (800606c <prvResetNextTaskUnblockTime+0x3c>)
 800605a:	6013      	str	r3, [r2, #0]
}
 800605c:	bf00      	nop
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr
 8006068:	2000089c 	.word	0x2000089c
 800606c:	20000904 	.word	0x20000904

08006070 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800607a:	4b29      	ldr	r3, [pc, #164]	@ (8006120 <prvAddCurrentTaskToDelayedList+0xb0>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006080:	4b28      	ldr	r3, [pc, #160]	@ (8006124 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	3304      	adds	r3, #4
 8006086:	4618      	mov	r0, r3
 8006088:	f7ff f9aa 	bl	80053e0 <uxListRemove>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d10b      	bne.n	80060aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006092:	4b24      	ldr	r3, [pc, #144]	@ (8006124 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006098:	2201      	movs	r2, #1
 800609a:	fa02 f303 	lsl.w	r3, r2, r3
 800609e:	43da      	mvns	r2, r3
 80060a0:	4b21      	ldr	r3, [pc, #132]	@ (8006128 <prvAddCurrentTaskToDelayedList+0xb8>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4013      	ands	r3, r2
 80060a6:	4a20      	ldr	r2, [pc, #128]	@ (8006128 <prvAddCurrentTaskToDelayedList+0xb8>)
 80060a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060b0:	d10a      	bne.n	80060c8 <prvAddCurrentTaskToDelayedList+0x58>
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d007      	beq.n	80060c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060b8:	4b1a      	ldr	r3, [pc, #104]	@ (8006124 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	3304      	adds	r3, #4
 80060be:	4619      	mov	r1, r3
 80060c0:	481a      	ldr	r0, [pc, #104]	@ (800612c <prvAddCurrentTaskToDelayedList+0xbc>)
 80060c2:	f7ff f930 	bl	8005326 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80060c6:	e026      	b.n	8006116 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4413      	add	r3, r2
 80060ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80060d0:	4b14      	ldr	r3, [pc, #80]	@ (8006124 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	429a      	cmp	r2, r3
 80060de:	d209      	bcs.n	80060f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060e0:	4b13      	ldr	r3, [pc, #76]	@ (8006130 <prvAddCurrentTaskToDelayedList+0xc0>)
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006124 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	3304      	adds	r3, #4
 80060ea:	4619      	mov	r1, r3
 80060ec:	4610      	mov	r0, r2
 80060ee:	f7ff f93e 	bl	800536e <vListInsert>
}
 80060f2:	e010      	b.n	8006116 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006134 <prvAddCurrentTaskToDelayedList+0xc4>)
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006124 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	3304      	adds	r3, #4
 80060fe:	4619      	mov	r1, r3
 8006100:	4610      	mov	r0, r2
 8006102:	f7ff f934 	bl	800536e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006106:	4b0c      	ldr	r3, [pc, #48]	@ (8006138 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	429a      	cmp	r2, r3
 800610e:	d202      	bcs.n	8006116 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006110:	4a09      	ldr	r2, [pc, #36]	@ (8006138 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	6013      	str	r3, [r2, #0]
}
 8006116:	bf00      	nop
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	200008e8 	.word	0x200008e8
 8006124:	200007e4 	.word	0x200007e4
 8006128:	200008ec 	.word	0x200008ec
 800612c:	200008d0 	.word	0x200008d0
 8006130:	200008a0 	.word	0x200008a0
 8006134:	2000089c 	.word	0x2000089c
 8006138:	20000904 	.word	0x20000904

0800613c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	3b04      	subs	r3, #4
 800614c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006154:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	3b04      	subs	r3, #4
 800615a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f023 0201 	bic.w	r2, r3, #1
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	3b04      	subs	r3, #4
 800616a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800616c:	4a0c      	ldr	r2, [pc, #48]	@ (80061a0 <pxPortInitialiseStack+0x64>)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	3b14      	subs	r3, #20
 8006176:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	3b04      	subs	r3, #4
 8006182:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f06f 0202 	mvn.w	r2, #2
 800618a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	3b20      	subs	r3, #32
 8006190:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006192:	68fb      	ldr	r3, [r7, #12]
}
 8006194:	4618      	mov	r0, r3
 8006196:	3714      	adds	r7, #20
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr
 80061a0:	080061a5 	.word	0x080061a5

080061a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80061aa:	2300      	movs	r3, #0
 80061ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80061ae:	4b13      	ldr	r3, [pc, #76]	@ (80061fc <prvTaskExitError+0x58>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061b6:	d00b      	beq.n	80061d0 <prvTaskExitError+0x2c>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	60fb      	str	r3, [r7, #12]
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <prvTaskExitError+0x28>
	__asm volatile
 80061d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d4:	f383 8811 	msr	BASEPRI, r3
 80061d8:	f3bf 8f6f 	isb	sy
 80061dc:	f3bf 8f4f 	dsb	sy
 80061e0:	60bb      	str	r3, [r7, #8]
}
 80061e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80061e4:	bf00      	nop
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d0fc      	beq.n	80061e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80061ec:	bf00      	nop
 80061ee:	bf00      	nop
 80061f0:	3714      	adds	r7, #20
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	20000384 	.word	0x20000384

08006200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006200:	4b07      	ldr	r3, [pc, #28]	@ (8006220 <pxCurrentTCBConst2>)
 8006202:	6819      	ldr	r1, [r3, #0]
 8006204:	6808      	ldr	r0, [r1, #0]
 8006206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800620a:	f380 8809 	msr	PSP, r0
 800620e:	f3bf 8f6f 	isb	sy
 8006212:	f04f 0000 	mov.w	r0, #0
 8006216:	f380 8811 	msr	BASEPRI, r0
 800621a:	4770      	bx	lr
 800621c:	f3af 8000 	nop.w

08006220 <pxCurrentTCBConst2>:
 8006220:	200007e4 	.word	0x200007e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006224:	bf00      	nop
 8006226:	bf00      	nop

08006228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006228:	4808      	ldr	r0, [pc, #32]	@ (800624c <prvPortStartFirstTask+0x24>)
 800622a:	6800      	ldr	r0, [r0, #0]
 800622c:	6800      	ldr	r0, [r0, #0]
 800622e:	f380 8808 	msr	MSP, r0
 8006232:	f04f 0000 	mov.w	r0, #0
 8006236:	f380 8814 	msr	CONTROL, r0
 800623a:	b662      	cpsie	i
 800623c:	b661      	cpsie	f
 800623e:	f3bf 8f4f 	dsb	sy
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	df00      	svc	0
 8006248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800624a:	bf00      	nop
 800624c:	e000ed08 	.word	0xe000ed08

08006250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b086      	sub	sp, #24
 8006254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006256:	4b47      	ldr	r3, [pc, #284]	@ (8006374 <xPortStartScheduler+0x124>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a47      	ldr	r2, [pc, #284]	@ (8006378 <xPortStartScheduler+0x128>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d10b      	bne.n	8006278 <xPortStartScheduler+0x28>
	__asm volatile
 8006260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	60fb      	str	r3, [r7, #12]
}
 8006272:	bf00      	nop
 8006274:	bf00      	nop
 8006276:	e7fd      	b.n	8006274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006278:	4b3e      	ldr	r3, [pc, #248]	@ (8006374 <xPortStartScheduler+0x124>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a3f      	ldr	r2, [pc, #252]	@ (800637c <xPortStartScheduler+0x12c>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d10b      	bne.n	800629a <xPortStartScheduler+0x4a>
	__asm volatile
 8006282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006286:	f383 8811 	msr	BASEPRI, r3
 800628a:	f3bf 8f6f 	isb	sy
 800628e:	f3bf 8f4f 	dsb	sy
 8006292:	613b      	str	r3, [r7, #16]
}
 8006294:	bf00      	nop
 8006296:	bf00      	nop
 8006298:	e7fd      	b.n	8006296 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800629a:	4b39      	ldr	r3, [pc, #228]	@ (8006380 <xPortStartScheduler+0x130>)
 800629c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	22ff      	movs	r2, #255	@ 0xff
 80062aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80062b4:	78fb      	ldrb	r3, [r7, #3]
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	4b31      	ldr	r3, [pc, #196]	@ (8006384 <xPortStartScheduler+0x134>)
 80062c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80062c2:	4b31      	ldr	r3, [pc, #196]	@ (8006388 <xPortStartScheduler+0x138>)
 80062c4:	2207      	movs	r2, #7
 80062c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80062c8:	e009      	b.n	80062de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80062ca:	4b2f      	ldr	r3, [pc, #188]	@ (8006388 <xPortStartScheduler+0x138>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	3b01      	subs	r3, #1
 80062d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006388 <xPortStartScheduler+0x138>)
 80062d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80062d4:	78fb      	ldrb	r3, [r7, #3]
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	005b      	lsls	r3, r3, #1
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80062de:	78fb      	ldrb	r3, [r7, #3]
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062e6:	2b80      	cmp	r3, #128	@ 0x80
 80062e8:	d0ef      	beq.n	80062ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80062ea:	4b27      	ldr	r3, [pc, #156]	@ (8006388 <xPortStartScheduler+0x138>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f1c3 0307 	rsb	r3, r3, #7
 80062f2:	2b04      	cmp	r3, #4
 80062f4:	d00b      	beq.n	800630e <xPortStartScheduler+0xbe>
	__asm volatile
 80062f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fa:	f383 8811 	msr	BASEPRI, r3
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f3bf 8f4f 	dsb	sy
 8006306:	60bb      	str	r3, [r7, #8]
}
 8006308:	bf00      	nop
 800630a:	bf00      	nop
 800630c:	e7fd      	b.n	800630a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800630e:	4b1e      	ldr	r3, [pc, #120]	@ (8006388 <xPortStartScheduler+0x138>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	021b      	lsls	r3, r3, #8
 8006314:	4a1c      	ldr	r2, [pc, #112]	@ (8006388 <xPortStartScheduler+0x138>)
 8006316:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006318:	4b1b      	ldr	r3, [pc, #108]	@ (8006388 <xPortStartScheduler+0x138>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006320:	4a19      	ldr	r2, [pc, #100]	@ (8006388 <xPortStartScheduler+0x138>)
 8006322:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	b2da      	uxtb	r2, r3
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800632c:	4b17      	ldr	r3, [pc, #92]	@ (800638c <xPortStartScheduler+0x13c>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a16      	ldr	r2, [pc, #88]	@ (800638c <xPortStartScheduler+0x13c>)
 8006332:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006336:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006338:	4b14      	ldr	r3, [pc, #80]	@ (800638c <xPortStartScheduler+0x13c>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a13      	ldr	r2, [pc, #76]	@ (800638c <xPortStartScheduler+0x13c>)
 800633e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006342:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006344:	f000 f8da 	bl	80064fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006348:	4b11      	ldr	r3, [pc, #68]	@ (8006390 <xPortStartScheduler+0x140>)
 800634a:	2200      	movs	r2, #0
 800634c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800634e:	f000 f8f9 	bl	8006544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006352:	4b10      	ldr	r3, [pc, #64]	@ (8006394 <xPortStartScheduler+0x144>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a0f      	ldr	r2, [pc, #60]	@ (8006394 <xPortStartScheduler+0x144>)
 8006358:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800635c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800635e:	f7ff ff63 	bl	8006228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006362:	f7ff fce1 	bl	8005d28 <vTaskSwitchContext>
	prvTaskExitError();
 8006366:	f7ff ff1d 	bl	80061a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	3718      	adds	r7, #24
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	e000ed00 	.word	0xe000ed00
 8006378:	410fc271 	.word	0x410fc271
 800637c:	410fc270 	.word	0x410fc270
 8006380:	e000e400 	.word	0xe000e400
 8006384:	20000910 	.word	0x20000910
 8006388:	20000914 	.word	0x20000914
 800638c:	e000ed20 	.word	0xe000ed20
 8006390:	20000384 	.word	0x20000384
 8006394:	e000ef34 	.word	0xe000ef34

08006398 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006398:	b480      	push	{r7}
 800639a:	b083      	sub	sp, #12
 800639c:	af00      	add	r7, sp, #0
	__asm volatile
 800639e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a2:	f383 8811 	msr	BASEPRI, r3
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	607b      	str	r3, [r7, #4]
}
 80063b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80063b2:	4b10      	ldr	r3, [pc, #64]	@ (80063f4 <vPortEnterCritical+0x5c>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	3301      	adds	r3, #1
 80063b8:	4a0e      	ldr	r2, [pc, #56]	@ (80063f4 <vPortEnterCritical+0x5c>)
 80063ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80063bc:	4b0d      	ldr	r3, [pc, #52]	@ (80063f4 <vPortEnterCritical+0x5c>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d110      	bne.n	80063e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80063c4:	4b0c      	ldr	r3, [pc, #48]	@ (80063f8 <vPortEnterCritical+0x60>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00b      	beq.n	80063e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80063ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d2:	f383 8811 	msr	BASEPRI, r3
 80063d6:	f3bf 8f6f 	isb	sy
 80063da:	f3bf 8f4f 	dsb	sy
 80063de:	603b      	str	r3, [r7, #0]
}
 80063e0:	bf00      	nop
 80063e2:	bf00      	nop
 80063e4:	e7fd      	b.n	80063e2 <vPortEnterCritical+0x4a>
	}
}
 80063e6:	bf00      	nop
 80063e8:	370c      	adds	r7, #12
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	20000384 	.word	0x20000384
 80063f8:	e000ed04 	.word	0xe000ed04

080063fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006402:	4b12      	ldr	r3, [pc, #72]	@ (800644c <vPortExitCritical+0x50>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10b      	bne.n	8006422 <vPortExitCritical+0x26>
	__asm volatile
 800640a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640e:	f383 8811 	msr	BASEPRI, r3
 8006412:	f3bf 8f6f 	isb	sy
 8006416:	f3bf 8f4f 	dsb	sy
 800641a:	607b      	str	r3, [r7, #4]
}
 800641c:	bf00      	nop
 800641e:	bf00      	nop
 8006420:	e7fd      	b.n	800641e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006422:	4b0a      	ldr	r3, [pc, #40]	@ (800644c <vPortExitCritical+0x50>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	3b01      	subs	r3, #1
 8006428:	4a08      	ldr	r2, [pc, #32]	@ (800644c <vPortExitCritical+0x50>)
 800642a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800642c:	4b07      	ldr	r3, [pc, #28]	@ (800644c <vPortExitCritical+0x50>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d105      	bne.n	8006440 <vPortExitCritical+0x44>
 8006434:	2300      	movs	r3, #0
 8006436:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800643e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	20000384 	.word	0x20000384

08006450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006450:	f3ef 8009 	mrs	r0, PSP
 8006454:	f3bf 8f6f 	isb	sy
 8006458:	4b15      	ldr	r3, [pc, #84]	@ (80064b0 <pxCurrentTCBConst>)
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	f01e 0f10 	tst.w	lr, #16
 8006460:	bf08      	it	eq
 8006462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800646a:	6010      	str	r0, [r2, #0]
 800646c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006470:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006474:	f380 8811 	msr	BASEPRI, r0
 8006478:	f3bf 8f4f 	dsb	sy
 800647c:	f3bf 8f6f 	isb	sy
 8006480:	f7ff fc52 	bl	8005d28 <vTaskSwitchContext>
 8006484:	f04f 0000 	mov.w	r0, #0
 8006488:	f380 8811 	msr	BASEPRI, r0
 800648c:	bc09      	pop	{r0, r3}
 800648e:	6819      	ldr	r1, [r3, #0]
 8006490:	6808      	ldr	r0, [r1, #0]
 8006492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006496:	f01e 0f10 	tst.w	lr, #16
 800649a:	bf08      	it	eq
 800649c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80064a0:	f380 8809 	msr	PSP, r0
 80064a4:	f3bf 8f6f 	isb	sy
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	f3af 8000 	nop.w

080064b0 <pxCurrentTCBConst>:
 80064b0:	200007e4 	.word	0x200007e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80064b4:	bf00      	nop
 80064b6:	bf00      	nop

080064b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
	__asm volatile
 80064be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c2:	f383 8811 	msr	BASEPRI, r3
 80064c6:	f3bf 8f6f 	isb	sy
 80064ca:	f3bf 8f4f 	dsb	sy
 80064ce:	607b      	str	r3, [r7, #4]
}
 80064d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80064d2:	f7ff fb6f 	bl	8005bb4 <xTaskIncrementTick>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d003      	beq.n	80064e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80064dc:	4b06      	ldr	r3, [pc, #24]	@ (80064f8 <SysTick_Handler+0x40>)
 80064de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064e2:	601a      	str	r2, [r3, #0]
 80064e4:	2300      	movs	r3, #0
 80064e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	f383 8811 	msr	BASEPRI, r3
}
 80064ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80064f0:	bf00      	nop
 80064f2:	3708      	adds	r7, #8
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	e000ed04 	.word	0xe000ed04

080064fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006500:	4b0b      	ldr	r3, [pc, #44]	@ (8006530 <vPortSetupTimerInterrupt+0x34>)
 8006502:	2200      	movs	r2, #0
 8006504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006506:	4b0b      	ldr	r3, [pc, #44]	@ (8006534 <vPortSetupTimerInterrupt+0x38>)
 8006508:	2200      	movs	r2, #0
 800650a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800650c:	4b0a      	ldr	r3, [pc, #40]	@ (8006538 <vPortSetupTimerInterrupt+0x3c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a0a      	ldr	r2, [pc, #40]	@ (800653c <vPortSetupTimerInterrupt+0x40>)
 8006512:	fba2 2303 	umull	r2, r3, r2, r3
 8006516:	099b      	lsrs	r3, r3, #6
 8006518:	4a09      	ldr	r2, [pc, #36]	@ (8006540 <vPortSetupTimerInterrupt+0x44>)
 800651a:	3b01      	subs	r3, #1
 800651c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800651e:	4b04      	ldr	r3, [pc, #16]	@ (8006530 <vPortSetupTimerInterrupt+0x34>)
 8006520:	2207      	movs	r2, #7
 8006522:	601a      	str	r2, [r3, #0]
}
 8006524:	bf00      	nop
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop
 8006530:	e000e010 	.word	0xe000e010
 8006534:	e000e018 	.word	0xe000e018
 8006538:	20000378 	.word	0x20000378
 800653c:	10624dd3 	.word	0x10624dd3
 8006540:	e000e014 	.word	0xe000e014

08006544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006544:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006554 <vPortEnableVFP+0x10>
 8006548:	6801      	ldr	r1, [r0, #0]
 800654a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800654e:	6001      	str	r1, [r0, #0]
 8006550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006552:	bf00      	nop
 8006554:	e000ed88 	.word	0xe000ed88

08006558 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b08a      	sub	sp, #40	@ 0x28
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006560:	2300      	movs	r3, #0
 8006562:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006564:	f7ff fa7a 	bl	8005a5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006568:	4b5c      	ldr	r3, [pc, #368]	@ (80066dc <pvPortMalloc+0x184>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006570:	f000 f924 	bl	80067bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006574:	4b5a      	ldr	r3, [pc, #360]	@ (80066e0 <pvPortMalloc+0x188>)
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4013      	ands	r3, r2
 800657c:	2b00      	cmp	r3, #0
 800657e:	f040 8095 	bne.w	80066ac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d01e      	beq.n	80065c6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006588:	2208      	movs	r2, #8
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4413      	add	r3, r2
 800658e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f003 0307 	and.w	r3, r3, #7
 8006596:	2b00      	cmp	r3, #0
 8006598:	d015      	beq.n	80065c6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f023 0307 	bic.w	r3, r3, #7
 80065a0:	3308      	adds	r3, #8
 80065a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f003 0307 	and.w	r3, r3, #7
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00b      	beq.n	80065c6 <pvPortMalloc+0x6e>
	__asm volatile
 80065ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b2:	f383 8811 	msr	BASEPRI, r3
 80065b6:	f3bf 8f6f 	isb	sy
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	617b      	str	r3, [r7, #20]
}
 80065c0:	bf00      	nop
 80065c2:	bf00      	nop
 80065c4:	e7fd      	b.n	80065c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d06f      	beq.n	80066ac <pvPortMalloc+0x154>
 80065cc:	4b45      	ldr	r3, [pc, #276]	@ (80066e4 <pvPortMalloc+0x18c>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d86a      	bhi.n	80066ac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80065d6:	4b44      	ldr	r3, [pc, #272]	@ (80066e8 <pvPortMalloc+0x190>)
 80065d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80065da:	4b43      	ldr	r3, [pc, #268]	@ (80066e8 <pvPortMalloc+0x190>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065e0:	e004      	b.n	80065ec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80065e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80065e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d903      	bls.n	80065fe <pvPortMalloc+0xa6>
 80065f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1f1      	bne.n	80065e2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80065fe:	4b37      	ldr	r3, [pc, #220]	@ (80066dc <pvPortMalloc+0x184>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006604:	429a      	cmp	r2, r3
 8006606:	d051      	beq.n	80066ac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006608:	6a3b      	ldr	r3, [r7, #32]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2208      	movs	r2, #8
 800660e:	4413      	add	r3, r2
 8006610:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	6a3b      	ldr	r3, [r7, #32]
 8006618:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800661a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	1ad2      	subs	r2, r2, r3
 8006622:	2308      	movs	r3, #8
 8006624:	005b      	lsls	r3, r3, #1
 8006626:	429a      	cmp	r2, r3
 8006628:	d920      	bls.n	800666c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800662a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4413      	add	r3, r2
 8006630:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	f003 0307 	and.w	r3, r3, #7
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00b      	beq.n	8006654 <pvPortMalloc+0xfc>
	__asm volatile
 800663c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	613b      	str	r3, [r7, #16]
}
 800664e:	bf00      	nop
 8006650:	bf00      	nop
 8006652:	e7fd      	b.n	8006650 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	1ad2      	subs	r2, r2, r3
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006666:	69b8      	ldr	r0, [r7, #24]
 8006668:	f000 f90a 	bl	8006880 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800666c:	4b1d      	ldr	r3, [pc, #116]	@ (80066e4 <pvPortMalloc+0x18c>)
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	4a1b      	ldr	r2, [pc, #108]	@ (80066e4 <pvPortMalloc+0x18c>)
 8006678:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800667a:	4b1a      	ldr	r3, [pc, #104]	@ (80066e4 <pvPortMalloc+0x18c>)
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	4b1b      	ldr	r3, [pc, #108]	@ (80066ec <pvPortMalloc+0x194>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	429a      	cmp	r2, r3
 8006684:	d203      	bcs.n	800668e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006686:	4b17      	ldr	r3, [pc, #92]	@ (80066e4 <pvPortMalloc+0x18c>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a18      	ldr	r2, [pc, #96]	@ (80066ec <pvPortMalloc+0x194>)
 800668c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800668e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006690:	685a      	ldr	r2, [r3, #4]
 8006692:	4b13      	ldr	r3, [pc, #76]	@ (80066e0 <pvPortMalloc+0x188>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	431a      	orrs	r2, r3
 8006698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800669c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669e:	2200      	movs	r2, #0
 80066a0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80066a2:	4b13      	ldr	r3, [pc, #76]	@ (80066f0 <pvPortMalloc+0x198>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3301      	adds	r3, #1
 80066a8:	4a11      	ldr	r2, [pc, #68]	@ (80066f0 <pvPortMalloc+0x198>)
 80066aa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80066ac:	f7ff f9e4 	bl	8005a78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	f003 0307 	and.w	r3, r3, #7
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00b      	beq.n	80066d2 <pvPortMalloc+0x17a>
	__asm volatile
 80066ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	60fb      	str	r3, [r7, #12]
}
 80066cc:	bf00      	nop
 80066ce:	bf00      	nop
 80066d0:	e7fd      	b.n	80066ce <pvPortMalloc+0x176>
	return pvReturn;
 80066d2:	69fb      	ldr	r3, [r7, #28]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3728      	adds	r7, #40	@ 0x28
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	20007e50 	.word	0x20007e50
 80066e0:	20007e64 	.word	0x20007e64
 80066e4:	20007e54 	.word	0x20007e54
 80066e8:	20007e48 	.word	0x20007e48
 80066ec:	20007e58 	.word	0x20007e58
 80066f0:	20007e5c 	.word	0x20007e5c

080066f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b086      	sub	sp, #24
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d04f      	beq.n	80067a6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006706:	2308      	movs	r3, #8
 8006708:	425b      	negs	r3, r3
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	4413      	add	r3, r2
 800670e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	4b25      	ldr	r3, [pc, #148]	@ (80067b0 <vPortFree+0xbc>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4013      	ands	r3, r2
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10b      	bne.n	800673a <vPortFree+0x46>
	__asm volatile
 8006722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	60fb      	str	r3, [r7, #12]
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop
 8006738:	e7fd      	b.n	8006736 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00b      	beq.n	800675a <vPortFree+0x66>
	__asm volatile
 8006742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006746:	f383 8811 	msr	BASEPRI, r3
 800674a:	f3bf 8f6f 	isb	sy
 800674e:	f3bf 8f4f 	dsb	sy
 8006752:	60bb      	str	r3, [r7, #8]
}
 8006754:	bf00      	nop
 8006756:	bf00      	nop
 8006758:	e7fd      	b.n	8006756 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	685a      	ldr	r2, [r3, #4]
 800675e:	4b14      	ldr	r3, [pc, #80]	@ (80067b0 <vPortFree+0xbc>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4013      	ands	r3, r2
 8006764:	2b00      	cmp	r3, #0
 8006766:	d01e      	beq.n	80067a6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d11a      	bne.n	80067a6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	4b0e      	ldr	r3, [pc, #56]	@ (80067b0 <vPortFree+0xbc>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	43db      	mvns	r3, r3
 800677a:	401a      	ands	r2, r3
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006780:	f7ff f96c 	bl	8005a5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	685a      	ldr	r2, [r3, #4]
 8006788:	4b0a      	ldr	r3, [pc, #40]	@ (80067b4 <vPortFree+0xc0>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4413      	add	r3, r2
 800678e:	4a09      	ldr	r2, [pc, #36]	@ (80067b4 <vPortFree+0xc0>)
 8006790:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006792:	6938      	ldr	r0, [r7, #16]
 8006794:	f000 f874 	bl	8006880 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006798:	4b07      	ldr	r3, [pc, #28]	@ (80067b8 <vPortFree+0xc4>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	3301      	adds	r3, #1
 800679e:	4a06      	ldr	r2, [pc, #24]	@ (80067b8 <vPortFree+0xc4>)
 80067a0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80067a2:	f7ff f969 	bl	8005a78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80067a6:	bf00      	nop
 80067a8:	3718      	adds	r7, #24
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	20007e64 	.word	0x20007e64
 80067b4:	20007e54 	.word	0x20007e54
 80067b8:	20007e60 	.word	0x20007e60

080067bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80067c2:	f247 5330 	movw	r3, #30000	@ 0x7530
 80067c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80067c8:	4b27      	ldr	r3, [pc, #156]	@ (8006868 <prvHeapInit+0xac>)
 80067ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f003 0307 	and.w	r3, r3, #7
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00c      	beq.n	80067f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	3307      	adds	r3, #7
 80067da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f023 0307 	bic.w	r3, r3, #7
 80067e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80067e4:	68ba      	ldr	r2, [r7, #8]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	4a1f      	ldr	r2, [pc, #124]	@ (8006868 <prvHeapInit+0xac>)
 80067ec:	4413      	add	r3, r2
 80067ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80067f4:	4a1d      	ldr	r2, [pc, #116]	@ (800686c <prvHeapInit+0xb0>)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80067fa:	4b1c      	ldr	r3, [pc, #112]	@ (800686c <prvHeapInit+0xb0>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	68ba      	ldr	r2, [r7, #8]
 8006804:	4413      	add	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006808:	2208      	movs	r2, #8
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	1a9b      	subs	r3, r3, r2
 800680e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f023 0307 	bic.w	r3, r3, #7
 8006816:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	4a15      	ldr	r2, [pc, #84]	@ (8006870 <prvHeapInit+0xb4>)
 800681c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800681e:	4b14      	ldr	r3, [pc, #80]	@ (8006870 <prvHeapInit+0xb4>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2200      	movs	r2, #0
 8006824:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006826:	4b12      	ldr	r3, [pc, #72]	@ (8006870 <prvHeapInit+0xb4>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2200      	movs	r2, #0
 800682c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	1ad2      	subs	r2, r2, r3
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800683c:	4b0c      	ldr	r3, [pc, #48]	@ (8006870 <prvHeapInit+0xb4>)
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	4a0a      	ldr	r2, [pc, #40]	@ (8006874 <prvHeapInit+0xb8>)
 800684a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	4a09      	ldr	r2, [pc, #36]	@ (8006878 <prvHeapInit+0xbc>)
 8006852:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006854:	4b09      	ldr	r3, [pc, #36]	@ (800687c <prvHeapInit+0xc0>)
 8006856:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800685a:	601a      	str	r2, [r3, #0]
}
 800685c:	bf00      	nop
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	20000918 	.word	0x20000918
 800686c:	20007e48 	.word	0x20007e48
 8006870:	20007e50 	.word	0x20007e50
 8006874:	20007e58 	.word	0x20007e58
 8006878:	20007e54 	.word	0x20007e54
 800687c:	20007e64 	.word	0x20007e64

08006880 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006888:	4b28      	ldr	r3, [pc, #160]	@ (800692c <prvInsertBlockIntoFreeList+0xac>)
 800688a:	60fb      	str	r3, [r7, #12]
 800688c:	e002      	b.n	8006894 <prvInsertBlockIntoFreeList+0x14>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	60fb      	str	r3, [r7, #12]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	429a      	cmp	r2, r3
 800689c:	d8f7      	bhi.n	800688e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	68ba      	ldr	r2, [r7, #8]
 80068a8:	4413      	add	r3, r2
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d108      	bne.n	80068c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	441a      	add	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	68ba      	ldr	r2, [r7, #8]
 80068cc:	441a      	add	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d118      	bne.n	8006908 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	4b15      	ldr	r3, [pc, #84]	@ (8006930 <prvInsertBlockIntoFreeList+0xb0>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	429a      	cmp	r2, r3
 80068e0:	d00d      	beq.n	80068fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	441a      	add	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	e008      	b.n	8006910 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80068fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006930 <prvInsertBlockIntoFreeList+0xb0>)
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	601a      	str	r2, [r3, #0]
 8006906:	e003      	b.n	8006910 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	429a      	cmp	r2, r3
 8006916:	d002      	beq.n	800691e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800691e:	bf00      	nop
 8006920:	3714      	adds	r7, #20
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	20007e48 	.word	0x20007e48
 8006930:	20007e50 	.word	0x20007e50

08006934 <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read(h_shell_t * h_shell) {
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
	//
	//	// bloquer la tache jusqu'à reception de caractère
	//	xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
	//
	//	return c;
	h_shell->drv_shell.drv_shell_receive(&c, 1);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f107 020f 	add.w	r2, r7, #15
 8006944:	2101      	movs	r1, #1
 8006946:	4610      	mov	r0, r2
 8006948:	4798      	blx	r3

	return c;
 800694a:	7bfb      	ldrb	r3, [r7, #15]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <uart_write>:

static int uart_write(h_shell_t * h_shell, char * s, uint16_t size) {
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	4613      	mov	r3, r2
 8006960:	80fb      	strh	r3, [r7, #6]
	//	HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
	//
	//	return size;

	h_shell->drv_shell.drv_shell_transmit(s, size);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	88fa      	ldrh	r2, [r7, #6]
 8006968:	4611      	mov	r1, r2
 800696a:	68b8      	ldr	r0, [r7, #8]
 800696c:	4798      	blx	r3
	return size;
 800696e:	88fb      	ldrh	r3, [r7, #6]
}
 8006970:	4618      	mov	r0, r3
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8006978:	b590      	push	{r4, r7, lr}
 800697a:	b089      	sub	sp, #36	@ 0x24
 800697c:	af02      	add	r7, sp, #8
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
	int i;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8006984:	2300      	movs	r3, #0
 8006986:	617b      	str	r3, [r7, #20]
 8006988:	e028      	b.n	80069dc <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8006990:	68f9      	ldr	r1, [r7, #12]
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	4613      	mov	r3, r2
 8006996:	005b      	lsls	r3, r3, #1
 8006998:	4413      	add	r3, r2
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	440b      	add	r3, r1
 800699e:	3314      	adds	r3, #20
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	461c      	mov	r4, r3
 80069a4:	68f9      	ldr	r1, [r7, #12]
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	4613      	mov	r3, r2
 80069aa:	005b      	lsls	r3, r3, #1
 80069ac:	4413      	add	r3, r2
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	440b      	add	r3, r1
 80069b2:	331c      	adds	r3, #28
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	9300      	str	r3, [sp, #0]
 80069b8:	4623      	mov	r3, r4
 80069ba:	4a0d      	ldr	r2, [pc, #52]	@ (80069f0 <sh_help+0x78>)
 80069bc:	2128      	movs	r1, #40	@ 0x28
 80069be:	f000 f97d 	bl	8006cbc <sniprintf>
 80069c2:	6138      	str	r0, [r7, #16]
		uart_write(h_shell, h_shell->print_buffer, size);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	b292      	uxth	r2, r2
 80069ce:	4619      	mov	r1, r3
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f7ff ffbf 	bl	8006954 <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	3301      	adds	r3, #1
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	691b      	ldr	r3, [r3, #16]
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	dbd1      	blt.n	800698a <sh_help+0x12>
	}

	return 0;
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	371c      	adds	r7, #28
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd90      	pop	{r4, r7, pc}
 80069f0:	080082e4 	.word	0x080082e4

080069f4 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
	int size = 0;
 80069fc:	2300      	movs	r3, #0
 80069fe:	60fb      	str	r3, [r7, #12]

	// Création du sémaphore
	h_shell->sem_uart_rx = xSemaphoreCreateBinary();
 8006a00:	2203      	movs	r2, #3
 8006a02:	2100      	movs	r1, #0
 8006a04:	2001      	movs	r0, #1
 8006a06:	f7fe fd7f 	bl	8005508 <xQueueGenericCreate>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	60da      	str	r2, [r3, #12]

	h_shell->shell_func_list_size = 0;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	611a      	str	r2, [r3, #16]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006a1c:	4a0c      	ldr	r2, [pc, #48]	@ (8006a50 <shell_init+0x5c>)
 8006a1e:	2128      	movs	r1, #40	@ 0x28
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 f94b 	bl	8006cbc <sniprintf>
 8006a26:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell, h_shell->print_buffer, size);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	b292      	uxth	r2, r2
 8006a32:	4619      	mov	r1, r3
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f7ff ff8d 	bl	8006954 <uart_write>

	shell_add(h_shell, 'h', sh_help, "Help");
 8006a3a:	4b06      	ldr	r3, [pc, #24]	@ (8006a54 <shell_init+0x60>)
 8006a3c:	4a06      	ldr	r2, [pc, #24]	@ (8006a58 <shell_init+0x64>)
 8006a3e:	2168      	movs	r1, #104	@ 0x68
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 f80b 	bl	8006a5c <shell_add>
}
 8006a46:	bf00      	nop
 8006a48:	3710      	adds	r7, #16
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	080082f0 	.word	0x080082f0
 8006a54:	08008318 	.word	0x08008318
 8006a58:	08006979 	.word	0x08006979

08006a5c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, int (* pfunc)(h_shell_t * h_shell, int argc, char ** argv), char * description) {
 8006a5c:	b480      	push	{r7}
 8006a5e:	b085      	sub	sp, #20
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	607a      	str	r2, [r7, #4]
 8006a66:	603b      	str	r3, [r7, #0]
 8006a68:	460b      	mov	r3, r1
 8006a6a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	691b      	ldr	r3, [r3, #16]
 8006a70:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a72:	dc27      	bgt.n	8006ac4 <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	691a      	ldr	r2, [r3, #16]
 8006a78:	68f9      	ldr	r1, [r7, #12]
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	005b      	lsls	r3, r3, #1
 8006a7e:	4413      	add	r3, r2
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	440b      	add	r3, r1
 8006a84:	3314      	adds	r3, #20
 8006a86:	7afa      	ldrb	r2, [r7, #11]
 8006a88:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	691a      	ldr	r2, [r3, #16]
 8006a8e:	68f9      	ldr	r1, [r7, #12]
 8006a90:	4613      	mov	r3, r2
 8006a92:	005b      	lsls	r3, r3, #1
 8006a94:	4413      	add	r3, r2
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	440b      	add	r3, r1
 8006a9a:	3318      	adds	r3, #24
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	691a      	ldr	r2, [r3, #16]
 8006aa4:	68f9      	ldr	r1, [r7, #12]
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	005b      	lsls	r3, r3, #1
 8006aaa:	4413      	add	r3, r2
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	440b      	add	r3, r1
 8006ab0:	331c      	adds	r3, #28
 8006ab2:	683a      	ldr	r2, [r7, #0]
 8006ab4:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	691b      	ldr	r3, [r3, #16]
 8006aba:	1c5a      	adds	r2, r3, #1
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	611a      	str	r2, [r3, #16]
		return 0;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	e001      	b.n	8006ac8 <shell_add+0x6c>
	}

	return -1;
 8006ac4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3714      	adds	r7, #20
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b090      	sub	sp, #64	@ 0x40
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006aea:	e041      	b.n	8006b70 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 8006aec:	6879      	ldr	r1, [r7, #4]
 8006aee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006af0:	4613      	mov	r3, r2
 8006af2:	005b      	lsls	r3, r3, #1
 8006af4:	4413      	add	r3, r2
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	440b      	add	r3, r1
 8006afa:	3314      	adds	r3, #20
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d131      	bne.n	8006b6a <shell_exec+0x96>
			argc = 1;
 8006b06:	2301      	movs	r3, #1
 8006b08:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b12:	e013      	b.n	8006b3c <shell_exec+0x68>
				if(*p == ' ') {
 8006b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b16:	781b      	ldrb	r3, [r3, #0]
 8006b18:	2b20      	cmp	r3, #32
 8006b1a:	d10c      	bne.n	8006b36 <shell_exec+0x62>
					*p = '\0';
 8006b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b1e:	2200      	movs	r2, #0
 8006b20:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8006b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b24:	1c5a      	adds	r2, r3, #1
 8006b26:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006b28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b2a:	3201      	adds	r2, #1
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	3340      	adds	r3, #64	@ 0x40
 8006b30:	443b      	add	r3, r7
 8006b32:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8006b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b38:	3301      	adds	r3, #1
 8006b3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d002      	beq.n	8006b4a <shell_exec+0x76>
 8006b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b46:	2b07      	cmp	r3, #7
 8006b48:	dde4      	ble.n	8006b14 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell, argc, argv);
 8006b4a:	6879      	ldr	r1, [r7, #4]
 8006b4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b4e:	4613      	mov	r3, r2
 8006b50:	005b      	lsls	r3, r3, #1
 8006b52:	4413      	add	r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	440b      	add	r3, r1
 8006b58:	3318      	adds	r3, #24
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f107 020c 	add.w	r2, r7, #12
 8006b60:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	4798      	blx	r3
 8006b66:	4603      	mov	r3, r0
 8006b68:	e01c      	b.n	8006ba4 <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8006b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b76:	429a      	cmp	r2, r3
 8006b78:	dbb8      	blt.n	8006aec <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8006b80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006b84:	4a09      	ldr	r2, [pc, #36]	@ (8006bac <shell_exec+0xd8>)
 8006b86:	2128      	movs	r1, #40	@ 0x28
 8006b88:	f000 f898 	bl	8006cbc <sniprintf>
 8006b8c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell, h_shell->print_buffer, size);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006b94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b96:	b292      	uxth	r2, r2
 8006b98:	4619      	mov	r1, r3
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7ff feda 	bl	8006954 <uart_write>
	return -1;
 8006ba0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3740      	adds	r7, #64	@ 0x40
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	08008320 	.word	0x08008320

08006bb0 <shell_run>:

int shell_run(h_shell_t * h_shell) {
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b086      	sub	sp, #24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	613b      	str	r3, [r7, #16]

	while (1) {
		uart_write(h_shell, "> ", 2);
 8006bc0:	2202      	movs	r2, #2
 8006bc2:	4938      	ldr	r1, [pc, #224]	@ (8006ca4 <shell_run+0xf4>)
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f7ff fec5 	bl	8006954 <uart_write>
		reading = 1;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	617b      	str	r3, [r7, #20]

		while(reading) {
 8006bce:	e05d      	b.n	8006c8c <shell_run+0xdc>
			char c = uart_read(h_shell);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f7ff feaf 	bl	8006934 <uart_read>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 8006bda:	7afb      	ldrb	r3, [r7, #11]
 8006bdc:	2b08      	cmp	r3, #8
 8006bde:	d034      	beq.n	8006c4a <shell_run+0x9a>
 8006be0:	2b0d      	cmp	r3, #13
 8006be2:	d13e      	bne.n	8006c62 <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006bea:	4a2f      	ldr	r2, [pc, #188]	@ (8006ca8 <shell_run+0xf8>)
 8006bec:	2128      	movs	r1, #40	@ 0x28
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f000 f864 	bl	8006cbc <sniprintf>
 8006bf4:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	b292      	uxth	r2, r2
 8006c00:	4619      	mov	r1, r3
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7ff fea6 	bl	8006954 <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	613a      	str	r2, [r7, #16]
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	4413      	add	r3, r2
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8006c24:	4a21      	ldr	r2, [pc, #132]	@ (8006cac <shell_run+0xfc>)
 8006c26:	2128      	movs	r1, #40	@ 0x28
 8006c28:	f000 f848 	bl	8006cbc <sniprintf>
 8006c2c:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	b292      	uxth	r2, r2
 8006c38:	4619      	mov	r1, r3
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7ff fe8a 	bl	8006954 <uart_write>
				reading = 0;        //exit read loop
 8006c40:	2300      	movs	r3, #0
 8006c42:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8006c44:	2300      	movs	r3, #0
 8006c46:	613b      	str	r3, [r7, #16]
				break;
 8006c48:	e020      	b.n	8006c8c <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	dd1c      	ble.n	8006c8a <shell_run+0xda>
					pos--;          //remove it in buffer
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	3b01      	subs	r3, #1
 8006c54:	613b      	str	r3, [r7, #16]

					uart_write(h_shell, "\b \b", 3);	// delete the char on the terminal
 8006c56:	2203      	movs	r2, #3
 8006c58:	4915      	ldr	r1, [pc, #84]	@ (8006cb0 <shell_run+0x100>)
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f7ff fe7a 	bl	8006954 <uart_write>
				}
				break;
 8006c60:	e013      	b.n	8006c8a <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	2b27      	cmp	r3, #39	@ 0x27
 8006c66:	dc11      	bgt.n	8006c8c <shell_run+0xdc>
					uart_write(h_shell, &c, 1);
 8006c68:	f107 030b 	add.w	r3, r7, #11
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	4619      	mov	r1, r3
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff fe6f 	bl	8006954 <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	1c5a      	adds	r2, r3, #1
 8006c7a:	613a      	str	r2, [r7, #16]
 8006c7c:	7af9      	ldrb	r1, [r7, #11]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	4413      	add	r3, r2
 8006c82:	460a      	mov	r2, r1
 8006c84:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 8006c88:	e000      	b.n	8006c8c <shell_run+0xdc>
				break;
 8006c8a:	bf00      	nop
		while(reading) {
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d19e      	bne.n	8006bd0 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8006c98:	4619      	mov	r1, r3
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f7ff ff1a 	bl	8006ad4 <shell_exec>
		uart_write(h_shell, "> ", 2);
 8006ca0:	e78e      	b.n	8006bc0 <shell_run+0x10>
 8006ca2:	bf00      	nop
 8006ca4:	08008338 	.word	0x08008338
 8006ca8:	0800833c 	.word	0x0800833c
 8006cac:	08008340 	.word	0x08008340
 8006cb0:	08008348 	.word	0x08008348

08006cb4 <atoi>:
 8006cb4:	220a      	movs	r2, #10
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	f000 b954 	b.w	8006f64 <strtol>

08006cbc <sniprintf>:
 8006cbc:	b40c      	push	{r2, r3}
 8006cbe:	b530      	push	{r4, r5, lr}
 8006cc0:	4b18      	ldr	r3, [pc, #96]	@ (8006d24 <sniprintf+0x68>)
 8006cc2:	1e0c      	subs	r4, r1, #0
 8006cc4:	681d      	ldr	r5, [r3, #0]
 8006cc6:	b09d      	sub	sp, #116	@ 0x74
 8006cc8:	da08      	bge.n	8006cdc <sniprintf+0x20>
 8006cca:	238b      	movs	r3, #139	@ 0x8b
 8006ccc:	602b      	str	r3, [r5, #0]
 8006cce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cd2:	b01d      	add	sp, #116	@ 0x74
 8006cd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cd8:	b002      	add	sp, #8
 8006cda:	4770      	bx	lr
 8006cdc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006ce0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006ce4:	f04f 0300 	mov.w	r3, #0
 8006ce8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006cea:	bf14      	ite	ne
 8006cec:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006cf0:	4623      	moveq	r3, r4
 8006cf2:	9304      	str	r3, [sp, #16]
 8006cf4:	9307      	str	r3, [sp, #28]
 8006cf6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006cfa:	9002      	str	r0, [sp, #8]
 8006cfc:	9006      	str	r0, [sp, #24]
 8006cfe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d02:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006d04:	ab21      	add	r3, sp, #132	@ 0x84
 8006d06:	a902      	add	r1, sp, #8
 8006d08:	4628      	mov	r0, r5
 8006d0a:	9301      	str	r3, [sp, #4]
 8006d0c:	f000 fb0a 	bl	8007324 <_svfiprintf_r>
 8006d10:	1c43      	adds	r3, r0, #1
 8006d12:	bfbc      	itt	lt
 8006d14:	238b      	movlt	r3, #139	@ 0x8b
 8006d16:	602b      	strlt	r3, [r5, #0]
 8006d18:	2c00      	cmp	r4, #0
 8006d1a:	d0da      	beq.n	8006cd2 <sniprintf+0x16>
 8006d1c:	9b02      	ldr	r3, [sp, #8]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	701a      	strb	r2, [r3, #0]
 8006d22:	e7d6      	b.n	8006cd2 <sniprintf+0x16>
 8006d24:	20000394 	.word	0x20000394

08006d28 <std>:
 8006d28:	2300      	movs	r3, #0
 8006d2a:	b510      	push	{r4, lr}
 8006d2c:	4604      	mov	r4, r0
 8006d2e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d36:	6083      	str	r3, [r0, #8]
 8006d38:	8181      	strh	r1, [r0, #12]
 8006d3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d3c:	81c2      	strh	r2, [r0, #14]
 8006d3e:	6183      	str	r3, [r0, #24]
 8006d40:	4619      	mov	r1, r3
 8006d42:	2208      	movs	r2, #8
 8006d44:	305c      	adds	r0, #92	@ 0x5c
 8006d46:	f000 f9a5 	bl	8007094 <memset>
 8006d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d80 <std+0x58>)
 8006d4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d84 <std+0x5c>)
 8006d50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d52:	4b0d      	ldr	r3, [pc, #52]	@ (8006d88 <std+0x60>)
 8006d54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d56:	4b0d      	ldr	r3, [pc, #52]	@ (8006d8c <std+0x64>)
 8006d58:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d90 <std+0x68>)
 8006d5c:	6224      	str	r4, [r4, #32]
 8006d5e:	429c      	cmp	r4, r3
 8006d60:	d006      	beq.n	8006d70 <std+0x48>
 8006d62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d66:	4294      	cmp	r4, r2
 8006d68:	d002      	beq.n	8006d70 <std+0x48>
 8006d6a:	33d0      	adds	r3, #208	@ 0xd0
 8006d6c:	429c      	cmp	r4, r3
 8006d6e:	d105      	bne.n	8006d7c <std+0x54>
 8006d70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d78:	f000 b9be 	b.w	80070f8 <__retarget_lock_init_recursive>
 8006d7c:	bd10      	pop	{r4, pc}
 8006d7e:	bf00      	nop
 8006d80:	08007d6d 	.word	0x08007d6d
 8006d84:	08007d8f 	.word	0x08007d8f
 8006d88:	08007dc7 	.word	0x08007dc7
 8006d8c:	08007deb 	.word	0x08007deb
 8006d90:	20007e68 	.word	0x20007e68

08006d94 <stdio_exit_handler>:
 8006d94:	4a02      	ldr	r2, [pc, #8]	@ (8006da0 <stdio_exit_handler+0xc>)
 8006d96:	4903      	ldr	r1, [pc, #12]	@ (8006da4 <stdio_exit_handler+0x10>)
 8006d98:	4803      	ldr	r0, [pc, #12]	@ (8006da8 <stdio_exit_handler+0x14>)
 8006d9a:	f000 b8ed 	b.w	8006f78 <_fwalk_sglue>
 8006d9e:	bf00      	nop
 8006da0:	20000388 	.word	0x20000388
 8006da4:	08007d05 	.word	0x08007d05
 8006da8:	20000398 	.word	0x20000398

08006dac <cleanup_stdio>:
 8006dac:	6841      	ldr	r1, [r0, #4]
 8006dae:	4b0c      	ldr	r3, [pc, #48]	@ (8006de0 <cleanup_stdio+0x34>)
 8006db0:	4299      	cmp	r1, r3
 8006db2:	b510      	push	{r4, lr}
 8006db4:	4604      	mov	r4, r0
 8006db6:	d001      	beq.n	8006dbc <cleanup_stdio+0x10>
 8006db8:	f000 ffa4 	bl	8007d04 <_fflush_r>
 8006dbc:	68a1      	ldr	r1, [r4, #8]
 8006dbe:	4b09      	ldr	r3, [pc, #36]	@ (8006de4 <cleanup_stdio+0x38>)
 8006dc0:	4299      	cmp	r1, r3
 8006dc2:	d002      	beq.n	8006dca <cleanup_stdio+0x1e>
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	f000 ff9d 	bl	8007d04 <_fflush_r>
 8006dca:	68e1      	ldr	r1, [r4, #12]
 8006dcc:	4b06      	ldr	r3, [pc, #24]	@ (8006de8 <cleanup_stdio+0x3c>)
 8006dce:	4299      	cmp	r1, r3
 8006dd0:	d004      	beq.n	8006ddc <cleanup_stdio+0x30>
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dd8:	f000 bf94 	b.w	8007d04 <_fflush_r>
 8006ddc:	bd10      	pop	{r4, pc}
 8006dde:	bf00      	nop
 8006de0:	20007e68 	.word	0x20007e68
 8006de4:	20007ed0 	.word	0x20007ed0
 8006de8:	20007f38 	.word	0x20007f38

08006dec <global_stdio_init.part.0>:
 8006dec:	b510      	push	{r4, lr}
 8006dee:	4b0b      	ldr	r3, [pc, #44]	@ (8006e1c <global_stdio_init.part.0+0x30>)
 8006df0:	4c0b      	ldr	r4, [pc, #44]	@ (8006e20 <global_stdio_init.part.0+0x34>)
 8006df2:	4a0c      	ldr	r2, [pc, #48]	@ (8006e24 <global_stdio_init.part.0+0x38>)
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	4620      	mov	r0, r4
 8006df8:	2200      	movs	r2, #0
 8006dfa:	2104      	movs	r1, #4
 8006dfc:	f7ff ff94 	bl	8006d28 <std>
 8006e00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006e04:	2201      	movs	r2, #1
 8006e06:	2109      	movs	r1, #9
 8006e08:	f7ff ff8e 	bl	8006d28 <std>
 8006e0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006e10:	2202      	movs	r2, #2
 8006e12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e16:	2112      	movs	r1, #18
 8006e18:	f7ff bf86 	b.w	8006d28 <std>
 8006e1c:	20007fa0 	.word	0x20007fa0
 8006e20:	20007e68 	.word	0x20007e68
 8006e24:	08006d95 	.word	0x08006d95

08006e28 <__sfp_lock_acquire>:
 8006e28:	4801      	ldr	r0, [pc, #4]	@ (8006e30 <__sfp_lock_acquire+0x8>)
 8006e2a:	f000 b966 	b.w	80070fa <__retarget_lock_acquire_recursive>
 8006e2e:	bf00      	nop
 8006e30:	20007fa5 	.word	0x20007fa5

08006e34 <__sfp_lock_release>:
 8006e34:	4801      	ldr	r0, [pc, #4]	@ (8006e3c <__sfp_lock_release+0x8>)
 8006e36:	f000 b961 	b.w	80070fc <__retarget_lock_release_recursive>
 8006e3a:	bf00      	nop
 8006e3c:	20007fa5 	.word	0x20007fa5

08006e40 <__sinit>:
 8006e40:	b510      	push	{r4, lr}
 8006e42:	4604      	mov	r4, r0
 8006e44:	f7ff fff0 	bl	8006e28 <__sfp_lock_acquire>
 8006e48:	6a23      	ldr	r3, [r4, #32]
 8006e4a:	b11b      	cbz	r3, 8006e54 <__sinit+0x14>
 8006e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e50:	f7ff bff0 	b.w	8006e34 <__sfp_lock_release>
 8006e54:	4b04      	ldr	r3, [pc, #16]	@ (8006e68 <__sinit+0x28>)
 8006e56:	6223      	str	r3, [r4, #32]
 8006e58:	4b04      	ldr	r3, [pc, #16]	@ (8006e6c <__sinit+0x2c>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d1f5      	bne.n	8006e4c <__sinit+0xc>
 8006e60:	f7ff ffc4 	bl	8006dec <global_stdio_init.part.0>
 8006e64:	e7f2      	b.n	8006e4c <__sinit+0xc>
 8006e66:	bf00      	nop
 8006e68:	08006dad 	.word	0x08006dad
 8006e6c:	20007fa0 	.word	0x20007fa0

08006e70 <_strtol_l.isra.0>:
 8006e70:	2b24      	cmp	r3, #36	@ 0x24
 8006e72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e76:	4686      	mov	lr, r0
 8006e78:	4690      	mov	r8, r2
 8006e7a:	d801      	bhi.n	8006e80 <_strtol_l.isra.0+0x10>
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d106      	bne.n	8006e8e <_strtol_l.isra.0+0x1e>
 8006e80:	f000 f910 	bl	80070a4 <__errno>
 8006e84:	2316      	movs	r3, #22
 8006e86:	6003      	str	r3, [r0, #0]
 8006e88:	2000      	movs	r0, #0
 8006e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e8e:	4834      	ldr	r0, [pc, #208]	@ (8006f60 <_strtol_l.isra.0+0xf0>)
 8006e90:	460d      	mov	r5, r1
 8006e92:	462a      	mov	r2, r5
 8006e94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e98:	5d06      	ldrb	r6, [r0, r4]
 8006e9a:	f016 0608 	ands.w	r6, r6, #8
 8006e9e:	d1f8      	bne.n	8006e92 <_strtol_l.isra.0+0x22>
 8006ea0:	2c2d      	cmp	r4, #45	@ 0x2d
 8006ea2:	d110      	bne.n	8006ec6 <_strtol_l.isra.0+0x56>
 8006ea4:	782c      	ldrb	r4, [r5, #0]
 8006ea6:	2601      	movs	r6, #1
 8006ea8:	1c95      	adds	r5, r2, #2
 8006eaa:	f033 0210 	bics.w	r2, r3, #16
 8006eae:	d115      	bne.n	8006edc <_strtol_l.isra.0+0x6c>
 8006eb0:	2c30      	cmp	r4, #48	@ 0x30
 8006eb2:	d10d      	bne.n	8006ed0 <_strtol_l.isra.0+0x60>
 8006eb4:	782a      	ldrb	r2, [r5, #0]
 8006eb6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006eba:	2a58      	cmp	r2, #88	@ 0x58
 8006ebc:	d108      	bne.n	8006ed0 <_strtol_l.isra.0+0x60>
 8006ebe:	786c      	ldrb	r4, [r5, #1]
 8006ec0:	3502      	adds	r5, #2
 8006ec2:	2310      	movs	r3, #16
 8006ec4:	e00a      	b.n	8006edc <_strtol_l.isra.0+0x6c>
 8006ec6:	2c2b      	cmp	r4, #43	@ 0x2b
 8006ec8:	bf04      	itt	eq
 8006eca:	782c      	ldrbeq	r4, [r5, #0]
 8006ecc:	1c95      	addeq	r5, r2, #2
 8006ece:	e7ec      	b.n	8006eaa <_strtol_l.isra.0+0x3a>
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d1f6      	bne.n	8006ec2 <_strtol_l.isra.0+0x52>
 8006ed4:	2c30      	cmp	r4, #48	@ 0x30
 8006ed6:	bf14      	ite	ne
 8006ed8:	230a      	movne	r3, #10
 8006eda:	2308      	moveq	r3, #8
 8006edc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006ee0:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	fbbc f9f3 	udiv	r9, ip, r3
 8006eea:	4610      	mov	r0, r2
 8006eec:	fb03 ca19 	mls	sl, r3, r9, ip
 8006ef0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006ef4:	2f09      	cmp	r7, #9
 8006ef6:	d80f      	bhi.n	8006f18 <_strtol_l.isra.0+0xa8>
 8006ef8:	463c      	mov	r4, r7
 8006efa:	42a3      	cmp	r3, r4
 8006efc:	dd1b      	ble.n	8006f36 <_strtol_l.isra.0+0xc6>
 8006efe:	1c57      	adds	r7, r2, #1
 8006f00:	d007      	beq.n	8006f12 <_strtol_l.isra.0+0xa2>
 8006f02:	4581      	cmp	r9, r0
 8006f04:	d314      	bcc.n	8006f30 <_strtol_l.isra.0+0xc0>
 8006f06:	d101      	bne.n	8006f0c <_strtol_l.isra.0+0x9c>
 8006f08:	45a2      	cmp	sl, r4
 8006f0a:	db11      	blt.n	8006f30 <_strtol_l.isra.0+0xc0>
 8006f0c:	fb00 4003 	mla	r0, r0, r3, r4
 8006f10:	2201      	movs	r2, #1
 8006f12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f16:	e7eb      	b.n	8006ef0 <_strtol_l.isra.0+0x80>
 8006f18:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006f1c:	2f19      	cmp	r7, #25
 8006f1e:	d801      	bhi.n	8006f24 <_strtol_l.isra.0+0xb4>
 8006f20:	3c37      	subs	r4, #55	@ 0x37
 8006f22:	e7ea      	b.n	8006efa <_strtol_l.isra.0+0x8a>
 8006f24:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006f28:	2f19      	cmp	r7, #25
 8006f2a:	d804      	bhi.n	8006f36 <_strtol_l.isra.0+0xc6>
 8006f2c:	3c57      	subs	r4, #87	@ 0x57
 8006f2e:	e7e4      	b.n	8006efa <_strtol_l.isra.0+0x8a>
 8006f30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f34:	e7ed      	b.n	8006f12 <_strtol_l.isra.0+0xa2>
 8006f36:	1c53      	adds	r3, r2, #1
 8006f38:	d108      	bne.n	8006f4c <_strtol_l.isra.0+0xdc>
 8006f3a:	2322      	movs	r3, #34	@ 0x22
 8006f3c:	f8ce 3000 	str.w	r3, [lr]
 8006f40:	4660      	mov	r0, ip
 8006f42:	f1b8 0f00 	cmp.w	r8, #0
 8006f46:	d0a0      	beq.n	8006e8a <_strtol_l.isra.0+0x1a>
 8006f48:	1e69      	subs	r1, r5, #1
 8006f4a:	e006      	b.n	8006f5a <_strtol_l.isra.0+0xea>
 8006f4c:	b106      	cbz	r6, 8006f50 <_strtol_l.isra.0+0xe0>
 8006f4e:	4240      	negs	r0, r0
 8006f50:	f1b8 0f00 	cmp.w	r8, #0
 8006f54:	d099      	beq.n	8006e8a <_strtol_l.isra.0+0x1a>
 8006f56:	2a00      	cmp	r2, #0
 8006f58:	d1f6      	bne.n	8006f48 <_strtol_l.isra.0+0xd8>
 8006f5a:	f8c8 1000 	str.w	r1, [r8]
 8006f5e:	e794      	b.n	8006e8a <_strtol_l.isra.0+0x1a>
 8006f60:	08008395 	.word	0x08008395

08006f64 <strtol>:
 8006f64:	4613      	mov	r3, r2
 8006f66:	460a      	mov	r2, r1
 8006f68:	4601      	mov	r1, r0
 8006f6a:	4802      	ldr	r0, [pc, #8]	@ (8006f74 <strtol+0x10>)
 8006f6c:	6800      	ldr	r0, [r0, #0]
 8006f6e:	f7ff bf7f 	b.w	8006e70 <_strtol_l.isra.0>
 8006f72:	bf00      	nop
 8006f74:	20000394 	.word	0x20000394

08006f78 <_fwalk_sglue>:
 8006f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f7c:	4607      	mov	r7, r0
 8006f7e:	4688      	mov	r8, r1
 8006f80:	4614      	mov	r4, r2
 8006f82:	2600      	movs	r6, #0
 8006f84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f88:	f1b9 0901 	subs.w	r9, r9, #1
 8006f8c:	d505      	bpl.n	8006f9a <_fwalk_sglue+0x22>
 8006f8e:	6824      	ldr	r4, [r4, #0]
 8006f90:	2c00      	cmp	r4, #0
 8006f92:	d1f7      	bne.n	8006f84 <_fwalk_sglue+0xc>
 8006f94:	4630      	mov	r0, r6
 8006f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f9a:	89ab      	ldrh	r3, [r5, #12]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d907      	bls.n	8006fb0 <_fwalk_sglue+0x38>
 8006fa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	d003      	beq.n	8006fb0 <_fwalk_sglue+0x38>
 8006fa8:	4629      	mov	r1, r5
 8006faa:	4638      	mov	r0, r7
 8006fac:	47c0      	blx	r8
 8006fae:	4306      	orrs	r6, r0
 8006fb0:	3568      	adds	r5, #104	@ 0x68
 8006fb2:	e7e9      	b.n	8006f88 <_fwalk_sglue+0x10>

08006fb4 <iprintf>:
 8006fb4:	b40f      	push	{r0, r1, r2, r3}
 8006fb6:	b507      	push	{r0, r1, r2, lr}
 8006fb8:	4906      	ldr	r1, [pc, #24]	@ (8006fd4 <iprintf+0x20>)
 8006fba:	ab04      	add	r3, sp, #16
 8006fbc:	6808      	ldr	r0, [r1, #0]
 8006fbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fc2:	6881      	ldr	r1, [r0, #8]
 8006fc4:	9301      	str	r3, [sp, #4]
 8006fc6:	f000 fad3 	bl	8007570 <_vfiprintf_r>
 8006fca:	b003      	add	sp, #12
 8006fcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fd0:	b004      	add	sp, #16
 8006fd2:	4770      	bx	lr
 8006fd4:	20000394 	.word	0x20000394

08006fd8 <_puts_r>:
 8006fd8:	6a03      	ldr	r3, [r0, #32]
 8006fda:	b570      	push	{r4, r5, r6, lr}
 8006fdc:	6884      	ldr	r4, [r0, #8]
 8006fde:	4605      	mov	r5, r0
 8006fe0:	460e      	mov	r6, r1
 8006fe2:	b90b      	cbnz	r3, 8006fe8 <_puts_r+0x10>
 8006fe4:	f7ff ff2c 	bl	8006e40 <__sinit>
 8006fe8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fea:	07db      	lsls	r3, r3, #31
 8006fec:	d405      	bmi.n	8006ffa <_puts_r+0x22>
 8006fee:	89a3      	ldrh	r3, [r4, #12]
 8006ff0:	0598      	lsls	r0, r3, #22
 8006ff2:	d402      	bmi.n	8006ffa <_puts_r+0x22>
 8006ff4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ff6:	f000 f880 	bl	80070fa <__retarget_lock_acquire_recursive>
 8006ffa:	89a3      	ldrh	r3, [r4, #12]
 8006ffc:	0719      	lsls	r1, r3, #28
 8006ffe:	d502      	bpl.n	8007006 <_puts_r+0x2e>
 8007000:	6923      	ldr	r3, [r4, #16]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d135      	bne.n	8007072 <_puts_r+0x9a>
 8007006:	4621      	mov	r1, r4
 8007008:	4628      	mov	r0, r5
 800700a:	f000 ff5f 	bl	8007ecc <__swsetup_r>
 800700e:	b380      	cbz	r0, 8007072 <_puts_r+0x9a>
 8007010:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007014:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007016:	07da      	lsls	r2, r3, #31
 8007018:	d405      	bmi.n	8007026 <_puts_r+0x4e>
 800701a:	89a3      	ldrh	r3, [r4, #12]
 800701c:	059b      	lsls	r3, r3, #22
 800701e:	d402      	bmi.n	8007026 <_puts_r+0x4e>
 8007020:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007022:	f000 f86b 	bl	80070fc <__retarget_lock_release_recursive>
 8007026:	4628      	mov	r0, r5
 8007028:	bd70      	pop	{r4, r5, r6, pc}
 800702a:	2b00      	cmp	r3, #0
 800702c:	da04      	bge.n	8007038 <_puts_r+0x60>
 800702e:	69a2      	ldr	r2, [r4, #24]
 8007030:	429a      	cmp	r2, r3
 8007032:	dc17      	bgt.n	8007064 <_puts_r+0x8c>
 8007034:	290a      	cmp	r1, #10
 8007036:	d015      	beq.n	8007064 <_puts_r+0x8c>
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	1c5a      	adds	r2, r3, #1
 800703c:	6022      	str	r2, [r4, #0]
 800703e:	7019      	strb	r1, [r3, #0]
 8007040:	68a3      	ldr	r3, [r4, #8]
 8007042:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007046:	3b01      	subs	r3, #1
 8007048:	60a3      	str	r3, [r4, #8]
 800704a:	2900      	cmp	r1, #0
 800704c:	d1ed      	bne.n	800702a <_puts_r+0x52>
 800704e:	2b00      	cmp	r3, #0
 8007050:	da11      	bge.n	8007076 <_puts_r+0x9e>
 8007052:	4622      	mov	r2, r4
 8007054:	210a      	movs	r1, #10
 8007056:	4628      	mov	r0, r5
 8007058:	f000 fef9 	bl	8007e4e <__swbuf_r>
 800705c:	3001      	adds	r0, #1
 800705e:	d0d7      	beq.n	8007010 <_puts_r+0x38>
 8007060:	250a      	movs	r5, #10
 8007062:	e7d7      	b.n	8007014 <_puts_r+0x3c>
 8007064:	4622      	mov	r2, r4
 8007066:	4628      	mov	r0, r5
 8007068:	f000 fef1 	bl	8007e4e <__swbuf_r>
 800706c:	3001      	adds	r0, #1
 800706e:	d1e7      	bne.n	8007040 <_puts_r+0x68>
 8007070:	e7ce      	b.n	8007010 <_puts_r+0x38>
 8007072:	3e01      	subs	r6, #1
 8007074:	e7e4      	b.n	8007040 <_puts_r+0x68>
 8007076:	6823      	ldr	r3, [r4, #0]
 8007078:	1c5a      	adds	r2, r3, #1
 800707a:	6022      	str	r2, [r4, #0]
 800707c:	220a      	movs	r2, #10
 800707e:	701a      	strb	r2, [r3, #0]
 8007080:	e7ee      	b.n	8007060 <_puts_r+0x88>
	...

08007084 <puts>:
 8007084:	4b02      	ldr	r3, [pc, #8]	@ (8007090 <puts+0xc>)
 8007086:	4601      	mov	r1, r0
 8007088:	6818      	ldr	r0, [r3, #0]
 800708a:	f7ff bfa5 	b.w	8006fd8 <_puts_r>
 800708e:	bf00      	nop
 8007090:	20000394 	.word	0x20000394

08007094 <memset>:
 8007094:	4402      	add	r2, r0
 8007096:	4603      	mov	r3, r0
 8007098:	4293      	cmp	r3, r2
 800709a:	d100      	bne.n	800709e <memset+0xa>
 800709c:	4770      	bx	lr
 800709e:	f803 1b01 	strb.w	r1, [r3], #1
 80070a2:	e7f9      	b.n	8007098 <memset+0x4>

080070a4 <__errno>:
 80070a4:	4b01      	ldr	r3, [pc, #4]	@ (80070ac <__errno+0x8>)
 80070a6:	6818      	ldr	r0, [r3, #0]
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	20000394 	.word	0x20000394

080070b0 <__libc_init_array>:
 80070b0:	b570      	push	{r4, r5, r6, lr}
 80070b2:	4d0d      	ldr	r5, [pc, #52]	@ (80070e8 <__libc_init_array+0x38>)
 80070b4:	4c0d      	ldr	r4, [pc, #52]	@ (80070ec <__libc_init_array+0x3c>)
 80070b6:	1b64      	subs	r4, r4, r5
 80070b8:	10a4      	asrs	r4, r4, #2
 80070ba:	2600      	movs	r6, #0
 80070bc:	42a6      	cmp	r6, r4
 80070be:	d109      	bne.n	80070d4 <__libc_init_array+0x24>
 80070c0:	4d0b      	ldr	r5, [pc, #44]	@ (80070f0 <__libc_init_array+0x40>)
 80070c2:	4c0c      	ldr	r4, [pc, #48]	@ (80070f4 <__libc_init_array+0x44>)
 80070c4:	f001 f854 	bl	8008170 <_init>
 80070c8:	1b64      	subs	r4, r4, r5
 80070ca:	10a4      	asrs	r4, r4, #2
 80070cc:	2600      	movs	r6, #0
 80070ce:	42a6      	cmp	r6, r4
 80070d0:	d105      	bne.n	80070de <__libc_init_array+0x2e>
 80070d2:	bd70      	pop	{r4, r5, r6, pc}
 80070d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80070d8:	4798      	blx	r3
 80070da:	3601      	adds	r6, #1
 80070dc:	e7ee      	b.n	80070bc <__libc_init_array+0xc>
 80070de:	f855 3b04 	ldr.w	r3, [r5], #4
 80070e2:	4798      	blx	r3
 80070e4:	3601      	adds	r6, #1
 80070e6:	e7f2      	b.n	80070ce <__libc_init_array+0x1e>
 80070e8:	080084d0 	.word	0x080084d0
 80070ec:	080084d0 	.word	0x080084d0
 80070f0:	080084d0 	.word	0x080084d0
 80070f4:	080084d4 	.word	0x080084d4

080070f8 <__retarget_lock_init_recursive>:
 80070f8:	4770      	bx	lr

080070fa <__retarget_lock_acquire_recursive>:
 80070fa:	4770      	bx	lr

080070fc <__retarget_lock_release_recursive>:
 80070fc:	4770      	bx	lr
	...

08007100 <_reclaim_reent>:
 8007100:	4b2d      	ldr	r3, [pc, #180]	@ (80071b8 <_reclaim_reent+0xb8>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4283      	cmp	r3, r0
 8007106:	b570      	push	{r4, r5, r6, lr}
 8007108:	4604      	mov	r4, r0
 800710a:	d053      	beq.n	80071b4 <_reclaim_reent+0xb4>
 800710c:	69c3      	ldr	r3, [r0, #28]
 800710e:	b31b      	cbz	r3, 8007158 <_reclaim_reent+0x58>
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	b163      	cbz	r3, 800712e <_reclaim_reent+0x2e>
 8007114:	2500      	movs	r5, #0
 8007116:	69e3      	ldr	r3, [r4, #28]
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	5959      	ldr	r1, [r3, r5]
 800711c:	b9b1      	cbnz	r1, 800714c <_reclaim_reent+0x4c>
 800711e:	3504      	adds	r5, #4
 8007120:	2d80      	cmp	r5, #128	@ 0x80
 8007122:	d1f8      	bne.n	8007116 <_reclaim_reent+0x16>
 8007124:	69e3      	ldr	r3, [r4, #28]
 8007126:	4620      	mov	r0, r4
 8007128:	68d9      	ldr	r1, [r3, #12]
 800712a:	f000 f855 	bl	80071d8 <_free_r>
 800712e:	69e3      	ldr	r3, [r4, #28]
 8007130:	6819      	ldr	r1, [r3, #0]
 8007132:	b111      	cbz	r1, 800713a <_reclaim_reent+0x3a>
 8007134:	4620      	mov	r0, r4
 8007136:	f000 f84f 	bl	80071d8 <_free_r>
 800713a:	69e3      	ldr	r3, [r4, #28]
 800713c:	689d      	ldr	r5, [r3, #8]
 800713e:	b15d      	cbz	r5, 8007158 <_reclaim_reent+0x58>
 8007140:	4629      	mov	r1, r5
 8007142:	4620      	mov	r0, r4
 8007144:	682d      	ldr	r5, [r5, #0]
 8007146:	f000 f847 	bl	80071d8 <_free_r>
 800714a:	e7f8      	b.n	800713e <_reclaim_reent+0x3e>
 800714c:	680e      	ldr	r6, [r1, #0]
 800714e:	4620      	mov	r0, r4
 8007150:	f000 f842 	bl	80071d8 <_free_r>
 8007154:	4631      	mov	r1, r6
 8007156:	e7e1      	b.n	800711c <_reclaim_reent+0x1c>
 8007158:	6961      	ldr	r1, [r4, #20]
 800715a:	b111      	cbz	r1, 8007162 <_reclaim_reent+0x62>
 800715c:	4620      	mov	r0, r4
 800715e:	f000 f83b 	bl	80071d8 <_free_r>
 8007162:	69e1      	ldr	r1, [r4, #28]
 8007164:	b111      	cbz	r1, 800716c <_reclaim_reent+0x6c>
 8007166:	4620      	mov	r0, r4
 8007168:	f000 f836 	bl	80071d8 <_free_r>
 800716c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800716e:	b111      	cbz	r1, 8007176 <_reclaim_reent+0x76>
 8007170:	4620      	mov	r0, r4
 8007172:	f000 f831 	bl	80071d8 <_free_r>
 8007176:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007178:	b111      	cbz	r1, 8007180 <_reclaim_reent+0x80>
 800717a:	4620      	mov	r0, r4
 800717c:	f000 f82c 	bl	80071d8 <_free_r>
 8007180:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007182:	b111      	cbz	r1, 800718a <_reclaim_reent+0x8a>
 8007184:	4620      	mov	r0, r4
 8007186:	f000 f827 	bl	80071d8 <_free_r>
 800718a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800718c:	b111      	cbz	r1, 8007194 <_reclaim_reent+0x94>
 800718e:	4620      	mov	r0, r4
 8007190:	f000 f822 	bl	80071d8 <_free_r>
 8007194:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007196:	b111      	cbz	r1, 800719e <_reclaim_reent+0x9e>
 8007198:	4620      	mov	r0, r4
 800719a:	f000 f81d 	bl	80071d8 <_free_r>
 800719e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80071a0:	b111      	cbz	r1, 80071a8 <_reclaim_reent+0xa8>
 80071a2:	4620      	mov	r0, r4
 80071a4:	f000 f818 	bl	80071d8 <_free_r>
 80071a8:	6a23      	ldr	r3, [r4, #32]
 80071aa:	b11b      	cbz	r3, 80071b4 <_reclaim_reent+0xb4>
 80071ac:	4620      	mov	r0, r4
 80071ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80071b2:	4718      	bx	r3
 80071b4:	bd70      	pop	{r4, r5, r6, pc}
 80071b6:	bf00      	nop
 80071b8:	20000394 	.word	0x20000394

080071bc <memcpy>:
 80071bc:	440a      	add	r2, r1
 80071be:	4291      	cmp	r1, r2
 80071c0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80071c4:	d100      	bne.n	80071c8 <memcpy+0xc>
 80071c6:	4770      	bx	lr
 80071c8:	b510      	push	{r4, lr}
 80071ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071d2:	4291      	cmp	r1, r2
 80071d4:	d1f9      	bne.n	80071ca <memcpy+0xe>
 80071d6:	bd10      	pop	{r4, pc}

080071d8 <_free_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4605      	mov	r5, r0
 80071dc:	2900      	cmp	r1, #0
 80071de:	d041      	beq.n	8007264 <_free_r+0x8c>
 80071e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071e4:	1f0c      	subs	r4, r1, #4
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	bfb8      	it	lt
 80071ea:	18e4      	addlt	r4, r4, r3
 80071ec:	f000 fdb2 	bl	8007d54 <__malloc_lock>
 80071f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007268 <_free_r+0x90>)
 80071f2:	6813      	ldr	r3, [r2, #0]
 80071f4:	b933      	cbnz	r3, 8007204 <_free_r+0x2c>
 80071f6:	6063      	str	r3, [r4, #4]
 80071f8:	6014      	str	r4, [r2, #0]
 80071fa:	4628      	mov	r0, r5
 80071fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007200:	f000 bdae 	b.w	8007d60 <__malloc_unlock>
 8007204:	42a3      	cmp	r3, r4
 8007206:	d908      	bls.n	800721a <_free_r+0x42>
 8007208:	6820      	ldr	r0, [r4, #0]
 800720a:	1821      	adds	r1, r4, r0
 800720c:	428b      	cmp	r3, r1
 800720e:	bf01      	itttt	eq
 8007210:	6819      	ldreq	r1, [r3, #0]
 8007212:	685b      	ldreq	r3, [r3, #4]
 8007214:	1809      	addeq	r1, r1, r0
 8007216:	6021      	streq	r1, [r4, #0]
 8007218:	e7ed      	b.n	80071f6 <_free_r+0x1e>
 800721a:	461a      	mov	r2, r3
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	b10b      	cbz	r3, 8007224 <_free_r+0x4c>
 8007220:	42a3      	cmp	r3, r4
 8007222:	d9fa      	bls.n	800721a <_free_r+0x42>
 8007224:	6811      	ldr	r1, [r2, #0]
 8007226:	1850      	adds	r0, r2, r1
 8007228:	42a0      	cmp	r0, r4
 800722a:	d10b      	bne.n	8007244 <_free_r+0x6c>
 800722c:	6820      	ldr	r0, [r4, #0]
 800722e:	4401      	add	r1, r0
 8007230:	1850      	adds	r0, r2, r1
 8007232:	4283      	cmp	r3, r0
 8007234:	6011      	str	r1, [r2, #0]
 8007236:	d1e0      	bne.n	80071fa <_free_r+0x22>
 8007238:	6818      	ldr	r0, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	6053      	str	r3, [r2, #4]
 800723e:	4408      	add	r0, r1
 8007240:	6010      	str	r0, [r2, #0]
 8007242:	e7da      	b.n	80071fa <_free_r+0x22>
 8007244:	d902      	bls.n	800724c <_free_r+0x74>
 8007246:	230c      	movs	r3, #12
 8007248:	602b      	str	r3, [r5, #0]
 800724a:	e7d6      	b.n	80071fa <_free_r+0x22>
 800724c:	6820      	ldr	r0, [r4, #0]
 800724e:	1821      	adds	r1, r4, r0
 8007250:	428b      	cmp	r3, r1
 8007252:	bf04      	itt	eq
 8007254:	6819      	ldreq	r1, [r3, #0]
 8007256:	685b      	ldreq	r3, [r3, #4]
 8007258:	6063      	str	r3, [r4, #4]
 800725a:	bf04      	itt	eq
 800725c:	1809      	addeq	r1, r1, r0
 800725e:	6021      	streq	r1, [r4, #0]
 8007260:	6054      	str	r4, [r2, #4]
 8007262:	e7ca      	b.n	80071fa <_free_r+0x22>
 8007264:	bd38      	pop	{r3, r4, r5, pc}
 8007266:	bf00      	nop
 8007268:	20007fb0 	.word	0x20007fb0

0800726c <__ssputs_r>:
 800726c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007270:	688e      	ldr	r6, [r1, #8]
 8007272:	461f      	mov	r7, r3
 8007274:	42be      	cmp	r6, r7
 8007276:	680b      	ldr	r3, [r1, #0]
 8007278:	4682      	mov	sl, r0
 800727a:	460c      	mov	r4, r1
 800727c:	4690      	mov	r8, r2
 800727e:	d82d      	bhi.n	80072dc <__ssputs_r+0x70>
 8007280:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007284:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007288:	d026      	beq.n	80072d8 <__ssputs_r+0x6c>
 800728a:	6965      	ldr	r5, [r4, #20]
 800728c:	6909      	ldr	r1, [r1, #16]
 800728e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007292:	eba3 0901 	sub.w	r9, r3, r1
 8007296:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800729a:	1c7b      	adds	r3, r7, #1
 800729c:	444b      	add	r3, r9
 800729e:	106d      	asrs	r5, r5, #1
 80072a0:	429d      	cmp	r5, r3
 80072a2:	bf38      	it	cc
 80072a4:	461d      	movcc	r5, r3
 80072a6:	0553      	lsls	r3, r2, #21
 80072a8:	d527      	bpl.n	80072fa <__ssputs_r+0x8e>
 80072aa:	4629      	mov	r1, r5
 80072ac:	f000 fa9a 	bl	80077e4 <_malloc_r>
 80072b0:	4606      	mov	r6, r0
 80072b2:	b360      	cbz	r0, 800730e <__ssputs_r+0xa2>
 80072b4:	6921      	ldr	r1, [r4, #16]
 80072b6:	464a      	mov	r2, r9
 80072b8:	f7ff ff80 	bl	80071bc <memcpy>
 80072bc:	89a3      	ldrh	r3, [r4, #12]
 80072be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80072c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072c6:	81a3      	strh	r3, [r4, #12]
 80072c8:	6126      	str	r6, [r4, #16]
 80072ca:	6165      	str	r5, [r4, #20]
 80072cc:	444e      	add	r6, r9
 80072ce:	eba5 0509 	sub.w	r5, r5, r9
 80072d2:	6026      	str	r6, [r4, #0]
 80072d4:	60a5      	str	r5, [r4, #8]
 80072d6:	463e      	mov	r6, r7
 80072d8:	42be      	cmp	r6, r7
 80072da:	d900      	bls.n	80072de <__ssputs_r+0x72>
 80072dc:	463e      	mov	r6, r7
 80072de:	6820      	ldr	r0, [r4, #0]
 80072e0:	4632      	mov	r2, r6
 80072e2:	4641      	mov	r1, r8
 80072e4:	f000 feaa 	bl	800803c <memmove>
 80072e8:	68a3      	ldr	r3, [r4, #8]
 80072ea:	1b9b      	subs	r3, r3, r6
 80072ec:	60a3      	str	r3, [r4, #8]
 80072ee:	6823      	ldr	r3, [r4, #0]
 80072f0:	4433      	add	r3, r6
 80072f2:	6023      	str	r3, [r4, #0]
 80072f4:	2000      	movs	r0, #0
 80072f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072fa:	462a      	mov	r2, r5
 80072fc:	f000 fd79 	bl	8007df2 <_realloc_r>
 8007300:	4606      	mov	r6, r0
 8007302:	2800      	cmp	r0, #0
 8007304:	d1e0      	bne.n	80072c8 <__ssputs_r+0x5c>
 8007306:	6921      	ldr	r1, [r4, #16]
 8007308:	4650      	mov	r0, sl
 800730a:	f7ff ff65 	bl	80071d8 <_free_r>
 800730e:	230c      	movs	r3, #12
 8007310:	f8ca 3000 	str.w	r3, [sl]
 8007314:	89a3      	ldrh	r3, [r4, #12]
 8007316:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800731a:	81a3      	strh	r3, [r4, #12]
 800731c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007320:	e7e9      	b.n	80072f6 <__ssputs_r+0x8a>
	...

08007324 <_svfiprintf_r>:
 8007324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007328:	4698      	mov	r8, r3
 800732a:	898b      	ldrh	r3, [r1, #12]
 800732c:	061b      	lsls	r3, r3, #24
 800732e:	b09d      	sub	sp, #116	@ 0x74
 8007330:	4607      	mov	r7, r0
 8007332:	460d      	mov	r5, r1
 8007334:	4614      	mov	r4, r2
 8007336:	d510      	bpl.n	800735a <_svfiprintf_r+0x36>
 8007338:	690b      	ldr	r3, [r1, #16]
 800733a:	b973      	cbnz	r3, 800735a <_svfiprintf_r+0x36>
 800733c:	2140      	movs	r1, #64	@ 0x40
 800733e:	f000 fa51 	bl	80077e4 <_malloc_r>
 8007342:	6028      	str	r0, [r5, #0]
 8007344:	6128      	str	r0, [r5, #16]
 8007346:	b930      	cbnz	r0, 8007356 <_svfiprintf_r+0x32>
 8007348:	230c      	movs	r3, #12
 800734a:	603b      	str	r3, [r7, #0]
 800734c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007350:	b01d      	add	sp, #116	@ 0x74
 8007352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007356:	2340      	movs	r3, #64	@ 0x40
 8007358:	616b      	str	r3, [r5, #20]
 800735a:	2300      	movs	r3, #0
 800735c:	9309      	str	r3, [sp, #36]	@ 0x24
 800735e:	2320      	movs	r3, #32
 8007360:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007364:	f8cd 800c 	str.w	r8, [sp, #12]
 8007368:	2330      	movs	r3, #48	@ 0x30
 800736a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007508 <_svfiprintf_r+0x1e4>
 800736e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007372:	f04f 0901 	mov.w	r9, #1
 8007376:	4623      	mov	r3, r4
 8007378:	469a      	mov	sl, r3
 800737a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800737e:	b10a      	cbz	r2, 8007384 <_svfiprintf_r+0x60>
 8007380:	2a25      	cmp	r2, #37	@ 0x25
 8007382:	d1f9      	bne.n	8007378 <_svfiprintf_r+0x54>
 8007384:	ebba 0b04 	subs.w	fp, sl, r4
 8007388:	d00b      	beq.n	80073a2 <_svfiprintf_r+0x7e>
 800738a:	465b      	mov	r3, fp
 800738c:	4622      	mov	r2, r4
 800738e:	4629      	mov	r1, r5
 8007390:	4638      	mov	r0, r7
 8007392:	f7ff ff6b 	bl	800726c <__ssputs_r>
 8007396:	3001      	adds	r0, #1
 8007398:	f000 80a7 	beq.w	80074ea <_svfiprintf_r+0x1c6>
 800739c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800739e:	445a      	add	r2, fp
 80073a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80073a2:	f89a 3000 	ldrb.w	r3, [sl]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f000 809f 	beq.w	80074ea <_svfiprintf_r+0x1c6>
 80073ac:	2300      	movs	r3, #0
 80073ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073b6:	f10a 0a01 	add.w	sl, sl, #1
 80073ba:	9304      	str	r3, [sp, #16]
 80073bc:	9307      	str	r3, [sp, #28]
 80073be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80073c4:	4654      	mov	r4, sl
 80073c6:	2205      	movs	r2, #5
 80073c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073cc:	484e      	ldr	r0, [pc, #312]	@ (8007508 <_svfiprintf_r+0x1e4>)
 80073ce:	f7f8 feff 	bl	80001d0 <memchr>
 80073d2:	9a04      	ldr	r2, [sp, #16]
 80073d4:	b9d8      	cbnz	r0, 800740e <_svfiprintf_r+0xea>
 80073d6:	06d0      	lsls	r0, r2, #27
 80073d8:	bf44      	itt	mi
 80073da:	2320      	movmi	r3, #32
 80073dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073e0:	0711      	lsls	r1, r2, #28
 80073e2:	bf44      	itt	mi
 80073e4:	232b      	movmi	r3, #43	@ 0x2b
 80073e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073ea:	f89a 3000 	ldrb.w	r3, [sl]
 80073ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80073f0:	d015      	beq.n	800741e <_svfiprintf_r+0xfa>
 80073f2:	9a07      	ldr	r2, [sp, #28]
 80073f4:	4654      	mov	r4, sl
 80073f6:	2000      	movs	r0, #0
 80073f8:	f04f 0c0a 	mov.w	ip, #10
 80073fc:	4621      	mov	r1, r4
 80073fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007402:	3b30      	subs	r3, #48	@ 0x30
 8007404:	2b09      	cmp	r3, #9
 8007406:	d94b      	bls.n	80074a0 <_svfiprintf_r+0x17c>
 8007408:	b1b0      	cbz	r0, 8007438 <_svfiprintf_r+0x114>
 800740a:	9207      	str	r2, [sp, #28]
 800740c:	e014      	b.n	8007438 <_svfiprintf_r+0x114>
 800740e:	eba0 0308 	sub.w	r3, r0, r8
 8007412:	fa09 f303 	lsl.w	r3, r9, r3
 8007416:	4313      	orrs	r3, r2
 8007418:	9304      	str	r3, [sp, #16]
 800741a:	46a2      	mov	sl, r4
 800741c:	e7d2      	b.n	80073c4 <_svfiprintf_r+0xa0>
 800741e:	9b03      	ldr	r3, [sp, #12]
 8007420:	1d19      	adds	r1, r3, #4
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	9103      	str	r1, [sp, #12]
 8007426:	2b00      	cmp	r3, #0
 8007428:	bfbb      	ittet	lt
 800742a:	425b      	neglt	r3, r3
 800742c:	f042 0202 	orrlt.w	r2, r2, #2
 8007430:	9307      	strge	r3, [sp, #28]
 8007432:	9307      	strlt	r3, [sp, #28]
 8007434:	bfb8      	it	lt
 8007436:	9204      	strlt	r2, [sp, #16]
 8007438:	7823      	ldrb	r3, [r4, #0]
 800743a:	2b2e      	cmp	r3, #46	@ 0x2e
 800743c:	d10a      	bne.n	8007454 <_svfiprintf_r+0x130>
 800743e:	7863      	ldrb	r3, [r4, #1]
 8007440:	2b2a      	cmp	r3, #42	@ 0x2a
 8007442:	d132      	bne.n	80074aa <_svfiprintf_r+0x186>
 8007444:	9b03      	ldr	r3, [sp, #12]
 8007446:	1d1a      	adds	r2, r3, #4
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	9203      	str	r2, [sp, #12]
 800744c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007450:	3402      	adds	r4, #2
 8007452:	9305      	str	r3, [sp, #20]
 8007454:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007518 <_svfiprintf_r+0x1f4>
 8007458:	7821      	ldrb	r1, [r4, #0]
 800745a:	2203      	movs	r2, #3
 800745c:	4650      	mov	r0, sl
 800745e:	f7f8 feb7 	bl	80001d0 <memchr>
 8007462:	b138      	cbz	r0, 8007474 <_svfiprintf_r+0x150>
 8007464:	9b04      	ldr	r3, [sp, #16]
 8007466:	eba0 000a 	sub.w	r0, r0, sl
 800746a:	2240      	movs	r2, #64	@ 0x40
 800746c:	4082      	lsls	r2, r0
 800746e:	4313      	orrs	r3, r2
 8007470:	3401      	adds	r4, #1
 8007472:	9304      	str	r3, [sp, #16]
 8007474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007478:	4824      	ldr	r0, [pc, #144]	@ (800750c <_svfiprintf_r+0x1e8>)
 800747a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800747e:	2206      	movs	r2, #6
 8007480:	f7f8 fea6 	bl	80001d0 <memchr>
 8007484:	2800      	cmp	r0, #0
 8007486:	d036      	beq.n	80074f6 <_svfiprintf_r+0x1d2>
 8007488:	4b21      	ldr	r3, [pc, #132]	@ (8007510 <_svfiprintf_r+0x1ec>)
 800748a:	bb1b      	cbnz	r3, 80074d4 <_svfiprintf_r+0x1b0>
 800748c:	9b03      	ldr	r3, [sp, #12]
 800748e:	3307      	adds	r3, #7
 8007490:	f023 0307 	bic.w	r3, r3, #7
 8007494:	3308      	adds	r3, #8
 8007496:	9303      	str	r3, [sp, #12]
 8007498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749a:	4433      	add	r3, r6
 800749c:	9309      	str	r3, [sp, #36]	@ 0x24
 800749e:	e76a      	b.n	8007376 <_svfiprintf_r+0x52>
 80074a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80074a4:	460c      	mov	r4, r1
 80074a6:	2001      	movs	r0, #1
 80074a8:	e7a8      	b.n	80073fc <_svfiprintf_r+0xd8>
 80074aa:	2300      	movs	r3, #0
 80074ac:	3401      	adds	r4, #1
 80074ae:	9305      	str	r3, [sp, #20]
 80074b0:	4619      	mov	r1, r3
 80074b2:	f04f 0c0a 	mov.w	ip, #10
 80074b6:	4620      	mov	r0, r4
 80074b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074bc:	3a30      	subs	r2, #48	@ 0x30
 80074be:	2a09      	cmp	r2, #9
 80074c0:	d903      	bls.n	80074ca <_svfiprintf_r+0x1a6>
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d0c6      	beq.n	8007454 <_svfiprintf_r+0x130>
 80074c6:	9105      	str	r1, [sp, #20]
 80074c8:	e7c4      	b.n	8007454 <_svfiprintf_r+0x130>
 80074ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80074ce:	4604      	mov	r4, r0
 80074d0:	2301      	movs	r3, #1
 80074d2:	e7f0      	b.n	80074b6 <_svfiprintf_r+0x192>
 80074d4:	ab03      	add	r3, sp, #12
 80074d6:	9300      	str	r3, [sp, #0]
 80074d8:	462a      	mov	r2, r5
 80074da:	4b0e      	ldr	r3, [pc, #56]	@ (8007514 <_svfiprintf_r+0x1f0>)
 80074dc:	a904      	add	r1, sp, #16
 80074de:	4638      	mov	r0, r7
 80074e0:	f3af 8000 	nop.w
 80074e4:	1c42      	adds	r2, r0, #1
 80074e6:	4606      	mov	r6, r0
 80074e8:	d1d6      	bne.n	8007498 <_svfiprintf_r+0x174>
 80074ea:	89ab      	ldrh	r3, [r5, #12]
 80074ec:	065b      	lsls	r3, r3, #25
 80074ee:	f53f af2d 	bmi.w	800734c <_svfiprintf_r+0x28>
 80074f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074f4:	e72c      	b.n	8007350 <_svfiprintf_r+0x2c>
 80074f6:	ab03      	add	r3, sp, #12
 80074f8:	9300      	str	r3, [sp, #0]
 80074fa:	462a      	mov	r2, r5
 80074fc:	4b05      	ldr	r3, [pc, #20]	@ (8007514 <_svfiprintf_r+0x1f0>)
 80074fe:	a904      	add	r1, sp, #16
 8007500:	4638      	mov	r0, r7
 8007502:	f000 fa5d 	bl	80079c0 <_printf_i>
 8007506:	e7ed      	b.n	80074e4 <_svfiprintf_r+0x1c0>
 8007508:	08008495 	.word	0x08008495
 800750c:	0800849f 	.word	0x0800849f
 8007510:	00000000 	.word	0x00000000
 8007514:	0800726d 	.word	0x0800726d
 8007518:	0800849b 	.word	0x0800849b

0800751c <__sfputc_r>:
 800751c:	6893      	ldr	r3, [r2, #8]
 800751e:	3b01      	subs	r3, #1
 8007520:	2b00      	cmp	r3, #0
 8007522:	b410      	push	{r4}
 8007524:	6093      	str	r3, [r2, #8]
 8007526:	da08      	bge.n	800753a <__sfputc_r+0x1e>
 8007528:	6994      	ldr	r4, [r2, #24]
 800752a:	42a3      	cmp	r3, r4
 800752c:	db01      	blt.n	8007532 <__sfputc_r+0x16>
 800752e:	290a      	cmp	r1, #10
 8007530:	d103      	bne.n	800753a <__sfputc_r+0x1e>
 8007532:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007536:	f000 bc8a 	b.w	8007e4e <__swbuf_r>
 800753a:	6813      	ldr	r3, [r2, #0]
 800753c:	1c58      	adds	r0, r3, #1
 800753e:	6010      	str	r0, [r2, #0]
 8007540:	7019      	strb	r1, [r3, #0]
 8007542:	4608      	mov	r0, r1
 8007544:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007548:	4770      	bx	lr

0800754a <__sfputs_r>:
 800754a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800754c:	4606      	mov	r6, r0
 800754e:	460f      	mov	r7, r1
 8007550:	4614      	mov	r4, r2
 8007552:	18d5      	adds	r5, r2, r3
 8007554:	42ac      	cmp	r4, r5
 8007556:	d101      	bne.n	800755c <__sfputs_r+0x12>
 8007558:	2000      	movs	r0, #0
 800755a:	e007      	b.n	800756c <__sfputs_r+0x22>
 800755c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007560:	463a      	mov	r2, r7
 8007562:	4630      	mov	r0, r6
 8007564:	f7ff ffda 	bl	800751c <__sfputc_r>
 8007568:	1c43      	adds	r3, r0, #1
 800756a:	d1f3      	bne.n	8007554 <__sfputs_r+0xa>
 800756c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007570 <_vfiprintf_r>:
 8007570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007574:	460d      	mov	r5, r1
 8007576:	b09d      	sub	sp, #116	@ 0x74
 8007578:	4614      	mov	r4, r2
 800757a:	4698      	mov	r8, r3
 800757c:	4606      	mov	r6, r0
 800757e:	b118      	cbz	r0, 8007588 <_vfiprintf_r+0x18>
 8007580:	6a03      	ldr	r3, [r0, #32]
 8007582:	b90b      	cbnz	r3, 8007588 <_vfiprintf_r+0x18>
 8007584:	f7ff fc5c 	bl	8006e40 <__sinit>
 8007588:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800758a:	07d9      	lsls	r1, r3, #31
 800758c:	d405      	bmi.n	800759a <_vfiprintf_r+0x2a>
 800758e:	89ab      	ldrh	r3, [r5, #12]
 8007590:	059a      	lsls	r2, r3, #22
 8007592:	d402      	bmi.n	800759a <_vfiprintf_r+0x2a>
 8007594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007596:	f7ff fdb0 	bl	80070fa <__retarget_lock_acquire_recursive>
 800759a:	89ab      	ldrh	r3, [r5, #12]
 800759c:	071b      	lsls	r3, r3, #28
 800759e:	d501      	bpl.n	80075a4 <_vfiprintf_r+0x34>
 80075a0:	692b      	ldr	r3, [r5, #16]
 80075a2:	b99b      	cbnz	r3, 80075cc <_vfiprintf_r+0x5c>
 80075a4:	4629      	mov	r1, r5
 80075a6:	4630      	mov	r0, r6
 80075a8:	f000 fc90 	bl	8007ecc <__swsetup_r>
 80075ac:	b170      	cbz	r0, 80075cc <_vfiprintf_r+0x5c>
 80075ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075b0:	07dc      	lsls	r4, r3, #31
 80075b2:	d504      	bpl.n	80075be <_vfiprintf_r+0x4e>
 80075b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075b8:	b01d      	add	sp, #116	@ 0x74
 80075ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075be:	89ab      	ldrh	r3, [r5, #12]
 80075c0:	0598      	lsls	r0, r3, #22
 80075c2:	d4f7      	bmi.n	80075b4 <_vfiprintf_r+0x44>
 80075c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075c6:	f7ff fd99 	bl	80070fc <__retarget_lock_release_recursive>
 80075ca:	e7f3      	b.n	80075b4 <_vfiprintf_r+0x44>
 80075cc:	2300      	movs	r3, #0
 80075ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80075d0:	2320      	movs	r3, #32
 80075d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80075da:	2330      	movs	r3, #48	@ 0x30
 80075dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800778c <_vfiprintf_r+0x21c>
 80075e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075e4:	f04f 0901 	mov.w	r9, #1
 80075e8:	4623      	mov	r3, r4
 80075ea:	469a      	mov	sl, r3
 80075ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075f0:	b10a      	cbz	r2, 80075f6 <_vfiprintf_r+0x86>
 80075f2:	2a25      	cmp	r2, #37	@ 0x25
 80075f4:	d1f9      	bne.n	80075ea <_vfiprintf_r+0x7a>
 80075f6:	ebba 0b04 	subs.w	fp, sl, r4
 80075fa:	d00b      	beq.n	8007614 <_vfiprintf_r+0xa4>
 80075fc:	465b      	mov	r3, fp
 80075fe:	4622      	mov	r2, r4
 8007600:	4629      	mov	r1, r5
 8007602:	4630      	mov	r0, r6
 8007604:	f7ff ffa1 	bl	800754a <__sfputs_r>
 8007608:	3001      	adds	r0, #1
 800760a:	f000 80a7 	beq.w	800775c <_vfiprintf_r+0x1ec>
 800760e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007610:	445a      	add	r2, fp
 8007612:	9209      	str	r2, [sp, #36]	@ 0x24
 8007614:	f89a 3000 	ldrb.w	r3, [sl]
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 809f 	beq.w	800775c <_vfiprintf_r+0x1ec>
 800761e:	2300      	movs	r3, #0
 8007620:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007624:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007628:	f10a 0a01 	add.w	sl, sl, #1
 800762c:	9304      	str	r3, [sp, #16]
 800762e:	9307      	str	r3, [sp, #28]
 8007630:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007634:	931a      	str	r3, [sp, #104]	@ 0x68
 8007636:	4654      	mov	r4, sl
 8007638:	2205      	movs	r2, #5
 800763a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800763e:	4853      	ldr	r0, [pc, #332]	@ (800778c <_vfiprintf_r+0x21c>)
 8007640:	f7f8 fdc6 	bl	80001d0 <memchr>
 8007644:	9a04      	ldr	r2, [sp, #16]
 8007646:	b9d8      	cbnz	r0, 8007680 <_vfiprintf_r+0x110>
 8007648:	06d1      	lsls	r1, r2, #27
 800764a:	bf44      	itt	mi
 800764c:	2320      	movmi	r3, #32
 800764e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007652:	0713      	lsls	r3, r2, #28
 8007654:	bf44      	itt	mi
 8007656:	232b      	movmi	r3, #43	@ 0x2b
 8007658:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800765c:	f89a 3000 	ldrb.w	r3, [sl]
 8007660:	2b2a      	cmp	r3, #42	@ 0x2a
 8007662:	d015      	beq.n	8007690 <_vfiprintf_r+0x120>
 8007664:	9a07      	ldr	r2, [sp, #28]
 8007666:	4654      	mov	r4, sl
 8007668:	2000      	movs	r0, #0
 800766a:	f04f 0c0a 	mov.w	ip, #10
 800766e:	4621      	mov	r1, r4
 8007670:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007674:	3b30      	subs	r3, #48	@ 0x30
 8007676:	2b09      	cmp	r3, #9
 8007678:	d94b      	bls.n	8007712 <_vfiprintf_r+0x1a2>
 800767a:	b1b0      	cbz	r0, 80076aa <_vfiprintf_r+0x13a>
 800767c:	9207      	str	r2, [sp, #28]
 800767e:	e014      	b.n	80076aa <_vfiprintf_r+0x13a>
 8007680:	eba0 0308 	sub.w	r3, r0, r8
 8007684:	fa09 f303 	lsl.w	r3, r9, r3
 8007688:	4313      	orrs	r3, r2
 800768a:	9304      	str	r3, [sp, #16]
 800768c:	46a2      	mov	sl, r4
 800768e:	e7d2      	b.n	8007636 <_vfiprintf_r+0xc6>
 8007690:	9b03      	ldr	r3, [sp, #12]
 8007692:	1d19      	adds	r1, r3, #4
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	9103      	str	r1, [sp, #12]
 8007698:	2b00      	cmp	r3, #0
 800769a:	bfbb      	ittet	lt
 800769c:	425b      	neglt	r3, r3
 800769e:	f042 0202 	orrlt.w	r2, r2, #2
 80076a2:	9307      	strge	r3, [sp, #28]
 80076a4:	9307      	strlt	r3, [sp, #28]
 80076a6:	bfb8      	it	lt
 80076a8:	9204      	strlt	r2, [sp, #16]
 80076aa:	7823      	ldrb	r3, [r4, #0]
 80076ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80076ae:	d10a      	bne.n	80076c6 <_vfiprintf_r+0x156>
 80076b0:	7863      	ldrb	r3, [r4, #1]
 80076b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80076b4:	d132      	bne.n	800771c <_vfiprintf_r+0x1ac>
 80076b6:	9b03      	ldr	r3, [sp, #12]
 80076b8:	1d1a      	adds	r2, r3, #4
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	9203      	str	r2, [sp, #12]
 80076be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076c2:	3402      	adds	r4, #2
 80076c4:	9305      	str	r3, [sp, #20]
 80076c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800779c <_vfiprintf_r+0x22c>
 80076ca:	7821      	ldrb	r1, [r4, #0]
 80076cc:	2203      	movs	r2, #3
 80076ce:	4650      	mov	r0, sl
 80076d0:	f7f8 fd7e 	bl	80001d0 <memchr>
 80076d4:	b138      	cbz	r0, 80076e6 <_vfiprintf_r+0x176>
 80076d6:	9b04      	ldr	r3, [sp, #16]
 80076d8:	eba0 000a 	sub.w	r0, r0, sl
 80076dc:	2240      	movs	r2, #64	@ 0x40
 80076de:	4082      	lsls	r2, r0
 80076e0:	4313      	orrs	r3, r2
 80076e2:	3401      	adds	r4, #1
 80076e4:	9304      	str	r3, [sp, #16]
 80076e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ea:	4829      	ldr	r0, [pc, #164]	@ (8007790 <_vfiprintf_r+0x220>)
 80076ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076f0:	2206      	movs	r2, #6
 80076f2:	f7f8 fd6d 	bl	80001d0 <memchr>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	d03f      	beq.n	800777a <_vfiprintf_r+0x20a>
 80076fa:	4b26      	ldr	r3, [pc, #152]	@ (8007794 <_vfiprintf_r+0x224>)
 80076fc:	bb1b      	cbnz	r3, 8007746 <_vfiprintf_r+0x1d6>
 80076fe:	9b03      	ldr	r3, [sp, #12]
 8007700:	3307      	adds	r3, #7
 8007702:	f023 0307 	bic.w	r3, r3, #7
 8007706:	3308      	adds	r3, #8
 8007708:	9303      	str	r3, [sp, #12]
 800770a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800770c:	443b      	add	r3, r7
 800770e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007710:	e76a      	b.n	80075e8 <_vfiprintf_r+0x78>
 8007712:	fb0c 3202 	mla	r2, ip, r2, r3
 8007716:	460c      	mov	r4, r1
 8007718:	2001      	movs	r0, #1
 800771a:	e7a8      	b.n	800766e <_vfiprintf_r+0xfe>
 800771c:	2300      	movs	r3, #0
 800771e:	3401      	adds	r4, #1
 8007720:	9305      	str	r3, [sp, #20]
 8007722:	4619      	mov	r1, r3
 8007724:	f04f 0c0a 	mov.w	ip, #10
 8007728:	4620      	mov	r0, r4
 800772a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800772e:	3a30      	subs	r2, #48	@ 0x30
 8007730:	2a09      	cmp	r2, #9
 8007732:	d903      	bls.n	800773c <_vfiprintf_r+0x1cc>
 8007734:	2b00      	cmp	r3, #0
 8007736:	d0c6      	beq.n	80076c6 <_vfiprintf_r+0x156>
 8007738:	9105      	str	r1, [sp, #20]
 800773a:	e7c4      	b.n	80076c6 <_vfiprintf_r+0x156>
 800773c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007740:	4604      	mov	r4, r0
 8007742:	2301      	movs	r3, #1
 8007744:	e7f0      	b.n	8007728 <_vfiprintf_r+0x1b8>
 8007746:	ab03      	add	r3, sp, #12
 8007748:	9300      	str	r3, [sp, #0]
 800774a:	462a      	mov	r2, r5
 800774c:	4b12      	ldr	r3, [pc, #72]	@ (8007798 <_vfiprintf_r+0x228>)
 800774e:	a904      	add	r1, sp, #16
 8007750:	4630      	mov	r0, r6
 8007752:	f3af 8000 	nop.w
 8007756:	4607      	mov	r7, r0
 8007758:	1c78      	adds	r0, r7, #1
 800775a:	d1d6      	bne.n	800770a <_vfiprintf_r+0x19a>
 800775c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800775e:	07d9      	lsls	r1, r3, #31
 8007760:	d405      	bmi.n	800776e <_vfiprintf_r+0x1fe>
 8007762:	89ab      	ldrh	r3, [r5, #12]
 8007764:	059a      	lsls	r2, r3, #22
 8007766:	d402      	bmi.n	800776e <_vfiprintf_r+0x1fe>
 8007768:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800776a:	f7ff fcc7 	bl	80070fc <__retarget_lock_release_recursive>
 800776e:	89ab      	ldrh	r3, [r5, #12]
 8007770:	065b      	lsls	r3, r3, #25
 8007772:	f53f af1f 	bmi.w	80075b4 <_vfiprintf_r+0x44>
 8007776:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007778:	e71e      	b.n	80075b8 <_vfiprintf_r+0x48>
 800777a:	ab03      	add	r3, sp, #12
 800777c:	9300      	str	r3, [sp, #0]
 800777e:	462a      	mov	r2, r5
 8007780:	4b05      	ldr	r3, [pc, #20]	@ (8007798 <_vfiprintf_r+0x228>)
 8007782:	a904      	add	r1, sp, #16
 8007784:	4630      	mov	r0, r6
 8007786:	f000 f91b 	bl	80079c0 <_printf_i>
 800778a:	e7e4      	b.n	8007756 <_vfiprintf_r+0x1e6>
 800778c:	08008495 	.word	0x08008495
 8007790:	0800849f 	.word	0x0800849f
 8007794:	00000000 	.word	0x00000000
 8007798:	0800754b 	.word	0x0800754b
 800779c:	0800849b 	.word	0x0800849b

080077a0 <sbrk_aligned>:
 80077a0:	b570      	push	{r4, r5, r6, lr}
 80077a2:	4e0f      	ldr	r6, [pc, #60]	@ (80077e0 <sbrk_aligned+0x40>)
 80077a4:	460c      	mov	r4, r1
 80077a6:	6831      	ldr	r1, [r6, #0]
 80077a8:	4605      	mov	r5, r0
 80077aa:	b911      	cbnz	r1, 80077b2 <sbrk_aligned+0x12>
 80077ac:	f000 fc94 	bl	80080d8 <_sbrk_r>
 80077b0:	6030      	str	r0, [r6, #0]
 80077b2:	4621      	mov	r1, r4
 80077b4:	4628      	mov	r0, r5
 80077b6:	f000 fc8f 	bl	80080d8 <_sbrk_r>
 80077ba:	1c43      	adds	r3, r0, #1
 80077bc:	d103      	bne.n	80077c6 <sbrk_aligned+0x26>
 80077be:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80077c2:	4620      	mov	r0, r4
 80077c4:	bd70      	pop	{r4, r5, r6, pc}
 80077c6:	1cc4      	adds	r4, r0, #3
 80077c8:	f024 0403 	bic.w	r4, r4, #3
 80077cc:	42a0      	cmp	r0, r4
 80077ce:	d0f8      	beq.n	80077c2 <sbrk_aligned+0x22>
 80077d0:	1a21      	subs	r1, r4, r0
 80077d2:	4628      	mov	r0, r5
 80077d4:	f000 fc80 	bl	80080d8 <_sbrk_r>
 80077d8:	3001      	adds	r0, #1
 80077da:	d1f2      	bne.n	80077c2 <sbrk_aligned+0x22>
 80077dc:	e7ef      	b.n	80077be <sbrk_aligned+0x1e>
 80077de:	bf00      	nop
 80077e0:	20007fac 	.word	0x20007fac

080077e4 <_malloc_r>:
 80077e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077e8:	1ccd      	adds	r5, r1, #3
 80077ea:	f025 0503 	bic.w	r5, r5, #3
 80077ee:	3508      	adds	r5, #8
 80077f0:	2d0c      	cmp	r5, #12
 80077f2:	bf38      	it	cc
 80077f4:	250c      	movcc	r5, #12
 80077f6:	2d00      	cmp	r5, #0
 80077f8:	4606      	mov	r6, r0
 80077fa:	db01      	blt.n	8007800 <_malloc_r+0x1c>
 80077fc:	42a9      	cmp	r1, r5
 80077fe:	d904      	bls.n	800780a <_malloc_r+0x26>
 8007800:	230c      	movs	r3, #12
 8007802:	6033      	str	r3, [r6, #0]
 8007804:	2000      	movs	r0, #0
 8007806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800780a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078e0 <_malloc_r+0xfc>
 800780e:	f000 faa1 	bl	8007d54 <__malloc_lock>
 8007812:	f8d8 3000 	ldr.w	r3, [r8]
 8007816:	461c      	mov	r4, r3
 8007818:	bb44      	cbnz	r4, 800786c <_malloc_r+0x88>
 800781a:	4629      	mov	r1, r5
 800781c:	4630      	mov	r0, r6
 800781e:	f7ff ffbf 	bl	80077a0 <sbrk_aligned>
 8007822:	1c43      	adds	r3, r0, #1
 8007824:	4604      	mov	r4, r0
 8007826:	d158      	bne.n	80078da <_malloc_r+0xf6>
 8007828:	f8d8 4000 	ldr.w	r4, [r8]
 800782c:	4627      	mov	r7, r4
 800782e:	2f00      	cmp	r7, #0
 8007830:	d143      	bne.n	80078ba <_malloc_r+0xd6>
 8007832:	2c00      	cmp	r4, #0
 8007834:	d04b      	beq.n	80078ce <_malloc_r+0xea>
 8007836:	6823      	ldr	r3, [r4, #0]
 8007838:	4639      	mov	r1, r7
 800783a:	4630      	mov	r0, r6
 800783c:	eb04 0903 	add.w	r9, r4, r3
 8007840:	f000 fc4a 	bl	80080d8 <_sbrk_r>
 8007844:	4581      	cmp	r9, r0
 8007846:	d142      	bne.n	80078ce <_malloc_r+0xea>
 8007848:	6821      	ldr	r1, [r4, #0]
 800784a:	1a6d      	subs	r5, r5, r1
 800784c:	4629      	mov	r1, r5
 800784e:	4630      	mov	r0, r6
 8007850:	f7ff ffa6 	bl	80077a0 <sbrk_aligned>
 8007854:	3001      	adds	r0, #1
 8007856:	d03a      	beq.n	80078ce <_malloc_r+0xea>
 8007858:	6823      	ldr	r3, [r4, #0]
 800785a:	442b      	add	r3, r5
 800785c:	6023      	str	r3, [r4, #0]
 800785e:	f8d8 3000 	ldr.w	r3, [r8]
 8007862:	685a      	ldr	r2, [r3, #4]
 8007864:	bb62      	cbnz	r2, 80078c0 <_malloc_r+0xdc>
 8007866:	f8c8 7000 	str.w	r7, [r8]
 800786a:	e00f      	b.n	800788c <_malloc_r+0xa8>
 800786c:	6822      	ldr	r2, [r4, #0]
 800786e:	1b52      	subs	r2, r2, r5
 8007870:	d420      	bmi.n	80078b4 <_malloc_r+0xd0>
 8007872:	2a0b      	cmp	r2, #11
 8007874:	d917      	bls.n	80078a6 <_malloc_r+0xc2>
 8007876:	1961      	adds	r1, r4, r5
 8007878:	42a3      	cmp	r3, r4
 800787a:	6025      	str	r5, [r4, #0]
 800787c:	bf18      	it	ne
 800787e:	6059      	strne	r1, [r3, #4]
 8007880:	6863      	ldr	r3, [r4, #4]
 8007882:	bf08      	it	eq
 8007884:	f8c8 1000 	streq.w	r1, [r8]
 8007888:	5162      	str	r2, [r4, r5]
 800788a:	604b      	str	r3, [r1, #4]
 800788c:	4630      	mov	r0, r6
 800788e:	f000 fa67 	bl	8007d60 <__malloc_unlock>
 8007892:	f104 000b 	add.w	r0, r4, #11
 8007896:	1d23      	adds	r3, r4, #4
 8007898:	f020 0007 	bic.w	r0, r0, #7
 800789c:	1ac2      	subs	r2, r0, r3
 800789e:	bf1c      	itt	ne
 80078a0:	1a1b      	subne	r3, r3, r0
 80078a2:	50a3      	strne	r3, [r4, r2]
 80078a4:	e7af      	b.n	8007806 <_malloc_r+0x22>
 80078a6:	6862      	ldr	r2, [r4, #4]
 80078a8:	42a3      	cmp	r3, r4
 80078aa:	bf0c      	ite	eq
 80078ac:	f8c8 2000 	streq.w	r2, [r8]
 80078b0:	605a      	strne	r2, [r3, #4]
 80078b2:	e7eb      	b.n	800788c <_malloc_r+0xa8>
 80078b4:	4623      	mov	r3, r4
 80078b6:	6864      	ldr	r4, [r4, #4]
 80078b8:	e7ae      	b.n	8007818 <_malloc_r+0x34>
 80078ba:	463c      	mov	r4, r7
 80078bc:	687f      	ldr	r7, [r7, #4]
 80078be:	e7b6      	b.n	800782e <_malloc_r+0x4a>
 80078c0:	461a      	mov	r2, r3
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	42a3      	cmp	r3, r4
 80078c6:	d1fb      	bne.n	80078c0 <_malloc_r+0xdc>
 80078c8:	2300      	movs	r3, #0
 80078ca:	6053      	str	r3, [r2, #4]
 80078cc:	e7de      	b.n	800788c <_malloc_r+0xa8>
 80078ce:	230c      	movs	r3, #12
 80078d0:	6033      	str	r3, [r6, #0]
 80078d2:	4630      	mov	r0, r6
 80078d4:	f000 fa44 	bl	8007d60 <__malloc_unlock>
 80078d8:	e794      	b.n	8007804 <_malloc_r+0x20>
 80078da:	6005      	str	r5, [r0, #0]
 80078dc:	e7d6      	b.n	800788c <_malloc_r+0xa8>
 80078de:	bf00      	nop
 80078e0:	20007fb0 	.word	0x20007fb0

080078e4 <_printf_common>:
 80078e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078e8:	4616      	mov	r6, r2
 80078ea:	4698      	mov	r8, r3
 80078ec:	688a      	ldr	r2, [r1, #8]
 80078ee:	690b      	ldr	r3, [r1, #16]
 80078f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078f4:	4293      	cmp	r3, r2
 80078f6:	bfb8      	it	lt
 80078f8:	4613      	movlt	r3, r2
 80078fa:	6033      	str	r3, [r6, #0]
 80078fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007900:	4607      	mov	r7, r0
 8007902:	460c      	mov	r4, r1
 8007904:	b10a      	cbz	r2, 800790a <_printf_common+0x26>
 8007906:	3301      	adds	r3, #1
 8007908:	6033      	str	r3, [r6, #0]
 800790a:	6823      	ldr	r3, [r4, #0]
 800790c:	0699      	lsls	r1, r3, #26
 800790e:	bf42      	ittt	mi
 8007910:	6833      	ldrmi	r3, [r6, #0]
 8007912:	3302      	addmi	r3, #2
 8007914:	6033      	strmi	r3, [r6, #0]
 8007916:	6825      	ldr	r5, [r4, #0]
 8007918:	f015 0506 	ands.w	r5, r5, #6
 800791c:	d106      	bne.n	800792c <_printf_common+0x48>
 800791e:	f104 0a19 	add.w	sl, r4, #25
 8007922:	68e3      	ldr	r3, [r4, #12]
 8007924:	6832      	ldr	r2, [r6, #0]
 8007926:	1a9b      	subs	r3, r3, r2
 8007928:	42ab      	cmp	r3, r5
 800792a:	dc26      	bgt.n	800797a <_printf_common+0x96>
 800792c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007930:	6822      	ldr	r2, [r4, #0]
 8007932:	3b00      	subs	r3, #0
 8007934:	bf18      	it	ne
 8007936:	2301      	movne	r3, #1
 8007938:	0692      	lsls	r2, r2, #26
 800793a:	d42b      	bmi.n	8007994 <_printf_common+0xb0>
 800793c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007940:	4641      	mov	r1, r8
 8007942:	4638      	mov	r0, r7
 8007944:	47c8      	blx	r9
 8007946:	3001      	adds	r0, #1
 8007948:	d01e      	beq.n	8007988 <_printf_common+0xa4>
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	6922      	ldr	r2, [r4, #16]
 800794e:	f003 0306 	and.w	r3, r3, #6
 8007952:	2b04      	cmp	r3, #4
 8007954:	bf02      	ittt	eq
 8007956:	68e5      	ldreq	r5, [r4, #12]
 8007958:	6833      	ldreq	r3, [r6, #0]
 800795a:	1aed      	subeq	r5, r5, r3
 800795c:	68a3      	ldr	r3, [r4, #8]
 800795e:	bf0c      	ite	eq
 8007960:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007964:	2500      	movne	r5, #0
 8007966:	4293      	cmp	r3, r2
 8007968:	bfc4      	itt	gt
 800796a:	1a9b      	subgt	r3, r3, r2
 800796c:	18ed      	addgt	r5, r5, r3
 800796e:	2600      	movs	r6, #0
 8007970:	341a      	adds	r4, #26
 8007972:	42b5      	cmp	r5, r6
 8007974:	d11a      	bne.n	80079ac <_printf_common+0xc8>
 8007976:	2000      	movs	r0, #0
 8007978:	e008      	b.n	800798c <_printf_common+0xa8>
 800797a:	2301      	movs	r3, #1
 800797c:	4652      	mov	r2, sl
 800797e:	4641      	mov	r1, r8
 8007980:	4638      	mov	r0, r7
 8007982:	47c8      	blx	r9
 8007984:	3001      	adds	r0, #1
 8007986:	d103      	bne.n	8007990 <_printf_common+0xac>
 8007988:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800798c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007990:	3501      	adds	r5, #1
 8007992:	e7c6      	b.n	8007922 <_printf_common+0x3e>
 8007994:	18e1      	adds	r1, r4, r3
 8007996:	1c5a      	adds	r2, r3, #1
 8007998:	2030      	movs	r0, #48	@ 0x30
 800799a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800799e:	4422      	add	r2, r4
 80079a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079a8:	3302      	adds	r3, #2
 80079aa:	e7c7      	b.n	800793c <_printf_common+0x58>
 80079ac:	2301      	movs	r3, #1
 80079ae:	4622      	mov	r2, r4
 80079b0:	4641      	mov	r1, r8
 80079b2:	4638      	mov	r0, r7
 80079b4:	47c8      	blx	r9
 80079b6:	3001      	adds	r0, #1
 80079b8:	d0e6      	beq.n	8007988 <_printf_common+0xa4>
 80079ba:	3601      	adds	r6, #1
 80079bc:	e7d9      	b.n	8007972 <_printf_common+0x8e>
	...

080079c0 <_printf_i>:
 80079c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079c4:	7e0f      	ldrb	r7, [r1, #24]
 80079c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079c8:	2f78      	cmp	r7, #120	@ 0x78
 80079ca:	4691      	mov	r9, r2
 80079cc:	4680      	mov	r8, r0
 80079ce:	460c      	mov	r4, r1
 80079d0:	469a      	mov	sl, r3
 80079d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079d6:	d807      	bhi.n	80079e8 <_printf_i+0x28>
 80079d8:	2f62      	cmp	r7, #98	@ 0x62
 80079da:	d80a      	bhi.n	80079f2 <_printf_i+0x32>
 80079dc:	2f00      	cmp	r7, #0
 80079de:	f000 80d1 	beq.w	8007b84 <_printf_i+0x1c4>
 80079e2:	2f58      	cmp	r7, #88	@ 0x58
 80079e4:	f000 80b8 	beq.w	8007b58 <_printf_i+0x198>
 80079e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80079f0:	e03a      	b.n	8007a68 <_printf_i+0xa8>
 80079f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80079f6:	2b15      	cmp	r3, #21
 80079f8:	d8f6      	bhi.n	80079e8 <_printf_i+0x28>
 80079fa:	a101      	add	r1, pc, #4	@ (adr r1, 8007a00 <_printf_i+0x40>)
 80079fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a00:	08007a59 	.word	0x08007a59
 8007a04:	08007a6d 	.word	0x08007a6d
 8007a08:	080079e9 	.word	0x080079e9
 8007a0c:	080079e9 	.word	0x080079e9
 8007a10:	080079e9 	.word	0x080079e9
 8007a14:	080079e9 	.word	0x080079e9
 8007a18:	08007a6d 	.word	0x08007a6d
 8007a1c:	080079e9 	.word	0x080079e9
 8007a20:	080079e9 	.word	0x080079e9
 8007a24:	080079e9 	.word	0x080079e9
 8007a28:	080079e9 	.word	0x080079e9
 8007a2c:	08007b6b 	.word	0x08007b6b
 8007a30:	08007a97 	.word	0x08007a97
 8007a34:	08007b25 	.word	0x08007b25
 8007a38:	080079e9 	.word	0x080079e9
 8007a3c:	080079e9 	.word	0x080079e9
 8007a40:	08007b8d 	.word	0x08007b8d
 8007a44:	080079e9 	.word	0x080079e9
 8007a48:	08007a97 	.word	0x08007a97
 8007a4c:	080079e9 	.word	0x080079e9
 8007a50:	080079e9 	.word	0x080079e9
 8007a54:	08007b2d 	.word	0x08007b2d
 8007a58:	6833      	ldr	r3, [r6, #0]
 8007a5a:	1d1a      	adds	r2, r3, #4
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	6032      	str	r2, [r6, #0]
 8007a60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e09c      	b.n	8007ba6 <_printf_i+0x1e6>
 8007a6c:	6833      	ldr	r3, [r6, #0]
 8007a6e:	6820      	ldr	r0, [r4, #0]
 8007a70:	1d19      	adds	r1, r3, #4
 8007a72:	6031      	str	r1, [r6, #0]
 8007a74:	0606      	lsls	r6, r0, #24
 8007a76:	d501      	bpl.n	8007a7c <_printf_i+0xbc>
 8007a78:	681d      	ldr	r5, [r3, #0]
 8007a7a:	e003      	b.n	8007a84 <_printf_i+0xc4>
 8007a7c:	0645      	lsls	r5, r0, #25
 8007a7e:	d5fb      	bpl.n	8007a78 <_printf_i+0xb8>
 8007a80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a84:	2d00      	cmp	r5, #0
 8007a86:	da03      	bge.n	8007a90 <_printf_i+0xd0>
 8007a88:	232d      	movs	r3, #45	@ 0x2d
 8007a8a:	426d      	negs	r5, r5
 8007a8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a90:	4858      	ldr	r0, [pc, #352]	@ (8007bf4 <_printf_i+0x234>)
 8007a92:	230a      	movs	r3, #10
 8007a94:	e011      	b.n	8007aba <_printf_i+0xfa>
 8007a96:	6821      	ldr	r1, [r4, #0]
 8007a98:	6833      	ldr	r3, [r6, #0]
 8007a9a:	0608      	lsls	r0, r1, #24
 8007a9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007aa0:	d402      	bmi.n	8007aa8 <_printf_i+0xe8>
 8007aa2:	0649      	lsls	r1, r1, #25
 8007aa4:	bf48      	it	mi
 8007aa6:	b2ad      	uxthmi	r5, r5
 8007aa8:	2f6f      	cmp	r7, #111	@ 0x6f
 8007aaa:	4852      	ldr	r0, [pc, #328]	@ (8007bf4 <_printf_i+0x234>)
 8007aac:	6033      	str	r3, [r6, #0]
 8007aae:	bf14      	ite	ne
 8007ab0:	230a      	movne	r3, #10
 8007ab2:	2308      	moveq	r3, #8
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007aba:	6866      	ldr	r6, [r4, #4]
 8007abc:	60a6      	str	r6, [r4, #8]
 8007abe:	2e00      	cmp	r6, #0
 8007ac0:	db05      	blt.n	8007ace <_printf_i+0x10e>
 8007ac2:	6821      	ldr	r1, [r4, #0]
 8007ac4:	432e      	orrs	r6, r5
 8007ac6:	f021 0104 	bic.w	r1, r1, #4
 8007aca:	6021      	str	r1, [r4, #0]
 8007acc:	d04b      	beq.n	8007b66 <_printf_i+0x1a6>
 8007ace:	4616      	mov	r6, r2
 8007ad0:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ad4:	fb03 5711 	mls	r7, r3, r1, r5
 8007ad8:	5dc7      	ldrb	r7, [r0, r7]
 8007ada:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ade:	462f      	mov	r7, r5
 8007ae0:	42bb      	cmp	r3, r7
 8007ae2:	460d      	mov	r5, r1
 8007ae4:	d9f4      	bls.n	8007ad0 <_printf_i+0x110>
 8007ae6:	2b08      	cmp	r3, #8
 8007ae8:	d10b      	bne.n	8007b02 <_printf_i+0x142>
 8007aea:	6823      	ldr	r3, [r4, #0]
 8007aec:	07df      	lsls	r7, r3, #31
 8007aee:	d508      	bpl.n	8007b02 <_printf_i+0x142>
 8007af0:	6923      	ldr	r3, [r4, #16]
 8007af2:	6861      	ldr	r1, [r4, #4]
 8007af4:	4299      	cmp	r1, r3
 8007af6:	bfde      	ittt	le
 8007af8:	2330      	movle	r3, #48	@ 0x30
 8007afa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007afe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007b02:	1b92      	subs	r2, r2, r6
 8007b04:	6122      	str	r2, [r4, #16]
 8007b06:	f8cd a000 	str.w	sl, [sp]
 8007b0a:	464b      	mov	r3, r9
 8007b0c:	aa03      	add	r2, sp, #12
 8007b0e:	4621      	mov	r1, r4
 8007b10:	4640      	mov	r0, r8
 8007b12:	f7ff fee7 	bl	80078e4 <_printf_common>
 8007b16:	3001      	adds	r0, #1
 8007b18:	d14a      	bne.n	8007bb0 <_printf_i+0x1f0>
 8007b1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b1e:	b004      	add	sp, #16
 8007b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b24:	6823      	ldr	r3, [r4, #0]
 8007b26:	f043 0320 	orr.w	r3, r3, #32
 8007b2a:	6023      	str	r3, [r4, #0]
 8007b2c:	4832      	ldr	r0, [pc, #200]	@ (8007bf8 <_printf_i+0x238>)
 8007b2e:	2778      	movs	r7, #120	@ 0x78
 8007b30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b34:	6823      	ldr	r3, [r4, #0]
 8007b36:	6831      	ldr	r1, [r6, #0]
 8007b38:	061f      	lsls	r7, r3, #24
 8007b3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b3e:	d402      	bmi.n	8007b46 <_printf_i+0x186>
 8007b40:	065f      	lsls	r7, r3, #25
 8007b42:	bf48      	it	mi
 8007b44:	b2ad      	uxthmi	r5, r5
 8007b46:	6031      	str	r1, [r6, #0]
 8007b48:	07d9      	lsls	r1, r3, #31
 8007b4a:	bf44      	itt	mi
 8007b4c:	f043 0320 	orrmi.w	r3, r3, #32
 8007b50:	6023      	strmi	r3, [r4, #0]
 8007b52:	b11d      	cbz	r5, 8007b5c <_printf_i+0x19c>
 8007b54:	2310      	movs	r3, #16
 8007b56:	e7ad      	b.n	8007ab4 <_printf_i+0xf4>
 8007b58:	4826      	ldr	r0, [pc, #152]	@ (8007bf4 <_printf_i+0x234>)
 8007b5a:	e7e9      	b.n	8007b30 <_printf_i+0x170>
 8007b5c:	6823      	ldr	r3, [r4, #0]
 8007b5e:	f023 0320 	bic.w	r3, r3, #32
 8007b62:	6023      	str	r3, [r4, #0]
 8007b64:	e7f6      	b.n	8007b54 <_printf_i+0x194>
 8007b66:	4616      	mov	r6, r2
 8007b68:	e7bd      	b.n	8007ae6 <_printf_i+0x126>
 8007b6a:	6833      	ldr	r3, [r6, #0]
 8007b6c:	6825      	ldr	r5, [r4, #0]
 8007b6e:	6961      	ldr	r1, [r4, #20]
 8007b70:	1d18      	adds	r0, r3, #4
 8007b72:	6030      	str	r0, [r6, #0]
 8007b74:	062e      	lsls	r6, r5, #24
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	d501      	bpl.n	8007b7e <_printf_i+0x1be>
 8007b7a:	6019      	str	r1, [r3, #0]
 8007b7c:	e002      	b.n	8007b84 <_printf_i+0x1c4>
 8007b7e:	0668      	lsls	r0, r5, #25
 8007b80:	d5fb      	bpl.n	8007b7a <_printf_i+0x1ba>
 8007b82:	8019      	strh	r1, [r3, #0]
 8007b84:	2300      	movs	r3, #0
 8007b86:	6123      	str	r3, [r4, #16]
 8007b88:	4616      	mov	r6, r2
 8007b8a:	e7bc      	b.n	8007b06 <_printf_i+0x146>
 8007b8c:	6833      	ldr	r3, [r6, #0]
 8007b8e:	1d1a      	adds	r2, r3, #4
 8007b90:	6032      	str	r2, [r6, #0]
 8007b92:	681e      	ldr	r6, [r3, #0]
 8007b94:	6862      	ldr	r2, [r4, #4]
 8007b96:	2100      	movs	r1, #0
 8007b98:	4630      	mov	r0, r6
 8007b9a:	f7f8 fb19 	bl	80001d0 <memchr>
 8007b9e:	b108      	cbz	r0, 8007ba4 <_printf_i+0x1e4>
 8007ba0:	1b80      	subs	r0, r0, r6
 8007ba2:	6060      	str	r0, [r4, #4]
 8007ba4:	6863      	ldr	r3, [r4, #4]
 8007ba6:	6123      	str	r3, [r4, #16]
 8007ba8:	2300      	movs	r3, #0
 8007baa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bae:	e7aa      	b.n	8007b06 <_printf_i+0x146>
 8007bb0:	6923      	ldr	r3, [r4, #16]
 8007bb2:	4632      	mov	r2, r6
 8007bb4:	4649      	mov	r1, r9
 8007bb6:	4640      	mov	r0, r8
 8007bb8:	47d0      	blx	sl
 8007bba:	3001      	adds	r0, #1
 8007bbc:	d0ad      	beq.n	8007b1a <_printf_i+0x15a>
 8007bbe:	6823      	ldr	r3, [r4, #0]
 8007bc0:	079b      	lsls	r3, r3, #30
 8007bc2:	d413      	bmi.n	8007bec <_printf_i+0x22c>
 8007bc4:	68e0      	ldr	r0, [r4, #12]
 8007bc6:	9b03      	ldr	r3, [sp, #12]
 8007bc8:	4298      	cmp	r0, r3
 8007bca:	bfb8      	it	lt
 8007bcc:	4618      	movlt	r0, r3
 8007bce:	e7a6      	b.n	8007b1e <_printf_i+0x15e>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	4632      	mov	r2, r6
 8007bd4:	4649      	mov	r1, r9
 8007bd6:	4640      	mov	r0, r8
 8007bd8:	47d0      	blx	sl
 8007bda:	3001      	adds	r0, #1
 8007bdc:	d09d      	beq.n	8007b1a <_printf_i+0x15a>
 8007bde:	3501      	adds	r5, #1
 8007be0:	68e3      	ldr	r3, [r4, #12]
 8007be2:	9903      	ldr	r1, [sp, #12]
 8007be4:	1a5b      	subs	r3, r3, r1
 8007be6:	42ab      	cmp	r3, r5
 8007be8:	dcf2      	bgt.n	8007bd0 <_printf_i+0x210>
 8007bea:	e7eb      	b.n	8007bc4 <_printf_i+0x204>
 8007bec:	2500      	movs	r5, #0
 8007bee:	f104 0619 	add.w	r6, r4, #25
 8007bf2:	e7f5      	b.n	8007be0 <_printf_i+0x220>
 8007bf4:	080084a6 	.word	0x080084a6
 8007bf8:	080084b7 	.word	0x080084b7

08007bfc <__sflush_r>:
 8007bfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c04:	0716      	lsls	r6, r2, #28
 8007c06:	4605      	mov	r5, r0
 8007c08:	460c      	mov	r4, r1
 8007c0a:	d454      	bmi.n	8007cb6 <__sflush_r+0xba>
 8007c0c:	684b      	ldr	r3, [r1, #4]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	dc02      	bgt.n	8007c18 <__sflush_r+0x1c>
 8007c12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	dd48      	ble.n	8007caa <__sflush_r+0xae>
 8007c18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c1a:	2e00      	cmp	r6, #0
 8007c1c:	d045      	beq.n	8007caa <__sflush_r+0xae>
 8007c1e:	2300      	movs	r3, #0
 8007c20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c24:	682f      	ldr	r7, [r5, #0]
 8007c26:	6a21      	ldr	r1, [r4, #32]
 8007c28:	602b      	str	r3, [r5, #0]
 8007c2a:	d030      	beq.n	8007c8e <__sflush_r+0x92>
 8007c2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c2e:	89a3      	ldrh	r3, [r4, #12]
 8007c30:	0759      	lsls	r1, r3, #29
 8007c32:	d505      	bpl.n	8007c40 <__sflush_r+0x44>
 8007c34:	6863      	ldr	r3, [r4, #4]
 8007c36:	1ad2      	subs	r2, r2, r3
 8007c38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c3a:	b10b      	cbz	r3, 8007c40 <__sflush_r+0x44>
 8007c3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c3e:	1ad2      	subs	r2, r2, r3
 8007c40:	2300      	movs	r3, #0
 8007c42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c44:	6a21      	ldr	r1, [r4, #32]
 8007c46:	4628      	mov	r0, r5
 8007c48:	47b0      	blx	r6
 8007c4a:	1c43      	adds	r3, r0, #1
 8007c4c:	89a3      	ldrh	r3, [r4, #12]
 8007c4e:	d106      	bne.n	8007c5e <__sflush_r+0x62>
 8007c50:	6829      	ldr	r1, [r5, #0]
 8007c52:	291d      	cmp	r1, #29
 8007c54:	d82b      	bhi.n	8007cae <__sflush_r+0xb2>
 8007c56:	4a2a      	ldr	r2, [pc, #168]	@ (8007d00 <__sflush_r+0x104>)
 8007c58:	40ca      	lsrs	r2, r1
 8007c5a:	07d6      	lsls	r6, r2, #31
 8007c5c:	d527      	bpl.n	8007cae <__sflush_r+0xb2>
 8007c5e:	2200      	movs	r2, #0
 8007c60:	6062      	str	r2, [r4, #4]
 8007c62:	04d9      	lsls	r1, r3, #19
 8007c64:	6922      	ldr	r2, [r4, #16]
 8007c66:	6022      	str	r2, [r4, #0]
 8007c68:	d504      	bpl.n	8007c74 <__sflush_r+0x78>
 8007c6a:	1c42      	adds	r2, r0, #1
 8007c6c:	d101      	bne.n	8007c72 <__sflush_r+0x76>
 8007c6e:	682b      	ldr	r3, [r5, #0]
 8007c70:	b903      	cbnz	r3, 8007c74 <__sflush_r+0x78>
 8007c72:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c76:	602f      	str	r7, [r5, #0]
 8007c78:	b1b9      	cbz	r1, 8007caa <__sflush_r+0xae>
 8007c7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c7e:	4299      	cmp	r1, r3
 8007c80:	d002      	beq.n	8007c88 <__sflush_r+0x8c>
 8007c82:	4628      	mov	r0, r5
 8007c84:	f7ff faa8 	bl	80071d8 <_free_r>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c8c:	e00d      	b.n	8007caa <__sflush_r+0xae>
 8007c8e:	2301      	movs	r3, #1
 8007c90:	4628      	mov	r0, r5
 8007c92:	47b0      	blx	r6
 8007c94:	4602      	mov	r2, r0
 8007c96:	1c50      	adds	r0, r2, #1
 8007c98:	d1c9      	bne.n	8007c2e <__sflush_r+0x32>
 8007c9a:	682b      	ldr	r3, [r5, #0]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d0c6      	beq.n	8007c2e <__sflush_r+0x32>
 8007ca0:	2b1d      	cmp	r3, #29
 8007ca2:	d001      	beq.n	8007ca8 <__sflush_r+0xac>
 8007ca4:	2b16      	cmp	r3, #22
 8007ca6:	d11e      	bne.n	8007ce6 <__sflush_r+0xea>
 8007ca8:	602f      	str	r7, [r5, #0]
 8007caa:	2000      	movs	r0, #0
 8007cac:	e022      	b.n	8007cf4 <__sflush_r+0xf8>
 8007cae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cb2:	b21b      	sxth	r3, r3
 8007cb4:	e01b      	b.n	8007cee <__sflush_r+0xf2>
 8007cb6:	690f      	ldr	r7, [r1, #16]
 8007cb8:	2f00      	cmp	r7, #0
 8007cba:	d0f6      	beq.n	8007caa <__sflush_r+0xae>
 8007cbc:	0793      	lsls	r3, r2, #30
 8007cbe:	680e      	ldr	r6, [r1, #0]
 8007cc0:	bf08      	it	eq
 8007cc2:	694b      	ldreq	r3, [r1, #20]
 8007cc4:	600f      	str	r7, [r1, #0]
 8007cc6:	bf18      	it	ne
 8007cc8:	2300      	movne	r3, #0
 8007cca:	eba6 0807 	sub.w	r8, r6, r7
 8007cce:	608b      	str	r3, [r1, #8]
 8007cd0:	f1b8 0f00 	cmp.w	r8, #0
 8007cd4:	dde9      	ble.n	8007caa <__sflush_r+0xae>
 8007cd6:	6a21      	ldr	r1, [r4, #32]
 8007cd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007cda:	4643      	mov	r3, r8
 8007cdc:	463a      	mov	r2, r7
 8007cde:	4628      	mov	r0, r5
 8007ce0:	47b0      	blx	r6
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	dc08      	bgt.n	8007cf8 <__sflush_r+0xfc>
 8007ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cee:	81a3      	strh	r3, [r4, #12]
 8007cf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cf8:	4407      	add	r7, r0
 8007cfa:	eba8 0800 	sub.w	r8, r8, r0
 8007cfe:	e7e7      	b.n	8007cd0 <__sflush_r+0xd4>
 8007d00:	20400001 	.word	0x20400001

08007d04 <_fflush_r>:
 8007d04:	b538      	push	{r3, r4, r5, lr}
 8007d06:	690b      	ldr	r3, [r1, #16]
 8007d08:	4605      	mov	r5, r0
 8007d0a:	460c      	mov	r4, r1
 8007d0c:	b913      	cbnz	r3, 8007d14 <_fflush_r+0x10>
 8007d0e:	2500      	movs	r5, #0
 8007d10:	4628      	mov	r0, r5
 8007d12:	bd38      	pop	{r3, r4, r5, pc}
 8007d14:	b118      	cbz	r0, 8007d1e <_fflush_r+0x1a>
 8007d16:	6a03      	ldr	r3, [r0, #32]
 8007d18:	b90b      	cbnz	r3, 8007d1e <_fflush_r+0x1a>
 8007d1a:	f7ff f891 	bl	8006e40 <__sinit>
 8007d1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d0f3      	beq.n	8007d0e <_fflush_r+0xa>
 8007d26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d28:	07d0      	lsls	r0, r2, #31
 8007d2a:	d404      	bmi.n	8007d36 <_fflush_r+0x32>
 8007d2c:	0599      	lsls	r1, r3, #22
 8007d2e:	d402      	bmi.n	8007d36 <_fflush_r+0x32>
 8007d30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d32:	f7ff f9e2 	bl	80070fa <__retarget_lock_acquire_recursive>
 8007d36:	4628      	mov	r0, r5
 8007d38:	4621      	mov	r1, r4
 8007d3a:	f7ff ff5f 	bl	8007bfc <__sflush_r>
 8007d3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d40:	07da      	lsls	r2, r3, #31
 8007d42:	4605      	mov	r5, r0
 8007d44:	d4e4      	bmi.n	8007d10 <_fflush_r+0xc>
 8007d46:	89a3      	ldrh	r3, [r4, #12]
 8007d48:	059b      	lsls	r3, r3, #22
 8007d4a:	d4e1      	bmi.n	8007d10 <_fflush_r+0xc>
 8007d4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d4e:	f7ff f9d5 	bl	80070fc <__retarget_lock_release_recursive>
 8007d52:	e7dd      	b.n	8007d10 <_fflush_r+0xc>

08007d54 <__malloc_lock>:
 8007d54:	4801      	ldr	r0, [pc, #4]	@ (8007d5c <__malloc_lock+0x8>)
 8007d56:	f7ff b9d0 	b.w	80070fa <__retarget_lock_acquire_recursive>
 8007d5a:	bf00      	nop
 8007d5c:	20007fa4 	.word	0x20007fa4

08007d60 <__malloc_unlock>:
 8007d60:	4801      	ldr	r0, [pc, #4]	@ (8007d68 <__malloc_unlock+0x8>)
 8007d62:	f7ff b9cb 	b.w	80070fc <__retarget_lock_release_recursive>
 8007d66:	bf00      	nop
 8007d68:	20007fa4 	.word	0x20007fa4

08007d6c <__sread>:
 8007d6c:	b510      	push	{r4, lr}
 8007d6e:	460c      	mov	r4, r1
 8007d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d74:	f000 f99e 	bl	80080b4 <_read_r>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	bfab      	itete	ge
 8007d7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d7e:	89a3      	ldrhlt	r3, [r4, #12]
 8007d80:	181b      	addge	r3, r3, r0
 8007d82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d86:	bfac      	ite	ge
 8007d88:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d8a:	81a3      	strhlt	r3, [r4, #12]
 8007d8c:	bd10      	pop	{r4, pc}

08007d8e <__swrite>:
 8007d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d92:	461f      	mov	r7, r3
 8007d94:	898b      	ldrh	r3, [r1, #12]
 8007d96:	05db      	lsls	r3, r3, #23
 8007d98:	4605      	mov	r5, r0
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	4616      	mov	r6, r2
 8007d9e:	d505      	bpl.n	8007dac <__swrite+0x1e>
 8007da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da4:	2302      	movs	r3, #2
 8007da6:	2200      	movs	r2, #0
 8007da8:	f000 f972 	bl	8008090 <_lseek_r>
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007db2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007db6:	81a3      	strh	r3, [r4, #12]
 8007db8:	4632      	mov	r2, r6
 8007dba:	463b      	mov	r3, r7
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc2:	f000 b999 	b.w	80080f8 <_write_r>

08007dc6 <__sseek>:
 8007dc6:	b510      	push	{r4, lr}
 8007dc8:	460c      	mov	r4, r1
 8007dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dce:	f000 f95f 	bl	8008090 <_lseek_r>
 8007dd2:	1c43      	adds	r3, r0, #1
 8007dd4:	89a3      	ldrh	r3, [r4, #12]
 8007dd6:	bf15      	itete	ne
 8007dd8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007dda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007dde:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007de2:	81a3      	strheq	r3, [r4, #12]
 8007de4:	bf18      	it	ne
 8007de6:	81a3      	strhne	r3, [r4, #12]
 8007de8:	bd10      	pop	{r4, pc}

08007dea <__sclose>:
 8007dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dee:	f000 b995 	b.w	800811c <_close_r>

08007df2 <_realloc_r>:
 8007df2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007df6:	4607      	mov	r7, r0
 8007df8:	4614      	mov	r4, r2
 8007dfa:	460d      	mov	r5, r1
 8007dfc:	b921      	cbnz	r1, 8007e08 <_realloc_r+0x16>
 8007dfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e02:	4611      	mov	r1, r2
 8007e04:	f7ff bcee 	b.w	80077e4 <_malloc_r>
 8007e08:	b92a      	cbnz	r2, 8007e16 <_realloc_r+0x24>
 8007e0a:	f7ff f9e5 	bl	80071d8 <_free_r>
 8007e0e:	4625      	mov	r5, r4
 8007e10:	4628      	mov	r0, r5
 8007e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e16:	f000 f9a3 	bl	8008160 <_malloc_usable_size_r>
 8007e1a:	4284      	cmp	r4, r0
 8007e1c:	4606      	mov	r6, r0
 8007e1e:	d802      	bhi.n	8007e26 <_realloc_r+0x34>
 8007e20:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e24:	d8f4      	bhi.n	8007e10 <_realloc_r+0x1e>
 8007e26:	4621      	mov	r1, r4
 8007e28:	4638      	mov	r0, r7
 8007e2a:	f7ff fcdb 	bl	80077e4 <_malloc_r>
 8007e2e:	4680      	mov	r8, r0
 8007e30:	b908      	cbnz	r0, 8007e36 <_realloc_r+0x44>
 8007e32:	4645      	mov	r5, r8
 8007e34:	e7ec      	b.n	8007e10 <_realloc_r+0x1e>
 8007e36:	42b4      	cmp	r4, r6
 8007e38:	4622      	mov	r2, r4
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	bf28      	it	cs
 8007e3e:	4632      	movcs	r2, r6
 8007e40:	f7ff f9bc 	bl	80071bc <memcpy>
 8007e44:	4629      	mov	r1, r5
 8007e46:	4638      	mov	r0, r7
 8007e48:	f7ff f9c6 	bl	80071d8 <_free_r>
 8007e4c:	e7f1      	b.n	8007e32 <_realloc_r+0x40>

08007e4e <__swbuf_r>:
 8007e4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e50:	460e      	mov	r6, r1
 8007e52:	4614      	mov	r4, r2
 8007e54:	4605      	mov	r5, r0
 8007e56:	b118      	cbz	r0, 8007e60 <__swbuf_r+0x12>
 8007e58:	6a03      	ldr	r3, [r0, #32]
 8007e5a:	b90b      	cbnz	r3, 8007e60 <__swbuf_r+0x12>
 8007e5c:	f7fe fff0 	bl	8006e40 <__sinit>
 8007e60:	69a3      	ldr	r3, [r4, #24]
 8007e62:	60a3      	str	r3, [r4, #8]
 8007e64:	89a3      	ldrh	r3, [r4, #12]
 8007e66:	071a      	lsls	r2, r3, #28
 8007e68:	d501      	bpl.n	8007e6e <__swbuf_r+0x20>
 8007e6a:	6923      	ldr	r3, [r4, #16]
 8007e6c:	b943      	cbnz	r3, 8007e80 <__swbuf_r+0x32>
 8007e6e:	4621      	mov	r1, r4
 8007e70:	4628      	mov	r0, r5
 8007e72:	f000 f82b 	bl	8007ecc <__swsetup_r>
 8007e76:	b118      	cbz	r0, 8007e80 <__swbuf_r+0x32>
 8007e78:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007e7c:	4638      	mov	r0, r7
 8007e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	6922      	ldr	r2, [r4, #16]
 8007e84:	1a98      	subs	r0, r3, r2
 8007e86:	6963      	ldr	r3, [r4, #20]
 8007e88:	b2f6      	uxtb	r6, r6
 8007e8a:	4283      	cmp	r3, r0
 8007e8c:	4637      	mov	r7, r6
 8007e8e:	dc05      	bgt.n	8007e9c <__swbuf_r+0x4e>
 8007e90:	4621      	mov	r1, r4
 8007e92:	4628      	mov	r0, r5
 8007e94:	f7ff ff36 	bl	8007d04 <_fflush_r>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d1ed      	bne.n	8007e78 <__swbuf_r+0x2a>
 8007e9c:	68a3      	ldr	r3, [r4, #8]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	60a3      	str	r3, [r4, #8]
 8007ea2:	6823      	ldr	r3, [r4, #0]
 8007ea4:	1c5a      	adds	r2, r3, #1
 8007ea6:	6022      	str	r2, [r4, #0]
 8007ea8:	701e      	strb	r6, [r3, #0]
 8007eaa:	6962      	ldr	r2, [r4, #20]
 8007eac:	1c43      	adds	r3, r0, #1
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d004      	beq.n	8007ebc <__swbuf_r+0x6e>
 8007eb2:	89a3      	ldrh	r3, [r4, #12]
 8007eb4:	07db      	lsls	r3, r3, #31
 8007eb6:	d5e1      	bpl.n	8007e7c <__swbuf_r+0x2e>
 8007eb8:	2e0a      	cmp	r6, #10
 8007eba:	d1df      	bne.n	8007e7c <__swbuf_r+0x2e>
 8007ebc:	4621      	mov	r1, r4
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	f7ff ff20 	bl	8007d04 <_fflush_r>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	d0d9      	beq.n	8007e7c <__swbuf_r+0x2e>
 8007ec8:	e7d6      	b.n	8007e78 <__swbuf_r+0x2a>
	...

08007ecc <__swsetup_r>:
 8007ecc:	b538      	push	{r3, r4, r5, lr}
 8007ece:	4b29      	ldr	r3, [pc, #164]	@ (8007f74 <__swsetup_r+0xa8>)
 8007ed0:	4605      	mov	r5, r0
 8007ed2:	6818      	ldr	r0, [r3, #0]
 8007ed4:	460c      	mov	r4, r1
 8007ed6:	b118      	cbz	r0, 8007ee0 <__swsetup_r+0x14>
 8007ed8:	6a03      	ldr	r3, [r0, #32]
 8007eda:	b90b      	cbnz	r3, 8007ee0 <__swsetup_r+0x14>
 8007edc:	f7fe ffb0 	bl	8006e40 <__sinit>
 8007ee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ee4:	0719      	lsls	r1, r3, #28
 8007ee6:	d422      	bmi.n	8007f2e <__swsetup_r+0x62>
 8007ee8:	06da      	lsls	r2, r3, #27
 8007eea:	d407      	bmi.n	8007efc <__swsetup_r+0x30>
 8007eec:	2209      	movs	r2, #9
 8007eee:	602a      	str	r2, [r5, #0]
 8007ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ef4:	81a3      	strh	r3, [r4, #12]
 8007ef6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007efa:	e033      	b.n	8007f64 <__swsetup_r+0x98>
 8007efc:	0758      	lsls	r0, r3, #29
 8007efe:	d512      	bpl.n	8007f26 <__swsetup_r+0x5a>
 8007f00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f02:	b141      	cbz	r1, 8007f16 <__swsetup_r+0x4a>
 8007f04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f08:	4299      	cmp	r1, r3
 8007f0a:	d002      	beq.n	8007f12 <__swsetup_r+0x46>
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	f7ff f963 	bl	80071d8 <_free_r>
 8007f12:	2300      	movs	r3, #0
 8007f14:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f16:	89a3      	ldrh	r3, [r4, #12]
 8007f18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f1c:	81a3      	strh	r3, [r4, #12]
 8007f1e:	2300      	movs	r3, #0
 8007f20:	6063      	str	r3, [r4, #4]
 8007f22:	6923      	ldr	r3, [r4, #16]
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	89a3      	ldrh	r3, [r4, #12]
 8007f28:	f043 0308 	orr.w	r3, r3, #8
 8007f2c:	81a3      	strh	r3, [r4, #12]
 8007f2e:	6923      	ldr	r3, [r4, #16]
 8007f30:	b94b      	cbnz	r3, 8007f46 <__swsetup_r+0x7a>
 8007f32:	89a3      	ldrh	r3, [r4, #12]
 8007f34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f3c:	d003      	beq.n	8007f46 <__swsetup_r+0x7a>
 8007f3e:	4621      	mov	r1, r4
 8007f40:	4628      	mov	r0, r5
 8007f42:	f000 f83f 	bl	8007fc4 <__smakebuf_r>
 8007f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f4a:	f013 0201 	ands.w	r2, r3, #1
 8007f4e:	d00a      	beq.n	8007f66 <__swsetup_r+0x9a>
 8007f50:	2200      	movs	r2, #0
 8007f52:	60a2      	str	r2, [r4, #8]
 8007f54:	6962      	ldr	r2, [r4, #20]
 8007f56:	4252      	negs	r2, r2
 8007f58:	61a2      	str	r2, [r4, #24]
 8007f5a:	6922      	ldr	r2, [r4, #16]
 8007f5c:	b942      	cbnz	r2, 8007f70 <__swsetup_r+0xa4>
 8007f5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f62:	d1c5      	bne.n	8007ef0 <__swsetup_r+0x24>
 8007f64:	bd38      	pop	{r3, r4, r5, pc}
 8007f66:	0799      	lsls	r1, r3, #30
 8007f68:	bf58      	it	pl
 8007f6a:	6962      	ldrpl	r2, [r4, #20]
 8007f6c:	60a2      	str	r2, [r4, #8]
 8007f6e:	e7f4      	b.n	8007f5a <__swsetup_r+0x8e>
 8007f70:	2000      	movs	r0, #0
 8007f72:	e7f7      	b.n	8007f64 <__swsetup_r+0x98>
 8007f74:	20000394 	.word	0x20000394

08007f78 <__swhatbuf_r>:
 8007f78:	b570      	push	{r4, r5, r6, lr}
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f80:	2900      	cmp	r1, #0
 8007f82:	b096      	sub	sp, #88	@ 0x58
 8007f84:	4615      	mov	r5, r2
 8007f86:	461e      	mov	r6, r3
 8007f88:	da0d      	bge.n	8007fa6 <__swhatbuf_r+0x2e>
 8007f8a:	89a3      	ldrh	r3, [r4, #12]
 8007f8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007f90:	f04f 0100 	mov.w	r1, #0
 8007f94:	bf14      	ite	ne
 8007f96:	2340      	movne	r3, #64	@ 0x40
 8007f98:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	6031      	str	r1, [r6, #0]
 8007fa0:	602b      	str	r3, [r5, #0]
 8007fa2:	b016      	add	sp, #88	@ 0x58
 8007fa4:	bd70      	pop	{r4, r5, r6, pc}
 8007fa6:	466a      	mov	r2, sp
 8007fa8:	f000 f8c8 	bl	800813c <_fstat_r>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	dbec      	blt.n	8007f8a <__swhatbuf_r+0x12>
 8007fb0:	9901      	ldr	r1, [sp, #4]
 8007fb2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007fb6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007fba:	4259      	negs	r1, r3
 8007fbc:	4159      	adcs	r1, r3
 8007fbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fc2:	e7eb      	b.n	8007f9c <__swhatbuf_r+0x24>

08007fc4 <__smakebuf_r>:
 8007fc4:	898b      	ldrh	r3, [r1, #12]
 8007fc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fc8:	079d      	lsls	r5, r3, #30
 8007fca:	4606      	mov	r6, r0
 8007fcc:	460c      	mov	r4, r1
 8007fce:	d507      	bpl.n	8007fe0 <__smakebuf_r+0x1c>
 8007fd0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	6123      	str	r3, [r4, #16]
 8007fd8:	2301      	movs	r3, #1
 8007fda:	6163      	str	r3, [r4, #20]
 8007fdc:	b003      	add	sp, #12
 8007fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fe0:	ab01      	add	r3, sp, #4
 8007fe2:	466a      	mov	r2, sp
 8007fe4:	f7ff ffc8 	bl	8007f78 <__swhatbuf_r>
 8007fe8:	9f00      	ldr	r7, [sp, #0]
 8007fea:	4605      	mov	r5, r0
 8007fec:	4639      	mov	r1, r7
 8007fee:	4630      	mov	r0, r6
 8007ff0:	f7ff fbf8 	bl	80077e4 <_malloc_r>
 8007ff4:	b948      	cbnz	r0, 800800a <__smakebuf_r+0x46>
 8007ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ffa:	059a      	lsls	r2, r3, #22
 8007ffc:	d4ee      	bmi.n	8007fdc <__smakebuf_r+0x18>
 8007ffe:	f023 0303 	bic.w	r3, r3, #3
 8008002:	f043 0302 	orr.w	r3, r3, #2
 8008006:	81a3      	strh	r3, [r4, #12]
 8008008:	e7e2      	b.n	8007fd0 <__smakebuf_r+0xc>
 800800a:	89a3      	ldrh	r3, [r4, #12]
 800800c:	6020      	str	r0, [r4, #0]
 800800e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008012:	81a3      	strh	r3, [r4, #12]
 8008014:	9b01      	ldr	r3, [sp, #4]
 8008016:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800801a:	b15b      	cbz	r3, 8008034 <__smakebuf_r+0x70>
 800801c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008020:	4630      	mov	r0, r6
 8008022:	f000 f825 	bl	8008070 <_isatty_r>
 8008026:	b128      	cbz	r0, 8008034 <__smakebuf_r+0x70>
 8008028:	89a3      	ldrh	r3, [r4, #12]
 800802a:	f023 0303 	bic.w	r3, r3, #3
 800802e:	f043 0301 	orr.w	r3, r3, #1
 8008032:	81a3      	strh	r3, [r4, #12]
 8008034:	89a3      	ldrh	r3, [r4, #12]
 8008036:	431d      	orrs	r5, r3
 8008038:	81a5      	strh	r5, [r4, #12]
 800803a:	e7cf      	b.n	8007fdc <__smakebuf_r+0x18>

0800803c <memmove>:
 800803c:	4288      	cmp	r0, r1
 800803e:	b510      	push	{r4, lr}
 8008040:	eb01 0402 	add.w	r4, r1, r2
 8008044:	d902      	bls.n	800804c <memmove+0x10>
 8008046:	4284      	cmp	r4, r0
 8008048:	4623      	mov	r3, r4
 800804a:	d807      	bhi.n	800805c <memmove+0x20>
 800804c:	1e43      	subs	r3, r0, #1
 800804e:	42a1      	cmp	r1, r4
 8008050:	d008      	beq.n	8008064 <memmove+0x28>
 8008052:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008056:	f803 2f01 	strb.w	r2, [r3, #1]!
 800805a:	e7f8      	b.n	800804e <memmove+0x12>
 800805c:	4402      	add	r2, r0
 800805e:	4601      	mov	r1, r0
 8008060:	428a      	cmp	r2, r1
 8008062:	d100      	bne.n	8008066 <memmove+0x2a>
 8008064:	bd10      	pop	{r4, pc}
 8008066:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800806a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800806e:	e7f7      	b.n	8008060 <memmove+0x24>

08008070 <_isatty_r>:
 8008070:	b538      	push	{r3, r4, r5, lr}
 8008072:	4d06      	ldr	r5, [pc, #24]	@ (800808c <_isatty_r+0x1c>)
 8008074:	2300      	movs	r3, #0
 8008076:	4604      	mov	r4, r0
 8008078:	4608      	mov	r0, r1
 800807a:	602b      	str	r3, [r5, #0]
 800807c:	f7f8 ff4d 	bl	8000f1a <_isatty>
 8008080:	1c43      	adds	r3, r0, #1
 8008082:	d102      	bne.n	800808a <_isatty_r+0x1a>
 8008084:	682b      	ldr	r3, [r5, #0]
 8008086:	b103      	cbz	r3, 800808a <_isatty_r+0x1a>
 8008088:	6023      	str	r3, [r4, #0]
 800808a:	bd38      	pop	{r3, r4, r5, pc}
 800808c:	20007fa8 	.word	0x20007fa8

08008090 <_lseek_r>:
 8008090:	b538      	push	{r3, r4, r5, lr}
 8008092:	4d07      	ldr	r5, [pc, #28]	@ (80080b0 <_lseek_r+0x20>)
 8008094:	4604      	mov	r4, r0
 8008096:	4608      	mov	r0, r1
 8008098:	4611      	mov	r1, r2
 800809a:	2200      	movs	r2, #0
 800809c:	602a      	str	r2, [r5, #0]
 800809e:	461a      	mov	r2, r3
 80080a0:	f7f8 ff46 	bl	8000f30 <_lseek>
 80080a4:	1c43      	adds	r3, r0, #1
 80080a6:	d102      	bne.n	80080ae <_lseek_r+0x1e>
 80080a8:	682b      	ldr	r3, [r5, #0]
 80080aa:	b103      	cbz	r3, 80080ae <_lseek_r+0x1e>
 80080ac:	6023      	str	r3, [r4, #0]
 80080ae:	bd38      	pop	{r3, r4, r5, pc}
 80080b0:	20007fa8 	.word	0x20007fa8

080080b4 <_read_r>:
 80080b4:	b538      	push	{r3, r4, r5, lr}
 80080b6:	4d07      	ldr	r5, [pc, #28]	@ (80080d4 <_read_r+0x20>)
 80080b8:	4604      	mov	r4, r0
 80080ba:	4608      	mov	r0, r1
 80080bc:	4611      	mov	r1, r2
 80080be:	2200      	movs	r2, #0
 80080c0:	602a      	str	r2, [r5, #0]
 80080c2:	461a      	mov	r2, r3
 80080c4:	f7f8 fed4 	bl	8000e70 <_read>
 80080c8:	1c43      	adds	r3, r0, #1
 80080ca:	d102      	bne.n	80080d2 <_read_r+0x1e>
 80080cc:	682b      	ldr	r3, [r5, #0]
 80080ce:	b103      	cbz	r3, 80080d2 <_read_r+0x1e>
 80080d0:	6023      	str	r3, [r4, #0]
 80080d2:	bd38      	pop	{r3, r4, r5, pc}
 80080d4:	20007fa8 	.word	0x20007fa8

080080d8 <_sbrk_r>:
 80080d8:	b538      	push	{r3, r4, r5, lr}
 80080da:	4d06      	ldr	r5, [pc, #24]	@ (80080f4 <_sbrk_r+0x1c>)
 80080dc:	2300      	movs	r3, #0
 80080de:	4604      	mov	r4, r0
 80080e0:	4608      	mov	r0, r1
 80080e2:	602b      	str	r3, [r5, #0]
 80080e4:	f7f8 ff32 	bl	8000f4c <_sbrk>
 80080e8:	1c43      	adds	r3, r0, #1
 80080ea:	d102      	bne.n	80080f2 <_sbrk_r+0x1a>
 80080ec:	682b      	ldr	r3, [r5, #0]
 80080ee:	b103      	cbz	r3, 80080f2 <_sbrk_r+0x1a>
 80080f0:	6023      	str	r3, [r4, #0]
 80080f2:	bd38      	pop	{r3, r4, r5, pc}
 80080f4:	20007fa8 	.word	0x20007fa8

080080f8 <_write_r>:
 80080f8:	b538      	push	{r3, r4, r5, lr}
 80080fa:	4d07      	ldr	r5, [pc, #28]	@ (8008118 <_write_r+0x20>)
 80080fc:	4604      	mov	r4, r0
 80080fe:	4608      	mov	r0, r1
 8008100:	4611      	mov	r1, r2
 8008102:	2200      	movs	r2, #0
 8008104:	602a      	str	r2, [r5, #0]
 8008106:	461a      	mov	r2, r3
 8008108:	f7f8 fecf 	bl	8000eaa <_write>
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	d102      	bne.n	8008116 <_write_r+0x1e>
 8008110:	682b      	ldr	r3, [r5, #0]
 8008112:	b103      	cbz	r3, 8008116 <_write_r+0x1e>
 8008114:	6023      	str	r3, [r4, #0]
 8008116:	bd38      	pop	{r3, r4, r5, pc}
 8008118:	20007fa8 	.word	0x20007fa8

0800811c <_close_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	4d06      	ldr	r5, [pc, #24]	@ (8008138 <_close_r+0x1c>)
 8008120:	2300      	movs	r3, #0
 8008122:	4604      	mov	r4, r0
 8008124:	4608      	mov	r0, r1
 8008126:	602b      	str	r3, [r5, #0]
 8008128:	f7f8 fedb 	bl	8000ee2 <_close>
 800812c:	1c43      	adds	r3, r0, #1
 800812e:	d102      	bne.n	8008136 <_close_r+0x1a>
 8008130:	682b      	ldr	r3, [r5, #0]
 8008132:	b103      	cbz	r3, 8008136 <_close_r+0x1a>
 8008134:	6023      	str	r3, [r4, #0]
 8008136:	bd38      	pop	{r3, r4, r5, pc}
 8008138:	20007fa8 	.word	0x20007fa8

0800813c <_fstat_r>:
 800813c:	b538      	push	{r3, r4, r5, lr}
 800813e:	4d07      	ldr	r5, [pc, #28]	@ (800815c <_fstat_r+0x20>)
 8008140:	2300      	movs	r3, #0
 8008142:	4604      	mov	r4, r0
 8008144:	4608      	mov	r0, r1
 8008146:	4611      	mov	r1, r2
 8008148:	602b      	str	r3, [r5, #0]
 800814a:	f7f8 fed6 	bl	8000efa <_fstat>
 800814e:	1c43      	adds	r3, r0, #1
 8008150:	d102      	bne.n	8008158 <_fstat_r+0x1c>
 8008152:	682b      	ldr	r3, [r5, #0]
 8008154:	b103      	cbz	r3, 8008158 <_fstat_r+0x1c>
 8008156:	6023      	str	r3, [r4, #0]
 8008158:	bd38      	pop	{r3, r4, r5, pc}
 800815a:	bf00      	nop
 800815c:	20007fa8 	.word	0x20007fa8

08008160 <_malloc_usable_size_r>:
 8008160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008164:	1f18      	subs	r0, r3, #4
 8008166:	2b00      	cmp	r3, #0
 8008168:	bfbc      	itt	lt
 800816a:	580b      	ldrlt	r3, [r1, r0]
 800816c:	18c0      	addlt	r0, r0, r3
 800816e:	4770      	bx	lr

08008170 <_init>:
 8008170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008172:	bf00      	nop
 8008174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008176:	bc08      	pop	{r3}
 8008178:	469e      	mov	lr, r3
 800817a:	4770      	bx	lr

0800817c <_fini>:
 800817c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817e:	bf00      	nop
 8008180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008182:	bc08      	pop	{r3}
 8008184:	469e      	mov	lr, r3
 8008186:	4770      	bx	lr
