	component ad9680_cpack is
		port (
			adc_clk      : in  std_logic                      := 'X';             -- clk
			adc_rst      : in  std_logic                      := 'X';             -- reset
			adc_valid    : out std_logic;                                         -- valid
			adc_sync     : out std_logic;                                         -- sync
			adc_data     : out std_logic_vector(127 downto 0);                    -- data
			adc_enable_0 : in  std_logic                      := 'X';             -- enable
			adc_valid_0  : in  std_logic                      := 'X';             -- valid
			adc_data_0   : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- data
			adc_enable_1 : in  std_logic                      := 'X';             -- enable
			adc_valid_1  : in  std_logic                      := 'X';             -- valid
			adc_data_1   : in  std_logic_vector(63 downto 0)  := (others => 'X')  -- data
		);
	end component ad9680_cpack;

