// Copyright 2025 The IREE Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

#include "iree/hal/drivers/amdgpu/logical_device.h"

#include "iree/async/frontier.h"
#include "iree/async/frontier_tracker.h"
#include "iree/async/util/proactor_pool.h"
#include "iree/hal/drivers/amdgpu/allocator.h"
#include "iree/hal/drivers/amdgpu/api.h"
#include "iree/hal/drivers/amdgpu/aql_command_buffer.h"
#include "iree/hal/drivers/amdgpu/aql_program_builder.h"
#include "iree/hal/drivers/amdgpu/device_spec_builder.h"
#include "iree/hal/drivers/amdgpu/executable.h"
#include "iree/hal/drivers/amdgpu/feedback_state.h"
#include "iree/hal/drivers/amdgpu/host_queue_profile.h"
#include "iree/hal/drivers/amdgpu/host_queue_profile_events.h"
#include "iree/hal/drivers/amdgpu/physical_device.h"
#include "iree/hal/drivers/amdgpu/pm4_command_buffer.h"
#include "iree/hal/drivers/amdgpu/profile_counters.h"
#include "iree/hal/drivers/amdgpu/profile_device_metrics.h"
#include "iree/hal/drivers/amdgpu/profile_traces.h"
#include "iree/hal/drivers/amdgpu/semaphore.h"
#include "iree/hal/drivers/amdgpu/system.h"
#include "iree/hal/drivers/amdgpu/system_event.h"
#include "iree/hal/drivers/amdgpu/util/epoch_signal_table.h"
#include "iree/hal/drivers/amdgpu/util/kfd.h"
#include "iree/hal/drivers/amdgpu/util/notification_ring.h"
#include "iree/hal/drivers/amdgpu/util/topology.h"
#include "iree/hal/drivers/amdgpu/util/vmem.h"
#include "iree/hal/topology_builder.h"
#include "iree/hal/utils/file_registry.h"

//===----------------------------------------------------------------------===//
// Utilities
//===----------------------------------------------------------------------===//

static iree_status_t iree_hal_amdgpu_logical_device_resolve_hostcall_provider(
    const void* next, const iree_hal_hostcall_provider_t** out_provider) {
  *out_provider = NULL;
  while (next) {
    const iree_hal_device_create_params_extension_t* extension =
        (const iree_hal_device_create_params_extension_t*)next;
    if (extension->type ==
        IREE_HAL_DEVICE_CREATE_PARAMS_EXTENSION_TYPE_HOSTCALL_PROVIDER) {
      if (IREE_UNLIKELY(*out_provider)) {
        return iree_make_status(
            IREE_STATUS_INVALID_ARGUMENT,
            "AMDGPU device creation contains duplicate hostcall providers");
      }
      const iree_hal_hostcall_provider_extension_t* hostcall_extension =
          (const iree_hal_hostcall_provider_extension_t*)extension;
      const iree_hal_hostcall_provider_t* provider =
          &hostcall_extension->provider;
      if (IREE_UNLIKELY(!provider->query_requirements ||
                        !provider->initialize || !provider->service ||
                        !provider->deinitialize)) {
        return iree_make_status(
            IREE_STATUS_INVALID_ARGUMENT,
            "AMDGPU hostcall provider requires query, initialize, service, "
            "and deinitialize callbacks");
      }
      *out_provider = provider;
    }
    next = extension->next;
  }
  return iree_ok_status();
}

static iree_status_t
iree_hal_amdgpu_logical_device_query_device_memory_capacity(
    iree_hal_amdgpu_logical_device_t* logical_device,
    uint64_t* out_capacity_bytes) {
  iree_hal_amdgpu_system_t* system = logical_device->system;
  uint64_t capacity_bytes = 0;
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    hsa_amd_memory_pool_t pool =
        physical_device->coarse_block_pools.large.memory_pool;
    if (!pool.handle) continue;
    size_t pool_size = 0;
    IREE_RETURN_IF_ERROR(iree_hsa_amd_memory_pool_get_info(
        IREE_LIBHSA(&system->libhsa), pool, HSA_AMD_MEMORY_POOL_INFO_SIZE,
        &pool_size));
    if (IREE_UNLIKELY(pool_size > UINT64_MAX - capacity_bytes)) {
      return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                              "AMDGPU device memory capacity sum overflowed");
    }
    capacity_bytes += (uint64_t)pool_size;
  }
  *out_capacity_bytes = capacity_bytes;
  return iree_ok_status();
}

//===----------------------------------------------------------------------===//
// iree_hal_amdgpu_logical_device_options_t
//===----------------------------------------------------------------------===//

// Power-of-two size for the shared host small block pool in bytes.
// Used for small host-side transients/wrappers of device-side resources.
#define IREE_HAL_AMDGPU_LOGICAL_DEVICE_DEFAULT_SMALL_HOST_BLOCK_SIZE (8 * 1024)

// Minimum size of a small host block (some structures require at least this
// much memory).
#define IREE_HAL_AMDGPU_LOGICAL_DEVICE_MIN_SMALL_HOST_BLOCK_SIZE (4 * 1024)

// Power-of-two size for the shared host large block pool in bytes.
// Used for resource tracking and other larger host-side transients.
#define IREE_HAL_AMDGPU_LOGICAL_DEVICE_DEFAULT_LARGE_HOST_BLOCK_SIZE (64 * 1024)

// Minimum size of a large host block (some structures require at least this
// much memory).
#define IREE_HAL_AMDGPU_LOGICAL_DEVICE_MIN_LARGE_HOST_BLOCK_SIZE (64 * 1024)

// Per-queue device-visible control upload ring capacity in bytes provisioned
// when PM4 command buffers may require dynamic binding-table fixups.
#define IREE_HAL_AMDGPU_LOGICAL_DEVICE_PM4_UPLOAD_CAPACITY_DEFAULT (64 * 1024)

IREE_API_EXPORT void iree_hal_amdgpu_logical_device_options_initialize(
    iree_hal_amdgpu_logical_device_options_t* out_options) {
  IREE_ASSERT_ARGUMENT(out_options);
  memset(out_options, 0, sizeof(*out_options));

  // TODO(benvanik): set defaults based on compiler configuration. Flags should
  // not be used as multiple devices may be configured within the process or the
  // hosting application may be authored in python/etc that does not use a flags
  // mechanism accessible here.

  out_options->host_block_pools.small.block_size =
      IREE_HAL_AMDGPU_LOGICAL_DEVICE_DEFAULT_SMALL_HOST_BLOCK_SIZE;
  out_options->host_block_pools.large.block_size =
      IREE_HAL_AMDGPU_LOGICAL_DEVICE_DEFAULT_LARGE_HOST_BLOCK_SIZE;
  out_options->host_block_pools.command_buffer.usable_block_size =
      IREE_HAL_AMDGPU_AQL_PROGRAM_DEFAULT_BLOCK_SIZE;

  out_options->device_block_pools.small.block_size =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_SMALL_DEVICE_BLOCK_SIZE_DEFAULT;
  out_options->device_block_pools.small.initial_capacity =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_SMALL_DEVICE_BLOCK_INITIAL_CAPACITY_DEFAULT;
  out_options->device_block_pools.large.block_size =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_LARGE_DEVICE_BLOCK_SIZE_DEFAULT;
  out_options->device_block_pools.large.initial_capacity =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_LARGE_DEVICE_BLOCK_INITIAL_CAPACITY_DEFAULT;

  out_options->default_pool.range_length =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_DEFAULT_POOL_RANGE_LENGTH_DEFAULT;
  out_options->default_pool.alignment =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_DEFAULT_POOL_ALIGNMENT_DEFAULT;
  out_options->default_pool.frontier_capacity =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_DEFAULT_POOL_FRONTIER_CAPACITY_DEFAULT;

  out_options->queue_placement = IREE_HAL_AMDGPU_QUEUE_PLACEMENT_ANY;
  out_options->command_buffer_mode = IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_AQL;
  out_options->pm4_command_buffer_publication_mode =
      IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_HOST_COPY;
  out_options->host_queues.aql_capacity =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_DEFAULT_HOST_QUEUE_AQL_CAPACITY;
  out_options->host_queues.notification_capacity =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_DEFAULT_HOST_QUEUE_NOTIFICATION_CAPACITY;
  out_options->host_queues.kernarg_capacity =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_DEFAULT_HOST_QUEUE_KERNARG_CAPACITY;
  out_options->host_queues.upload_capacity =
      IREE_HAL_AMDGPU_PHYSICAL_DEVICE_DEFAULT_HOST_QUEUE_UPLOAD_CAPACITY;
  iree_hal_amdgpu_staging_pool_options_t file_staging_options;
  iree_hal_amdgpu_staging_pool_options_initialize(&file_staging_options);
  out_options->file_staging.slot_size = file_staging_options.slot_size;
  out_options->file_staging.slot_count = file_staging_options.slot_count;
  out_options->file_staging.force_fine_host_memory =
      file_staging_options.force_fine_host_memory;

  out_options->asan.shadow_scale_shift =
      IREE_HAL_AMDGPU_SHADOW_MAP_DEFAULT_SCALE_SHIFT;
  out_options->asan.report_policy =
      IREE_HAL_AMDGPU_ASAN_REPORT_POLICY_REPORT_ONLY;
  out_options->asan.shadow_mode = IREE_HAL_AMDGPU_ASAN_SHADOW_MODE_SPARSE;
  out_options->asan.shadow_backing =
      IREE_HAL_AMDGPU_ASAN_SHADOW_BACKING_DEVICE_LOCAL;
  out_options->asan.shadow_size = IREE_HAL_AMDGPU_ASAN_DEFAULT_SHADOW_SIZE;
  out_options->asan.owned_application_size =
      IREE_HAL_AMDGPU_ASAN_DEFAULT_OWNED_APPLICATION_SIZE;
  out_options->asan.shadow_slab_size =
      IREE_HAL_AMDGPU_ASAN_DEFAULT_SHADOW_SLAB_SIZE;
  out_options->asan.quarantine_size =
      IREE_HAL_AMDGPU_ASAN_DEFAULT_QUARANTINE_SIZE;
  out_options->tsan.memory_granule_shift =
      IREE_HAL_AMDGPU_TSAN_DEFAULT_MEMORY_GRANULE_SHIFT;
  out_options->tsan.report_policy =
      IREE_HAL_AMDGPU_TSAN_REPORT_POLICY_FAIL_DEVICE;
  out_options->tsan.workgroup_local_memory_size =
      IREE_HAL_AMDGPU_TSAN_DEFAULT_WORKGROUP_LOCAL_MEMORY_SIZE;
  out_options->tsan.workgroup_capacity =
      IREE_HAL_AMDGPU_TSAN_DEFAULT_WORKGROUP_CAPACITY;
  out_options->tsan.shadow_slot_count =
      IREE_HAL_AMDGPU_TSAN_DEFAULT_SHADOW_SLOT_COUNT;

  out_options->preallocate_pools = 1;
}

IREE_API_EXPORT iree_hal_amdgpu_logical_device_host_compatibility_t
iree_hal_amdgpu_logical_device_options_query_host_compatibility(
    const iree_hal_amdgpu_logical_device_options_t* options) {
  IREE_ASSERT_ARGUMENT(options);
#if defined(IREE_SANITIZER_THREAD)
  if (options->asan.enabled) {
    return IREE_HAL_AMDGPU_LOGICAL_DEVICE_HOST_COMPATIBILITY_INCOMPATIBLE_HOST_TSAN_ASAN;
  }
#endif  // IREE_SANITIZER_THREAD
  return IREE_HAL_AMDGPU_LOGICAL_DEVICE_HOST_COMPATIBILITY_COMPATIBLE;
}

IREE_API_EXPORT iree_status_t iree_hal_amdgpu_logical_device_options_parse(
    iree_hal_amdgpu_logical_device_options_t* options,
    iree_string_pair_list_t params) {
  IREE_ASSERT_ARGUMENT(options);
  if (!params.count) return iree_ok_status();
  IREE_TRACE_ZONE_BEGIN(z0);

  iree_status_t status = iree_ok_status();
  for (iree_host_size_t i = 0; i < params.count && iree_status_is_ok(status);
       ++i) {
    const iree_string_pair_t* param = &params.pairs[i];
    status = iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU logical device options do not support key/value parameter "
        "'%.*s'",
        (int)param->key.size, param->key.data);
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

static void iree_hal_amdgpu_logical_device_options_apply_runtime_features(
    iree_hal_amdgpu_logical_device_options_t* options,
    iree_hal_device_runtime_feature_flags_t runtime_features) {
  options->feedback.enabled |= iree_any_bit_set(
      runtime_features, IREE_HAL_DEVICE_RUNTIME_FEATURE_FLAG_FEEDBACK);
  options->asan.enabled |= iree_any_bit_set(
      runtime_features, IREE_HAL_DEVICE_RUNTIME_FEATURE_FLAG_ASAN);
  options->tsan.enabled |= iree_any_bit_set(
      runtime_features, IREE_HAL_DEVICE_RUNTIME_FEATURE_FLAG_TSAN);
}

static void iree_hal_amdgpu_logical_device_options_apply_create_params(
    iree_hal_amdgpu_logical_device_options_t* options,
    const iree_hal_device_create_params_t* create_params) {
  iree_hal_amdgpu_logical_device_options_apply_runtime_features(
      options, create_params->runtime_features);
}

iree_status_t iree_hal_amdgpu_logical_device_options_verify_supported_features(
    const iree_hal_amdgpu_logical_device_options_t* options) {
  IREE_ASSERT_ARGUMENT(options);
  switch (options->queue_placement) {
    case IREE_HAL_AMDGPU_QUEUE_PLACEMENT_ANY:
    case IREE_HAL_AMDGPU_QUEUE_PLACEMENT_HOST:
      break;
    case IREE_HAL_AMDGPU_QUEUE_PLACEMENT_DEVICE:
      return iree_make_status(
          IREE_STATUS_UNIMPLEMENTED,
          "AMDGPU device queue placement is not implemented; use "
          "queue_placement=any or queue_placement=host");
    default:
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "invalid AMDGPU queue placement value %u",
                              (uint32_t)options->queue_placement);
  }
  switch (options->command_buffer_mode) {
    case IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_AQL:
    case IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_PM4:
    case IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_AUTO:
      break;
    default:
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "invalid AMDGPU command-buffer mode value %u",
                              (uint32_t)options->command_buffer_mode);
  }
  switch (options->pm4_command_buffer_publication_mode) {
    case IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_DIRECT:
      return iree_make_status(
          IREE_STATUS_UNIMPLEMENTED,
          "direct PM4 command-buffer resident publication is not a validated "
          "execution path; use host-copy or host-async-copy");
    case IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_HOST_COPY:
    case IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_HOST_ASYNC_COPY:
    case IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_HOST_ASYNC_COPY_NONBLOCKING:
      break;
    default:
      return iree_make_status(
          IREE_STATUS_INVALID_ARGUMENT,
          "invalid AMDGPU PM4 command-buffer publication mode value %u",
          (uint32_t)options->pm4_command_buffer_publication_mode);
  }
  if (options->exclusive_execution) {
    return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                            "AMDGPU exclusive_execution is not implemented");
  }
  if (options->wait_active_for_ns < 0) {
    return iree_make_status(
        IREE_STATUS_OUT_OF_RANGE,
        "AMDGPU wait_active_for_ns must be non-negative (got %" PRId64 ")",
        options->wait_active_for_ns);
  }
  if (options->wait_active_for_ns != 0) {
    return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                            "AMDGPU wait_active_for_ns is not implemented; "
                            "use 0");
  }
  if (options->asan.enabled) {
    switch (options->asan.report_policy) {
      case IREE_HAL_AMDGPU_ASAN_REPORT_POLICY_REPORT_ONLY:
      case IREE_HAL_AMDGPU_ASAN_REPORT_POLICY_FAIL_DEVICE:
        break;
      default:
        return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                                "invalid AMDGPU ASAN report policy value %u",
                                (uint32_t)options->asan.report_policy);
    }
    switch (options->asan.shadow_mode) {
      case IREE_HAL_AMDGPU_ASAN_SHADOW_MODE_SPARSE:
      case IREE_HAL_AMDGPU_ASAN_SHADOW_MODE_PREMAPPED:
        break;
      default:
        return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                                "invalid AMDGPU ASAN shadow mode value %u",
                                (uint32_t)options->asan.shadow_mode);
    }
    switch (options->asan.shadow_backing) {
      case IREE_HAL_AMDGPU_ASAN_SHADOW_BACKING_DEVICE_LOCAL:
      case IREE_HAL_AMDGPU_ASAN_SHADOW_BACKING_HOST_LOCAL:
        break;
      default:
        return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                                "invalid AMDGPU ASAN shadow backing value %u",
                                (uint32_t)options->asan.shadow_backing);
    }
    if (options->asan.shadow_scale_shift >
        IREE_HAL_AMDGPU_ASAN_MAX_SHADOW_SCALE_SHIFT) {
      return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                              "AMDGPU ASAN shadow scale shift %u exceeds max "
                              "representable shift %u",
                              options->asan.shadow_scale_shift,
                              IREE_HAL_AMDGPU_ASAN_MAX_SHADOW_SCALE_SHIFT);
    }
    if (options->asan.shadow_size == 0 ||
        !iree_device_size_is_power_of_two(options->asan.shadow_size)) {
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "AMDGPU ASAN shadow size %" PRIu64
                              " must be a non-zero power of two",
                              (uint64_t)options->asan.shadow_size);
    }
    if (options->asan.owned_application_size == 0 ||
        !iree_device_size_is_power_of_two(
            options->asan.owned_application_size)) {
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "AMDGPU ASAN owned application size %" PRIu64
                              " must be a non-zero power of two",
                              (uint64_t)options->asan.owned_application_size);
    }
    if (options->asan.shadow_slab_size == 0 ||
        !iree_device_size_is_power_of_two(options->asan.shadow_slab_size)) {
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "AMDGPU ASAN shadow slab size %" PRIu64
                              " must be a non-zero power of two",
                              (uint64_t)options->asan.shadow_slab_size);
    }
    if (options->asan.shadow_slab_size > options->asan.shadow_size ||
        options->asan.shadow_size % options->asan.shadow_slab_size != 0) {
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "AMDGPU ASAN shadow slab size %" PRIu64
                              " must divide shadow size %" PRIu64,
                              (uint64_t)options->asan.shadow_slab_size,
                              (uint64_t)options->asan.shadow_size);
    }
    if (options->asan.shadow_size >
        (IREE_DEVICE_SIZE_MAX >> options->asan.shadow_scale_shift)) {
      return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                              "AMDGPU ASAN application coverage size "
                              "overflows: shadow_size=%" PRIu64
                              ", scale_shift=%u",
                              (uint64_t)options->asan.shadow_size,
                              options->asan.shadow_scale_shift);
    }
    const iree_device_size_t application_coverage_size =
        options->asan.shadow_size << options->asan.shadow_scale_shift;
    if (options->asan.owned_application_size > application_coverage_size) {
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "AMDGPU ASAN owned application size %" PRIu64
                              " exceeds application coverage size %" PRIu64,
                              (uint64_t)options->asan.owned_application_size,
                              (uint64_t)application_coverage_size);
    }
    if (IREE_HAL_AMDGPU_ASAN_PREFERRED_APPLICATION_WINDOW_BASE >
            UINT64_MAX - options->asan.owned_application_size ||
        IREE_HAL_AMDGPU_ASAN_PREFERRED_APPLICATION_WINDOW_BASE +
                options->asan.owned_application_size >
            application_coverage_size) {
      return iree_make_status(
          IREE_STATUS_INVALID_ARGUMENT,
          "AMDGPU ASAN owned application window [0x%016" PRIx64 ", +%" PRIu64
          ") is outside application coverage [0x%016" PRIx64 ", +%" PRIu64 ")",
          IREE_HAL_AMDGPU_ASAN_PREFERRED_APPLICATION_WINDOW_BASE,
          (uint64_t)options->asan.owned_application_size, (uint64_t)0,
          (uint64_t)application_coverage_size);
    }
    if (iree_hal_amdgpu_logical_device_options_query_host_compatibility(
            options) ==
        IREE_HAL_AMDGPU_LOGICAL_DEVICE_HOST_COMPATIBILITY_INCOMPATIBLE_HOST_TSAN_ASAN) {
      return iree_make_status(
          IREE_STATUS_UNIMPLEMENTED,
          "AMDGPU ASAN is not supported in host ThreadSanitizer builds");
    }
  }
  if (options->tsan.enabled) {
    switch (options->tsan.report_policy) {
      case IREE_HAL_AMDGPU_TSAN_REPORT_POLICY_REPORT_ONLY:
      case IREE_HAL_AMDGPU_TSAN_REPORT_POLICY_FAIL_DEVICE:
        break;
      default:
        return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                                "invalid AMDGPU TSAN report policy value %u",
                                (uint32_t)options->tsan.report_policy);
    }
    if (options->tsan.memory_granule_shift > 16) {
      return iree_make_status(
          IREE_STATUS_OUT_OF_RANGE,
          "AMDGPU TSAN memory granule shift %u exceeds max shift 16",
          options->tsan.memory_granule_shift);
    }
    if (options->tsan.workgroup_local_memory_size != 0 &&
        !iree_device_size_is_power_of_two(
            options->tsan.workgroup_local_memory_size)) {
      return iree_make_status(
          IREE_STATUS_INVALID_ARGUMENT,
          "AMDGPU TSAN workgroup local-memory size %u must be zero for "
          "auto-detect or a power of two",
          options->tsan.workgroup_local_memory_size);
    }
    if (options->tsan.workgroup_capacity == 0) {
      return iree_make_status(
          IREE_STATUS_INVALID_ARGUMENT,
          "AMDGPU TSAN workgroup capacity must be non-zero");
    }
    if (options->tsan.shadow_slot_count == 0) {
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "AMDGPU TSAN shadow slot count must be non-zero");
    }
    if (!iree_device_size_is_power_of_two(options->tsan.shadow_slot_count)) {
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "AMDGPU TSAN shadow slot count %u must be a "
                              "power of two",
                              options->tsan.shadow_slot_count);
    }
    if (options->tsan.workgroup_local_memory_size != 0) {
      const uint64_t granule_size = 1ull << options->tsan.memory_granule_shift;
      const uint64_t workgroup_entry_count =
          (options->tsan.workgroup_local_memory_size + granule_size - 1) >>
          options->tsan.memory_granule_shift;
      if (workgroup_entry_count >
          UINT64_MAX / IREE_HAL_AMDGPU_TSAN_SHADOW_ENTRY_SIZE) {
        return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                                "AMDGPU TSAN workgroup shadow data overflows: "
                                "local_memory_size=%u, granule_shift=%u",
                                options->tsan.workgroup_local_memory_size,
                                options->tsan.memory_granule_shift);
      }
      const uint64_t workgroup_shadow_data_size =
          workgroup_entry_count * IREE_HAL_AMDGPU_TSAN_SHADOW_ENTRY_SIZE;
      if (workgroup_shadow_data_size >
          UINT64_MAX - IREE_HAL_AMDGPU_TSAN_WORKGROUP_SHADOW_HEADER_SIZE) {
        return iree_make_status(
            IREE_STATUS_OUT_OF_RANGE,
            "AMDGPU TSAN workgroup shadow size overflows: "
            "header_size=%u, data_size=%" PRIu64,
            IREE_HAL_AMDGPU_TSAN_WORKGROUP_SHADOW_HEADER_SIZE,
            workgroup_shadow_data_size);
      }
      const uint64_t workgroup_shadow_stride =
          IREE_HAL_AMDGPU_TSAN_WORKGROUP_SHADOW_HEADER_SIZE +
          workgroup_shadow_data_size;
      if (workgroup_shadow_stride >
          UINT64_MAX / options->tsan.workgroup_capacity) {
        return iree_make_status(
            IREE_STATUS_OUT_OF_RANGE,
            "AMDGPU TSAN dispatch shadow size overflows: "
            "workgroup_shadow_stride=%" PRIu64 ", workgroup_capacity=%u",
            workgroup_shadow_stride, options->tsan.workgroup_capacity);
      }
      const uint64_t dispatch_shadow_stride =
          workgroup_shadow_stride * options->tsan.workgroup_capacity;
      if (dispatch_shadow_stride >
          UINT64_MAX / options->tsan.shadow_slot_count) {
        return iree_make_status(
            IREE_STATUS_OUT_OF_RANGE,
            "AMDGPU TSAN queue shadow size overflows: "
            "dispatch_shadow_stride=%" PRIu64 ", shadow_slot_count=%u",
            dispatch_shadow_stride, options->tsan.shadow_slot_count);
      }
    }
  }
  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_logical_device_options_verify(
    const iree_hal_amdgpu_logical_device_options_t* options,
    const iree_hal_amdgpu_libhsa_t* libhsa,
    const iree_hal_amdgpu_topology_t* topology) {
  IREE_ASSERT_ARGUMENT(options);
  IREE_ASSERT_ARGUMENT(topology);
  IREE_TRACE_ZONE_BEGIN(z0);

  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, iree_hal_amdgpu_logical_device_options_verify_supported_features(
              options));

  if (options->host_block_pools.small.block_size <
          IREE_HAL_AMDGPU_LOGICAL_DEVICE_MIN_SMALL_HOST_BLOCK_SIZE ||
      !iree_host_size_is_power_of_two(
          options->host_block_pools.small.block_size)) {
    IREE_RETURN_AND_END_ZONE_IF_ERROR(
        z0, iree_make_status(
                IREE_STATUS_OUT_OF_RANGE,
                "small host block pool size invalid, expected a "
                "power-of-two greater than %d and got %" PRIhsz,
                IREE_HAL_AMDGPU_LOGICAL_DEVICE_MIN_SMALL_HOST_BLOCK_SIZE,
                options->host_block_pools.small.block_size));
  }
  if (options->host_block_pools.large.block_size <
          IREE_HAL_AMDGPU_LOGICAL_DEVICE_MIN_LARGE_HOST_BLOCK_SIZE ||
      !iree_host_size_is_power_of_two(
          options->host_block_pools.large.block_size)) {
    IREE_RETURN_AND_END_ZONE_IF_ERROR(
        z0, iree_make_status(
                IREE_STATUS_OUT_OF_RANGE,
                "large host block pool size invalid, expected a "
                "power-of-two greater than %d and got %" PRIhsz,
                IREE_HAL_AMDGPU_LOGICAL_DEVICE_MIN_LARGE_HOST_BLOCK_SIZE,
                options->host_block_pools.large.block_size));
  }
  if (options->host_block_pools.command_buffer.usable_block_size <
          IREE_HAL_AMDGPU_AQL_PROGRAM_MIN_BLOCK_SIZE ||
      options->host_block_pools.command_buffer.usable_block_size > UINT32_MAX ||
      !iree_host_size_is_power_of_two(
          options->host_block_pools.command_buffer.usable_block_size)) {
    IREE_RETURN_AND_END_ZONE_IF_ERROR(
        z0, iree_make_status(
                IREE_STATUS_OUT_OF_RANGE,
                "command-buffer host block pool usable size invalid, expected "
                "a power-of-two between %u and %u and got %" PRIhsz,
                IREE_HAL_AMDGPU_AQL_PROGRAM_MIN_BLOCK_SIZE, UINT32_MAX,
                options->host_block_pools.command_buffer.usable_block_size));
  }

  if (!iree_host_size_is_power_of_two(options->host_queues.aql_capacity) ||
      !iree_host_size_is_power_of_two(
          options->host_queues.notification_capacity) ||
      !iree_host_size_is_power_of_two(options->host_queues.kernarg_capacity) ||
      (options->host_queues.upload_capacity != 0 &&
       !iree_host_size_is_power_of_two(options->host_queues.upload_capacity))) {
    IREE_RETURN_AND_END_ZONE_IF_ERROR(
        z0, iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                             "host queue AQL, notification, kernarg, and "
                             "upload capacities must all be powers of two, "
                             "with zero allowed for disabled upload capacity "
                             "(got aql=%u, notification=%u, kernarg_blocks=%u, "
                             "upload_bytes=%u)",
                             options->host_queues.aql_capacity,
                             options->host_queues.notification_capacity,
                             options->host_queues.kernarg_capacity,
                             options->host_queues.upload_capacity));
  }
  if (options->host_queues.kernarg_capacity / 2u <
      options->host_queues.aql_capacity) {
    IREE_RETURN_AND_END_ZONE_IF_ERROR(
        z0, iree_make_status(
                IREE_STATUS_OUT_OF_RANGE,
                "host queue kernarg capacity must be at least 2x the AQL queue "
                "capacity (got kernarg_blocks=%u, aql_packets=%u)",
                options->host_queues.kernarg_capacity,
                options->host_queues.aql_capacity));
  }

  IREE_TRACE_ZONE_END(z0);
  return iree_ok_status();
}

//===----------------------------------------------------------------------===//
// iree_hal_amdgpu_logical_device_t
//===----------------------------------------------------------------------===//

static const iree_hal_device_vtable_t iree_hal_amdgpu_logical_device_vtable;

static iree_hal_amdgpu_logical_device_t* iree_hal_amdgpu_logical_device_cast(
    iree_hal_device_t* base_value) {
  IREE_HAL_ASSERT_TYPE(base_value, &iree_hal_amdgpu_logical_device_vtable);
  return (iree_hal_amdgpu_logical_device_t*)base_value;
}

static iree_host_size_t iree_hal_amdgpu_logical_device_provisioned_queue_count(
    const iree_hal_amdgpu_logical_device_t* logical_device) {
  iree_host_size_t queue_count = 0;
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    queue_count += logical_device->physical_devices[i]->host_queue_capacity;
  }
  return queue_count;
}

static bool iree_hal_amdgpu_logical_device_has_live_dynamic_queues(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  bool has_live_queues = false;
  iree_slim_mutex_lock(&logical_device->dynamic_queue_slots.mutex);
  for (iree_host_size_t i = 0;
       i < IREE_HAL_AMDGPU_LOGICAL_DEVICE_QUEUE_SLOT_WORD_COUNT; ++i) {
    has_live_queues |= logical_device->dynamic_queue_slots.live_bits[i] != 0;
  }
  iree_slim_mutex_unlock(&logical_device->dynamic_queue_slots.mutex);
  return has_live_queues;
}

// Returns true when a dynamic queue other than a physical-device-owned cached
// cooperative queue is live. The cached queues are part of frontier teardown
// and must remain retained until the complete provisioned/cooperative union has
// closed. All cooperative locks are acquired before the slot lock to match
// queue acquisition (cooperative lock -> slot lock).
static bool
iree_hal_amdgpu_logical_device_has_external_or_dedicated_dynamic_queues(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_slim_mutex_lock(
        &logical_device->physical_devices[i]->cooperative_queue.mutex);
  }

  uint64_t
      remaining_live_bits[IREE_HAL_AMDGPU_LOGICAL_DEVICE_QUEUE_SLOT_WORD_COUNT];
  iree_slim_mutex_lock(&logical_device->dynamic_queue_slots.mutex);
  memcpy(remaining_live_bits, logical_device->dynamic_queue_slots.live_bits,
         sizeof(remaining_live_bits));

  bool has_external_queue = false;
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_host_queue_t* queue =
        logical_device->physical_devices[i]->cooperative_queue.queue;
    if (!queue) continue;
    if (iree_atomic_ref_count_load(&queue->base.resource.ref_count) != 1) {
      has_external_queue = true;
      continue;
    }
    const iree_host_size_t queue_index =
        iree_async_axis_queue_index(queue->axis);
    const iree_host_size_t word_index = queue_index / 64u;
    const uint64_t bit = UINT64_C(1) << (queue_index % 64u);
    if (IREE_UNLIKELY(
            word_index >=
                IREE_HAL_AMDGPU_LOGICAL_DEVICE_QUEUE_SLOT_WORD_COUNT ||
            !(remaining_live_bits[word_index] & bit))) {
      has_external_queue = true;
      continue;
    }
    remaining_live_bits[word_index] &= ~bit;
  }
  for (iree_host_size_t i = 0;
       i < IREE_HAL_AMDGPU_LOGICAL_DEVICE_QUEUE_SLOT_WORD_COUNT; ++i) {
    has_external_queue |= remaining_live_bits[i] != 0;
  }
  iree_slim_mutex_unlock(&logical_device->dynamic_queue_slots.mutex);

  for (iree_host_size_t i = logical_device->physical_device_count; i > 0; --i) {
    iree_slim_mutex_unlock(
        &logical_device->physical_devices[i - 1]->cooperative_queue.mutex);
  }
  return has_external_queue;
}

static iree_status_t iree_hal_amdgpu_logical_device_acquire_dynamic_queue_slot(
    iree_hal_amdgpu_logical_device_t* logical_device, uint8_t* out_queue_index,
    uint32_t* out_incarnation) {
  iree_slim_mutex_lock(&logical_device->dynamic_queue_slots.mutex);
  bool found = false;
  uint8_t queue_index = 0;
  uint32_t incarnation = 0;
  for (iree_host_size_t i =
           iree_hal_amdgpu_logical_device_provisioned_queue_count(
               logical_device);
       i < IREE_HAL_AMDGPU_LOGICAL_DEVICE_QUEUE_SLOT_COUNT; ++i) {
    const iree_host_size_t word_index = i / 64u;
    const uint64_t bit = UINT64_C(1) << (i % 64u);
    if (logical_device->dynamic_queue_slots.live_bits[word_index] & bit) {
      continue;
    }
    if (logical_device->dynamic_queue_slots.incarnations[i] >=
        IREE_ASYNC_QUEUE_INCARNATION_MAX) {
      continue;
    }
    incarnation = ++logical_device->dynamic_queue_slots.incarnations[i];
    logical_device->dynamic_queue_slots.live_bits[word_index] |= bit;
    queue_index = (uint8_t)i;
    found = true;
    break;
  }
  iree_slim_mutex_unlock(&logical_device->dynamic_queue_slots.mutex);

  if (!found) {
    return iree_make_status(
        IREE_STATUS_RESOURCE_EXHAUSTED,
        "all AMDGPU queue identity slots are live or permanently retired");
  }
  *out_queue_index = queue_index;
  *out_incarnation = incarnation;
  return iree_ok_status();
}

static void iree_hal_amdgpu_logical_device_release_dynamic_queue_slot(
    void* user_data, uint8_t queue_index) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      (iree_hal_amdgpu_logical_device_t*)user_data;
  const iree_host_size_t word_index = queue_index / 64u;
  const uint64_t bit = UINT64_C(1) << (queue_index % 64u);
  iree_slim_mutex_lock(&logical_device->dynamic_queue_slots.mutex);
  IREE_ASSERT(logical_device->dynamic_queue_slots.live_bits[word_index] & bit,
              "dynamic queue slot must be live until queue destruction");
  logical_device->dynamic_queue_slots.live_bits[word_index] &= ~bit;
  iree_slim_mutex_unlock(&logical_device->dynamic_queue_slots.mutex);
}

struct iree_hal_amdgpu_queue_seal_set_t {
  iree_allocator_t host_allocator;
  // Exact parent retained for the lifetime of every queue edge below. Host
  // queues borrow logical/physical-device state and must be released first.
  iree_hal_device_t* base_device;
  iree_host_size_t queue_count;
  bool begun;
  iree_hal_amdgpu_host_queue_t* queues[];
};

static bool iree_hal_amdgpu_queue_seal_set_contains(
    const iree_hal_amdgpu_queue_seal_set_t* seal_set,
    const iree_hal_amdgpu_host_queue_t* queue) {
  for (iree_host_size_t i = 0; i < seal_set->queue_count; ++i) {
    if (seal_set->queues[i] == queue) return true;
  }
  return false;
}

static void iree_hal_amdgpu_queue_seal_set_add(
    iree_hal_amdgpu_queue_seal_set_t* seal_set,
    iree_hal_amdgpu_host_queue_t* queue) {
  if (!queue || iree_hal_amdgpu_queue_seal_set_contains(seal_set, queue)) {
    return;
  }
  iree_hal_queue_retain(&queue->base);
  seal_set->queues[seal_set->queue_count++] = queue;
}

static void iree_hal_amdgpu_queue_seal_set_free(
    iree_hal_amdgpu_queue_seal_set_t* seal_set) {
  if (!seal_set) return;
  for (iree_host_size_t i = 0; i < seal_set->queue_count; ++i) {
    iree_hal_queue_release(&seal_set->queues[i]->base);
  }
  iree_hal_device_release(seal_set->base_device);
  iree_allocator_free(seal_set->host_allocator, seal_set);
}

iree_status_t iree_hal_amdgpu_queue_seal_set_prepare(
    iree_hal_device_t* base_device, iree_host_size_t binding_queue_count,
    iree_hal_queue_t* const* binding_queues,
    iree_hal_amdgpu_queue_seal_scope_t scope, iree_allocator_t host_allocator,
    iree_hal_amdgpu_queue_seal_set_t** out_seal_set) {
  IREE_ASSERT_ARGUMENT(base_device);
  IREE_ASSERT_ARGUMENT(!binding_queue_count || binding_queues);
  IREE_ASSERT_ARGUMENT(out_seal_set);
  *out_seal_set = NULL;
  if (IREE_UNLIKELY(!iree_hal_resource_is(
          base_device, &iree_hal_amdgpu_logical_device_vtable))) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "queue seal set requires an AMDGPU device");
  }
  if (IREE_UNLIKELY(scope != IREE_HAL_AMDGPU_QUEUE_SEAL_SCOPE_BINDING &&
                    scope != IREE_HAL_AMDGPU_QUEUE_SEAL_SCOPE_DEVICE)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "invalid AMDGPU queue seal scope %d", (int)scope);
  }
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);

  iree_host_size_t queue_capacity = binding_queue_count;
  if (scope == IREE_HAL_AMDGPU_QUEUE_SEAL_SCOPE_DEVICE) {
    for (iree_host_size_t i = 0; i < logical_device->physical_device_count;
         ++i) {
      iree_hal_amdgpu_physical_device_t* physical_device =
          logical_device->physical_devices[i];
      if (IREE_UNLIKELY(!iree_host_size_checked_add(
                            queue_capacity, physical_device->host_queue_count,
                            &queue_capacity) ||
                        !iree_host_size_checked_add(queue_capacity, 1,
                                                    &queue_capacity))) {
        return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                                "AMDGPU queue seal set size overflow");
      }
    }
  }
  iree_host_size_t total_size = 0;
  IREE_RETURN_IF_ERROR(IREE_STRUCT_LAYOUT(
      sizeof(iree_hal_amdgpu_queue_seal_set_t), &total_size,
      IREE_STRUCT_FIELD(queue_capacity, iree_hal_amdgpu_host_queue_t*, NULL)));
  iree_hal_amdgpu_queue_seal_set_t* seal_set = NULL;
  IREE_RETURN_IF_ERROR(
      iree_allocator_malloc(host_allocator, total_size, (void**)&seal_set));
  memset(seal_set, 0, total_size);
  seal_set->host_allocator = host_allocator;
  seal_set->base_device = base_device;
  iree_hal_device_retain(seal_set->base_device);

  iree_status_t status = iree_ok_status();
  for (iree_host_size_t i = 0;
       i < binding_queue_count && iree_status_is_ok(status); ++i) {
    iree_hal_queue_t* base_queue = binding_queues[i];
    if (IREE_UNLIKELY(!base_queue ||
                      !iree_hal_amdgpu_host_queue_isa(base_queue))) {
      status = iree_make_status(
          IREE_STATUS_INVALID_ARGUMENT,
          "binding queue %" PRIhsz " is not an AMDGPU host queue", i);
      break;
    }
    iree_hal_amdgpu_host_queue_t* queue =
        (iree_hal_amdgpu_host_queue_t*)base_queue;
    if (IREE_UNLIKELY(queue->logical_device != base_device)) {
      status = iree_make_status(
          IREE_STATUS_INVALID_ARGUMENT,
          "binding queue %" PRIhsz " belongs to a different AMDGPU device", i);
      break;
    }
    if (IREE_UNLIKELY(queue->physical_queue_ordinal !=
                          IREE_HAL_AMDGPU_PHYSICAL_QUEUE_ORDINAL_NONE ||
                      iree_any_bit_set(
                          iree_hal_queue_features(base_queue),
                          IREE_HAL_QUEUE_FEATURE_FLAG_COOPERATIVE_DISPATCH))) {
      status =
          iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                           "binding queue %" PRIhsz
                           " is not a binding-owned dedicated AMDGPU queue",
                           i);
      break;
    }
    iree_hal_amdgpu_queue_seal_set_add(seal_set, queue);
  }

  if (iree_status_is_ok(status) &&
      scope == IREE_HAL_AMDGPU_QUEUE_SEAL_SCOPE_DEVICE) {
    for (iree_host_size_t i = 0; i < logical_device->physical_device_count;
         ++i) {
      iree_hal_amdgpu_physical_device_t* physical_device =
          logical_device->physical_devices[i];
      for (iree_host_size_t j = 0; j < physical_device->host_queue_count; ++j) {
        iree_hal_amdgpu_queue_seal_set_add(seal_set,
                                           &physical_device->host_queues[j]);
      }
      iree_slim_mutex_lock(&physical_device->cooperative_queue.mutex);
      iree_hal_amdgpu_queue_seal_set_add(
          seal_set, physical_device->cooperative_queue.queue);
      iree_slim_mutex_unlock(&physical_device->cooperative_queue.mutex);
    }
  }
  if (!iree_status_is_ok(status)) {
    iree_hal_amdgpu_queue_seal_set_free(seal_set);
    return status;
  }
  *out_seal_set = seal_set;
  return iree_ok_status();
}

void iree_hal_amdgpu_queue_seal_set_begin(
    iree_hal_amdgpu_queue_seal_set_t* seal_set) {
  if (!seal_set) return;
  IREE_ASSERT(!seal_set->begun, "queue seal set can begin only once");
  seal_set->begun = true;
  for (iree_host_size_t i = 0; i < seal_set->queue_count; ++i) {
    iree_hal_amdgpu_host_queue_begin_deinitialize(seal_set->queues[i]);
  }
}

void iree_hal_amdgpu_queue_seal_set_finish(
    iree_hal_amdgpu_queue_seal_set_t* seal_set) {
  if (!seal_set) return;
  IREE_ASSERT(seal_set->begun,
              "queue seal set must begin before it can finish");
  for (iree_host_size_t i = 0; i < seal_set->queue_count; ++i) {
    iree_hal_amdgpu_host_queue_seal(seal_set->queues[i]);
  }
  iree_hal_amdgpu_queue_seal_set_free(seal_set);
}

void iree_hal_amdgpu_queue_seal_set_cancel(
    iree_hal_amdgpu_queue_seal_set_t* seal_set) {
  IREE_ASSERT(!seal_set || !seal_set->begun,
              "a begun queue seal set cannot be cancelled");
  iree_hal_amdgpu_queue_seal_set_free(seal_set);
}

static void iree_hal_amdgpu_logical_device_release_cooperative_queues(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_release_cooperative_queue(
        logical_device->physical_devices[i]);
  }
}

static bool iree_hal_amdgpu_logical_device_profiling_needs_hsa_timestamps(
    iree_hal_device_profiling_data_families_t data_families) {
  return iree_any_bit_set(data_families,
                          IREE_HAL_DEVICE_PROFILING_DATA_DISPATCH_EVENTS |
                              IREE_HAL_DEVICE_PROFILING_DATA_COUNTER_SAMPLES |
                              IREE_HAL_DEVICE_PROFILING_DATA_EXECUTABLE_TRACES);
}

static bool iree_hal_amdgpu_logical_device_profiling_needs_clock_correlations(
    iree_hal_device_profiling_data_families_t data_families) {
  return iree_hal_amdgpu_logical_device_profiling_needs_hsa_timestamps(
             data_families) ||
         iree_any_bit_set(data_families,
                          IREE_HAL_DEVICE_PROFILING_DATA_DEVICE_QUEUE_EVENTS |
                              IREE_HAL_DEVICE_PROFILING_DATA_COUNTER_RANGES);
}

static iree_hal_device_profiling_data_families_t
iree_hal_amdgpu_logical_device_lightweight_statistics_data_families(void) {
  return IREE_HAL_DEVICE_PROFILING_DATA_QUEUE_EVENTS |
         IREE_HAL_DEVICE_PROFILING_DATA_EXECUTABLE_METADATA;
}

static iree_hal_device_profiling_options_t
iree_hal_amdgpu_logical_device_resolve_profiling_options(
    const iree_hal_device_profiling_options_t* options) {
  iree_hal_device_profiling_options_t resolved_options = *options;
  if (resolved_options.data_families == IREE_HAL_DEVICE_PROFILING_DATA_NONE &&
      iree_hal_device_profiling_options_requests_lightweight_statistics(
          options)) {
    resolved_options.data_families =
        iree_hal_amdgpu_logical_device_lightweight_statistics_data_families();
  }
  resolved_options.flags &=
      ~IREE_HAL_DEVICE_PROFILING_FLAG_LIGHTWEIGHT_STATISTICS;
  return resolved_options;
}

// Power-of-two capacity for logical-device memory lifecycle event buffering.
#define IREE_HAL_AMDGPU_LOGICAL_DEVICE_PROFILE_MEMORY_EVENT_CAPACITY (64 * 1024)

// Power-of-two capacity for logical-device queue operation event buffering.
#define IREE_HAL_AMDGPU_LOGICAL_DEVICE_PROFILE_QUEUE_EVENT_CAPACITY (64 * 1024)

static iree_hal_profile_chunk_metadata_t
iree_hal_amdgpu_logical_device_profile_session_metadata(
    iree_hal_amdgpu_logical_device_t* logical_device, uint64_t session_id) {
  iree_hal_profile_chunk_metadata_t metadata =
      iree_hal_profile_chunk_metadata_default();
  metadata.content_type = IREE_HAL_PROFILE_CONTENT_TYPE_SESSION;
  metadata.name = logical_device->identifier;
  metadata.session_id = session_id;
  return metadata;
}

static uint64_t iree_hal_amdgpu_logical_device_profile_queue_stream_id(
    uint32_t physical_device_ordinal, uint32_t queue_ordinal) {
  return ((uint64_t)physical_device_ordinal << 32) | (uint64_t)queue_ordinal;
}

static bool iree_hal_amdgpu_logical_device_profile_memory_events_requested(
    const iree_hal_amdgpu_logical_device_t* logical_device) {
  return iree_hal_device_profiling_options_requests_data(
             &logical_device->profiling.options,
             IREE_HAL_DEVICE_PROFILING_DATA_MEMORY_EVENTS) &&
         logical_device->profiling.options.sink &&
         iree_hal_amdgpu_profile_event_streams_has_memory_storage(
             &logical_device->profiling.event_streams);
}

bool iree_hal_amdgpu_logical_device_should_record_profile_memory_events(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  return iree_hal_amdgpu_logical_device_profile_memory_events_requested(
      logical_device);
}

static void iree_hal_amdgpu_logical_device_reset_profile_options(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  iree_hal_device_profiling_options_storage_free(
      logical_device->profiling.options_storage,
      logical_device->host_allocator);
  logical_device->profiling.options_storage = NULL;
  logical_device->profiling.options = (iree_hal_device_profiling_options_t){0};
}

iree_status_t iree_hal_amdgpu_logical_device_allocate_executable_id(
    iree_hal_device_t* base_device, uint64_t* out_executable_id) {
  IREE_ASSERT_ARGUMENT(out_executable_id);
  *out_executable_id = 0;
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);

  uint64_t executable_id = iree_atomic_load(&logical_device->next_executable_id,
                                            iree_memory_order_relaxed);
  while (executable_id != 0 && executable_id != UINT64_MAX) {
    uint64_t next_executable_id = executable_id + 1;
    if (iree_atomic_compare_exchange_weak(&logical_device->next_executable_id,
                                          &executable_id, next_executable_id,
                                          iree_memory_order_relaxed,
                                          iree_memory_order_relaxed)) {
      *out_executable_id = executable_id;
      return iree_ok_status();
    }
  }
  if (IREE_UNLIKELY(executable_id == 0)) {
    return iree_make_status(IREE_STATUS_INTERNAL,
                            "AMDGPU executable id allocator is invalid");
  } else {
    return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                            "AMDGPU executable id space exhausted");
  }
}

bool iree_hal_amdgpu_logical_device_should_profile_dispatch(
    iree_hal_amdgpu_logical_device_t* logical_device, uint64_t executable_id,
    uint32_t export_ordinal, uint64_t command_buffer_id, uint32_t command_index,
    uint32_t physical_device_ordinal, uint32_t queue_ordinal) {
  if (!iree_any_bit_set(logical_device->profiling.options.data_families,
                        IREE_HAL_DEVICE_PROFILING_DATA_DISPATCH_EVENTS |
                            IREE_HAL_DEVICE_PROFILING_DATA_COUNTER_SAMPLES |
                            IREE_HAL_DEVICE_PROFILING_DATA_EXECUTABLE_TRACES)) {
    return false;
  }

  const iree_hal_profile_capture_filter_t* filter =
      &logical_device->profiling.options.capture_filter;
  if (!iree_hal_profile_capture_filter_matches_location(
          filter, command_buffer_id, command_index, physical_device_ordinal,
          queue_ordinal)) {
    return false;
  }
  if (iree_any_bit_set(
          filter->flags,
          IREE_HAL_PROFILE_CAPTURE_FILTER_FLAG_EXECUTABLE_FUNCTION_PATTERN)) {
    return iree_hal_amdgpu_profile_metadata_function_matches(
        &logical_device->profile_metadata, executable_id, export_ordinal,
        filter->executable_function_pattern);
  }
  return true;
}

uint64_t iree_hal_amdgpu_logical_device_allocate_profile_memory_allocation_id(
    iree_hal_device_t* base_device, uint64_t* out_session_id) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  *out_session_id = 0;
  if (!iree_hal_amdgpu_logical_device_profile_memory_events_requested(
          logical_device)) {
    return 0;
  }

  return iree_hal_amdgpu_profile_event_streams_allocate_memory_allocation_id(
      &logical_device->profiling.event_streams,
      logical_device->profiling.session_id, out_session_id);
}

bool iree_hal_amdgpu_logical_device_record_profile_memory_event_for_session(
    iree_hal_device_t* base_device, uint64_t session_id,
    const iree_hal_profile_memory_event_t* event) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  if (!iree_hal_amdgpu_logical_device_profile_memory_events_requested(
          logical_device)) {
    return false;
  }

  return iree_hal_amdgpu_profile_event_streams_record_memory_event(
      &logical_device->profiling.event_streams,
      logical_device->profiling.session_id, session_id, event);
}

bool iree_hal_amdgpu_logical_device_record_profile_memory_event(
    iree_hal_device_t* base_device,
    const iree_hal_profile_memory_event_t* event) {
  return iree_hal_amdgpu_logical_device_record_profile_memory_event_for_session(
      base_device, /*session_id=*/0, event);
}

static bool iree_hal_amdgpu_logical_device_profile_queue_events_requested(
    const iree_hal_amdgpu_logical_device_t* logical_device) {
  return iree_hal_device_profiling_options_requests_data(
             &logical_device->profiling.options,
             IREE_HAL_DEVICE_PROFILING_DATA_QUEUE_EVENTS) &&
         logical_device->profiling.options.sink &&
         iree_hal_amdgpu_profile_event_streams_has_queue_storage(
             &logical_device->profiling.event_streams);
}

void iree_hal_amdgpu_logical_device_record_profile_queue_event(
    iree_hal_device_t* base_device,
    const iree_hal_profile_queue_event_t* event) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  if (!iree_hal_amdgpu_logical_device_profile_queue_events_requested(
          logical_device)) {
    return;
  }

  iree_hal_amdgpu_profile_event_streams_record_queue_event(
      &logical_device->profiling.event_streams, event);
}

static iree_status_t
iree_hal_amdgpu_logical_device_sample_profile_clock_correlation(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_amdgpu_physical_device_t* physical_device,
    iree_hal_profile_clock_correlation_record_t* out_record) {
  if (IREE_UNLIKELY(physical_device->device_ordinal > UINT32_MAX)) {
    return iree_make_status(
        IREE_STATUS_OUT_OF_RANGE,
        "profile clock correlation physical device ordinal out of range: "
        "%" PRIhsz,
        physical_device->device_ordinal);
  }

  iree_hal_amdgpu_device_clock_counters_t counters = {0};
  const iree_time_t host_time_begin_ns = iree_time_now();
  iree_status_t status = iree_hal_amdgpu_device_clock_source_sample(
      &logical_device->system->device_clock_source, physical_device->driver_uid,
      &counters);
  const iree_time_t host_time_end_ns = iree_time_now();

  if (iree_status_is_ok(status)) {
    *out_record = iree_hal_profile_clock_correlation_record_default();
    out_record->flags =
        IREE_HAL_PROFILE_CLOCK_CORRELATION_FLAG_DEVICE_TICK |
        IREE_HAL_PROFILE_CLOCK_CORRELATION_FLAG_HOST_CPU_TIMESTAMP |
        IREE_HAL_PROFILE_CLOCK_CORRELATION_FLAG_HOST_SYSTEM_TIMESTAMP |
        IREE_HAL_PROFILE_CLOCK_CORRELATION_FLAG_HOST_TIME_BRACKET;
    out_record->physical_device_ordinal =
        (uint32_t)physical_device->device_ordinal;
    out_record->sample_id =
        logical_device->profiling.next_clock_correlation_sample_id++;
    out_record->device_tick = counters.device_clock_counter;
    out_record->host_cpu_timestamp_ns = counters.host_cpu_timestamp_ns;
    out_record->host_system_timestamp = counters.host_system_timestamp;
    out_record->host_system_frequency_hz = counters.host_system_frequency_hz;
    out_record->host_time_begin_ns = host_time_begin_ns;
    out_record->host_time_end_ns = host_time_end_ns;
  } else {
    status = iree_status_annotate_f(
        status,
        "sampling profile clock correlation for physical_device_ordinal=%zu "
        "driver_uid=%" PRIu32,
        physical_device->device_ordinal, physical_device->driver_uid);
  }
  return status;
}

static iree_status_t iree_hal_amdgpu_logical_device_write_profile_devices(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_profile_sink_t* sink, uint64_t session_id) {
  IREE_TRACE_ZONE_BEGIN(z0);

  const iree_host_size_t record_count = logical_device->physical_device_count;
  if (record_count == 0) {
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "logical device has no physical devices (initialization incomplete)");
  }

  iree_host_size_t records_size = 0;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, IREE_STRUCT_LAYOUT(
              0, &records_size,
              IREE_STRUCT_FIELD(record_count, iree_hal_profile_device_record_t,
                                NULL)));
  iree_hal_profile_device_record_t* records = NULL;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, iree_allocator_malloc(logical_device->host_allocator, records_size,
                                (void**)&records));

  iree_status_t status = iree_ok_status();
  for (iree_host_size_t i = 0; i < record_count && iree_status_is_ok(status);
       ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    if (IREE_UNLIKELY(physical_device->device_ordinal > UINT32_MAX ||
                      physical_device->host_queue_count > UINT32_MAX)) {
      status = iree_make_status(
          IREE_STATUS_OUT_OF_RANGE,
          "profile device metadata ordinals out of range: device=%" PRIhsz
          ", queue_count=%" PRIhsz,
          physical_device->device_ordinal, physical_device->host_queue_count);
      break;
    }

    records[i] = iree_hal_profile_device_record_default();
    records[i].physical_device_ordinal =
        (uint32_t)physical_device->device_ordinal;
    records[i].queue_count = (uint32_t)physical_device->host_queue_count;
    records[i].flags |= IREE_HAL_PROFILE_DEVICE_FLAG_TIMESTAMP_FREQUENCY;
    records[i].timestamp_frequency_hz = physical_device->timestamp_frequency_hz;
    if (physical_device->has_physical_device_uuid) {
      records[i].flags |= IREE_HAL_PROFILE_DEVICE_FLAG_PHYSICAL_DEVICE_UUID;
      memcpy(records[i].physical_device_uuid,
             physical_device->physical_device_uuid,
             sizeof(records[i].physical_device_uuid));
    }
  }

  if (iree_status_is_ok(status)) {
    iree_hal_profile_chunk_metadata_t metadata =
        iree_hal_profile_chunk_metadata_default();
    metadata.content_type = IREE_HAL_PROFILE_CONTENT_TYPE_DEVICES;
    metadata.name = logical_device->identifier;
    metadata.session_id = session_id;
    iree_const_byte_span_t iovec =
        iree_make_const_byte_span(records, records_size);
    status = iree_hal_profile_sink_write(sink, &metadata, 1, &iovec);
  }

  iree_allocator_free(logical_device->host_allocator, records);
  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_status_t iree_hal_amdgpu_logical_device_write_profile_queues(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_profile_sink_t* sink, uint64_t session_id) {
  IREE_TRACE_ZONE_BEGIN(z0);

  iree_host_size_t record_count = 0;
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    if (IREE_UNLIKELY(!iree_host_size_checked_add(
            record_count, physical_device->host_queue_count, &record_count))) {
      IREE_TRACE_ZONE_END(z0);
      return iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                              "profile queue metadata count overflow");
    }
  }
  if (record_count == 0) {
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "logical device has no host queues (initialization incomplete)");
  }

  iree_host_size_t records_size = 0;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, IREE_STRUCT_LAYOUT(
              0, &records_size,
              IREE_STRUCT_FIELD(record_count, iree_hal_profile_queue_record_t,
                                NULL)));
  iree_hal_profile_queue_record_t* records = NULL;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, iree_allocator_malloc(logical_device->host_allocator, records_size,
                                (void**)&records));

  iree_status_t status = iree_ok_status();
  iree_host_size_t record_ordinal = 0;
  for (iree_host_size_t i = 0;
       i < logical_device->physical_device_count && iree_status_is_ok(status);
       ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    if (IREE_UNLIKELY(physical_device->device_ordinal > UINT32_MAX)) {
      status = iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                                "profile queue metadata physical device "
                                "ordinal out of range: %" PRIhsz,
                                physical_device->device_ordinal);
      break;
    }
    const uint32_t physical_device_ordinal =
        (uint32_t)physical_device->device_ordinal;
    for (iree_host_size_t j = 0;
         j < physical_device->host_queue_count && iree_status_is_ok(status);
         ++j) {
      if (IREE_UNLIKELY(j > UINT32_MAX)) {
        status = iree_make_status(
            IREE_STATUS_OUT_OF_RANGE,
            "profile queue metadata queue ordinal out of range: %" PRIhsz, j);
        break;
      }
      const uint32_t queue_ordinal = (uint32_t)j;
      records[record_ordinal] = iree_hal_profile_queue_record_default();
      records[record_ordinal].physical_device_ordinal = physical_device_ordinal;
      records[record_ordinal].queue_ordinal = queue_ordinal;
      records[record_ordinal].stream_id =
          iree_hal_amdgpu_logical_device_profile_queue_stream_id(
              physical_device_ordinal, queue_ordinal);
      ++record_ordinal;
    }
  }

  if (iree_status_is_ok(status)) {
    iree_hal_profile_chunk_metadata_t metadata =
        iree_hal_profile_chunk_metadata_default();
    metadata.content_type = IREE_HAL_PROFILE_CONTENT_TYPE_QUEUES;
    metadata.name = logical_device->identifier;
    metadata.session_id = session_id;
    iree_const_byte_span_t iovec =
        iree_make_const_byte_span(records, records_size);
    status = iree_hal_profile_sink_write(sink, &metadata, 1, &iovec);
  }

  iree_allocator_free(logical_device->host_allocator, records);
  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_status_t
iree_hal_amdgpu_logical_device_write_profile_clock_correlations(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_profile_sink_t* sink, uint64_t session_id,
    iree_hal_device_profiling_data_families_t data_families) {
  IREE_TRACE_ZONE_BEGIN(z0);

  const iree_host_size_t record_count = logical_device->physical_device_count;
  if (record_count == 0) {
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "logical device has no physical devices (initialization incomplete)");
  }

  iree_host_size_t records_size = 0;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, IREE_STRUCT_LAYOUT(
              0, &records_size,
              IREE_STRUCT_FIELD(record_count,
                                iree_hal_profile_clock_correlation_record_t,
                                NULL)));
  iree_hal_profile_clock_correlation_record_t* records = NULL;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, iree_allocator_malloc(logical_device->host_allocator, records_size,
                                (void**)&records));

  iree_status_t status = iree_ok_status();
  const bool has_queue_device_events = iree_any_bit_set(
      data_families, IREE_HAL_DEVICE_PROFILING_DATA_DEVICE_QUEUE_EVENTS);
  for (iree_host_size_t i = 0; i < record_count && iree_status_is_ok(status);
       ++i) {
    status = iree_hal_amdgpu_logical_device_sample_profile_clock_correlation(
        logical_device, logical_device->physical_devices[i], &records[i]);
    if (iree_status_is_ok(status) && has_queue_device_events) {
      // Queue-device spans use PM4 COPY_DATA GPU-clock timestamps, while clock
      // correlations use KFD clock-counter samples. Both are useful on their
      // own, but the KFD sample is not guaranteed to strictly bound or align
      // with PM4 event ticks closely enough for host timeline fitting.
      records[i].flags |=
          IREE_HAL_PROFILE_CLOCK_CORRELATION_FLAG_DEVICE_TICK_UNALIGNED;
    }
  }

  if (iree_status_is_ok(status)) {
    iree_hal_profile_chunk_metadata_t metadata =
        iree_hal_profile_chunk_metadata_default();
    metadata.content_type = IREE_HAL_PROFILE_CONTENT_TYPE_CLOCK_CORRELATIONS;
    metadata.name = logical_device->identifier;
    metadata.session_id = session_id;
    iree_const_byte_span_t iovec =
        iree_make_const_byte_span(records, records_size);
    status = iree_hal_profile_sink_write(sink, &metadata, 1, &iovec);
  }

  iree_allocator_free(logical_device->host_allocator, records);
  IREE_TRACE_ZONE_END(z0);
  return status;
}

static bool iree_hal_amdgpu_logical_device_profile_needs_executable_artifacts(
    iree_hal_device_profiling_data_families_t data_families) {
  return iree_any_bit_set(data_families,
                          IREE_HAL_DEVICE_PROFILING_DATA_EXECUTABLE_METADATA |
                              IREE_HAL_DEVICE_PROFILING_DATA_EXECUTABLE_TRACES);
}

static iree_status_t iree_hal_amdgpu_logical_device_write_profile_metadata(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_profile_sink_t* sink, uint64_t session_id,
    iree_hal_device_profiling_data_families_t data_families) {
  const bool emit_executable_artifacts =
      iree_hal_amdgpu_logical_device_profile_needs_executable_artifacts(
          data_families);
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_logical_device_write_profile_devices(
      logical_device, sink, session_id));
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_logical_device_write_profile_queues(
      logical_device, sink, session_id));
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_profile_metadata_write(
      &logical_device->profile_metadata, sink, session_id,
      logical_device->identifier, emit_executable_artifacts,
      &logical_device->profiling.metadata_cursor));
  if (iree_hal_amdgpu_logical_device_profiling_needs_clock_correlations(
          data_families)) {
    return iree_hal_amdgpu_logical_device_write_profile_clock_correlations(
        logical_device, sink, session_id, data_families);
  }
  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_logical_device_write_profile_events(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_profile_sink_t* sink, uint64_t session_id) {
  IREE_TRACE_ZONE_BEGIN(z0);
  iree_status_t status = iree_hal_amdgpu_profile_event_streams_write_queue(
      &logical_device->profiling.event_streams, sink, session_id,
      logical_device->host_allocator);
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_profile_event_streams_write_memory(
        &logical_device->profiling.event_streams, sink, session_id,
        logical_device->host_allocator);
  }
  for (iree_host_size_t i = 0;
       i < logical_device->physical_device_count && iree_status_is_ok(status);
       ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    for (iree_host_size_t j = 0;
         j < physical_device->host_queue_count && iree_status_is_ok(status);
         ++j) {
      status = iree_hal_amdgpu_host_queue_write_profile_events(
          &physical_device->host_queues[j], sink, session_id);
    }
  }
  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_hal_amdgpu_host_queue_profile_flags_t
iree_hal_amdgpu_logical_device_queue_profile_flags(
    const iree_hal_device_profiling_options_t* options) {
  iree_hal_amdgpu_host_queue_profile_flags_t flags =
      IREE_HAL_AMDGPU_HOST_QUEUE_PROFILE_FLAG_NONE;
  if (iree_hal_device_profiling_options_requests_data(
          options, IREE_HAL_DEVICE_PROFILING_DATA_QUEUE_EVENTS)) {
    flags |= IREE_HAL_AMDGPU_HOST_QUEUE_PROFILE_FLAG_QUEUE_EVENTS;
  }
  if (iree_hal_device_profiling_options_requests_data(
          options, IREE_HAL_DEVICE_PROFILING_DATA_DEVICE_QUEUE_EVENTS)) {
    flags |= IREE_HAL_AMDGPU_HOST_QUEUE_PROFILE_FLAG_QUEUE_DEVICE_EVENTS;
  }
  if (iree_any_bit_set(options->data_families,
                       IREE_HAL_DEVICE_PROFILING_DATA_DISPATCH_EVENTS |
                           IREE_HAL_DEVICE_PROFILING_DATA_COUNTER_SAMPLES |
                           IREE_HAL_DEVICE_PROFILING_DATA_EXECUTABLE_TRACES)) {
    flags |= IREE_HAL_AMDGPU_HOST_QUEUE_PROFILE_FLAG_DISPATCHES;
  }
  return flags;
}

static void iree_hal_amdgpu_logical_device_set_queue_profiling_enabled(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_amdgpu_host_queue_profile_flags_t flags) {
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    for (iree_host_size_t j = 0; j < physical_device->host_queue_count; ++j) {
      iree_hal_amdgpu_host_queue_set_profile_flags(
          &physical_device->host_queues[j], flags);
    }
  }
}

static iree_status_t
iree_hal_amdgpu_logical_device_ensure_queue_device_profile_event_storage(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  IREE_TRACE_ZONE_BEGIN(z0);

  iree_status_t status = iree_ok_status();
  for (iree_host_size_t i = 0;
       i < logical_device->physical_device_count && iree_status_is_ok(status);
       ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    for (iree_host_size_t j = 0;
         j < physical_device->host_queue_count && iree_status_is_ok(status);
         ++j) {
      iree_hal_amdgpu_host_queue_t* queue = &physical_device->host_queues[j];
      status = iree_hal_amdgpu_host_queue_ensure_profile_event_storage(queue);
      if (iree_status_is_ok(status)) {
        iree_hal_amdgpu_host_queue_clear_profile_events(queue);
      }
    }
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_status_t iree_hal_amdgpu_logical_device_set_hsa_profiling_enabled(
    iree_hal_amdgpu_logical_device_t* logical_device, bool enabled) {
  IREE_TRACE_ZONE_BEGIN(z0);
  IREE_TRACE_ZONE_APPEND_VALUE_I64(z0, enabled ? 1 : 0);

  iree_status_t status = iree_ok_status();
  iree_host_size_t changed_count = 0;
  for (iree_host_size_t i = 0;
       i < logical_device->physical_device_count && iree_status_is_ok(status);
       ++i) {
    status = iree_hal_amdgpu_physical_device_set_hsa_profiling_enabled(
        logical_device->physical_devices[i], enabled);
    if (iree_status_is_ok(status)) {
      ++changed_count;
    }
  }

  if (!iree_status_is_ok(status) && enabled) {
    for (iree_host_size_t i = 0; i < changed_count; ++i) {
      status = iree_status_join(
          status, iree_hal_amdgpu_physical_device_set_hsa_profiling_enabled(
                      logical_device->physical_devices[i], false));
    }
  } else if (!enabled) {
    for (iree_host_size_t i = changed_count;
         i < logical_device->physical_device_count; ++i) {
      status = iree_status_join(
          status, iree_hal_amdgpu_physical_device_set_hsa_profiling_enabled(
                      logical_device->physical_devices[i], false));
    }
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

// Returns true when |queue_ordinal| is the physical device's counter range
// sampling queue.
//
// Using the final provisioned queue gives the sampler the best chance to run
// independently while the first queue is saturated. When only one queue exists
// we fall back to it and sampling is necessarily ordered behind user work.
static bool iree_hal_amdgpu_logical_device_is_profile_counter_range_queue(
    const iree_hal_amdgpu_physical_device_t* physical_device,
    iree_host_size_t queue_ordinal) {
  return queue_ordinal + 1 == physical_device->host_queue_count;
}

static iree_hal_amdgpu_host_queue_t*
iree_hal_amdgpu_logical_device_select_profile_counter_range_queue(
    iree_hal_amdgpu_physical_device_t* physical_device) {
  if (physical_device->host_queue_count == 0) return NULL;
  return &physical_device->host_queues[physical_device->host_queue_count - 1];
}

static iree_status_t
iree_hal_amdgpu_logical_device_set_counter_profiling_enabled(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_amdgpu_profile_counter_session_t* counter_session, bool enabled) {
  if (!iree_hal_amdgpu_profile_counter_session_is_active(counter_session)) {
    return iree_ok_status();
  }
  IREE_TRACE_ZONE_BEGIN(z0);
  IREE_TRACE_ZONE_APPEND_VALUE_I64(z0, enabled ? 1 : 0);

  iree_status_t status = iree_ok_status();
  const bool capture_dispatch_samples =
      iree_hal_amdgpu_profile_counter_session_captures_dispatch_samples(
          counter_session);
  const bool capture_queue_ranges =
      iree_hal_amdgpu_profile_counter_session_captures_queue_ranges(
          counter_session);
  for (iree_host_size_t i = 0;
       i < logical_device->physical_device_count && iree_status_is_ok(status);
       ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    for (iree_host_size_t j = 0;
         j < physical_device->host_queue_count && iree_status_is_ok(status);
         ++j) {
      iree_hal_amdgpu_host_queue_t* queue = &physical_device->host_queues[j];
      if (enabled) {
        iree_hal_amdgpu_profile_counter_enable_flags_t flags =
            IREE_HAL_AMDGPU_PROFILE_COUNTER_ENABLE_FLAG_NONE;
        if (capture_dispatch_samples) {
          flags |= IREE_HAL_AMDGPU_PROFILE_COUNTER_ENABLE_FLAG_DISPATCH_SAMPLES;
        }
        if (capture_queue_ranges &&
            iree_hal_amdgpu_logical_device_is_profile_counter_range_queue(
                physical_device, j)) {
          flags |= IREE_HAL_AMDGPU_PROFILE_COUNTER_ENABLE_FLAG_QUEUE_RANGES;
        }
        status = iree_hal_amdgpu_host_queue_enable_profile_counters(
            queue, counter_session, flags);
      } else {
        iree_hal_amdgpu_host_queue_disable_profile_counters(queue);
      }
    }
  }

  if (!iree_status_is_ok(status) && enabled) {
    for (iree_host_size_t i = 0; i < logical_device->physical_device_count;
         ++i) {
      iree_hal_amdgpu_physical_device_t* physical_device =
          logical_device->physical_devices[i];
      for (iree_host_size_t j = 0; j < physical_device->host_queue_count; ++j) {
        iree_hal_amdgpu_host_queue_disable_profile_counters(
            &physical_device->host_queues[j]);
      }
    }
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_status_t
iree_hal_amdgpu_logical_device_start_profile_counter_ranges(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_amdgpu_profile_counter_session_t* counter_session) {
  if (!iree_hal_amdgpu_profile_counter_session_captures_queue_ranges(
          counter_session)) {
    return iree_ok_status();
  }
  IREE_TRACE_ZONE_BEGIN(z0);

  iree_status_t status = iree_ok_status();
  iree_host_size_t started_device_count = 0;
  for (iree_host_size_t i = 0;
       i < logical_device->physical_device_count && iree_status_is_ok(status);
       ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    if (IREE_UNLIKELY(physical_device->host_queue_count == 0)) {
      status = iree_make_status(IREE_STATUS_INTERNAL,
                                "logical device physical device has no host "
                                "queues (initialization incomplete)");
    } else {
      iree_hal_amdgpu_host_queue_t* queue =
          iree_hal_amdgpu_logical_device_select_profile_counter_range_queue(
              physical_device);
      status = iree_hal_amdgpu_host_queue_start_profile_counter_ranges(queue);
      if (iree_status_is_ok(status)) {
        ++started_device_count;
      }
    }
  }

  if (!iree_status_is_ok(status)) {
    for (iree_host_size_t i = 0; i < started_device_count; ++i) {
      iree_hal_amdgpu_physical_device_t* physical_device =
          logical_device->physical_devices[i];
      iree_hal_amdgpu_host_queue_t* queue =
          iree_hal_amdgpu_logical_device_select_profile_counter_range_queue(
              physical_device);
      status = iree_status_join(
          status, iree_hal_amdgpu_host_queue_flush_profile_counter_ranges(
                      queue, /*sink=*/NULL, /*session_id=*/0,
                      IREE_HAL_AMDGPU_PROFILE_COUNTER_RANGE_FLUSH_FLAG_NONE));
    }
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_status_t
iree_hal_amdgpu_logical_device_flush_profile_counter_ranges(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_amdgpu_profile_counter_session_t* counter_session,
    iree_hal_profile_sink_t* sink, uint64_t session_id,
    iree_hal_amdgpu_profile_counter_range_flush_flags_t flags) {
  if (!iree_hal_amdgpu_profile_counter_session_captures_queue_ranges(
          counter_session)) {
    return iree_ok_status();
  }
  IREE_TRACE_ZONE_BEGIN(z0);

  iree_status_t status = iree_ok_status();
  for (iree_host_size_t i = 0;
       i < logical_device->physical_device_count && iree_status_is_ok(status);
       ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    if (IREE_UNLIKELY(physical_device->host_queue_count == 0)) {
      status = iree_make_status(IREE_STATUS_INTERNAL,
                                "logical device physical device has no host "
                                "queues (initialization incomplete)");
    } else {
      iree_hal_amdgpu_host_queue_t* queue =
          iree_hal_amdgpu_logical_device_select_profile_counter_range_queue(
              physical_device);
      status = iree_hal_amdgpu_host_queue_flush_profile_counter_ranges(
          queue, sink, session_id, flags);
    }
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_status_t iree_hal_amdgpu_logical_device_set_trace_profiling_enabled(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_amdgpu_profile_trace_session_t* trace_session, bool enabled) {
  if (!iree_hal_amdgpu_profile_trace_session_is_active(trace_session)) {
    return iree_ok_status();
  }
  IREE_TRACE_ZONE_BEGIN(z0);
  IREE_TRACE_ZONE_APPEND_VALUE_I64(z0, enabled ? 1 : 0);

  iree_status_t status = iree_ok_status();
  iree_host_size_t changed_queue_count = 0;
  for (iree_host_size_t i = 0;
       i < logical_device->physical_device_count && iree_status_is_ok(status);
       ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    for (iree_host_size_t j = 0;
         j < physical_device->host_queue_count && iree_status_is_ok(status);
         ++j) {
      iree_hal_amdgpu_host_queue_t* queue = &physical_device->host_queues[j];
      if (enabled) {
        status = iree_hal_amdgpu_host_queue_enable_profile_traces(
            queue, trace_session);
        if (iree_status_is_ok(status)) {
          ++changed_queue_count;
        }
      } else {
        iree_hal_amdgpu_host_queue_disable_profile_traces(queue);
      }
    }
  }

  if (!iree_status_is_ok(status) && enabled) {
    for (iree_host_size_t i = 0, seen_queue_count = 0;
         i < logical_device->physical_device_count &&
         seen_queue_count < changed_queue_count;
         ++i) {
      iree_hal_amdgpu_physical_device_t* physical_device =
          logical_device->physical_devices[i];
      for (iree_host_size_t j = 0; j < physical_device->host_queue_count &&
                                   seen_queue_count < changed_queue_count;
           ++j, ++seen_queue_count) {
        iree_hal_amdgpu_host_queue_disable_profile_traces(
            &physical_device->host_queues[j]);
      }
    }
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

static bool iree_hal_amdgpu_logical_device_query_pool_epoch(
    void* user_data, iree_async_axis_t axis, uint64_t epoch) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      (iree_hal_amdgpu_logical_device_t*)user_data;
  return logical_device->frontier_tracker &&
         iree_async_frontier_tracker_query_epoch(
             logical_device->frontier_tracker, axis, epoch);
}

bool iree_hal_amdgpu_logical_device_lookup_host_queue_epoch_wait(
    iree_hal_amdgpu_logical_device_t* logical_device, iree_async_axis_t axis,
    iree_hal_amdgpu_host_queue_epoch_wait_t* out_wait_state) {
  IREE_ASSERT_ARGUMENT(logical_device);
  IREE_ASSERT_ARGUMENT(out_wait_state);
  memset(out_wait_state, 0, sizeof(*out_wait_state));

  if (!logical_device->host_queue_epoch_table) return false;
  if ((axis >> 32) != (logical_device->axis >> 32)) {
    return false;
  }
  const iree_host_size_t queue_count_per_physical_device =
      logical_device->system->topology.gpu_agent_queue_count;
  const iree_host_size_t queue_axis_ordinal = iree_async_axis_queue_index(axis);
  const iree_host_size_t physical_device_ordinal =
      queue_axis_ordinal / queue_count_per_physical_device;
  const iree_hal_queue_ordinal_t physical_queue_ordinal =
      (iree_hal_queue_ordinal_t)(queue_axis_ordinal %
                                 queue_count_per_physical_device);
  if (physical_device_ordinal >= logical_device->physical_device_count) {
    return false;
  }
  hsa_signal_t epoch_signal = {0};
  if (!iree_hal_amdgpu_epoch_signal_table_lookup(
          logical_device->host_queue_epoch_table, axis, &epoch_signal)) {
    return false;
  }

  iree_hal_amdgpu_physical_device_t* physical_device =
      logical_device->physical_devices[physical_device_ordinal];

  if (physical_queue_ordinal >= physical_device->host_queue_count) {
    return false;
  }
  iree_hal_amdgpu_host_queue_t* queue =
      &physical_device->host_queues[physical_queue_ordinal];

  uint64_t wait_timeout_hint =
      logical_device->system->info.timestamp_frequency / 1000;
  if (wait_timeout_hint == 0) wait_timeout_hint = 1;

  out_wait_state->libhsa = queue->libhsa;
  out_wait_state->epoch_signal = epoch_signal;
  out_wait_state->error_status = &queue->error_status;
  out_wait_state->host_queue = queue;
  out_wait_state->timestamp_frequency =
      logical_device->system->info.timestamp_frequency;
  out_wait_state->wait_timeout_hint = wait_timeout_hint;
  return true;
}

static void iree_hal_amdgpu_logical_device_begin_deassign_frontier(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_begin_deassign_frontier(
        logical_device->physical_devices[i]);
  }
}

static void iree_hal_amdgpu_logical_device_seal_deassign_frontier(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_seal_deassign_frontier(
        logical_device->physical_devices[i]);
  }
}

static void iree_hal_amdgpu_logical_device_finish_deassign_frontier(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_finish_deassign_frontier(
        logical_device->physical_devices[i]);
  }

  iree_async_frontier_tracker_release(logical_device->frontier_tracker);
  logical_device->frontier_tracker = NULL;
  logical_device->axis = 0;
  memset(&logical_device->topology_info, 0,
         sizeof(logical_device->topology_info));

  if (logical_device->host_queue_epoch_table) {
    iree_allocator_free(logical_device->host_allocator,
                        logical_device->host_queue_epoch_table);
    logical_device->host_queue_epoch_table = NULL;
  }
}

static void iree_hal_amdgpu_logical_device_deassign_frontier(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  IREE_TRACE_ZONE_BEGIN(z0);
  // The close phase covers every physical device before any queue is waited.
  // This is required for cross-device and cooperative/provisioned dependency
  // chains: no accepted publisher remains able to strand another queue after
  // the first wait starts.
  iree_hal_amdgpu_logical_device_begin_deassign_frontier(logical_device);
  iree_hal_amdgpu_logical_device_seal_deassign_frontier(logical_device);
  iree_hal_amdgpu_logical_device_finish_deassign_frontier(logical_device);
  IREE_TRACE_ZONE_END(z0);
}

void iree_hal_amdgpu_logical_device_error_handler(void* user_data,
                                                  iree_status_t status) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      (iree_hal_amdgpu_logical_device_t*)user_data;
  IREE_TRACE_ZONE_BEGIN(z0);

  // Display the error in trace tooling.
  IREE_TRACE({
    char buffer[1024];
    iree_host_size_t buffer_length = 0;
    if (iree_status_format(status, sizeof(buffer), buffer, &buffer_length)) {
      IREE_TRACE_MESSAGE_DYNAMIC(ERROR, buffer, buffer_length);
    }
  });

  // Set the device sticky error status (if it is not already set).
  intptr_t current_value = 0;
  if (!iree_atomic_compare_exchange_strong(
          &logical_device->failure_status, &current_value, (intptr_t)status,
          iree_memory_order_acq_rel, iree_memory_order_relaxed)) {
    // Previous status was not OK; the sticky slot owns only the first failure.
    iree_status_free(status);
  }

  IREE_TRACE_ZONE_END(z0);
}

iree_status_t iree_hal_amdgpu_logical_device_check_failure(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  iree_status_t failure_status = (iree_status_t)iree_atomic_load(
      &logical_device->failure_status, iree_memory_order_acquire);
  if (iree_status_is_ok(failure_status)) return iree_ok_status();
  return iree_status_clone(failure_status);
}

static void iree_hal_amdgpu_logical_device_translate_physical_options(
    const iree_hal_amdgpu_logical_device_options_t* options,
    const iree_hal_amdgpu_topology_t* topology,
    iree_hal_amdgpu_physical_device_options_t* out_options) {
  iree_hal_amdgpu_physical_device_options_initialize(out_options);
  out_options->device_block_pools.small.block_size =
      options->device_block_pools.small.block_size;
  out_options->device_block_pools.small.initial_capacity =
      options->device_block_pools.small.initial_capacity;
  out_options->device_block_pools.large.block_size =
      options->device_block_pools.large.block_size;
  out_options->device_block_pools.large.initial_capacity =
      options->device_block_pools.large.initial_capacity;
  out_options->default_pool.range_length = options->default_pool.range_length;
  out_options->default_pool.alignment = options->default_pool.alignment;
  out_options->default_pool.frontier_capacity =
      options->default_pool.frontier_capacity;
  if (options->asan.enabled) {
    out_options->default_pool.asan = (iree_hal_asan_pool_options_t){
        .mode = IREE_HAL_ASAN_POOL_MODE_SHADOW,
        .shadow_granule_size = (iree_device_size_t)1ull
                               << options->asan.shadow_scale_shift,
        .redzone_size = options->default_pool.alignment,
        .backing_alignment = 0,
        .quarantine_size = options->asan.quarantine_size,
    };
  }
  out_options->host_block_pool_initial_capacity =
      options->preallocate_pools ? 16 : 0;
  out_options->host_queue_count = topology->gpu_agent_queue_count;
  out_options->host_queue_aql_capacity = options->host_queues.aql_capacity;
  out_options->host_queue_notification_capacity =
      options->host_queues.notification_capacity;
  out_options->host_queue_kernarg_capacity =
      options->host_queues.kernarg_capacity;
  out_options->host_queue_upload_capacity =
      options->host_queues.upload_capacity;
  out_options->file_staging.slot_size = options->file_staging.slot_size;
  out_options->file_staging.slot_count = options->file_staging.slot_count;
  out_options->file_staging.force_fine_host_memory =
      options->file_staging.force_fine_host_memory;
  out_options->force_wait_barrier_defer = options->force_wait_barrier_defer;
  out_options->suppress_device_fine_memory =
      options->suppress_device_fine_memory;
}

static iree_status_t iree_hal_amdgpu_logical_device_verify_physical_options(
    const iree_hal_amdgpu_physical_device_options_t* options,
    const iree_hal_amdgpu_libhsa_t* libhsa,
    const iree_hal_amdgpu_topology_t* topology) {
  for (iree_host_size_t i = 0; i < topology->gpu_agent_count; ++i) {
    hsa_agent_t gpu_agent = topology->gpu_agents[i];
    hsa_agent_t cpu_agent = topology->cpu_agents[topology->gpu_cpu_map[i]];
    IREE_RETURN_IF_ERROR(
        iree_hal_amdgpu_physical_device_options_verify(options, libhsa,
                                                       cpu_agent, gpu_agent),
        "verifying GPU agent %" PRIhsz " meets required options", i);
  }
  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_logical_device_allocate_storage(
    iree_string_view_t identifier, const iree_hal_amdgpu_topology_t* topology,
    iree_host_size_t physical_device_size, iree_allocator_t host_allocator,
    iree_hal_amdgpu_logical_device_t** out_logical_device) {
  *out_logical_device = NULL;

  iree_hal_amdgpu_logical_device_t* logical_device = NULL;
  iree_host_size_t physical_device_data_offset = 0;
  iree_host_size_t identifier_offset = 0;
  iree_host_size_t total_size = 0;
  IREE_RETURN_IF_ERROR(IREE_STRUCT_LAYOUT(
      sizeof(*logical_device), &total_size,
      IREE_STRUCT_FIELD(topology->gpu_agent_count,
                        iree_hal_amdgpu_physical_device_t*, NULL),
      IREE_STRUCT_ARRAY_FIELD_ALIGNED(
          topology->gpu_agent_count, physical_device_size, uint8_t,
          iree_max_align_t, &physical_device_data_offset),
      IREE_STRUCT_FIELD(identifier.size, char, &identifier_offset)));

  IREE_RETURN_IF_ERROR(iree_allocator_malloc(host_allocator, total_size,
                                             (void**)&logical_device));
  memset(logical_device, 0, total_size);
  iree_hal_resource_initialize(&iree_hal_amdgpu_logical_device_vtable,
                               &logical_device->resource);
  iree_slim_mutex_initialize(&logical_device->dynamic_queue_slots.mutex);
  iree_string_view_append_to_buffer(identifier, &logical_device->identifier,
                                    (char*)logical_device + identifier_offset);
  logical_device->host_allocator = host_allocator;
  logical_device->failure_status = IREE_ATOMIC_VAR_INIT(0);
  iree_atomic_store(&logical_device->epoch, 0, iree_memory_order_relaxed);
  iree_atomic_store(&logical_device->next_executable_id, 1,
                    iree_memory_order_relaxed);
  logical_device->next_profile_session_id = 1;
  iree_hal_amdgpu_profile_metadata_initialize(
      host_allocator, &logical_device->profile_metadata);
  iree_hal_amdgpu_profile_event_streams_initialize(
      &logical_device->profiling.event_streams);

  // Setup physical device table first so failure cleanup has a valid table.
  logical_device->physical_device_count = topology->gpu_agent_count;
  uint8_t* physical_device_base =
      (uint8_t*)logical_device + physical_device_data_offset;
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    logical_device->physical_devices[i] =
        (iree_hal_amdgpu_physical_device_t*)physical_device_base;
    physical_device_base += physical_device_size;
  }

  *out_logical_device = logical_device;
  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_logical_device_initialize_host_resources(
    iree_hal_amdgpu_logical_device_t* logical_device,
    const iree_hal_amdgpu_logical_device_options_t* options,
    const iree_hal_device_create_params_t* create_params,
    iree_allocator_t host_allocator) {
  logical_device->proactor_pool = create_params->proactor_pool;
  logical_device->event_sink = create_params->event_sink;
  iree_async_proactor_pool_retain(logical_device->proactor_pool);

  iree_arena_block_pool_initialize(options->host_block_pools.small.block_size,
                                   host_allocator,
                                   &logical_device->host_block_pools.small);
  iree_arena_block_pool_initialize(options->host_block_pools.large.block_size,
                                   host_allocator,
                                   &logical_device->host_block_pools.large);
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_aql_program_block_pool_initialize(
      options->host_block_pools.command_buffer.usable_block_size,
      host_allocator, &logical_device->host_block_pools.command_buffer));
  return iree_async_proactor_pool_get(logical_device->proactor_pool, 0,
                                      &logical_device->proactor);
}

static iree_status_t
iree_hal_amdgpu_logical_device_initialize_system_and_allocator(
    iree_hal_amdgpu_logical_device_t* logical_device,
    const iree_hal_amdgpu_logical_device_options_t* options,
    const iree_hal_amdgpu_libhsa_t* libhsa,
    const iree_hal_amdgpu_topology_t* topology,
    iree_allocator_t host_allocator) {
  iree_hal_amdgpu_system_options_t system_options = {
      .exclusive_execution = options->exclusive_execution,
  };
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_system_allocate(libhsa, topology, system_options,
                                      host_allocator, &logical_device->system));
  return iree_hal_amdgpu_allocator_create(
      logical_device, &logical_device->system->libhsa,
      &logical_device->system->topology, host_allocator,
      &logical_device->device_allocator);
}

static iree_status_t iree_hal_amdgpu_logical_device_initialize_physical_devices(
    iree_hal_amdgpu_logical_device_t* logical_device,
    const iree_hal_amdgpu_topology_t* topology,
    const iree_hal_amdgpu_physical_device_options_t* options,
    const iree_hal_hostcall_provider_t* hostcall_provider,
    iree_allocator_t host_allocator) {
  for (iree_host_size_t device_ordinal = 0;
       device_ordinal < logical_device->physical_device_count;
       ++device_ordinal) {
    const iree_host_size_t host_ordinal = topology->gpu_cpu_map[device_ordinal];
    IREE_RETURN_IF_ERROR(iree_hal_amdgpu_physical_device_initialize(
        (iree_hal_device_t*)logical_device, logical_device->system, options,
        logical_device->proactor, host_ordinal,
        &logical_device->system->host_memory_pools[host_ordinal],
        device_ordinal, &logical_device->asan, hostcall_provider,
        host_allocator, logical_device->physical_devices[device_ordinal]));
  }
  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_logical_device_warmup_host_pools(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  IREE_RETURN_IF_ERROR(iree_arena_block_pool_preallocate(
      &logical_device->host_block_pools.small, 16));
  IREE_RETURN_IF_ERROR(iree_arena_block_pool_preallocate(
      &logical_device->host_block_pools.large, 16));
  return iree_arena_block_pool_preallocate(
      &logical_device->host_block_pools.command_buffer, 16);
}

static iree_status_t iree_hal_amdgpu_logical_device_create_device_spec(
    iree_hal_amdgpu_logical_device_t* logical_device,
    const iree_hal_amdgpu_logical_device_options_t* options,
    const iree_hal_amdgpu_physical_device_options_t* physical_options,
    iree_allocator_t host_allocator) {
  const iree_host_size_t physical_device_count =
      logical_device->physical_device_count;
  const bool dynamic_queue_acquisition_available =
      !options->tsan.enabled &&
      iree_hal_amdgpu_logical_device_provisioned_queue_count(logical_device) <
          IREE_HAL_AMDGPU_LOGICAL_DEVICE_QUEUE_SLOT_COUNT;
  iree_hal_amdgpu_device_spec_physical_device_params_t* physical_devices = NULL;
  IREE_RETURN_IF_ERROR(iree_allocator_malloc_array(
      host_allocator, physical_device_count, sizeof(*physical_devices),
      (void**)&physical_devices));
  memset(physical_devices, 0,
         physical_device_count * sizeof(*physical_devices));

  iree_status_t status = iree_ok_status();
  for (iree_host_size_t i = 0;
       i < physical_device_count && iree_status_is_ok(status); ++i) {
    const iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    if (IREE_UNLIKELY(physical_device->device_ordinal > UINT32_MAX ||
                      physical_device->host_queue_capacity > UINT32_MAX)) {
      status =
          iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                           "AMDGPU device spec physical row out of range: "
                           "device_ordinal=%" PRIhsz ", queue_count=%" PRIhsz,
                           physical_device->device_ordinal,
                           physical_device->host_queue_capacity);
      break;
    }

    iree_hal_amdgpu_device_spec_physical_device_params_t* physical_params =
        &physical_devices[i];
    physical_params->identity =
        physical_device->agent_target->primary_isa.identity;
    if (physical_device->has_physical_device_uuid) {
      physical_params->flags |=
          IREE_HAL_AMDGPU_DEVICE_SPEC_PHYSICAL_DEVICE_FLAG_UUID;
      memcpy(physical_params->uuid.bytes, physical_device->physical_device_uuid,
             sizeof(physical_params->uuid.bytes));
    }
    if (physical_device->has_pci_identity) {
      physical_params->flags |=
          IREE_HAL_AMDGPU_DEVICE_SPEC_PHYSICAL_DEVICE_FLAG_PCI_ADDRESS;
      physical_params->pci.domain = physical_device->pci_domain;
      physical_params->pci.bus = physical_device->pci_bus;
      physical_params->pci.device = physical_device->pci_device;
      physical_params->pci.function = physical_device->pci_function;
    }
    physical_params->timestamp_frequency_hz =
        physical_device->timestamp_frequency_hz;
    physical_params->numa.node_id = physical_device->host_numa_node;
    physical_params->physical_ordinal =
        (uint32_t)physical_device->device_ordinal;
    physical_params->queue_count =
        (uint32_t)physical_device->host_queue_capacity;
    physical_params->supported_queue_features =
        dynamic_queue_acquisition_available &&
                physical_device->supports_cooperative_dispatch
            ? IREE_HAL_QUEUE_FEATURE_FLAG_COOPERATIVE_DISPATCH
            : IREE_HAL_QUEUE_FEATURE_FLAG_NONE;
    physical_params->queue_execution_resources =
        physical_device->queue_execution_resources;
    physical_params->wavefront_size = physical_device->wavefront_size;
    physical_params->maximum_waves_per_compute_unit =
        physical_device->dispatch_concurrency_capabilities
            .maximum_waves_per_compute_unit;
    physical_params->maximum_workgroup_local_memory_size =
        physical_device->group_segment_max_size;
    physical_params->vendor_packet_capabilities =
        physical_device->vendor_packet_capabilities;
  }

  uint64_t device_memory_capacity_bytes = 0;
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_query_device_memory_capacity(
        logical_device, &device_memory_capacity_bytes);
  }

  if (iree_status_is_ok(status)) {
    iree_hal_device_sanitizer_spec_t sanitizer = {0};
    if (iree_hal_asan_pool_options_is_enabled(
            &physical_options->default_pool.asan)) {
      sanitizer.flags = IREE_HAL_DEVICE_SANITIZER_FLAG_ASAN;
      sanitizer.asan.pool_options = physical_options->default_pool.asan;
    }
    iree_hal_amdgpu_device_spec_param_flags_t spec_flags =
        logical_device->system->info.dmabuf_supported
            ? IREE_HAL_AMDGPU_DEVICE_SPEC_PARAM_FLAG_DMABUF
            : IREE_HAL_AMDGPU_DEVICE_SPEC_PARAM_FLAG_NONE;
    if (dynamic_queue_acquisition_available) {
      spec_flags |=
          IREE_HAL_AMDGPU_DEVICE_SPEC_PARAM_FLAG_DYNAMIC_QUEUE_ACQUISITION;
    }
    iree_hal_amdgpu_device_spec_params_t spec_params = {
        .logical_device_id = logical_device->identifier,
        .display_name = logical_device->identifier,
        .physical_device_count = physical_device_count,
        .physical_devices = physical_devices,
        .device_memory_capacity_bytes = device_memory_capacity_bytes,
        .device_allocator = logical_device->device_allocator,
        .sanitizer = sanitizer,
        .flags = spec_flags,
    };
    status = iree_hal_amdgpu_device_spec_create(&spec_params, host_allocator,
                                                &logical_device->device_spec);
  }

  if (iree_status_is_ok(status)) {
    const iree_hal_device_queue_spec_t* queue_spec =
        iree_hal_device_spec_queues(logical_device->device_spec);
    for (iree_host_size_t i = 0; i < physical_device_count; ++i) {
      iree_hal_queue_family_initialize(
          (iree_hal_queue_family_ordinal_t)i, &queue_spec->families[i],
          &logical_device->physical_devices[i]->queue_family);
    }
  }

  iree_allocator_free(host_allocator, physical_devices);
  return status;
}

iree_status_t iree_hal_amdgpu_logical_device_create(
    iree_string_view_t identifier,
    const iree_hal_amdgpu_logical_device_options_t* options,
    const iree_hal_amdgpu_libhsa_t* libhsa,
    const iree_hal_amdgpu_topology_t* topology,
    const iree_hal_device_create_params_t* create_params,
    iree_allocator_t host_allocator, iree_hal_device_t** out_device) {
  IREE_ASSERT_ARGUMENT(options);
  IREE_ASSERT_ARGUMENT(create_params);
  IREE_ASSERT_ARGUMENT(out_device);
  IREE_TRACE_ZONE_BEGIN(z0);
  *out_device = NULL;

  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, iree_hal_device_create_params_verify(create_params),
      "verifying device creation parameters");

  const iree_hal_hostcall_provider_t* hostcall_provider = NULL;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0,
      iree_hal_amdgpu_logical_device_resolve_hostcall_provider(
          create_params->next, &hostcall_provider),
      "resolving AMDGPU device creation extensions");

  iree_hal_amdgpu_logical_device_options_t resolved_options = *options;
  iree_hal_amdgpu_logical_device_options_apply_create_params(&resolved_options,
                                                             create_params);
  // PM4 and automatic modes promise reusable dispatch command buffers,
  // including dynamic binding-table fixups. Provision their queue-control
  // storage here so a valid recording cannot fail only when first submitted.
  // Applications requiring AQL without this storage select AQL mode directly.
  if ((resolved_options.command_buffer_mode ==
           IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_PM4 ||
       resolved_options.command_buffer_mode ==
           IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_AUTO) &&
      resolved_options.host_queues.upload_capacity == 0) {
    resolved_options.host_queues.upload_capacity =
        IREE_HAL_AMDGPU_LOGICAL_DEVICE_PM4_UPLOAD_CAPACITY_DEFAULT;
  }

  // Verify the topology is valid for a logical device.
  // This may have already been performed by the caller but doing it here
  // ensures all code paths must verify prior to creating a device.
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, iree_hal_amdgpu_topology_verify(topology, libhsa),
      "verifying topology");

  // Verify the parameters prior to creating resources.
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0,
      iree_hal_amdgpu_logical_device_options_verify(&resolved_options, libhsa,
                                                    topology),
      "verifying logical device options");

  iree_hal_amdgpu_physical_device_options_t physical_device_options = {0};
  iree_hal_amdgpu_logical_device_translate_physical_options(
      &resolved_options, topology, &physical_device_options);

  // Verify all GPU agents meet the required physical device options. Each
  // embedded physical device has the same layout because all physical devices
  // in one logical device share the same host-queue options.
  const iree_host_size_t physical_device_size =
      iree_hal_amdgpu_physical_device_calculate_size(&physical_device_options);
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0,
      iree_hal_amdgpu_logical_device_verify_physical_options(
          &physical_device_options, libhsa, topology),
      "verifying physical device options");

  // Allocate the logical device and all nested physical device data structures.
  iree_hal_amdgpu_logical_device_t* logical_device = NULL;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, iree_hal_amdgpu_logical_device_allocate_storage(
              identifier, topology, physical_device_size, host_allocator,
              &logical_device));
  iree_status_t status =
      iree_hal_amdgpu_logical_device_initialize_host_resources(
          logical_device, &resolved_options, create_params, host_allocator);
  logical_device->command_buffer_mode = resolved_options.command_buffer_mode;
  logical_device->pm4_command_buffer_publication_mode =
      resolved_options.pm4_command_buffer_publication_mode;
  logical_device->suppress_device_fine_memory =
      resolved_options.suppress_device_fine_memory;
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_initialize_system_and_allocator(
        logical_device, &resolved_options, libhsa, topology, host_allocator);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_initialize_physical_devices(
        logical_device, topology, &physical_device_options, hostcall_provider,
        host_allocator);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_create_device_spec(
        logical_device, &resolved_options, &physical_device_options,
        host_allocator);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_feedback_state_initialize(
        &resolved_options, logical_device->system,
        logical_device->physical_device_count, logical_device->physical_devices,
        (iree_hal_device_t*)logical_device, logical_device->identifier,
        logical_device->event_sink,
        iree_hal_amdgpu_logical_device_error_handler, logical_device,
        host_allocator, &logical_device->feedback);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_asan_state_initialize(
        &resolved_options, logical_device->system,
        logical_device->physical_device_count, logical_device->physical_devices,
        host_allocator, &logical_device->asan);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_tsan_state_initialize(
        &resolved_options, logical_device->system,
        logical_device->physical_device_count, logical_device->physical_devices,
        host_allocator, &logical_device->tsan);
  }

  // If requested then warmup pools that we expect to grow on the first usage of
  // the backend. The first use may need more than the warmup provides here but
  // that's ok - users can warmup if they want.
  if (iree_status_is_ok(status) && resolved_options.preallocate_pools) {
    status = iree_hal_amdgpu_logical_device_warmup_host_pools(logical_device);
  }

  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_system_event_register_device(
        &logical_device->system->libhsa, logical_device,
        logical_device->host_allocator,
        &logical_device->system_event_registration);
  }

  if (iree_status_is_ok(status)) {
    *out_device = (iree_hal_device_t*)logical_device;
  } else {
    iree_hal_device_release((iree_hal_device_t*)logical_device);
  }
  IREE_TRACE_ZONE_END(z0);
  return status;
}

static void iree_hal_amdgpu_logical_device_destroy(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  iree_allocator_t host_allocator = iree_hal_device_host_allocator(base_device);
  IREE_TRACE_ZONE_BEGIN(z0);

  IREE_ASSERT(
      !iree_hal_amdgpu_logical_device_has_external_or_dedicated_dynamic_queues(
          logical_device),
      "external or dedicated dynamic queues must be released before their "
      "parent device");

  // The device is unreachable through the HAL from here, so this is where the
  // last reader of its sticky failure status goes away and where that status
  // stops being somewhere a fault can be delivered. Retiring it now is what
  // keeps a fault arriving during the teardown below from being claimed into a
  // slot emptied and freed further down. The queue targets stay live across the
  // deassignment that follows, because a fault delivered to them is what
  // releases waits a GPU that can no longer advance an epoch never will.
  iree_hal_amdgpu_system_event_retire_device_status(
      logical_device->system_event_registration);

  // Close and seal the complete queue union before profiling resources are
  // disabled. Already-doorbelled profiling packets and reclaim records may
  // still refer to those resources until every queue is certified inert.
  iree_hal_amdgpu_logical_device_begin_deassign_frontier(logical_device);
  iree_hal_amdgpu_logical_device_seal_deassign_frontier(logical_device);

  iree_hal_amdgpu_profile_counter_session_t* counter_session =
      logical_device->profiling.counter_session;
  iree_hal_amdgpu_profile_trace_session_t* trace_session =
      logical_device->profiling.trace_session;
  iree_hal_amdgpu_profile_device_metrics_session_t* device_metrics_session =
      logical_device->profiling.device_metrics_session;
  // Device metrics own per-physical-device sources/handles even though they do
  // not emit queue packets. Retire the active session while its device storage
  // is still intact and after all queue callbacks have been certified inert.
  logical_device->profiling.device_metrics_session = NULL;
  iree_hal_amdgpu_profile_device_metrics_session_free(device_metrics_session);
  if (trace_session) {
    for (iree_host_size_t i = 0; i < logical_device->physical_device_count;
         ++i) {
      iree_hal_amdgpu_physical_device_t* physical_device =
          logical_device->physical_devices[i];
      for (iree_host_size_t j = 0; j < physical_device->host_queue_count; ++j) {
        iree_hal_amdgpu_host_queue_disable_profile_traces(
            &physical_device->host_queues[j]);
      }
    }
    logical_device->profiling.trace_session = NULL;
    iree_hal_amdgpu_profile_trace_session_free(trace_session);
  }
  if (counter_session) {
    for (iree_host_size_t i = 0; i < logical_device->physical_device_count;
         ++i) {
      iree_hal_amdgpu_physical_device_t* physical_device =
          logical_device->physical_devices[i];
      for (iree_host_size_t j = 0; j < physical_device->host_queue_count; ++j) {
        iree_hal_amdgpu_host_queue_disable_profile_counters(
            &physical_device->host_queues[j]);
      }
    }
    logical_device->profiling.counter_session = NULL;
    iree_hal_amdgpu_profile_counter_session_free(counter_session);
  }
  iree_hal_amdgpu_logical_device_reset_profile_options(logical_device);
  logical_device->profiling.session_id = 0;
  iree_hal_amdgpu_profile_event_streams_deinitialize(
      &logical_device->profiling.event_streams, logical_device->host_allocator);

  iree_hal_amdgpu_logical_device_finish_deassign_frontier(logical_device);

  // Every delivery target the registration held is retired by here - the queue
  // targets by the deassignment above, the device status at the top of this
  // function - so it is already claiming nothing. Removing it is what makes the
  // frees below safe: it borrows |logical_device| and points into the queue
  // storage inside that allocation, and both go away further down.
  iree_hal_amdgpu_system_event_unregister_device(
      logical_device->system_event_registration);
  logical_device->system_event_registration = NULL;

  iree_hal_amdgpu_feedback_state_deinitialize(&logical_device->feedback);
  iree_hal_amdgpu_asan_state_deinitialize(&logical_device->asan);
  iree_hal_amdgpu_tsan_state_deinitialize(&logical_device->tsan);

  // Devices may hold allocations and need to be cleaned up first.
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_deinitialize(
        logical_device->physical_devices[i]);
  }

  iree_hal_allocator_release(logical_device->device_allocator);
  iree_hal_channel_provider_release(logical_device->channel_provider);
  iree_hal_device_spec_release(logical_device->device_spec);

  // This may unload HSA; must come after all resources are released.
  iree_hal_amdgpu_system_free(logical_device->system);

  iree_status_t failure_status = (iree_status_t)iree_atomic_exchange(
      &logical_device->failure_status, 0, iree_memory_order_acq_rel);
  iree_status_free(failure_status);

  iree_hal_amdgpu_profile_metadata_deinitialize(
      &logical_device->profile_metadata);

  // Note that these may be used by other child data types and must be freed
  // last.
  iree_arena_block_pool_deinitialize(&logical_device->host_block_pools.small);
  iree_arena_block_pool_deinitialize(&logical_device->host_block_pools.large);
  iree_arena_block_pool_deinitialize(
      &logical_device->host_block_pools.command_buffer);

  iree_async_proactor_pool_release(logical_device->proactor_pool);

  iree_slim_mutex_deinitialize(&logical_device->dynamic_queue_slots.mutex);

  iree_allocator_free(host_allocator, logical_device);

  IREE_TRACE_ZONE_END(z0);
}

static iree_string_view_t iree_hal_amdgpu_logical_device_id(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  return logical_device->identifier;
}

static iree_allocator_t iree_hal_amdgpu_logical_device_host_allocator(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  return logical_device->host_allocator;
}

static iree_hal_allocator_t* iree_hal_amdgpu_logical_device_allocator(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  return logical_device->device_allocator;
}

static void iree_hal_amdgpu_replace_channel_provider(
    iree_hal_device_t* base_device, iree_hal_channel_provider_t* new_provider) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  iree_hal_channel_provider_retain(new_provider);
  iree_hal_channel_provider_release(logical_device->channel_provider);
  logical_device->channel_provider = new_provider;
}

static iree_status_t iree_hal_amdgpu_logical_device_trim(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);

  // Release pooled resources from each physical device. These may return items
  // back to the parent logical device pools.
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    IREE_RETURN_IF_ERROR(iree_hal_amdgpu_physical_device_trim(
        logical_device->physical_devices[i]));
  }

  // Trim the allocator pools, if any.
  IREE_RETURN_IF_ERROR(
      iree_hal_allocator_trim(logical_device->device_allocator));

  // Trim host pools.
  iree_arena_block_pool_trim(&logical_device->host_block_pools.small);
  iree_arena_block_pool_trim(&logical_device->host_block_pools.large);
  iree_arena_block_pool_trim(&logical_device->host_block_pools.command_buffer);

  return iree_ok_status();
}

static const iree_hal_device_spec_t* iree_hal_amdgpu_logical_device_spec(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  return logical_device->device_spec;
}

static const iree_hal_queue_family_t*
iree_hal_amdgpu_logical_device_queue_family(
    iree_hal_device_t* base_device,
    iree_hal_queue_family_ordinal_t family_ordinal) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  if (family_ordinal >= logical_device->physical_device_count) return NULL;
  return &logical_device->physical_devices[family_ordinal]->queue_family;
}

static iree_hal_queue_t* iree_hal_amdgpu_logical_device_queue(
    iree_hal_device_t* base_device,
    iree_hal_queue_family_ordinal_t family_ordinal,
    iree_hal_queue_ordinal_t queue_ordinal) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  if (family_ordinal >= logical_device->physical_device_count) return NULL;
  iree_hal_amdgpu_physical_device_t* physical_device =
      logical_device->physical_devices[family_ordinal];
  if (queue_ordinal >= physical_device->host_queue_count) return NULL;
  return &physical_device->host_queues[queue_ordinal].base;
}

static iree_status_t iree_hal_amdgpu_logical_device_allocate_dynamic_queue(
    iree_hal_amdgpu_logical_device_t* logical_device,
    iree_hal_amdgpu_physical_device_t* physical_device,
    const iree_hal_queue_params_t* params, bool retain_parent_device,
    iree_hal_amdgpu_host_queue_t** out_queue) {
  uint8_t queue_index = 0;
  uint32_t incarnation = 0;
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_logical_device_acquire_dynamic_queue_slot(
          logical_device, &queue_index, &incarnation));

  const iree_async_axis_t base_axis = logical_device->axis;
  const iree_async_axis_t queue_axis = iree_async_axis_make_queue(
      iree_async_axis_session(base_axis), iree_async_axis_machine(base_axis),
      iree_async_axis_device_index(base_axis), queue_index, incarnation);
  const iree_hal_amdgpu_host_queue_release_slot_callback_t release_slot = {
      .fn = iree_hal_amdgpu_logical_device_release_dynamic_queue_slot,
      .user_data = logical_device,
      .queue_index = queue_index,
  };
  iree_hal_amdgpu_host_queue_t* queue = NULL;
  iree_status_t status = iree_hal_amdgpu_physical_device_allocate_host_queue(
      physical_device, params, queue_axis, release_slot, retain_parent_device,
      &queue);
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_check_failure(logical_device);
  }
  if (iree_status_is_ok(status)) {
    *out_queue = queue;
  } else if (queue) {
    iree_hal_queue_release(&queue->base);
  } else {
    iree_hal_amdgpu_logical_device_release_dynamic_queue_slot(logical_device,
                                                              queue_index);
  }
  return status;
}

static iree_status_t iree_hal_amdgpu_logical_device_acquire_queue(
    iree_hal_device_t* base_device, const iree_hal_queue_family_t* queue_family,
    const iree_hal_queue_params_t* params, iree_hal_queue_t** out_queue) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  const iree_hal_queue_family_ordinal_t family_ordinal =
      iree_hal_queue_family_ordinal(queue_family);
  if (IREE_UNLIKELY(family_ordinal >= logical_device->physical_device_count ||
                    queue_family !=
                        &logical_device->physical_devices[family_ordinal]
                             ->queue_family)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "queue family does not belong to this device");
  }
  if (IREE_UNLIKELY(!logical_device->frontier_tracker)) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "AMDGPU device topology must be assigned before queue acquisition");
  }
  if (IREE_UNLIKELY(logical_device->profiling.options.data_families !=
                    IREE_HAL_DEVICE_PROFILING_DATA_NONE)) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "cannot acquire an AMDGPU queue during an active profile capture");
  }
  if (IREE_UNLIKELY(
          iree_hal_amdgpu_tsan_state_is_enabled(&logical_device->tsan))) {
    return iree_make_status(
        IREE_STATUS_UNIMPLEMENTED,
        "dynamic AMDGPU queues do not support queue-scoped TSAN state");
  }
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_logical_device_check_failure(logical_device));

  iree_hal_amdgpu_physical_device_t* physical_device =
      logical_device->physical_devices[family_ordinal];
  const bool is_cooperative = iree_any_bit_set(
      params->features, IREE_HAL_QUEUE_FEATURE_FLAG_COOPERATIVE_DISPATCH);
  if (IREE_UNLIKELY(is_cooperative &&
                    !physical_device->supports_cooperative_dispatch)) {
    return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                            "AMDGPU physical device does not support "
                            "cooperative queues");
  }
  if (IREE_UNLIKELY(is_cooperative &&
                    params->priority != IREE_HAL_QUEUE_PRIORITY_NORMAL)) {
    return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                            "AMDGPU cooperative queues require normal "
                            "scheduling priority");
  }
  if (IREE_UNLIKELY(is_cooperative && params->execution_resources.count != 0)) {
    return iree_make_status(
        IREE_STATUS_UNIMPLEMENTED,
        "AMDGPU cooperative queues require the complete execution-resource "
        "set");
  }

  if (is_cooperative) {
    iree_slim_mutex_lock(&physical_device->cooperative_queue.mutex);
    iree_hal_amdgpu_host_queue_t* queue =
        physical_device->cooperative_queue.queue;
    if (queue) {
      iree_hal_queue_retain(&queue->base);
      iree_slim_mutex_unlock(&physical_device->cooperative_queue.mutex);
      *out_queue = &queue->base;
      return iree_ok_status();
    }

    iree_status_t status =
        iree_hal_amdgpu_logical_device_allocate_dynamic_queue(
            logical_device, physical_device, params,
            /*retain_parent_device=*/false, &queue);
    if (iree_status_is_ok(status)) {
      physical_device->cooperative_queue.queue = queue;
      iree_hal_queue_retain(&queue->base);
    }
    iree_slim_mutex_unlock(&physical_device->cooperative_queue.mutex);
    if (iree_status_is_ok(status)) *out_queue = &queue->base;
    return status;
  }

  iree_hal_amdgpu_host_queue_t* queue = NULL;
  iree_status_t status = iree_hal_amdgpu_logical_device_allocate_dynamic_queue(
      logical_device, physical_device, params,
      /*retain_parent_device=*/true, &queue);
  if (iree_status_is_ok(status)) *out_queue = &queue->base;
  return status;
}

static iree_status_t iree_hal_amdgpu_logical_device_sample_observation(
    iree_hal_device_t* base_device,
    iree_hal_device_observation_flags_t requested_flags,
    iree_hal_device_observation_t* out_observation) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  if (iree_any_bit_set(requested_flags,
                       IREE_HAL_DEVICE_OBSERVATION_FLAG_MEMORY)) {
    IREE_RETURN_IF_ERROR(
        iree_hal_device_observation_populate_memory_total_from_spec(
            logical_device->device_spec, out_observation));
  }
  if (iree_any_bit_set(requested_flags,
                       IREE_HAL_DEVICE_OBSERVATION_FLAG_SANITIZER)) {
    if (!iree_hal_amdgpu_asan_state_is_enabled(&logical_device->asan)) {
      return iree_ok_status();
    }
    iree_hal_amdgpu_asan_state_statistics_t statistics;
    iree_hal_amdgpu_asan_state_query_statistics(&logical_device->asan,
                                                &statistics);
    out_observation->provided_flags |=
        IREE_HAL_DEVICE_OBSERVATION_FLAG_SANITIZER;
    out_observation->sanitizer.asan.flags =
        IREE_HAL_DEVICE_ASAN_OBSERVATION_FLAG_ALL;
    out_observation->sanitizer.asan.quarantine_size =
        statistics.quarantine_size;
    out_observation->sanitizer.asan.quarantine_eviction_count =
        statistics.quarantine_eviction_count;
    out_observation->sanitizer.asan.shadow_mapped_slab_count =
        (uint64_t)statistics.shadow_mapped_slab_count;
    out_observation->sanitizer.asan.shadow_committed_size =
        statistics.shadow_committed_size;
  }
  return iree_ok_status();
}

static const iree_hal_device_topology_info_t*
iree_hal_amdgpu_logical_device_topology_info(iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  return &logical_device->topology_info;
}

// Maximum number of HSA memory-pool link hops we will stack-allocate.
#define IREE_HAL_AMDGPU_MAX_TOPOLOGY_LINK_HOPS 16

typedef struct iree_hal_amdgpu_topology_edge_aggregate_t {
  // Physical capability facts produced by cross-pair aggregation.
  struct {
    // Positive capabilities conservatively intersected across every pair.
    iree_hal_topology_capability_t guaranteed;
    // Requirement bits unioned across pairs because any pair can constrain use.
    iree_hal_topology_capability_t required;
  } physical_capabilities;
  // Worst non-coherent read mode across all physical pairs.
  iree_hal_topology_interop_mode_t noncoherent_read_mode;
  // Worst non-coherent write mode across all physical pairs.
  iree_hal_topology_interop_mode_t noncoherent_write_mode;
  // Worst coherent read mode across all physical pairs.
  iree_hal_topology_interop_mode_t coherent_read_mode;
  // Worst coherent write mode across all physical pairs.
  iree_hal_topology_interop_mode_t coherent_write_mode;
  // Worst link class across all physical pairs.
  iree_hal_topology_link_class_t link_class;
  // Worst copy-cost class across all physical pairs.
  uint8_t copy_cost;
  // Worst latency class across all physical pairs.
  uint8_t latency_class;
  // Worst normalized NUMA distance across all physical pairs.
  uint8_t numa_distance;
  // Longest physical path across all physical pairs.
  uint8_t path_hop_count;
  // Common first-hop interconnect technology, or UNKNOWN when pairs differ.
  iree_hal_topology_link_type_t link_type;
  // True once |link_type| contains the first physical pair's value.
  bool has_link_type;
} iree_hal_amdgpu_topology_edge_aggregate_t;

static iree_status_t iree_hal_amdgpu_query_physical_topology_edge(
    const iree_hal_amdgpu_libhsa_t* libhsa,
    const iree_hal_amdgpu_physical_device_t* source_physical_device,
    const iree_hal_amdgpu_physical_device_t* destination_physical_device,
    iree_hal_amdgpu_physical_topology_edge_t* out_physical_edge) {
  hsa_agent_t source_agent = source_physical_device->device_agent;

  // Use the memory pools exposed by the destination logical device instead of
  // rediscovering raw HSA pools. Logical-device options can suppress optional
  // fine-grained GPU-local memory, and topology refinement must describe the
  // memory surface the device actually exposes.
  hsa_amd_memory_pool_t dst_coarse_pool =
      destination_physical_device->coarse_block_pools.large.memory_pool;
  bool has_coarse_pool =
      destination_physical_device->coarse_block_pools.large.is_initialized;
  hsa_amd_memory_pool_t dst_fine_pool =
      destination_physical_device->fine_block_pools.large.memory_pool;
  bool has_fine_pool =
      destination_physical_device->fine_block_pools.large.is_initialized;
  if (!has_coarse_pool && !has_fine_pool) {
    return iree_make_status(
        IREE_STATUS_UNAVAILABLE,
        "destination agent has neither coarse nor fine global memory pool");
  }

  iree_hal_amdgpu_physical_topology_edge_selection_t selection = {
      .memory_access =
          {
              .coarse = HSA_AMD_MEMORY_POOL_ACCESS_NEVER_ALLOWED,
              .fine = HSA_AMD_MEMORY_POOL_ACCESS_NEVER_ALLOWED,
          },
  };
  if (has_coarse_pool) {
    IREE_RETURN_IF_ERROR(iree_hsa_amd_agent_memory_pool_get_info(
        IREE_LIBHSA(libhsa), source_agent, dst_coarse_pool,
        HSA_AMD_AGENT_MEMORY_POOL_INFO_ACCESS,
        &selection.memory_access.coarse));
  }
  if (has_fine_pool) {
    IREE_RETURN_IF_ERROR(iree_hsa_amd_agent_memory_pool_get_info(
        IREE_LIBHSA(libhsa), source_agent, dst_fine_pool,
        HSA_AMD_AGENT_MEMORY_POOL_INFO_ACCESS, &selection.memory_access.fine));
  }

  // Query link hop count and topology. The link topology describes the
  // interconnect between agents and is the same regardless of pool granularity;
  // use whichever pool is present, preferring coarse-grained memory.
  hsa_amd_memory_pool_t link_query_pool =
      has_coarse_pool ? dst_coarse_pool : dst_fine_pool;
  uint32_t hop_count = 0;
  IREE_RETURN_IF_ERROR(iree_hsa_amd_agent_memory_pool_get_info(
      IREE_LIBHSA(libhsa), source_agent, link_query_pool,
      HSA_AMD_AGENT_MEMORY_POOL_INFO_NUM_LINK_HOPS, &hop_count));
  if (hop_count > IREE_HAL_AMDGPU_MAX_TOPOLOGY_LINK_HOPS) {
    return iree_make_status(
        IREE_STATUS_OUT_OF_RANGE,
        "HSA reports %" PRIu32 " link hops between GPU agents (max %" PRIhsz
        ")",
        hop_count, (iree_host_size_t)IREE_HAL_AMDGPU_MAX_TOPOLOGY_LINK_HOPS);
  }

  hsa_amd_memory_pool_link_info_t
      link_hops[IREE_HAL_AMDGPU_MAX_TOPOLOGY_LINK_HOPS];
  memset(link_hops, 0, sizeof(link_hops[0]) * hop_count);
  if (hop_count > 0) {
    // The LINK_INFO query writes exactly hop_count entries into the caller's
    // buffer with no separate size parameter.
    IREE_RETURN_IF_ERROR(iree_hsa_amd_agent_memory_pool_get_info(
        IREE_LIBHSA(libhsa), source_agent, link_query_pool,
        HSA_AMD_AGENT_MEMORY_POOL_INFO_LINK_INFO, link_hops));
  }

  selection.link.hops = link_hops;
  selection.link.count = hop_count;
  return iree_hal_amdgpu_select_physical_topology_edge(&selection,
                                                       out_physical_edge);
}

static void iree_hal_amdgpu_topology_edge_aggregate_initialize(
    iree_hal_topology_edge_t edge,
    iree_hal_amdgpu_topology_edge_aggregate_t* out_aggregate) {
  // Start physical facts at their best value so the aggregate can both upgrade
  // an imprecise base edge and then monotonically worsen with each pair.
  // Per-pair DISALLOWED_BY_DEFAULT access remains copy-only until an allocation
  // policy proves that direct access was explicitly granted.
  out_aggregate->physical_capabilities.guaranteed =
      IREE_HAL_TOPOLOGY_CAPABILITY_P2P_COPY |
      IREE_HAL_TOPOLOGY_CAPABILITY_PEER_COHERENT |
      IREE_HAL_TOPOLOGY_CAPABILITY_ATOMIC_32 |
      IREE_HAL_TOPOLOGY_CAPABILITY_ATOMIC_64;
  out_aggregate->physical_capabilities.required =
      IREE_HAL_TOPOLOGY_CAPABILITY_NONE;
  out_aggregate->noncoherent_read_mode = IREE_HAL_TOPOLOGY_INTEROP_MODE_NATIVE;
  out_aggregate->noncoherent_write_mode = IREE_HAL_TOPOLOGY_INTEROP_MODE_NATIVE;
  out_aggregate->coherent_read_mode = IREE_HAL_TOPOLOGY_INTEROP_MODE_NATIVE;
  out_aggregate->coherent_write_mode = IREE_HAL_TOPOLOGY_INTEROP_MODE_NATIVE;
  out_aggregate->link_class = IREE_HAL_TOPOLOGY_LINK_CLASS_SAME_DIE;
  out_aggregate->copy_cost = 0;
  out_aggregate->latency_class = 0;
  out_aggregate->numa_distance = iree_hal_topology_edge_numa_distance(edge.lo);
  out_aggregate->path_hop_count = 0;
  out_aggregate->link_type = IREE_HAL_TOPOLOGY_LINK_TYPE_UNKNOWN;
  out_aggregate->has_link_type = false;
}

static void iree_hal_amdgpu_topology_edge_aggregate_include(
    const iree_hal_amdgpu_physical_topology_edge_t* physical_edge,
    iree_hal_amdgpu_topology_edge_aggregate_t* aggregate) {
  aggregate->physical_capabilities.guaranteed &=
      physical_edge->capabilities.guaranteed;
  aggregate->physical_capabilities.required |=
      physical_edge->capabilities.required;

  aggregate->noncoherent_read_mode = iree_max(
      aggregate->noncoherent_read_mode, physical_edge->modes.noncoherent_read);
  aggregate->noncoherent_write_mode =
      iree_max(aggregate->noncoherent_write_mode,
               physical_edge->modes.noncoherent_write);
  aggregate->coherent_read_mode = iree_max(aggregate->coherent_read_mode,
                                           physical_edge->modes.coherent_read);
  aggregate->coherent_write_mode = iree_max(
      aggregate->coherent_write_mode, physical_edge->modes.coherent_write);

  if (physical_edge->link.link_class > aggregate->link_class) {
    aggregate->link_class = physical_edge->link.link_class;
  }
  if (physical_edge->link.copy_cost > aggregate->copy_cost) {
    aggregate->copy_cost = physical_edge->link.copy_cost;
  }
  if (physical_edge->link.latency_class > aggregate->latency_class) {
    aggregate->latency_class = physical_edge->link.latency_class;
  }
  if (physical_edge->link.numa_distance > aggregate->numa_distance) {
    aggregate->numa_distance = physical_edge->link.numa_distance;
  }
  if (physical_edge->link.path_hop_count > aggregate->path_hop_count) {
    aggregate->path_hop_count = physical_edge->link.path_hop_count;
  }
  if (!aggregate->has_link_type) {
    aggregate->link_type = physical_edge->link.link_type;
    aggregate->has_link_type = true;
  } else if (aggregate->link_type != physical_edge->link.link_type) {
    aggregate->link_type = IREE_HAL_TOPOLOGY_LINK_TYPE_UNKNOWN;
  }
}

static void iree_hal_amdgpu_topology_edge_apply_aggregate(
    const iree_hal_amdgpu_topology_edge_aggregate_t* aggregate,
    iree_hal_topology_edge_t* edge) {
  edge->lo = iree_hal_topology_edge_set_buffer_read_mode_noncoherent(
      edge->lo, aggregate->noncoherent_read_mode);
  edge->lo = iree_hal_topology_edge_set_buffer_write_mode_noncoherent(
      edge->lo, aggregate->noncoherent_write_mode);
  edge->lo = iree_hal_topology_edge_set_buffer_read_mode_coherent(
      edge->lo, aggregate->coherent_read_mode);
  edge->lo = iree_hal_topology_edge_set_buffer_write_mode_coherent(
      edge->lo, aggregate->coherent_write_mode);

  edge->lo =
      iree_hal_topology_edge_set_link_class(edge->lo, aggregate->link_class);
  edge->lo =
      iree_hal_topology_edge_set_copy_cost(edge->lo, aggregate->copy_cost);
  edge->lo = iree_hal_topology_edge_set_latency_class(edge->lo,
                                                      aggregate->latency_class);
  edge->lo = iree_hal_topology_edge_set_numa_distance(edge->lo,
                                                      aggregate->numa_distance);
  edge->hi =
      iree_hal_topology_edge_set_link_type(edge->hi, aggregate->link_type);
  edge->hi = iree_hal_topology_edge_set_path_hop_count(
      edge->hi, aggregate->path_hop_count);
  iree_hal_topology_capability_t capabilities =
      iree_hal_topology_edge_capability_flags(edge->lo);
  const iree_hal_topology_capability_t physical_guaranteed_capability_mask =
      IREE_HAL_TOPOLOGY_CAPABILITY_P2P_COPY |
      IREE_HAL_TOPOLOGY_CAPABILITY_PEER_COHERENT |
      IREE_HAL_TOPOLOGY_CAPABILITY_ATOMIC_DEVICE |
      IREE_HAL_TOPOLOGY_CAPABILITY_ATOMIC_SYSTEM |
      IREE_HAL_TOPOLOGY_CAPABILITY_ATOMIC_32 |
      IREE_HAL_TOPOLOGY_CAPABILITY_ATOMIC_64;
  const iree_hal_topology_capability_t physical_required_capability_mask =
      IREE_HAL_TOPOLOGY_CAPABILITY_PEER_ACCESS_REQUIRES_GRANT;
  capabilities &= ~(physical_guaranteed_capability_mask |
                    physical_required_capability_mask);
  capabilities |= aggregate->physical_capabilities.guaranteed &
                  physical_guaranteed_capability_mask;
  capabilities |= aggregate->physical_capabilities.required &
                  physical_required_capability_mask;
  edge->lo =
      iree_hal_topology_edge_set_capability_flags(edge->lo, capabilities);
}

static iree_status_t iree_hal_amdgpu_logical_device_query_topology_aggregate(
    iree_hal_amdgpu_logical_device_t* src_logical,
    iree_hal_amdgpu_logical_device_t* dst_logical,
    iree_hal_amdgpu_topology_edge_aggregate_t* aggregate) {
  const iree_hal_amdgpu_libhsa_t* libhsa = &src_logical->system->libhsa;
  if (src_logical->physical_device_count == 0 ||
      dst_logical->physical_device_count == 0) {
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "cannot refine AMDGPU topology edge with an empty physical device set");
  }

  // A composite logical device has several physical HSA agents. Aggregate
  // every source/destination pair because callers cannot select a subset.
  for (iree_host_size_t source_index = 0;
       source_index < src_logical->physical_device_count; ++source_index) {
    const iree_hal_amdgpu_physical_device_t* source_physical_device =
        src_logical->physical_devices[source_index];
    for (iree_host_size_t destination_index = 0;
         destination_index < dst_logical->physical_device_count;
         ++destination_index) {
      const iree_hal_amdgpu_physical_device_t* destination_physical_device =
          dst_logical->physical_devices[destination_index];
      iree_hal_amdgpu_physical_topology_edge_t physical_edge;
      IREE_RETURN_IF_ERROR(iree_hal_amdgpu_query_physical_topology_edge(
          libhsa, source_physical_device, destination_physical_device,
          &physical_edge));
      iree_hal_amdgpu_topology_edge_aggregate_include(&physical_edge,
                                                      aggregate);
    }
  }

  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_logical_device_refine_topology_edge(
    iree_hal_device_t* src_device, iree_hal_device_t* dst_device,
    iree_hal_topology_edge_t* edge) {
  iree_hal_amdgpu_logical_device_t* src_logical =
      iree_hal_amdgpu_logical_device_cast(src_device);
  iree_hal_amdgpu_logical_device_t* dst_logical =
      iree_hal_amdgpu_logical_device_cast(dst_device);
  iree_hal_amdgpu_topology_edge_aggregate_t aggregate;
  iree_hal_topology_edge_refine_same_runtime_domain(edge);
  iree_hal_amdgpu_topology_edge_aggregate_initialize(*edge, &aggregate);
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_logical_device_query_topology_aggregate(
      src_logical, dst_logical, &aggregate));

  iree_hal_amdgpu_topology_edge_apply_aggregate(&aggregate, edge);
  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_logical_device_assign_topology_info(
    iree_hal_device_t* base_device,
    const iree_hal_device_topology_info_t* topology_info) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  if (IREE_UNLIKELY(
          iree_hal_amdgpu_logical_device_has_external_or_dedicated_dynamic_queues(
              logical_device))) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "cannot change AMDGPU device topology while dynamic queues are live");
  }
  if (!topology_info) {
    iree_hal_amdgpu_logical_device_deassign_frontier(logical_device);
    return iree_ok_status();
  }
  IREE_TRACE_ZONE_BEGIN(z0);
  iree_hal_amdgpu_system_t* system = logical_device->system;

  iree_host_size_t logical_queue_count = 0;
  iree_status_t status = iree_ok_status();
  if (!iree_host_size_checked_mul(system->topology.gpu_agent_count,
                                  system->topology.gpu_agent_queue_count,
                                  &logical_queue_count) ||
      logical_queue_count > IREE_HAL_AMDGPU_MAX_QUEUE_AXIS_COUNT) {
    status = iree_make_status(IREE_STATUS_OUT_OF_RANGE,
                              "AMDGPU logical queue count %" PRIhsz
                              " exceeds async queue axis capacity %" PRIhsz,
                              logical_queue_count,
                              IREE_HAL_AMDGPU_MAX_QUEUE_AXIS_COUNT);
  }
  if (iree_status_is_ok(status)) {
    const iree_host_size_t table_size =
        iree_hal_amdgpu_epoch_signal_table_size((uint16_t)logical_queue_count);
    status =
        iree_allocator_malloc(logical_device->host_allocator, table_size,
                              (void**)&logical_device->host_queue_epoch_table);
  }
  if (iree_status_is_ok(status)) {
    iree_hal_amdgpu_epoch_signal_table_initialize(
        logical_device->host_queue_epoch_table,
        iree_async_axis_session(topology_info->frontier.base_axis),
        iree_async_axis_machine(topology_info->frontier.base_axis),
        iree_async_axis_device_index(topology_info->frontier.base_axis),
        (uint16_t)logical_queue_count);
  }

  for (iree_host_size_t device_ordinal = 0;
       device_ordinal < logical_device->physical_device_count &&
       iree_status_is_ok(status);
       ++device_ordinal) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[device_ordinal];
    status = iree_hal_amdgpu_physical_device_assign_frontier(
        base_device, system, logical_device->proactor,
        topology_info->frontier.tracker, topology_info->frontier.base_axis,
        logical_device->host_queue_epoch_table, &logical_device->feedback,
        iree_hal_amdgpu_system_event_registration_lookup_agent(
            logical_device->system_event_registration,
            physical_device->device_agent),
        logical_device->host_allocator, physical_device);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_tsan_state_assign_queues(
        &logical_device->tsan, logical_device->physical_device_count,
        logical_device->physical_devices);
  }

  if (iree_status_is_ok(status)) {
    logical_device->topology_info = *topology_info;
    logical_device->frontier_tracker = topology_info->frontier.tracker;
    logical_device->axis = topology_info->frontier.base_axis;
    iree_async_frontier_tracker_retain(logical_device->frontier_tracker);
  } else {
    iree_hal_amdgpu_logical_device_deassign_frontier(logical_device);
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_status_t iree_hal_amdgpu_logical_device_create_channel(
    iree_hal_device_t* base_device,
    iree_hal_queue_family_affinity_t queue_family_affinity,
    iree_hal_channel_params_t params, iree_hal_channel_t** out_channel) {
  return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                          "AMDGPU collective channels not yet implemented");
}

static iree_status_t iree_hal_amdgpu_logical_device_create_aql_command_buffer(
    iree_hal_amdgpu_logical_device_t* logical_device,
    const iree_hal_amdgpu_physical_device_t* physical_device,
    const iree_hal_queue_family_t* queue_family,
    iree_hal_command_buffer_mode_t mode,
    iree_hal_command_category_t command_categories,
    iree_host_size_t binding_capacity, iree_host_size_t device_ordinal,
    iree_hal_command_buffer_t** out_command_buffer) {
  return iree_hal_amdgpu_aql_command_buffer_create(
      logical_device->device_allocator, queue_family, mode, command_categories,
      binding_capacity, device_ordinal, physical_device->host_queue_count,
      physical_device->grid_sync_strategy,
      iree_hal_amdgpu_tsan_state_is_enabled(&logical_device->tsan)
          ? logical_device->tsan.device_states[device_ordinal]
                .config.shadow_slot_count
          : 0,
      physical_device->prepublished_kernarg_storage,
      iree_hal_amdgpu_physical_device_hostcall_buffer(physical_device),
      &logical_device->profile_metadata,
      &logical_device->host_block_pools.command_buffer,
      &logical_device->host_block_pools.small, logical_device->host_allocator,
      out_command_buffer);
}

static bool
iree_hal_amdgpu_logical_device_profiling_requires_aql_command_buffer(
    const iree_hal_amdgpu_logical_device_t* logical_device) {
  return iree_any_bit_set(
      logical_device->profiling.options.data_families,
      IREE_HAL_DEVICE_PROFILING_DATA_COUNTER_SAMPLES |
          IREE_HAL_DEVICE_PROFILING_DATA_EXECUTABLE_TRACES |
          IREE_HAL_DEVICE_PROFILING_DATA_COMMAND_REGION_EVENTS);
}

static bool
iree_hal_amdgpu_logical_device_profiling_requests_dispatch_timestamps(
    const iree_hal_amdgpu_logical_device_t* logical_device) {
  return iree_any_bit_set(logical_device->profiling.options.data_families,
                          IREE_HAL_DEVICE_PROFILING_DATA_DISPATCH_EVENTS |
                              IREE_HAL_DEVICE_PROFILING_DATA_COUNTER_SAMPLES |
                              IREE_HAL_DEVICE_PROFILING_DATA_EXECUTABLE_TRACES);
}

static bool iree_hal_amdgpu_logical_device_can_auto_select_pm4_command_buffer(
    const iree_hal_amdgpu_logical_device_t* logical_device,
    const iree_hal_amdgpu_physical_device_t* physical_device,
    iree_hal_command_buffer_mode_t mode,
    iree_hal_command_category_t command_categories) {
  if (iree_hal_amdgpu_logical_device_profiling_requires_aql_command_buffer(
          logical_device)) {
    return false;
  }
  if (iree_any_bit_set(mode, IREE_HAL_COMMAND_BUFFER_MODE_ONE_SHOT)) {
    return false;
  }
  if (iree_any_bit_set(mode,
                       IREE_HAL_COMMAND_BUFFER_MODE_RETAIN_DISPATCH_METADATA)) {
    return false;
  }
  const iree_hal_command_category_t supported_categories =
      IREE_HAL_COMMAND_CATEGORY_DISPATCH | IREE_HAL_COMMAND_CATEGORY_ATOMIC |
      IREE_HAL_COMMAND_CATEGORY_TRANSFER;
  if (command_categories == 0 ||
      iree_any_bit_set(command_categories, ~supported_categories)) {
    return false;
  }
  if (!iree_hal_amdgpu_vendor_packet_capabilities_support_pm4_dispatch_command_buffers(
          physical_device->vendor_packet_capabilities)) {
    return false;
  }
  if (iree_hal_amdgpu_logical_device_profiling_requests_dispatch_timestamps(
          logical_device) &&
      !iree_hal_amdgpu_pm4_timestamp_strategy_supports_ranges(
          physical_device->pm4_timestamp_strategy)) {
    return false;
  }
  // Auto mode must be able to replay either static or dynamic reusable command
  // buffers without changing implementation after recording begins.
  if (physical_device->host_queue_upload_capacity == 0) return false;
  return true;
}

static iree_status_t iree_hal_amdgpu_logical_device_create_pm4_command_buffer(
    iree_hal_amdgpu_logical_device_t* logical_device,
    const iree_hal_amdgpu_physical_device_t* physical_device,
    const iree_hal_queue_family_t* queue_family,
    iree_hal_command_buffer_mode_t mode,
    iree_hal_command_category_t command_categories,
    iree_host_size_t binding_capacity, iree_host_size_t device_ordinal,
    iree_hal_command_buffer_t** out_command_buffer) {
  if (!iree_hal_amdgpu_vendor_packet_capabilities_support_pm4_dispatch_command_buffers(
          physical_device->vendor_packet_capabilities)) {
    return iree_make_status(
        IREE_STATUS_UNIMPLEMENTED,
        "AMDGPU PM4 command buffers require validated PM4 dispatch packet "
        "capabilities on physical device %" PRIhsz,
        device_ordinal);
  }
  iree_hal_amdgpu_pm4_command_buffer_flags_t flags =
      IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_FLAG_NONE;
  if (logical_device->pm4_command_buffer_publication_mode ==
      IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_HOST_COPY) {
    flags |= IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_FLAG_MATERIALIZE_TO_HOST_COPY;
  } else if (
      logical_device->pm4_command_buffer_publication_mode ==
          IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_HOST_ASYNC_COPY ||
      logical_device->pm4_command_buffer_publication_mode ==
          IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_HOST_ASYNC_COPY_NONBLOCKING) {
    flags |=
        IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_FLAG_MATERIALIZE_TO_HOST_ASYNC_COPY;
    if (logical_device->pm4_command_buffer_publication_mode ==
        IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_PUBLICATION_MODE_HOST_ASYNC_COPY_NONBLOCKING) {
      flags |= IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_FLAG_NONBLOCKING_PUBLICATION;
    }
  }
  if (iree_all_bits_set(mode,
                        IREE_HAL_COMMAND_BUFFER_MODE_RETAIN_PROFILE_METADATA) &&
      iree_hal_amdgpu_logical_device_profiling_requests_dispatch_timestamps(
          logical_device)) {
    flags |=
        IREE_HAL_AMDGPU_PM4_COMMAND_BUFFER_FLAG_MATERIALIZE_PROFILE_DISPATCH_TIMESTAMPS;
  }
  return iree_hal_amdgpu_pm4_command_buffer_create(
      logical_device->device_allocator, queue_family, mode, command_categories,
      binding_capacity, device_ordinal, physical_device->host_queue_count,
      flags, physical_device->vendor_packet_capabilities,
      &physical_device->atomic_pm4_context,
      &physical_device->buffer_transfer_context,
      &physical_device->transfer_pm4_context,
      physical_device->pm4_timestamp_strategy,
      physical_device->pm4_command_buffer_resident_pool,
      iree_hal_amdgpu_physical_device_hostcall_buffer(physical_device),
      &logical_device->profile_metadata,
      &logical_device->host_block_pools.small, logical_device->host_allocator,
      out_command_buffer);
}

static iree_status_t iree_hal_amdgpu_logical_device_create_command_buffer(
    iree_hal_device_t* base_device, const iree_hal_queue_family_t* queue_family,
    iree_hal_command_buffer_mode_t mode,
    iree_hal_command_category_t command_categories,
    iree_host_size_t binding_capacity,
    iree_hal_command_buffer_t** out_command_buffer) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  const iree_host_size_t device_ordinal =
      iree_hal_queue_family_ordinal(queue_family);
  const iree_hal_amdgpu_physical_device_t* physical_device =
      logical_device->physical_devices[device_ordinal];
  switch (logical_device->command_buffer_mode) {
    case IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_AQL:
      return iree_hal_amdgpu_logical_device_create_aql_command_buffer(
          logical_device, physical_device, queue_family, mode,
          command_categories, binding_capacity, device_ordinal,
          out_command_buffer);
    case IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_PM4:
      return iree_hal_amdgpu_logical_device_create_pm4_command_buffer(
          logical_device, physical_device, queue_family, mode,
          command_categories, binding_capacity, device_ordinal,
          out_command_buffer);
    case IREE_HAL_AMDGPU_COMMAND_BUFFER_MODE_AUTO:
      if (iree_hal_amdgpu_logical_device_can_auto_select_pm4_command_buffer(
              logical_device, physical_device, mode, command_categories)) {
        return iree_hal_amdgpu_logical_device_create_pm4_command_buffer(
            logical_device, physical_device, queue_family, mode,
            command_categories, binding_capacity, device_ordinal,
            out_command_buffer);
      }
      return iree_hal_amdgpu_logical_device_create_aql_command_buffer(
          logical_device, physical_device, queue_family, mode,
          command_categories, binding_capacity, device_ordinal,
          out_command_buffer);
    default:
      return iree_make_status(IREE_STATUS_INTERNAL,
                              "invalid AMDGPU command-buffer mode value %u",
                              (uint32_t)logical_device->command_buffer_mode);
  }
}

static iree_status_t iree_hal_amdgpu_logical_device_load_executable(
    iree_hal_device_t* base_device, const iree_hal_queue_family_t* queue_family,
    const iree_hal_executable_target_t* target,
    const iree_hal_executable_load_params_t* load_params,
    iree_hal_executable_t** out_executable) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);

  const iree_hal_queue_family_ordinal_t queue_family_ordinal =
      iree_hal_queue_family_ordinal(queue_family);
  iree_hal_amdgpu_physical_device_t* physical_device =
      logical_device->physical_devices[queue_family_ordinal];
  const iree_host_size_t queue_scope_count = physical_device->host_queue_count;
  iree_hal_amdgpu_queue_scope_t* queue_scopes = NULL;
  if (queue_scope_count != 0) {
    queue_scopes = (iree_hal_amdgpu_queue_scope_t*)iree_alloca(
        queue_scope_count * sizeof(queue_scopes[0]));
    for (iree_host_size_t i = 0; i < physical_device->host_queue_count; ++i) {
      iree_hal_amdgpu_host_queue_query_scope(&physical_device->host_queues[i],
                                             &queue_scopes[i]);
    }
  }

  uint64_t executable_id = 0;
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_logical_device_allocate_executable_id(
      base_device, &executable_id));
  return iree_hal_amdgpu_executable_create(
      base_device, queue_family, &logical_device->system->libhsa,
      &logical_device->system->topology, target, load_params, executable_id,
      &logical_device->feedback, &logical_device->asan, &logical_device->tsan,
      logical_device->physical_device_count, logical_device->physical_devices,
      queue_scope_count, queue_scopes, &logical_device->profile_metadata,
      iree_hal_device_host_allocator(base_device), out_executable);
}

static iree_status_t iree_hal_amdgpu_logical_device_import_file(
    iree_hal_device_t* base_device,
    iree_hal_queue_family_affinity_t queue_family_affinity,
    iree_hal_memory_access_t access, iree_io_file_handle_t* handle,
    iree_hal_external_file_flags_t flags, iree_hal_file_t** out_file) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  return iree_hal_file_from_handle(
      iree_hal_device_allocator(base_device), queue_family_affinity, access,
      handle, logical_device->proactor,
      iree_hal_device_host_allocator(base_device), out_file);
}

static iree_status_t iree_hal_amdgpu_logical_device_create_semaphore(
    iree_hal_device_t* base_device,
    iree_hal_queue_family_affinity_t queue_family_affinity,
    uint64_t initial_value, iree_hal_semaphore_flags_t flags,
    iree_hal_semaphore_t** out_semaphore) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  return iree_hal_amdgpu_semaphore_create(
      logical_device, logical_device->proactor, queue_family_affinity,
      initial_value, flags, logical_device->host_allocator, out_semaphore);
}

static iree_hal_semaphore_compatibility_t
iree_hal_amdgpu_logical_device_query_semaphore_compatibility(
    iree_hal_device_t* base_device, iree_hal_semaphore_t* semaphore) {
  if (iree_hal_amdgpu_semaphore_isa(semaphore)) {
    return IREE_HAL_SEMAPHORE_COMPATIBILITY_ALL;
  }
  return IREE_HAL_SEMAPHORE_COMPATIBILITY_HOST_ONLY;
}

static iree_status_t iree_hal_amdgpu_logical_device_query_queue_pool_backend(
    iree_hal_device_t* base_device, const iree_hal_queue_family_t* queue_family,
    iree_hal_queue_pool_backend_t* out_backend) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  const iree_hal_queue_family_ordinal_t queue_family_ordinal =
      iree_hal_queue_family_ordinal(queue_family);
  iree_hal_amdgpu_physical_device_t* physical_device =
      logical_device->physical_devices[queue_family_ordinal];
  out_backend->slab_provider = physical_device->default_slab_provider;
  out_backend->notification = physical_device->default_pool_notification;
  out_backend->epoch_query = (iree_hal_pool_epoch_query_t){
      .fn = iree_hal_amdgpu_logical_device_query_pool_epoch,
      .user_data = logical_device,
  };
  out_backend->asan = physical_device->default_pool_options.asan;
  return iree_ok_status();
}

static iree_status_t
iree_hal_amdgpu_logical_device_verify_queue_device_profiling_supported(
    iree_hal_amdgpu_logical_device_t* logical_device) {
  for (iree_host_size_t i = 0; i < logical_device->physical_device_count; ++i) {
    iree_hal_amdgpu_physical_device_t* physical_device =
        logical_device->physical_devices[i];
    if (iree_hal_amdgpu_pm4_timestamp_strategy_supports_ranges(
            physical_device->pm4_timestamp_strategy)) {
      continue;
    }
    return iree_make_status(
        IREE_STATUS_UNIMPLEMENTED,
        "AMDGPU queue operation profiling requires PM4 timestamp range "
        "support on physical device %" PRIhsz,
        physical_device->device_ordinal);
  }
  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_logical_device_profiling_begin(
    iree_hal_device_t* base_device,
    const iree_hal_device_profiling_options_t* options) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);
  iree_hal_device_profiling_options_t resolved_options =
      iree_hal_amdgpu_logical_device_resolve_profiling_options(options);

  if (iree_hal_device_profiling_options_requests_data(
          &resolved_options,
          IREE_HAL_DEVICE_PROFILING_DATA_HOST_EXECUTION_EVENTS)) {
    return iree_make_status(
        IREE_STATUS_UNIMPLEMENTED,
        "AMDGPU profiling does not produce host execution events");
  }
  if (resolved_options.data_families == IREE_HAL_DEVICE_PROFILING_DATA_NONE) {
    return iree_ok_status();
  }
  iree_hal_amdgpu_logical_device_release_cooperative_queues(logical_device);
  if (IREE_UNLIKELY(iree_hal_amdgpu_logical_device_has_live_dynamic_queues(
          logical_device))) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "cannot begin AMDGPU profiling while dynamic queues are live");
  }
  if (!logical_device->frontier_tracker) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "AMDGPU profiling requires an assigned device topology");
  }
  if (logical_device->profiling.options.data_families !=
      IREE_HAL_DEVICE_PROFILING_DATA_NONE) {
    return iree_make_status(IREE_STATUS_FAILED_PRECONDITION,
                            "cannot nest AMDGPU profile captures");
  }
  if (iree_hal_device_profiling_options_requests_data(
          &resolved_options,
          IREE_HAL_DEVICE_PROFILING_DATA_DEVICE_QUEUE_EVENTS)) {
    IREE_RETURN_IF_ERROR(
        iree_hal_amdgpu_logical_device_verify_queue_device_profiling_supported(
            logical_device));
  }

  bool sink_session_begun = false;
  bool hsa_profiling_enabled = false;
  bool counter_profiling_enabled = false;
  bool counter_ranges_started = false;
  bool trace_profiling_enabled = false;
  iree_hal_device_profiling_options_t session_options = {0};
  iree_hal_device_profiling_options_storage_t* options_storage = NULL;
  iree_hal_amdgpu_profile_counter_session_t* counter_session = NULL;
  iree_hal_amdgpu_profile_trace_session_t* trace_session = NULL;
  iree_hal_amdgpu_profile_device_metrics_session_t* device_metrics_session =
      NULL;
  iree_status_t status = iree_hal_device_profiling_options_clone(
      &resolved_options, logical_device->host_allocator, &session_options,
      &options_storage);
  iree_hal_profile_sink_t* sink = session_options.sink;
  uint64_t session_id = 0;
  iree_hal_profile_chunk_metadata_t metadata = {0};
  if (iree_status_is_ok(status)) {
    session_id = logical_device->next_profile_session_id++;
    metadata = iree_hal_amdgpu_logical_device_profile_session_metadata(
        logical_device, session_id);
    logical_device->profiling.next_clock_correlation_sample_id = 1;
    memset(&logical_device->profiling.metadata_cursor, 0,
           sizeof(logical_device->profiling.metadata_cursor));
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_profile_counter_session_allocate(
        logical_device, &session_options, logical_device->host_allocator,
        &counter_session);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_profile_trace_session_allocate(
        logical_device, &session_options, logical_device->host_allocator,
        &trace_session);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_profile_device_metrics_session_allocate(
        logical_device, &session_options, logical_device->host_allocator,
        &device_metrics_session);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_profile_sink_begin_session(sink, &metadata);
    sink_session_begun = iree_status_is_ok(status);
  }
  if (iree_status_is_ok(status) &&
      iree_hal_device_profiling_options_requests_data(
          &session_options, IREE_HAL_DEVICE_PROFILING_DATA_QUEUE_EVENTS)) {
    status = iree_hal_amdgpu_profile_event_streams_ensure_queue_storage(
        &logical_device->profiling.event_streams,
        IREE_HAL_AMDGPU_LOGICAL_DEVICE_PROFILE_QUEUE_EVENT_CAPACITY,
        logical_device->host_allocator);
    if (iree_status_is_ok(status)) {
      iree_hal_amdgpu_profile_event_streams_clear_queue(
          &logical_device->profiling.event_streams);
    }
  }
  if (iree_status_is_ok(status) &&
      iree_hal_device_profiling_options_requests_data(
          &session_options, IREE_HAL_DEVICE_PROFILING_DATA_MEMORY_EVENTS)) {
    status = iree_hal_amdgpu_profile_event_streams_ensure_memory_storage(
        &logical_device->profiling.event_streams,
        IREE_HAL_AMDGPU_LOGICAL_DEVICE_PROFILE_MEMORY_EVENT_CAPACITY,
        logical_device->host_allocator);
    if (iree_status_is_ok(status)) {
      iree_hal_amdgpu_profile_event_streams_clear_memory(
          &logical_device->profiling.event_streams);
    }
  }
  if (iree_status_is_ok(status) &&
      iree_hal_device_profiling_options_requests_data(
          &session_options,
          IREE_HAL_DEVICE_PROFILING_DATA_DEVICE_QUEUE_EVENTS) &&
      !iree_hal_amdgpu_logical_device_profiling_needs_hsa_timestamps(
          session_options.data_families)) {
    status =
        iree_hal_amdgpu_logical_device_ensure_queue_device_profile_event_storage(
            logical_device);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_write_profile_metadata(
        logical_device, sink, session_id, session_options.data_families);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_profile_counter_session_write_metadata(
        counter_session, sink, session_id, logical_device->identifier);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_profile_device_metrics_session_write_metadata(
        device_metrics_session, sink, session_id, logical_device->identifier);
  }
  if (iree_status_is_ok(status) &&
      iree_hal_amdgpu_logical_device_profiling_needs_hsa_timestamps(
          session_options.data_families)) {
    status = iree_hal_amdgpu_logical_device_set_hsa_profiling_enabled(
        logical_device, true);
    hsa_profiling_enabled = iree_status_is_ok(status);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_set_counter_profiling_enabled(
        logical_device, counter_session, true);
    counter_profiling_enabled = iree_status_is_ok(status);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_start_profile_counter_ranges(
        logical_device, counter_session);
    counter_ranges_started = iree_status_is_ok(status);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_set_trace_profiling_enabled(
        logical_device, trace_session, true);
    trace_profiling_enabled = iree_status_is_ok(status);
  }

  if (iree_status_is_ok(status)) {
    logical_device->profiling.options = session_options;
    logical_device->profiling.options_storage = options_storage;
    logical_device->profiling.session_id = session_id;
    logical_device->profiling.counter_session = counter_session;
    logical_device->profiling.trace_session = trace_session;
    logical_device->profiling.device_metrics_session = device_metrics_session;
    iree_hal_amdgpu_logical_device_set_queue_profiling_enabled(
        logical_device,
        iree_hal_amdgpu_logical_device_queue_profile_flags(&session_options));
  } else {
    if (trace_profiling_enabled) {
      status = iree_status_join(
          status, iree_hal_amdgpu_logical_device_set_trace_profiling_enabled(
                      logical_device, trace_session, false));
    }
    if (counter_ranges_started) {
      status = iree_status_join(
          status,
          iree_hal_amdgpu_logical_device_flush_profile_counter_ranges(
              logical_device, counter_session, /*sink=*/NULL, /*session_id=*/0,
              IREE_HAL_AMDGPU_PROFILE_COUNTER_RANGE_FLUSH_FLAG_NONE));
    }
    if (counter_profiling_enabled) {
      status = iree_status_join(
          status, iree_hal_amdgpu_logical_device_set_counter_profiling_enabled(
                      logical_device, counter_session, false));
    }
    if (hsa_profiling_enabled) {
      status = iree_status_join(
          status, iree_hal_amdgpu_logical_device_set_hsa_profiling_enabled(
                      logical_device, false));
    }
    if (sink_session_begun) {
      iree_status_code_t status_code = iree_status_code(status);
      status = iree_status_join(status, iree_hal_profile_sink_end_session(
                                            sink, &metadata, status_code));
    }
    logical_device->profiling.next_clock_correlation_sample_id = 0;
    memset(&logical_device->profiling.metadata_cursor, 0,
           sizeof(logical_device->profiling.metadata_cursor));
    iree_hal_device_profiling_options_storage_free(
        options_storage, logical_device->host_allocator);
    iree_hal_amdgpu_profile_counter_session_free(counter_session);
    iree_hal_amdgpu_profile_trace_session_free(trace_session);
    iree_hal_amdgpu_profile_device_metrics_session_free(device_metrics_session);
  }
  return status;
}

static iree_status_t iree_hal_amdgpu_logical_device_profiling_flush(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);

  const iree_hal_device_profiling_options_t* options =
      &logical_device->profiling.options;
  if (options->data_families == IREE_HAL_DEVICE_PROFILING_DATA_NONE) {
    return iree_ok_status();
  }
  iree_hal_profile_sink_t* sink = options->sink;
  const bool emit_executable_artifacts =
      iree_hal_amdgpu_logical_device_profile_needs_executable_artifacts(
          options->data_families);
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_logical_device_flush_profile_counter_ranges(
          logical_device, logical_device->profiling.counter_session, sink,
          logical_device->profiling.session_id,
          IREE_HAL_AMDGPU_PROFILE_COUNTER_RANGE_FLUSH_FLAG_RESTART));
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_profile_metadata_write(
      &logical_device->profile_metadata, sink,
      logical_device->profiling.session_id, logical_device->identifier,
      emit_executable_artifacts, &logical_device->profiling.metadata_cursor));
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_logical_device_write_profile_events(
      logical_device, sink, logical_device->profiling.session_id));
  if (iree_hal_amdgpu_logical_device_profiling_needs_clock_correlations(
          options->data_families)) {
    IREE_RETURN_IF_ERROR(
        iree_hal_amdgpu_logical_device_write_profile_clock_correlations(
            logical_device, sink, logical_device->profiling.session_id,
            options->data_families));
  }
  return iree_hal_amdgpu_profile_device_metrics_session_sample_and_write(
      logical_device->profiling.device_metrics_session, sink,
      logical_device->profiling.session_id, logical_device->identifier);
}

static iree_status_t iree_hal_amdgpu_logical_device_profiling_end(
    iree_hal_device_t* base_device) {
  iree_hal_amdgpu_logical_device_t* logical_device =
      iree_hal_amdgpu_logical_device_cast(base_device);

  iree_status_t status = iree_ok_status();
  const iree_hal_device_profiling_data_families_t data_families =
      logical_device->profiling.options.data_families;
  if (data_families == IREE_HAL_DEVICE_PROFILING_DATA_NONE) {
    return iree_ok_status();
  }

  iree_hal_profile_sink_t* sink = logical_device->profiling.options.sink;
  iree_hal_amdgpu_profile_counter_session_t* counter_session =
      logical_device->profiling.counter_session;
  iree_hal_amdgpu_profile_trace_session_t* trace_session =
      logical_device->profiling.trace_session;
  iree_hal_amdgpu_profile_device_metrics_session_t* device_metrics_session =
      logical_device->profiling.device_metrics_session;
  const uint64_t session_id = logical_device->profiling.session_id;
  iree_hal_profile_chunk_metadata_t metadata =
      iree_hal_amdgpu_logical_device_profile_session_metadata(logical_device,
                                                              session_id);
  const bool emit_executable_artifacts =
      iree_hal_amdgpu_logical_device_profile_needs_executable_artifacts(
          data_families);

  status = iree_hal_amdgpu_logical_device_flush_profile_counter_ranges(
      logical_device, counter_session, sink, session_id,
      IREE_HAL_AMDGPU_PROFILE_COUNTER_RANGE_FLUSH_FLAG_NONE);
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_profile_metadata_write(
        &logical_device->profile_metadata, sink, session_id,
        logical_device->identifier, emit_executable_artifacts,
        &logical_device->profiling.metadata_cursor);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_logical_device_write_profile_events(
        logical_device, sink, session_id);
  }
  if (iree_status_is_ok(status) &&
      iree_hal_amdgpu_logical_device_profiling_needs_clock_correlations(
          data_families)) {
    status = iree_hal_amdgpu_logical_device_write_profile_clock_correlations(
        logical_device, sink, session_id, data_families);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_profile_device_metrics_session_sample_and_write(
        device_metrics_session, sink, session_id, logical_device->identifier);
  }
  status = iree_status_join(
      status, iree_hal_amdgpu_logical_device_set_trace_profiling_enabled(
                  logical_device, trace_session, false));
  status = iree_status_join(
      status, iree_hal_amdgpu_logical_device_set_counter_profiling_enabled(
                  logical_device, counter_session, false));
  if (iree_hal_amdgpu_logical_device_profiling_needs_hsa_timestamps(
          data_families)) {
    status = iree_status_join(
        status, iree_hal_amdgpu_logical_device_set_hsa_profiling_enabled(
                    logical_device, false));
  }
  iree_status_code_t status_code = iree_status_code(status);
  status = iree_status_join(
      status, iree_hal_profile_sink_end_session(sink, &metadata, status_code));

  iree_hal_amdgpu_logical_device_reset_profile_options(logical_device);
  logical_device->profiling.session_id = 0;
  logical_device->profiling.next_clock_correlation_sample_id = 0;
  memset(&logical_device->profiling.metadata_cursor, 0,
         sizeof(logical_device->profiling.metadata_cursor));
  logical_device->profiling.counter_session = NULL;
  logical_device->profiling.trace_session = NULL;
  logical_device->profiling.device_metrics_session = NULL;
  iree_hal_amdgpu_logical_device_set_queue_profiling_enabled(
      logical_device, IREE_HAL_AMDGPU_HOST_QUEUE_PROFILE_FLAG_NONE);
  iree_hal_amdgpu_profile_counter_session_free(counter_session);
  iree_hal_amdgpu_profile_trace_session_free(trace_session);
  iree_hal_amdgpu_profile_device_metrics_session_free(device_metrics_session);
  return status;
}

static const iree_hal_device_vtable_t iree_hal_amdgpu_logical_device_vtable = {
    .destroy = iree_hal_amdgpu_logical_device_destroy,
    .id = iree_hal_amdgpu_logical_device_id,
    .host_allocator = iree_hal_amdgpu_logical_device_host_allocator,
    .device_allocator = iree_hal_amdgpu_logical_device_allocator,
    .replace_channel_provider = iree_hal_amdgpu_replace_channel_provider,
    .trim = iree_hal_amdgpu_logical_device_trim,
    .device_spec = iree_hal_amdgpu_logical_device_spec,
    .queue_family = iree_hal_amdgpu_logical_device_queue_family,
    .queue = iree_hal_amdgpu_logical_device_queue,
    .acquire_queue = iree_hal_amdgpu_logical_device_acquire_queue,
    .sample_observation = iree_hal_amdgpu_logical_device_sample_observation,
    .topology_info = iree_hal_amdgpu_logical_device_topology_info,
    .refine_topology_edge = iree_hal_amdgpu_logical_device_refine_topology_edge,
    .assign_topology_info = iree_hal_amdgpu_logical_device_assign_topology_info,
    .create_channel = iree_hal_amdgpu_logical_device_create_channel,
    .create_command_buffer =
        iree_hal_amdgpu_logical_device_create_command_buffer,
    .load_executable = iree_hal_amdgpu_logical_device_load_executable,
    .import_file = iree_hal_amdgpu_logical_device_import_file,
    .create_semaphore = iree_hal_amdgpu_logical_device_create_semaphore,
    .query_semaphore_compatibility =
        iree_hal_amdgpu_logical_device_query_semaphore_compatibility,
    .query_queue_pool_backend =
        iree_hal_amdgpu_logical_device_query_queue_pool_backend,
    .profiling_begin = iree_hal_amdgpu_logical_device_profiling_begin,
    .profiling_flush = iree_hal_amdgpu_logical_device_profiling_flush,
    .profiling_end = iree_hal_amdgpu_logical_device_profiling_end,
};
