Generating HDL for page 16.30.05.1 EXTENSION AND MQ CONT-ACC at 10/4/2020 11:23:27 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_16_30_05_1_EXTENSION_AND_MQ_CONT_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 2C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 2E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 3A with output pin(s) of OUT_3A_G
	and inputs of MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1,MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3,MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_G
	and inputs of MS_EDIT_SET_B_CYCLE_CTRL_A,MS_EDIT_SKID_CYCLE
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_E
	and inputs of MS_TLU_SET_B_CYCLE_CTRL,MS_MPLY_DOT_N_DOT_C
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_D
	and inputs of MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW,MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_G
	and inputs of MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL,MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL,MS_EDIT_SET_B_CYCLE_CTRL_B
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_B
	and inputs of MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC
	and logic function of NOT
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of MS_EDIT_SET_B_CYCLE_CTRL_D,MS_EDIT_SET_B_CYCLE_CTRL_G
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_K
	and inputs of MS_FILE_OP_TAKE_EXTENSION_CYCLE,MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_C
	and inputs of MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,MS_EDIT_SET_B_CYCLE_CTRL_C
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_K
	and inputs of MS_EDIT_SET_B_CYCLE_CTRL_E,MS_EDIT_SET_B_CYCLE_CTRL_F
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_DOT_2C
	and inputs of OUT_3A_G,OUT_3B_G,OUT_3C_E,OUT_2C_D,OUT_3G_K
	and logic function of OR
Generating Statement for block at 2E with output pin(s) of OUT_DOT_2E
	and inputs of OUT_3D_G,OUT_3E_G,OUT_2E_B,OUT_3F_C
	and logic function of OR
Generating Statement for block at 3H with output pin(s) of OUT_DOT_3H
	and inputs of OUT_3H_C,OUT_3I_K,PS_RGEN_EXTN_CTRL_STAR_STERLING
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_SET_EXTN_CTRL_LATCH
	from gate output OUT_DOT_2C
Generating output sheet edge signal assignment to 
	signal PS_SET_MQ_CTRL
	from gate output OUT_DOT_2E
Generating output sheet edge signal assignment to 
	signal PS_RGEN_EXT_CTRL
	from gate output OUT_DOT_3H
