// Seed: 1616095504
module module_0;
  assign id_1 = id_1;
endmodule
module module_1;
  wire id_2 = id_1;
  module_0 modCall_1 ();
  supply1 id_4 = 1;
  wire id_5;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    output wand id_6,
    input uwire id_7
    , id_33,
    input tri0 id_8,
    input supply1 id_9
    , id_34,
    output wor id_10,
    output wor id_11,
    output supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    input uwire id_15,
    input supply1 id_16,
    output wor id_17,
    input tri1 id_18,
    output supply1 id_19,
    input wand id_20,
    output wor id_21,
    input supply0 id_22,
    input wand id_23,
    input wor id_24,
    input tri id_25,
    input uwire id_26,
    output supply0 id_27,
    input supply0 id_28,
    output supply1 id_29,
    output supply0 id_30,
    input tri1 id_31
);
  assign id_10 = id_14;
  always begin : LABEL_0
    id_27 = id_31;
  end
  wire id_35;
endmodule
module module_3 (
    output tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    output supply1 id_6,
    input wand id_7
    , id_11,
    input wand id_8,
    output wire id_9
);
  wire id_12;
  module_2 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_8,
      id_6,
      id_7,
      id_5,
      id_7,
      id_3,
      id_8,
      id_0,
      id_1,
      id_5,
      id_7,
      id_3,
      id_3,
      id_3,
      id_5,
      id_8,
      id_0,
      id_2,
      id_0,
      id_2,
      id_8,
      id_7,
      id_8,
      id_8,
      id_6,
      id_3,
      id_0,
      id_5,
      id_7
  );
  assign modCall_1.type_36 = 0;
endmodule
