# Schematic-to-Layout-of-D-Latch
step-by-step process of designing a D Latch using CMOS technology, from schematic design to analog layout and LVS verification. The implementation is done using SkyWater 130nm PDK.
