# verilog101
# Verilog- basics to advanced

The Verilog projects have been performed on Xilinx Vivado 2018.3

Find the codes at https://github.com/alan-sabu/verilog101/tree/main/v-codes.
Images of the RTl schematics and Simulations are attached along with the Experiment.

## Problems/Experiments-

## 1) D FlipFLop- https://github.com/alan-sabu/verilog101/tree/main/v-codes/1
![d-sim](https://user-images.githubusercontent.com/75666405/114537357-b9f3d600-9c6f-11eb-8590-0bf865e9ef58.JPG)
![d-rtl](https://user-images.githubusercontent.com/75666405/114537399-c841f200-9c6f-11eb-8f61-449f2b393fa7.JPG)

## 2) T Flipflop- https://github.com/alan-sabu/verilog101/tree/main/v-codes/2
![t-sim](https://user-images.githubusercontent.com/75666405/114537912-68981680-9c70-11eb-9955-12e39720bb58.JPG)
![t-rtl](https://user-images.githubusercontent.com/75666405/114537925-6b930700-9c70-11eb-8347-a340e1b7ab24.JPG)

## 3) 8bit KoggeStone Adder- https://github.com/alan-sabu/verilog101/tree/main/v-codes/3
![ksa-sim](https://user-images.githubusercontent.com/75666405/114538755-54084e00-9c71-11eb-9188-33c13e7496e7.JPG)
![ksa-rtl](https://user-images.githubusercontent.com/75666405/114538762-57033e80-9c71-11eb-8e38-8e0ac4746113.JPG)
