
ir_heat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000be  00800100  00001e3c  00001ed0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e3c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000066  008001be  008001be  00001f8e  2**0
                  ALLOC
  3 .stab         00001bc0  00000000  00000000  00001f90  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e9a  00000000  00000000  00003b50  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 43 03 	jmp	0x686	; 0x686 <__vector_1>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 e5 00 	jmp	0x1ca	; 0x1ca <__vector_13>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 f5 00 	jmp	0x1ea	; 0x1ea <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 43 01 	jmp	0x286	; 0x286 <__vector_18>
      4c:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_19>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__c.1790>:
      68:	6e 61 6e 00                                         nan.

0000006c <__c.1788>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d4 e0       	ldi	r29, 0x04	; 4
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	ec e3       	ldi	r30, 0x3C	; 60
     17e:	fe e1       	ldi	r31, 0x1E	; 30
     180:	02 c0       	rjmp	.+4      	; 0x186 <.do_copy_data_start>

00000182 <.do_copy_data_loop>:
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0

00000186 <.do_copy_data_start>:
     186:	ae 3b       	cpi	r26, 0xBE	; 190
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <.do_copy_data_loop>

0000018c <__do_clear_bss>:
     18c:	12 e0       	ldi	r17, 0x02	; 2
     18e:	ae eb       	ldi	r26, 0xBE	; 190
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a4 32       	cpi	r26, 0x24	; 36
     198:	b1 07       	cpc	r27, r17
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 a4 04 	call	0x948	; 0x948 <main>
     1a0:	0c 94 1c 0f 	jmp	0x1e38	; 0x1e38 <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <__vector_9>:
uint16_t	t_abs_threshold_down	=  250;
*/


// Clock Timer
SIGNAL(SIG_OVERFLOW2) {
     1a8:	1f 92       	push	r1
     1aa:	0f 92       	push	r0
     1ac:	0f b6       	in	r0, 0x3f	; 63
     1ae:	0f 92       	push	r0
     1b0:	11 24       	eor	r1, r1
     1b2:	8f 93       	push	r24
	interval++;
     1b4:	80 91 b6 01 	lds	r24, 0x01B6
     1b8:	8f 5f       	subi	r24, 0xFF	; 255
     1ba:	80 93 b6 01 	sts	0x01B6, r24
}
     1be:	8f 91       	pop	r24
     1c0:	0f 90       	pop	r0
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	0f 90       	pop	r0
     1c6:	1f 90       	pop	r1
     1c8:	18 95       	reti

000001ca <__vector_13>:

SIGNAL(SIG_OVERFLOW1) {
     1ca:	1f 92       	push	r1
     1cc:	0f 92       	push	r0
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	0f 92       	push	r0
     1d2:	11 24       	eor	r1, r1
	TIMER1_STOP;
     1d4:	10 92 81 00 	sts	0x0081, r1
	TCNT1H = 0;
     1d8:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0;
     1dc:	10 92 84 00 	sts	0x0084, r1
}
     1e0:	0f 90       	pop	r0
     1e2:	0f be       	out	0x3f, r0	; 63
     1e4:	0f 90       	pop	r0
     1e6:	1f 90       	pop	r1
     1e8:	18 95       	reti

000001ea <__vector_16>:


// LED Flasher
SIGNAL(SIG_OVERFLOW0) {
     1ea:	1f 92       	push	r1
     1ec:	0f 92       	push	r0
     1ee:	0f b6       	in	r0, 0x3f	; 63
     1f0:	0f 92       	push	r0
     1f2:	11 24       	eor	r1, r1
     1f4:	2f 93       	push	r18
     1f6:	3f 93       	push	r19
     1f8:	4f 93       	push	r20
     1fa:	8f 93       	push	r24
     1fc:	9f 93       	push	r25
     1fe:	ef 93       	push	r30
     200:	ff 93       	push	r31
	static uint8_t	c1 = 0;
	static uint8_t c2 = 0;
	uint8_t slow=0;
	c1++;
     202:	80 91 c6 01 	lds	r24, 0x01C6
     206:	28 2f       	mov	r18, r24
     208:	2f 5f       	subi	r18, 0xFF	; 255
     20a:	20 93 c6 01 	sts	0x01C6, r18
	c2++;
     20e:	80 91 c5 01 	lds	r24, 0x01C5
     212:	38 2f       	mov	r19, r24
     214:	3f 5f       	subi	r19, 0xFF	; 255
     216:	30 93 c5 01 	sts	0x01C5, r19
	
	// Tasten LED
	if (mode==MODE_TEMP_PROT) {
     21a:	40 91 f7 01 	lds	r20, 0x01F7
     21e:	43 30       	cpi	r20, 0x03	; 3
     220:	49 f4       	brne	.+18     	; 0x234 <__vector_16+0x4a>
		if(c1 > (6<<slow)) {
     222:	82 2f       	mov	r24, r18
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	07 97       	sbiw	r24, 0x07	; 7
     228:	2c f0       	brlt	.+10     	; 0x234 <__vector_16+0x4a>
			FLASH_LED_ON;
     22a:	e8 e2       	ldi	r30, 0x28	; 40
     22c:	f0 e0       	ldi	r31, 0x00	; 0
     22e:	80 81       	ld	r24, Z
     230:	88 60       	ori	r24, 0x08	; 8
     232:	80 83       	st	Z, r24
		}
	}
	if(c1 > (10<<slow)) {
     234:	82 2f       	mov	r24, r18
     236:	90 e0       	ldi	r25, 0x00	; 0
     238:	0b 97       	sbiw	r24, 0x0b	; 11
     23a:	3c f0       	brlt	.+14     	; 0x24a <__vector_16+0x60>
		c1 = 0;
     23c:	10 92 c6 01 	sts	0x01C6, r1
		FLASH_LED_OFF;
     240:	e8 e2       	ldi	r30, 0x28	; 40
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	87 7f       	andi	r24, 0xF7	; 247
     248:	80 83       	st	Z, r24
	}
	
	// Status LED
	if (mode==MODE_ON_NO_PROT) {
     24a:	42 30       	cpi	r20, 0x02	; 2
     24c:	39 f4       	brne	.+14     	; 0x25c <__vector_16+0x72>
		if(c2 > 120) {
     24e:	39 37       	cpi	r19, 0x79	; 121
     250:	28 f0       	brcs	.+10     	; 0x25c <__vector_16+0x72>
			STATUS_LED1_OFF;	// rot
     252:	eb e2       	ldi	r30, 0x2B	; 43
     254:	f0 e0       	ldi	r31, 0x00	; 0
     256:	80 81       	ld	r24, Z
     258:	8f 7e       	andi	r24, 0xEF	; 239
     25a:	80 83       	st	Z, r24
		}
	}
	if(c2 > 135) {
     25c:	38 38       	cpi	r19, 0x88	; 136
     25e:	38 f0       	brcs	.+14     	; 0x26e <__vector_16+0x84>
		c2 = 0;
     260:	10 92 c5 01 	sts	0x01C5, r1
		STATUS_LED1_ON; 		// orange
     264:	eb e2       	ldi	r30, 0x2B	; 43
     266:	f0 e0       	ldi	r31, 0x00	; 0
     268:	80 81       	ld	r24, Z
     26a:	80 61       	ori	r24, 0x10	; 16
     26c:	80 83       	st	Z, r24
	}	
}
     26e:	ff 91       	pop	r31
     270:	ef 91       	pop	r30
     272:	9f 91       	pop	r25
     274:	8f 91       	pop	r24
     276:	4f 91       	pop	r20
     278:	3f 91       	pop	r19
     27a:	2f 91       	pop	r18
     27c:	0f 90       	pop	r0
     27e:	0f be       	out	0x3f, r0	; 63
     280:	0f 90       	pop	r0
     282:	1f 90       	pop	r1
     284:	18 95       	reti

00000286 <__vector_18>:
	//printf("Exit\n");
}



SIGNAL(SIG_USART_RECV) {
     286:	1f 92       	push	r1
     288:	0f 92       	push	r0
     28a:	0f b6       	in	r0, 0x3f	; 63
     28c:	0f 92       	push	r0
     28e:	11 24       	eor	r1, r1
     290:	8f 93       	push	r24
     292:	ef 93       	push	r30
     294:	ff 93       	push	r31
//******************
// RX interrupt handler
//
	char c;	
	c = UDR0;							// Get received char
     296:	80 91 c6 00 	lds	r24, 0x00C6
	rbuf[r_in & RMASK] = c;
     29a:	e0 91 c9 01 	lds	r30, 0x01C9
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	ef 71       	andi	r30, 0x1F	; 31
     2a2:	f0 70       	andi	r31, 0x00	; 0
     2a4:	ea 52       	subi	r30, 0x2A	; 42
     2a6:	fe 4f       	sbci	r31, 0xFE	; 254
     2a8:	80 83       	st	Z, r24
	r_in++;
     2aa:	80 91 c9 01 	lds	r24, 0x01C9
     2ae:	8f 5f       	subi	r24, 0xFF	; 255
     2b0:	80 93 c9 01 	sts	0x01C9, r24
}
     2b4:	ff 91       	pop	r31
     2b6:	ef 91       	pop	r30
     2b8:	8f 91       	pop	r24
     2ba:	0f 90       	pop	r0
     2bc:	0f be       	out	0x3f, r0	; 63
     2be:	0f 90       	pop	r0
     2c0:	1f 90       	pop	r1
     2c2:	18 95       	reti

000002c4 <__vector_19>:

SIGNAL(SIG_USART_DATA) {
     2c4:	1f 92       	push	r1
     2c6:	0f 92       	push	r0
     2c8:	0f b6       	in	r0, 0x3f	; 63
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
     2ce:	8f 93       	push	r24
     2d0:	9f 93       	push	r25
     2d2:	ef 93       	push	r30
     2d4:	ff 93       	push	r31
//*******************
// Data register empty interrupt handler.
// Indicates that next char can be transmitted
//
	if(t_in != t_out) {
     2d6:	90 91 f6 01 	lds	r25, 0x01F6
     2da:	80 91 f9 01 	lds	r24, 0x01F9
     2de:	98 17       	cp	r25, r24
     2e0:	81 f0       	breq	.+32     	; 0x302 <__vector_19+0x3e>
		UDR0 = tbuf[t_out & TMASK];
     2e2:	e0 91 f9 01 	lds	r30, 0x01F9
     2e6:	f0 e0       	ldi	r31, 0x00	; 0
     2e8:	ef 71       	andi	r30, 0x1F	; 31
     2ea:	f0 70       	andi	r31, 0x00	; 0
     2ec:	e6 50       	subi	r30, 0x06	; 6
     2ee:	fe 4f       	sbci	r31, 0xFE	; 254
     2f0:	80 81       	ld	r24, Z
     2f2:	80 93 c6 00 	sts	0x00C6, r24
		t_out++;	
     2f6:	80 91 f9 01 	lds	r24, 0x01F9
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	80 93 f9 01 	sts	0x01F9, r24
     300:	05 c0       	rjmp	.+10     	; 0x30c <__vector_19+0x48>
	}
	else {
		UCSR0B &= ~(1<<UDRIE0);
     302:	e1 ec       	ldi	r30, 0xC1	; 193
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	8f 7d       	andi	r24, 0xDF	; 223
     30a:	80 83       	st	Z, r24
	}
}
     30c:	ff 91       	pop	r31
     30e:	ef 91       	pop	r30
     310:	9f 91       	pop	r25
     312:	8f 91       	pop	r24
     314:	0f 90       	pop	r0
     316:	0f be       	out	0x3f, r0	; 63
     318:	0f 90       	pop	r0
     31a:	1f 90       	pop	r1
     31c:	18 95       	reti

0000031e <tbuflen>:

char tbuflen(void) {
//****************
// Retrieve pending chars in TX buffer
//
	return(t_in - t_out);
     31e:	80 91 f6 01 	lds	r24, 0x01F6
     322:	90 91 f9 01 	lds	r25, 0x01F9
}
     326:	89 1b       	sub	r24, r25
     328:	08 95       	ret

0000032a <UART_putchar>:

int UART_putchar(char c, FILE *stream) {
     32a:	1f 93       	push	r17
     32c:	cf 93       	push	r28
     32e:	df 93       	push	r29
     330:	18 2f       	mov	r17, r24
//*********************
// Fills the transmit buffer, if it is full wait
//
	while((TBUFSIZE - tbuflen()) <= 2);  // Wait...
     332:	c0 e2       	ldi	r28, 0x20	; 32
     334:	d0 e0       	ldi	r29, 0x00	; 0
     336:	0e 94 8f 01 	call	0x31e	; 0x31e <tbuflen>
     33a:	9e 01       	movw	r18, r28
     33c:	28 1b       	sub	r18, r24
     33e:	31 09       	sbc	r19, r1
     340:	23 30       	cpi	r18, 0x03	; 3
     342:	31 05       	cpc	r19, r1
     344:	c4 f3       	brlt	.-16     	; 0x336 <UART_putchar+0xc>
	
	// Add data to the transmit buffer, enable TXCIE
	//
	tbuf[t_in & TMASK] = c;
     346:	e0 91 f6 01 	lds	r30, 0x01F6
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	ef 71       	andi	r30, 0x1F	; 31
     34e:	f0 70       	andi	r31, 0x00	; 0
     350:	e6 50       	subi	r30, 0x06	; 6
     352:	fe 4f       	sbci	r31, 0xFE	; 254
     354:	10 83       	st	Z, r17
	t_in++;	
     356:	80 91 f6 01 	lds	r24, 0x01F6
     35a:	8f 5f       	subi	r24, 0xFF	; 255
     35c:	80 93 f6 01 	sts	0x01F6, r24
	UCSR0B |= (1<<UDRIE0);			// Enable UDR empty interrupt	
     360:	e1 ec       	ldi	r30, 0xC1	; 193
     362:	f0 e0       	ldi	r31, 0x00	; 0
     364:	80 81       	ld	r24, Z
     366:	80 62       	ori	r24, 0x20	; 32
     368:	80 83       	st	Z, r24
	return(0);
}
     36a:	80 e0       	ldi	r24, 0x00	; 0
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	df 91       	pop	r29
     370:	cf 91       	pop	r28
     372:	1f 91       	pop	r17
     374:	08 95       	ret

00000376 <rbuflen>:

char rbuflen(void) {
// ***************
// Retrive pending chars in RX buffer
//
	return(r_in - r_out);
     376:	80 91 c9 01 	lds	r24, 0x01C9
     37a:	90 91 f8 01 	lds	r25, 0x01F8
}
     37e:	89 1b       	sub	r24, r25
     380:	08 95       	ret

00000382 <UART_getchar>:
//*******************
// Retieves character from UART. This function is to be passed
// to fdevopen
//
	unsigned char c;
	while(rbuflen() == 0);	  // Wait...
     382:	0e 94 bb 01 	call	0x376	; 0x376 <rbuflen>
     386:	88 23       	and	r24, r24
     388:	e1 f3       	breq	.-8      	; 0x382 <UART_getchar>
	c = rbuf[r_out & RMASK];
     38a:	e0 91 f8 01 	lds	r30, 0x01F8
     38e:	f0 e0       	ldi	r31, 0x00	; 0
     390:	ef 71       	andi	r30, 0x1F	; 31
     392:	f0 70       	andi	r31, 0x00	; 0
     394:	ea 52       	subi	r30, 0x2A	; 42
     396:	fe 4f       	sbci	r31, 0xFE	; 254
     398:	80 81       	ld	r24, Z
	r_out++;	
     39a:	90 91 f8 01 	lds	r25, 0x01F8
     39e:	9f 5f       	subi	r25, 0xFF	; 255
     3a0:	90 93 f8 01 	sts	0x01F8, r25
	return(c);
}
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	08 95       	ret

000003a8 <exp_slope>:
}




int16_t exp_slope(int16_t temp) {
     3a8:	22 27       	eor	r18, r18
     3aa:	33 27       	eor	r19, r19
     3ac:	28 1b       	sub	r18, r24
     3ae:	39 0b       	sbc	r19, r25
     3b0:	12 f4       	brpl	.+4      	; 0x3b6 <exp_slope+0xe>
     3b2:	21 5f       	subi	r18, 0xF1	; 241
     3b4:	3f 4f       	sbci	r19, 0xFF	; 255
     3b6:	c9 01       	movw	r24, r18
     3b8:	95 95       	asr	r25
     3ba:	87 95       	ror	r24
     3bc:	95 95       	asr	r25
     3be:	87 95       	ror	r24
     3c0:	95 95       	asr	r25
     3c2:	87 95       	ror	r24
     3c4:	95 95       	asr	r25
     3c6:	87 95       	ror	r24
     3c8:	9c 01       	movw	r18, r24
     3ca:	22 0f       	add	r18, r18
     3cc:	33 1f       	adc	r19, r19
     3ce:	88 0f       	add	r24, r24
     3d0:	99 1f       	adc	r25, r25
     3d2:	88 0f       	add	r24, r24
     3d4:	99 1f       	adc	r25, r25
     3d6:	88 0f       	add	r24, r24
     3d8:	99 1f       	adc	r25, r25
     3da:	28 0f       	add	r18, r24
     3dc:	39 1f       	adc	r19, r25
     3de:	20 5c       	subi	r18, 0xC0	; 192
     3e0:	3e 4f       	sbci	r19, 0xFE	; 254
	return 10 * (-temp/16 + 32);
}
     3e2:	82 2f       	mov	r24, r18
     3e4:	93 2f       	mov	r25, r19
     3e6:	08 95       	ret

000003e8 <get_slope2>:


int16_t get_slope2() {
	static int16_t last_slope = 0;
//	last_slope = (200*(t_array[5]-t_array[2]) / 16 +  2*last_slope) / 3;
	last_slope = (16*(t_array[5]-t_array[2]) +  2*last_slope) / 3;
     3e8:	80 91 d4 01 	lds	r24, 0x01D4
     3ec:	90 91 d5 01 	lds	r25, 0x01D5
     3f0:	20 91 ce 01 	lds	r18, 0x01CE
     3f4:	30 91 cf 01 	lds	r19, 0x01CF
     3f8:	82 1b       	sub	r24, r18
     3fa:	93 0b       	sbc	r25, r19
     3fc:	88 0f       	add	r24, r24
     3fe:	99 1f       	adc	r25, r25
     400:	88 0f       	add	r24, r24
     402:	99 1f       	adc	r25, r25
     404:	88 0f       	add	r24, r24
     406:	99 1f       	adc	r25, r25
     408:	20 91 c2 01 	lds	r18, 0x01C2
     40c:	30 91 c3 01 	lds	r19, 0x01C3
     410:	82 0f       	add	r24, r18
     412:	93 1f       	adc	r25, r19
     414:	88 0f       	add	r24, r24
     416:	99 1f       	adc	r25, r25
     418:	63 e0       	ldi	r22, 0x03	; 3
     41a:	70 e0       	ldi	r23, 0x00	; 0
     41c:	0e 94 95 0b 	call	0x172a	; 0x172a <__divmodhi4>
     420:	86 2f       	mov	r24, r22
     422:	97 2f       	mov	r25, r23
     424:	60 93 c2 01 	sts	0x01C2, r22
     428:	70 93 c3 01 	sts	0x01C3, r23
	return last_slope;
}
     42c:	08 95       	ret

0000042e <add_value>:
//
// Fügt einen Meßwert zum Ringspeicher hinzu
// Der Ringspeicher enthält die letzten 6 Werte
// t_array[5] ist der neuste Wert
//
void add_value(uint16_t value) {
     42e:	48 2f       	mov	r20, r24
     430:	59 2f       	mov	r21, r25
	uint8_t i;
	if(t_array[0]==0) {
     432:	80 91 ca 01 	lds	r24, 0x01CA
     436:	90 91 cb 01 	lds	r25, 0x01CB
     43a:	89 2b       	or	r24, r25
     43c:	e1 f4       	brne	.+56     	; 0x476 <add_value+0x48>
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
     43e:	e4 ed       	ldi	r30, 0xD4	; 212
     440:	f1 e0       	ldi	r31, 0x01	; 1
     442:	40 83       	st	Z, r20
     444:	51 83       	std	Z+1, r21	; 0x01
     446:	df 01       	movw	r26, r30
     448:	12 97       	sbiw	r26, 0x02	; 2
     44a:	4c 93       	st	X, r20
     44c:	11 96       	adiw	r26, 0x01	; 1
     44e:	5c 93       	st	X, r21
     450:	df 01       	movw	r26, r30
     452:	14 97       	sbiw	r26, 0x04	; 4
     454:	4c 93       	st	X, r20
     456:	11 96       	adiw	r26, 0x01	; 1
     458:	5c 93       	st	X, r21
     45a:	df 01       	movw	r26, r30
     45c:	16 97       	sbiw	r26, 0x06	; 6
     45e:	4c 93       	st	X, r20
     460:	11 96       	adiw	r26, 0x01	; 1
     462:	5c 93       	st	X, r21
     464:	df 01       	movw	r26, r30
     466:	18 97       	sbiw	r26, 0x08	; 8
     468:	4c 93       	st	X, r20
     46a:	11 96       	adiw	r26, 0x01	; 1
     46c:	5c 93       	st	X, r21
     46e:	3a 97       	sbiw	r30, 0x0a	; 10
     470:	40 83       	st	Z, r20
     472:	51 83       	std	Z+1, r21	; 0x01
     474:	08 95       	ret
     476:	ea ec       	ldi	r30, 0xCA	; 202
     478:	f1 e0       	ldi	r31, 0x01	; 1
	}
	else {
		for(i=0;i<5;i++) {
     47a:	24 ed       	ldi	r18, 0xD4	; 212
     47c:	31 e0       	ldi	r19, 0x01	; 1
			t_array[i]=t_array[i+1];
     47e:	82 81       	ldd	r24, Z+2	; 0x02
     480:	93 81       	ldd	r25, Z+3	; 0x03
     482:	81 93       	st	Z+, r24
     484:	91 93       	st	Z+, r25
	uint8_t i;
	if(t_array[0]==0) {
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
	}
	else {
		for(i=0;i<5;i++) {
     486:	e2 17       	cp	r30, r18
     488:	f3 07       	cpc	r31, r19
     48a:	c9 f7       	brne	.-14     	; 0x47e <add_value+0x50>
			t_array[i]=t_array[i+1];
		}
		t_array[5] = value;
     48c:	24 2f       	mov	r18, r20
     48e:	35 2f       	mov	r19, r21
     490:	30 93 d5 01 	sts	0x01D5, r19
     494:	20 93 d4 01 	sts	0x01D4, r18
		slope2 = (10*(t_array[5]-t_array[4]) + 19*slope2) / 20;
     498:	80 91 d2 01 	lds	r24, 0x01D2
     49c:	90 91 d3 01 	lds	r25, 0x01D3
     4a0:	28 1b       	sub	r18, r24
     4a2:	39 0b       	sbc	r19, r25
     4a4:	c9 01       	movw	r24, r18
     4a6:	88 0f       	add	r24, r24
     4a8:	99 1f       	adc	r25, r25
     4aa:	22 0f       	add	r18, r18
     4ac:	33 1f       	adc	r19, r19
     4ae:	22 0f       	add	r18, r18
     4b0:	33 1f       	adc	r19, r19
     4b2:	22 0f       	add	r18, r18
     4b4:	33 1f       	adc	r19, r19
     4b6:	82 0f       	add	r24, r18
     4b8:	93 1f       	adc	r25, r19
     4ba:	60 91 c7 01 	lds	r22, 0x01C7
     4be:	70 91 c8 01 	lds	r23, 0x01C8
     4c2:	9b 01       	movw	r18, r22
     4c4:	22 0f       	add	r18, r18
     4c6:	33 1f       	adc	r19, r19
     4c8:	a9 01       	movw	r20, r18
     4ca:	44 0f       	add	r20, r20
     4cc:	55 1f       	adc	r21, r21
     4ce:	44 0f       	add	r20, r20
     4d0:	55 1f       	adc	r21, r21
     4d2:	44 0f       	add	r20, r20
     4d4:	55 1f       	adc	r21, r21
     4d6:	24 0f       	add	r18, r20
     4d8:	35 1f       	adc	r19, r21
     4da:	26 0f       	add	r18, r22
     4dc:	37 1f       	adc	r19, r23
     4de:	82 0f       	add	r24, r18
     4e0:	93 1f       	adc	r25, r19
     4e2:	64 e1       	ldi	r22, 0x14	; 20
     4e4:	70 e0       	ldi	r23, 0x00	; 0
     4e6:	0e 94 95 0b 	call	0x172a	; 0x172a <__divmodhi4>
     4ea:	70 93 c8 01 	sts	0x01C8, r23
     4ee:	60 93 c7 01 	sts	0x01C7, r22
     4f2:	08 95       	ret

000004f4 <get_slope>:
//********************************************
//
// Gibt die gemittelte Steigung
// über die letzten 4 Sekunden zurück
//
int16_t get_slope() {
     4f4:	a2 ed       	ldi	r26, 0xD2	; 210
     4f6:	b1 e0       	ldi	r27, 0x01	; 1
     4f8:	fd 01       	movw	r30, r26
     4fa:	21 91       	ld	r18, Z+
     4fc:	31 91       	ld	r19, Z+
     4fe:	80 91 cc 01 	lds	r24, 0x01CC
     502:	90 91 cd 01 	lds	r25, 0x01CD
     506:	28 1b       	sub	r18, r24
     508:	39 0b       	sbc	r19, r25
     50a:	c9 01       	movw	r24, r18
     50c:	88 0f       	add	r24, r24
     50e:	99 1f       	adc	r25, r25
     510:	88 0f       	add	r24, r24
     512:	99 1f       	adc	r25, r25
     514:	82 0f       	add	r24, r18
     516:	93 1f       	adc	r25, r19
     518:	18 97       	sbiw	r26, 0x08	; 8
     51a:	40 81       	ld	r20, Z
     51c:	51 81       	ldd	r21, Z+1	; 0x01
     51e:	2d 91       	ld	r18, X+
     520:	3c 91       	ld	r19, X
     522:	11 97       	sbiw	r26, 0x01	; 1
     524:	42 1b       	sub	r20, r18
     526:	53 0b       	sbc	r21, r19
     528:	9a 01       	movw	r18, r20
     52a:	22 0f       	add	r18, r18
     52c:	33 1f       	adc	r19, r19
     52e:	24 0f       	add	r18, r20
     530:	35 1f       	adc	r19, r21
     532:	82 0f       	add	r24, r18
     534:	93 1f       	adc	r25, r19
     536:	16 96       	adiw	r26, 0x06	; 6
     538:	4d 91       	ld	r20, X+
     53a:	5c 91       	ld	r21, X
     53c:	17 97       	sbiw	r26, 0x07	; 7
     53e:	14 96       	adiw	r26, 0x04	; 4
     540:	2d 91       	ld	r18, X+
     542:	3c 91       	ld	r19, X
     544:	15 97       	sbiw	r26, 0x05	; 5
     546:	42 1b       	sub	r20, r18
     548:	53 0b       	sbc	r21, r19
     54a:	9a 01       	movw	r18, r20
     54c:	22 0f       	add	r18, r18
     54e:	33 1f       	adc	r19, r19
     550:	24 0f       	add	r18, r20
     552:	35 1f       	adc	r19, r21
     554:	a9 01       	movw	r20, r18
     556:	44 0f       	add	r20, r20
     558:	55 1f       	adc	r21, r21
     55a:	44 0f       	add	r20, r20
     55c:	55 1f       	adc	r21, r21
     55e:	24 0f       	add	r18, r20
     560:	35 1f       	adc	r19, r21
     562:	82 0f       	add	r24, r18
     564:	93 1f       	adc	r25, r19
     566:	69 e0       	ldi	r22, 0x09	; 9
     568:	70 e0       	ldi	r23, 0x00	; 0
     56a:	0e 94 95 0b 	call	0x172a	; 0x172a <__divmodhi4>
     56e:	86 2f       	mov	r24, r22
     570:	97 2f       	mov	r25, r23
	s1 = t_array[5] - t_array[0];
	s2 = t_array[4] - t_array[1];
	s3 = t_array[3] - t_array[2];
	
	return ((3*s1+5*s2+15*s3)/9);
}
     572:	08 95       	ret

00000574 <get_last_slope>:
//********************************************
//
// Gibt die aktuelle Steigung der Temperatur zurück
// in 0.1°C in 4s
//
int16_t	get_last_slope() {
     574:	20 91 d4 01 	lds	r18, 0x01D4
     578:	30 91 d5 01 	lds	r19, 0x01D5
     57c:	80 91 d2 01 	lds	r24, 0x01D2
     580:	90 91 d3 01 	lds	r25, 0x01D3
     584:	28 1b       	sub	r18, r24
     586:	39 0b       	sbc	r19, r25
    return (t_array[5] - t_array[4]);
}
     588:	82 2f       	mov	r24, r18
     58a:	93 2f       	mov	r25, r19
     58c:	08 95       	ret

0000058e <_beep>:



void _beep(uint16_t duration_ms){
	uint16_t i;
	BUZZER_ON;
     58e:	e5 e2       	ldi	r30, 0x25	; 37
     590:	f0 e0       	ldi	r31, 0x00	; 0
     592:	20 81       	ld	r18, Z
     594:	20 68       	ori	r18, 0x80	; 128
     596:	20 83       	st	Z, r18
	for(i=0;i<(duration_ms/20);i++) _delay_ms(20);
     598:	64 e1       	ldi	r22, 0x14	; 20
     59a:	70 e0       	ldi	r23, 0x00	; 0
     59c:	0e 94 81 0b 	call	0x1702	; 0x1702 <__udivmodhi4>
     5a0:	86 2f       	mov	r24, r22
     5a2:	97 2f       	mov	r25, r23
     5a4:	00 97       	sbiw	r24, 0x00	; 0
     5a6:	61 f0       	breq	.+24     	; 0x5c0 <_beep+0x32>
     5a8:	20 e0       	ldi	r18, 0x00	; 0
     5aa:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     5ac:	48 e8       	ldi	r20, 0x88	; 136
     5ae:	53 e1       	ldi	r21, 0x13	; 19
     5b0:	fa 01       	movw	r30, r20
     5b2:	31 97       	sbiw	r30, 0x01	; 1
     5b4:	f1 f7       	brne	.-4      	; 0x5b2 <_beep+0x24>
     5b6:	2f 5f       	subi	r18, 0xFF	; 255
     5b8:	3f 4f       	sbci	r19, 0xFF	; 255
     5ba:	28 17       	cp	r18, r24
     5bc:	39 07       	cpc	r19, r25
     5be:	c0 f3       	brcs	.-16     	; 0x5b0 <_beep+0x22>
	BUZZER_OFF;
     5c0:	e5 e2       	ldi	r30, 0x25	; 37
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	80 81       	ld	r24, Z
     5c6:	8f 77       	andi	r24, 0x7F	; 127
     5c8:	80 83       	st	Z, r24
}
     5ca:	08 95       	ret

000005cc <beep>:


void	beep(uint8_t type){
	cli();
     5cc:	f8 94       	cli
	wdt_reset();
     5ce:	a8 95       	wdr
	switch(type){
     5d0:	83 30       	cpi	r24, 0x03	; 3
     5d2:	89 f0       	breq	.+34     	; 0x5f6 <beep+0x2a>
     5d4:	84 30       	cpi	r24, 0x04	; 4
     5d6:	28 f4       	brcc	.+10     	; 0x5e2 <beep+0x16>
     5d8:	81 30       	cpi	r24, 0x01	; 1
     5da:	41 f0       	breq	.+16     	; 0x5ec <beep+0x20>
     5dc:	82 30       	cpi	r24, 0x02	; 2
     5de:	71 f5       	brne	.+92     	; 0x63c <beep+0x70>
     5e0:	14 c0       	rjmp	.+40     	; 0x60a <beep+0x3e>
     5e2:	84 30       	cpi	r24, 0x04	; 4
     5e4:	69 f0       	breq	.+26     	; 0x600 <beep+0x34>
     5e6:	86 30       	cpi	r24, 0x06	; 6
     5e8:	49 f5       	brne	.+82     	; 0x63c <beep+0x70>
     5ea:	1c c0       	rjmp	.+56     	; 0x624 <beep+0x58>
	case BEEP_SHORT:
		_beep(120);
     5ec:	88 e7       	ldi	r24, 0x78	; 120
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     5f4:	23 c0       	rjmp	.+70     	; 0x63c <beep+0x70>
		break;
	case BEEP_LONG:
		_beep(250);
     5f6:	8a ef       	ldi	r24, 0xFA	; 250
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     5fe:	1e c0       	rjmp	.+60     	; 0x63c <beep+0x70>
		break;
	case BEEP_XLONG:
		_beep(850);
     600:	82 e5       	ldi	r24, 0x52	; 82
     602:	93 e0       	ldi	r25, 0x03	; 3
     604:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     608:	19 c0       	rjmp	.+50     	; 0x63c <beep+0x70>
		break;
	case BEEP_2SHORT:
		_beep(80);
     60a:	80 e5       	ldi	r24, 0x50	; 80
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     612:	80 e2       	ldi	r24, 0x20	; 32
     614:	9e e4       	ldi	r25, 0x4E	; 78
     616:	01 97       	sbiw	r24, 0x01	; 1
     618:	f1 f7       	brne	.-4      	; 0x616 <beep+0x4a>
		_delay_ms(80);
		_beep(80);
     61a:	80 e5       	ldi	r24, 0x50	; 80
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     622:	0c c0       	rjmp	.+24     	; 0x63c <beep+0x70>
		break;
	case BEEP_SHORT_LONG:
		_beep(100);
     624:	84 e6       	ldi	r24, 0x64	; 100
     626:	90 e0       	ldi	r25, 0x00	; 0
     628:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     62c:	88 ec       	ldi	r24, 0xC8	; 200
     62e:	9f ea       	ldi	r25, 0xAF	; 175
     630:	01 97       	sbiw	r24, 0x01	; 1
     632:	f1 f7       	brne	.-4      	; 0x630 <beep+0x64>
		_delay_ms(180);
		_beep(350);		
     634:	8e e5       	ldi	r24, 0x5E	; 94
     636:	91 e0       	ldi	r25, 0x01	; 1
     638:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
	}
	sei();	
     63c:	78 94       	sei
}
     63e:	08 95       	ret

00000640 <set_relais>:

//***************************************************
//
// Relais Ein- und Ausschalen
//
void set_relais(uint8_t on) {
     640:	1f 93       	push	r17
     642:	18 2f       	mov	r17, r24
	static uint8_t last = 0;
	if(on) {
     644:	88 23       	and	r24, r24
     646:	71 f0       	breq	.+28     	; 0x664 <set_relais+0x24>
		if(on != last) printf(">>> Relais ON\n");
     648:	80 91 c1 01 	lds	r24, 0x01C1
     64c:	18 17       	cp	r17, r24
     64e:	21 f0       	breq	.+8      	; 0x658 <set_relais+0x18>
     650:	80 e0       	ldi	r24, 0x00	; 0
     652:	91 e0       	ldi	r25, 0x01	; 1
     654:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <puts>
		RELAIS_ON;
     658:	e5 e2       	ldi	r30, 0x25	; 37
     65a:	f0 e0       	ldi	r31, 0x00	; 0
     65c:	80 81       	ld	r24, Z
     65e:	80 64       	ori	r24, 0x40	; 64
     660:	80 83       	st	Z, r24
     662:	0d c0       	rjmp	.+26     	; 0x67e <set_relais+0x3e>
	}
	else {
		if(on != last) printf(">>> Relais OFF\n");
     664:	80 91 c1 01 	lds	r24, 0x01C1
     668:	88 23       	and	r24, r24
     66a:	21 f0       	breq	.+8      	; 0x674 <set_relais+0x34>
     66c:	8e e0       	ldi	r24, 0x0E	; 14
     66e:	91 e0       	ldi	r25, 0x01	; 1
     670:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <puts>
		RELAIS_OFF;
     674:	e5 e2       	ldi	r30, 0x25	; 37
     676:	f0 e0       	ldi	r31, 0x00	; 0
     678:	80 81       	ld	r24, Z
     67a:	8f 7b       	andi	r24, 0xBF	; 191
     67c:	80 83       	st	Z, r24
	}
	last = on;
     67e:	10 93 c1 01 	sts	0x01C1, r17
}
     682:	1f 91       	pop	r17
     684:	08 95       	ret

00000686 <__vector_1>:

//*******************************************
//
// Taster IQR und Entprellung
//
SIGNAL(SIG_INTERRUPT0) {
     686:	1f 92       	push	r1
     688:	0f 92       	push	r0
     68a:	0f b6       	in	r0, 0x3f	; 63
     68c:	0f 92       	push	r0
     68e:	11 24       	eor	r1, r1
     690:	2f 93       	push	r18
     692:	3f 93       	push	r19
     694:	4f 93       	push	r20
     696:	5f 93       	push	r21
     698:	6f 93       	push	r22
     69a:	7f 93       	push	r23
     69c:	8f 93       	push	r24
     69e:	9f 93       	push	r25
     6a0:	af 93       	push	r26
     6a2:	bf 93       	push	r27
     6a4:	ef 93       	push	r30
     6a6:	ff 93       	push	r31
	static uint8_t running = 0;
	
	if(running | TCNT1H | TCNT1L){
     6a8:	80 91 85 00 	lds	r24, 0x0085
     6ac:	20 91 84 00 	lds	r18, 0x0084
     6b0:	90 91 c4 01 	lds	r25, 0x01C4
     6b4:	89 2b       	or	r24, r25
     6b6:	82 2b       	or	r24, r18
     6b8:	09 f0       	breq	.+2      	; 0x6bc <__vector_1+0x36>
     6ba:	6d c0       	rjmp	.+218    	; 0x796 <__vector_1+0x110>
//		printf("X");
		return;
	}
	running = 1;
     6bc:	81 e0       	ldi	r24, 0x01	; 1
     6be:	80 93 c4 01 	sts	0x01C4, r24
	wdt_reset();
     6c2:	a8 95       	wdr
	
	uint16_t i;
	uint16_t c = 0;
	EIMSK = 0;
     6c4:	1d ba       	out	0x1d, r1	; 29
	sei();
     6c6:	78 94       	sei
     6c8:	20 e0       	ldi	r18, 0x00	; 0
     6ca:	30 e0       	ldi	r19, 0x00	; 0
     6cc:	40 e0       	ldi	r20, 0x00	; 0
     6ce:	50 e0       	ldi	r21, 0x00	; 0
	//printf("In");
	for(i=0;i<1000;i++) if((PIND & (1<<SWITCH))) c++;
     6d0:	e9 e2       	ldi	r30, 0x29	; 41
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	80 81       	ld	r24, Z
     6d6:	82 ff       	sbrs	r24, 2
     6d8:	02 c0       	rjmp	.+4      	; 0x6de <__vector_1+0x58>
     6da:	4f 5f       	subi	r20, 0xFF	; 255
     6dc:	5f 4f       	sbci	r21, 0xFF	; 255
     6de:	2f 5f       	subi	r18, 0xFF	; 255
     6e0:	3f 4f       	sbci	r19, 0xFF	; 255
     6e2:	83 e0       	ldi	r24, 0x03	; 3
     6e4:	28 3e       	cpi	r18, 0xE8	; 232
     6e6:	38 07       	cpc	r19, r24
     6e8:	a9 f7       	brne	.-22     	; 0x6d4 <__vector_1+0x4e>
	//printf(" %i ", c);

	if(c < 200) {
     6ea:	48 3c       	cpi	r20, 0xC8	; 200
     6ec:	51 05       	cpc	r21, r1
     6ee:	08 f0       	brcs	.+2      	; 0x6f2 <__vector_1+0x6c>
     6f0:	4d c0       	rjmp	.+154    	; 0x78c <__vector_1+0x106>
		TCNT1L = 1;
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	80 93 84 00 	sts	0x0084, r24
		TIMER1_RUN;
     6f8:	82 e0       	ldi	r24, 0x02	; 2
     6fa:	80 93 81 00 	sts	0x0081, r24
		switch(mode) {
     6fe:	80 91 f7 01 	lds	r24, 0x01F7
     702:	88 23       	and	r24, r24
     704:	09 f0       	breq	.+2      	; 0x708 <__vector_1+0x82>
     706:	3c c0       	rjmp	.+120    	; 0x780 <__vector_1+0xfa>
		case MODE_OFF:
			mode = MODE_ON;
     708:	81 e0       	ldi	r24, 0x01	; 1
     70a:	80 93 f7 01 	sts	0x01F7, r24
			set_relais(1);
     70e:	0e 94 20 03 	call	0x640	; 0x640 <set_relais>
			STATUS_LED1_ON;			// orange
     712:	eb e2       	ldi	r30, 0x2B	; 43
     714:	f0 e0       	ldi	r31, 0x00	; 0
     716:	80 81       	ld	r24, Z
     718:	80 61       	ori	r24, 0x10	; 16
     71a:	80 83       	st	Z, r24
			STATUS_LED2_ON;
     71c:	80 81       	ld	r24, Z
     71e:	88 60       	ori	r24, 0x08	; 8
     720:	80 83       	st	Z, r24
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     722:	4a 99       	sbic	0x09, 2	; 9
     724:	16 c0       	rjmp	.+44     	; 0x752 <__vector_1+0xcc>
     726:	20 e0       	ldi	r18, 0x00	; 0
     728:	30 e0       	ldi	r19, 0x00	; 0
     72a:	44 ec       	ldi	r20, 0xC4	; 196
     72c:	59 e0       	ldi	r21, 0x09	; 9
     72e:	e9 e2       	ldi	r30, 0x29	; 41
     730:	f0 e0       	ldi	r31, 0x00	; 0
				c++;
     732:	2f 5f       	subi	r18, 0xFF	; 255
     734:	3f 4f       	sbci	r19, 0xFF	; 255
     736:	ca 01       	movw	r24, r20
     738:	01 97       	sbiw	r24, 0x01	; 1
     73a:	f1 f7       	brne	.-4      	; 0x738 <__vector_1+0xb2>
			mode = MODE_ON;
			set_relais(1);
			STATUS_LED1_ON;			// orange
			STATUS_LED2_ON;
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     73c:	80 81       	ld	r24, Z
     73e:	82 fd       	sbrc	r24, 2
     740:	05 c0       	rjmp	.+10     	; 0x74c <__vector_1+0xc6>
     742:	81 e0       	ldi	r24, 0x01	; 1
     744:	2c 32       	cpi	r18, 0x2C	; 44
     746:	38 07       	cpc	r19, r24
     748:	a1 f7       	brne	.-24     	; 0x732 <__vector_1+0xac>
     74a:	07 c0       	rjmp	.+14     	; 0x75a <__vector_1+0xd4>
				c++;
				_delay_ms (10);
			}
			//printf("c: %i", c);

			if(c < 300) {
     74c:	2c 52       	subi	r18, 0x2C	; 44
     74e:	31 40       	sbci	r19, 0x01	; 1
     750:	20 f4       	brcc	.+8      	; 0x75a <__vector_1+0xd4>
				// normal einnschalten
				mode = MODE_ON;
     752:	81 e0       	ldi	r24, 0x01	; 1
     754:	80 93 f7 01 	sts	0x01F7, r24
     758:	19 c0       	rjmp	.+50     	; 0x78c <__vector_1+0x106>
			}
			else {
				// einschalten, aber ohne Hitzeschutz
				mode = MODE_ON_NO_PROT;
     75a:	82 e0       	ldi	r24, 0x02	; 2
     75c:	80 93 f7 01 	sts	0x01F7, r24
				printf("Temperature Protection Off!\n");
     760:	8d e1       	ldi	r24, 0x1D	; 29
     762:	91 e0       	ldi	r25, 0x01	; 1
     764:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <puts>
				STATUS_LED1_OFF;		// rot
     768:	eb e2       	ldi	r30, 0x2B	; 43
     76a:	f0 e0       	ldi	r31, 0x00	; 0
     76c:	80 81       	ld	r24, Z
     76e:	8f 7e       	andi	r24, 0xEF	; 239
     770:	80 83       	st	Z, r24
				STATUS_LED2_ON;
     772:	80 81       	ld	r24, Z
     774:	88 60       	ori	r24, 0x08	; 8
     776:	80 83       	st	Z, r24
				beep(BEEP_SHORT_LONG);
     778:	86 e0       	ldi	r24, 0x06	; 6
     77a:	0e 94 e6 02 	call	0x5cc	; 0x5cc <beep>
     77e:	06 c0       	rjmp	.+12     	; 0x78c <__vector_1+0x106>
			break;
		case MODE_ON:
		case MODE_ON_NO_PROT:
		case MODE_TEMP_PROT:
		default:
			printf("\nxXx\n");
     780:	89 e3       	ldi	r24, 0x39	; 57
     782:	91 e0       	ldi	r25, 0x01	; 1
     784:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <puts>
			mode = MODE_OFF;
     788:	10 92 f7 01 	sts	0x01F7, r1
		}
	}
//	printf("Out\n");
	EIFR 		= (1<<INTF0);
     78c:	81 e0       	ldi	r24, 0x01	; 1
     78e:	8c bb       	out	0x1c, r24	; 28
	EIMSK 	= (1<<INT0);
     790:	8d bb       	out	0x1d, r24	; 29
	running 	= 0;
     792:	10 92 c4 01 	sts	0x01C4, r1
	//printf("Exit\n");
}
     796:	ff 91       	pop	r31
     798:	ef 91       	pop	r30
     79a:	bf 91       	pop	r27
     79c:	af 91       	pop	r26
     79e:	9f 91       	pop	r25
     7a0:	8f 91       	pop	r24
     7a2:	7f 91       	pop	r23
     7a4:	6f 91       	pop	r22
     7a6:	5f 91       	pop	r21
     7a8:	4f 91       	pop	r20
     7aa:	3f 91       	pop	r19
     7ac:	2f 91       	pop	r18
     7ae:	0f 90       	pop	r0
     7b0:	0f be       	out	0x3f, r0	; 63
     7b2:	0f 90       	pop	r0
     7b4:	1f 90       	pop	r1
     7b6:	18 95       	reti

000007b8 <get_temperature>:
//********************************************
//
// Liest die vom MLX90614 gemessene Temperatur aus
// Rückgabe in 0.1°C, also 215 = 21.5°C
//
uint16_t get_temperature(uint8_t adr) {
     7b8:	1f 93       	push	r17
     7ba:	cf 93       	push	r28
     7bc:	df 93       	push	r29
     7be:	18 2f       	mov	r17, r24
	uint16_t raw;
	uint8_t 	ret;
	uint8_t 	lo, hi, pec;
	uint8_t	pec_read[6];

	if(i2c_start(MLX90614_WRITE)) return DEFAULT_TEMP;
     7c0:	84 eb       	ldi	r24, 0xB4	; 180
     7c2:	0e 94 77 06 	call	0xcee	; 0xcee <i2c_start>
     7c6:	88 23       	and	r24, r24
     7c8:	29 f5       	brne	.+74     	; 0x814 <get_temperature+0x5c>
	if(i2c_write(adr)) return DEFAULT_TEMP;
     7ca:	81 2f       	mov	r24, r17
     7cc:	0e 94 e5 06 	call	0xdca	; 0xdca <i2c_write>
     7d0:	88 23       	and	r24, r24
     7d2:	01 f5       	brne	.+64     	; 0x814 <get_temperature+0x5c>
	
	ret = i2c_rep_start(MLX90614_READ);
     7d4:	85 eb       	ldi	r24, 0xB5	; 181
     7d6:	0e 94 ae 06 	call	0xd5c	; 0xd5c <i2c_rep_start>
	if(ret) {
     7da:	88 23       	and	r24, r24
     7dc:	19 f0       	breq	.+6      	; 0x7e4 <get_temperature+0x2c>
		i2c_rep_start(MLX90614_READ);
     7de:	85 eb       	ldi	r24, 0xB5	; 181
     7e0:	0e 94 ae 06 	call	0xd5c	; 0xd5c <i2c_rep_start>
   }

	lo = i2c_read_ack();
     7e4:	0e 94 02 07 	call	0xe04	; 0xe04 <i2c_read_ack>
     7e8:	18 2f       	mov	r17, r24
	hi = i2c_read_ack();
     7ea:	0e 94 02 07 	call	0xe04	; 0xe04 <i2c_read_ack>
	raw = (uint16_t)(hi<<8)+lo;
     7ee:	38 2f       	mov	r19, r24
     7f0:	20 e0       	ldi	r18, 0x00	; 0
     7f2:	e9 01       	movw	r28, r18
     7f4:	c1 0f       	add	r28, r17
     7f6:	d1 1d       	adc	r29, r1
	pec = i2c_read_ack();
     7f8:	0e 94 02 07 	call	0xe04	; 0xe04 <i2c_read_ack>
	
	i2c_stop();
     7fc:	0e 94 2c 07 	call	0xe58	; 0xe58 <i2c_stop>
	
	if(raw & 0x8000) return DEFAULT_TEMP;
     800:	dd 23       	and	r29, r29
     802:	44 f0       	brlt	.+16     	; 0x814 <get_temperature+0x5c>
	
	return (raw / 5 - 2731); 					// 1 = 0.1°C
     804:	ce 01       	movw	r24, r28
     806:	65 e0       	ldi	r22, 0x05	; 5
     808:	70 e0       	ldi	r23, 0x00	; 0
     80a:	0e 94 81 0b 	call	0x1702	; 0x1702 <__udivmodhi4>
     80e:	6b 5a       	subi	r22, 0xAB	; 171
     810:	7a 40       	sbci	r23, 0x0A	; 10
     812:	02 c0       	rjmp	.+4      	; 0x818 <get_temperature+0x60>
     814:	66 e9       	ldi	r22, 0x96	; 150
     816:	70 e0       	ldi	r23, 0x00	; 0
}
     818:	86 2f       	mov	r24, r22
     81a:	97 2f       	mov	r25, r23
     81c:	df 91       	pop	r29
     81e:	cf 91       	pop	r28
     820:	1f 91       	pop	r17
     822:	08 95       	ret

00000824 <print_array>:
//*********************************************
//
// Gibt den Temperatur Ringspeicher
// über den UART aus
//
void print_array(){
     824:	cf 92       	push	r12
     826:	df 92       	push	r13
     828:	ef 92       	push	r14
     82a:	ff 92       	push	r15
     82c:	0f 93       	push	r16
     82e:	1f 93       	push	r17
	uint8_t i;
  	printf("Array:");
     830:	00 d0       	rcall	.+0      	; 0x832 <print_array+0xe>
     832:	8e e3       	ldi	r24, 0x3E	; 62
     834:	91 e0       	ldi	r25, 0x01	; 1
     836:	ad b7       	in	r26, 0x3d	; 61
     838:	be b7       	in	r27, 0x3e	; 62
     83a:	12 96       	adiw	r26, 0x02	; 2
     83c:	9c 93       	st	X, r25
     83e:	8e 93       	st	-X, r24
     840:	11 97       	sbiw	r26, 0x01	; 1
     842:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
	for(i=0;i<6;i++) {
   	printf(" %i", t_array[i]);
     846:	00 d0       	rcall	.+0      	; 0x848 <print_array+0x24>
     848:	ed b7       	in	r30, 0x3d	; 61
     84a:	fe b7       	in	r31, 0x3e	; 62
     84c:	31 96       	adiw	r30, 0x01	; 1
     84e:	0f 2e       	mov	r0, r31
     850:	f5 e4       	ldi	r31, 0x45	; 69
     852:	ef 2e       	mov	r14, r31
     854:	f1 e0       	ldi	r31, 0x01	; 1
     856:	ff 2e       	mov	r15, r31
     858:	f0 2d       	mov	r31, r0
     85a:	f1 82       	std	Z+1, r15	; 0x01
     85c:	e0 82       	st	Z, r14
     85e:	0f 2e       	mov	r0, r31
     860:	fa ec       	ldi	r31, 0xCA	; 202
     862:	cf 2e       	mov	r12, r31
     864:	f1 e0       	ldi	r31, 0x01	; 1
     866:	df 2e       	mov	r13, r31
     868:	f0 2d       	mov	r31, r0
     86a:	d6 01       	movw	r26, r12
     86c:	8d 91       	ld	r24, X+
     86e:	9d 91       	ld	r25, X+
     870:	8d 01       	movw	r16, r26
     872:	93 83       	std	Z+3, r25	; 0x03
     874:	82 83       	std	Z+2, r24	; 0x02
     876:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
     87a:	ed b7       	in	r30, 0x3d	; 61
     87c:	fe b7       	in	r31, 0x3e	; 62
     87e:	31 96       	adiw	r30, 0x01	; 1
     880:	f1 82       	std	Z+1, r15	; 0x01
     882:	e0 82       	st	Z, r14
     884:	d8 01       	movw	r26, r16
     886:	8d 91       	ld	r24, X+
     888:	9c 91       	ld	r25, X
     88a:	93 83       	std	Z+3, r25	; 0x03
     88c:	82 83       	std	Z+2, r24	; 0x02
     88e:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
     892:	ed b7       	in	r30, 0x3d	; 61
     894:	fe b7       	in	r31, 0x3e	; 62
     896:	31 96       	adiw	r30, 0x01	; 1
     898:	f1 82       	std	Z+1, r15	; 0x01
     89a:	e0 82       	st	Z, r14
     89c:	d6 01       	movw	r26, r12
     89e:	14 96       	adiw	r26, 0x04	; 4
     8a0:	8d 91       	ld	r24, X+
     8a2:	9c 91       	ld	r25, X
     8a4:	15 97       	sbiw	r26, 0x05	; 5
     8a6:	93 83       	std	Z+3, r25	; 0x03
     8a8:	82 83       	std	Z+2, r24	; 0x02
     8aa:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
     8ae:	ed b7       	in	r30, 0x3d	; 61
     8b0:	fe b7       	in	r31, 0x3e	; 62
     8b2:	31 96       	adiw	r30, 0x01	; 1
     8b4:	f1 82       	std	Z+1, r15	; 0x01
     8b6:	e0 82       	st	Z, r14
     8b8:	d6 01       	movw	r26, r12
     8ba:	16 96       	adiw	r26, 0x06	; 6
     8bc:	8d 91       	ld	r24, X+
     8be:	9c 91       	ld	r25, X
     8c0:	17 97       	sbiw	r26, 0x07	; 7
     8c2:	93 83       	std	Z+3, r25	; 0x03
     8c4:	82 83       	std	Z+2, r24	; 0x02
     8c6:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
     8ca:	ed b7       	in	r30, 0x3d	; 61
     8cc:	fe b7       	in	r31, 0x3e	; 62
     8ce:	31 96       	adiw	r30, 0x01	; 1
     8d0:	f1 82       	std	Z+1, r15	; 0x01
     8d2:	e0 82       	st	Z, r14
     8d4:	d6 01       	movw	r26, r12
     8d6:	18 96       	adiw	r26, 0x08	; 8
     8d8:	8d 91       	ld	r24, X+
     8da:	9c 91       	ld	r25, X
     8dc:	19 97       	sbiw	r26, 0x09	; 9
     8de:	93 83       	std	Z+3, r25	; 0x03
     8e0:	82 83       	std	Z+2, r24	; 0x02
     8e2:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
     8e6:	ed b7       	in	r30, 0x3d	; 61
     8e8:	fe b7       	in	r31, 0x3e	; 62
     8ea:	31 96       	adiw	r30, 0x01	; 1
     8ec:	f1 82       	std	Z+1, r15	; 0x01
     8ee:	e0 82       	st	Z, r14
     8f0:	d6 01       	movw	r26, r12
     8f2:	1a 96       	adiw	r26, 0x0a	; 10
     8f4:	8d 91       	ld	r24, X+
     8f6:	9c 91       	ld	r25, X
     8f8:	1b 97       	sbiw	r26, 0x0b	; 11
     8fa:	93 83       	std	Z+3, r25	; 0x03
     8fc:	82 83       	std	Z+2, r24	; 0x02
     8fe:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
	}
  	printf("\n");
     902:	0f 90       	pop	r0
     904:	0f 90       	pop	r0
     906:	0f 90       	pop	r0
     908:	0f 90       	pop	r0
     90a:	8a e0       	ldi	r24, 0x0A	; 10
     90c:	90 e0       	ldi	r25, 0x00	; 0
     90e:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <putchar>
}
     912:	1f 91       	pop	r17
     914:	0f 91       	pop	r16
     916:	ff 90       	pop	r15
     918:	ef 90       	pop	r14
     91a:	df 90       	pop	r13
     91c:	cf 90       	pop	r12
     91e:	08 95       	ret

00000920 <UART_first_init>:
void UART_first_init(void) {
//***********************
// The function fdevopen(..) must contain as parameters the
// corresponding  ..putchar() and  ..getchar() functions, defined before.
//
	UBRR0 = 12;										 		// 4800 BPS
     920:	8c e0       	ldi	r24, 0x0C	; 12
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	90 93 c5 00 	sts	0x00C5, r25
     928:	80 93 c4 00 	sts	0x00C4, r24
	
	UCSR0B = (1<<RXCIE0)|(1<<TXEN0)|(1<<RXEN0);	// 8 Databits, receive and transmit enabled, receive and transmit complete interrupt enabled
     92c:	88 e9       	ldi	r24, 0x98	; 152
     92e:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (1<<UCSZ01)|(1<<UCSZ00);
     932:	86 e0       	ldi	r24, 0x06	; 6
     934:	80 93 c2 00 	sts	0x00C2, r24
	
	fdevopen(UART_putchar, UART_getchar);
     938:	85 e9       	ldi	r24, 0x95	; 149
     93a:	91 e0       	ldi	r25, 0x01	; 1
     93c:	61 ec       	ldi	r22, 0xC1	; 193
     93e:	71 e0       	ldi	r23, 0x01	; 1
     940:	0e 94 cd 0c 	call	0x199a	; 0x199a <fdevopen>
	sei();											 		// Global interrupt enable
     944:	78 94       	sei
}
     946:	08 95       	ret

00000948 <main>:


// ***********************************************************
// Main program
//
int main(void) {
     948:	2f 92       	push	r2
     94a:	3f 92       	push	r3
     94c:	4f 92       	push	r4
     94e:	5f 92       	push	r5
     950:	6f 92       	push	r6
     952:	7f 92       	push	r7
     954:	8f 92       	push	r8
     956:	9f 92       	push	r9
     958:	af 92       	push	r10
     95a:	bf 92       	push	r11
     95c:	cf 92       	push	r12
     95e:	df 92       	push	r13
     960:	ef 92       	push	r14
     962:	ff 92       	push	r15
     964:	0f 93       	push	r16
     966:	1f 93       	push	r17
     968:	df 93       	push	r29
     96a:	cf 93       	push	r28
     96c:	00 d0       	rcall	.+0      	; 0x96e <main+0x26>
     96e:	00 d0       	rcall	.+0      	; 0x970 <main+0x28>
     970:	cd b7       	in	r28, 0x3d	; 61
     972:	de b7       	in	r29, 0x3e	; 62
   // Ausgänge definieren
	DDRB = 0x00 | (1<<RELAIS) | (1<<BUZZER);
     974:	80 ec       	ldi	r24, 0xC0	; 192
     976:	84 b9       	out	0x04, r24	; 4
	DDRC = 0x00 | (1<<FLASH_LED);
     978:	88 e0       	ldi	r24, 0x08	; 8
     97a:	87 b9       	out	0x07, r24	; 7
	DDRD = 0x00 | (1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED);
     97c:	88 e1       	ldi	r24, 0x18	; 24
     97e:	8a b9       	out	0x0a, r24	; 10

	// Ausgänge ausschalten
	PORTB = ~((1<<RELAIS) | (1<<BUZZER));
     980:	8f e3       	ldi	r24, 0x3F	; 63
     982:	85 b9       	out	0x05, r24	; 5
	PORTC = ~(1<<FLASH_LED);
     984:	87 ef       	ldi	r24, 0xF7	; 247
     986:	88 b9       	out	0x08, r24	; 8
	PORTD = ~((1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED));
     988:	0b e2       	ldi	r16, 0x2B	; 43
     98a:	10 e0       	ldi	r17, 0x00	; 0
     98c:	87 ee       	ldi	r24, 0xE7	; 231
     98e:	f8 01       	movw	r30, r16
     990:	80 83       	st	Z, r24

	// TWI aus Energiesparmode rausnehmen
	PRR != ~(1<<PRTWI);
     992:	80 91 64 00 	lds	r24, 0x0064

	// Whatchdog initialisieren
	wdt_reset();
     996:	a8 95       	wdr
	wdt_enable(WDTO_8S);
     998:	29 e2       	ldi	r18, 0x29	; 41
     99a:	88 e1       	ldi	r24, 0x18	; 24
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	0f b6       	in	r0, 0x3f	; 63
     9a0:	f8 94       	cli
     9a2:	a8 95       	wdr
     9a4:	80 93 60 00 	sts	0x0060, r24
     9a8:	0f be       	out	0x3f, r0	; 63
     9aa:	20 93 60 00 	sts	0x0060, r18
	
	// UART initialisieren
	UART_first_init();
     9ae:	0e 94 90 04 	call	0x920	; 0x920 <UART_first_init>
	i2c_init();
     9b2:	0e 94 70 06 	call	0xce0	; 0xce0 <i2c_init>
	
	interval=0;
     9b6:	10 92 b6 01 	sts	0x01B6, r1
	
	// Timer 2 initialisieren (RTC)
   TCCR2B = (1<<CS22) | (1<<CS21) | (1<<CS20);	// clk/256
     9ba:	87 e0       	ldi	r24, 0x07	; 7
     9bc:	80 93 b1 00 	sts	0x00B1, r24
   TIMSK2 = (1<<TOIE2);
     9c0:	91 e0       	ldi	r25, 0x01	; 1
     9c2:	90 93 70 00 	sts	0x0070, r25

 	// Timer 0 initialisieren (Blinken)
	TCCR0A = 0;
     9c6:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (0<<CS02) | (1<<CS01) | (1<<CS00);
     9c8:	83 e0       	ldi	r24, 0x03	; 3
     9ca:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
     9cc:	90 93 6e 00 	sts	0x006E, r25
	
	// Timer 1 initialisieren (Entprellen?)
	TCCR1A = 0;
     9d0:	10 92 80 00 	sts	0x0080, r1
	TIMER1_STOP;
     9d4:	10 92 81 00 	sts	0x0081, r1
	TCCR1C = 0;
     9d8:	10 92 82 00 	sts	0x0082, r1
	TIMSK1 = (1<<TOIE1);
     9dc:	90 93 6f 00 	sts	0x006F, r25
	
	// Interrupt für Taster initialisieren
	EICRA = (1<<ISC01);
     9e0:	82 e0       	ldi	r24, 0x02	; 2
     9e2:	80 93 69 00 	sts	0x0069, r24
	EIMSK = (1<<INT0);
     9e6:	9d bb       	out	0x1d, r25	; 29
	

	printf("\n\nStart\n\n");
     9e8:	89 e4       	ldi	r24, 0x49	; 73
     9ea:	91 e0       	ldi	r25, 0x01	; 1
     9ec:	0e 94 61 0d 	call	0x1ac2	; 0x1ac2 <puts>
	STATUS_LED1_ON;		// grüne LED ein
     9f0:	f8 01       	movw	r30, r16
     9f2:	80 81       	ld	r24, Z
     9f4:	80 61       	ori	r24, 0x10	; 16
     9f6:	80 83       	st	Z, r24
	STATUS_LED2_OFF;		// rote LED aus
     9f8:	80 81       	ld	r24, Z
     9fa:	87 7f       	andi	r24, 0xF7	; 247
     9fc:	80 83       	st	Z, r24
	set_relais(0);			// Relais aus
     9fe:	80 e0       	ldi	r24, 0x00	; 0
     a00:	0e 94 20 03 	call	0x640	; 0x640 <set_relais>
	mode = MODE_OFF;
     a04:	10 92 f7 01 	sts	0x01F7, r1
	
	int16_t	slope_std = 0;
	int16_t	slope_real = 0;
		
	// Interrupts aktivieren
	sei();
     a08:	78 94       	sei
     a0a:	88 24       	eor	r8, r8
     a0c:	99 24       	eor	r9, r9
     a0e:	00 e0       	ldi	r16, 0x00	; 0
     a10:	ff ef       	ldi	r31, 0xFF	; 255
     a12:	fa 83       	std	Y+2, r31	; 0x02
     a14:	0f 2e       	mov	r0, r31
     a16:	f3 e0       	ldi	r31, 0x03	; 3
     a18:	6f 2e       	mov	r6, r31
     a1a:	f0 2d       	mov	r31, r0
     a1c:	77 24       	eor	r7, r7
     a1e:	19 82       	std	Y+1, r1	; 0x01

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
		case MODE_OFF:
			set_relais(0);
			STATUS_LED1_ON;      // Grün
     a20:	0f 2e       	mov	r0, r31
     a22:	fb e2       	ldi	r31, 0x2B	; 43
     a24:	af 2e       	mov	r10, r31
     a26:	bb 24       	eor	r11, r11
     a28:	f0 2d       	mov	r31, r0

   		if(off_counter) {
   			// Protection Counter läuft
  				off_counter--;
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
				printf("Off-Counter: %i; \n", off_counter);
     a2a:	22 24       	eor	r2, r2
     a2c:	33 24       	eor	r3, r3
     a2e:	0f 2e       	mov	r0, r31
     a30:	f8 ea       	ldi	r31, 0xA8	; 168
     a32:	4f 2e       	mov	r4, r31
     a34:	f1 e6       	ldi	r31, 0x61	; 97
     a36:	5f 2e       	mov	r5, r31
     a38:	f0 2d       	mov	r31, r0
		
	// Interrupts aktivieren
	sei();

   while(1) {
   	if(!(interval < 16)) { 					// Alle 16x (alle 4 Sekunden) Temperatur checken
     a3a:	40 91 b6 01 	lds	r20, 0x01B6
     a3e:	40 31       	cpi	r20, 0x10	; 16
     a40:	0c f4       	brge	.+2      	; 0xa44 <main+0xfc>
     a42:	05 c1       	rjmp	.+522    	; 0xc4e <main+0x306>
   		wdt_reset();                  	// Whatchdog zurücksetzen
     a44:	a8 95       	wdr

			temp = temp_sum / count;				// Mittelwert der 16 Messungen ermitteln
     a46:	c4 01       	movw	r24, r8
     a48:	60 2f       	mov	r22, r16
     a4a:	70 e0       	ldi	r23, 0x00	; 0
     a4c:	0e 94 95 0b 	call	0x172a	; 0x172a <__divmodhi4>
     a50:	86 2f       	mov	r24, r22
     a52:	97 2f       	mov	r25, r23
     a54:	9c 83       	std	Y+4, r25	; 0x04
     a56:	8b 83       	std	Y+3, r24	; 0x03

   		interval=0;
     a58:	10 92 b6 01 	sts	0x01B6, r1
   		count=0;
			temp_sum = 0;
	      //printf("Temp: %i\n", temp);
	      if(temp==0) {
     a5c:	89 2b       	or	r24, r25
     a5e:	61 f4       	brne	.+24     	; 0xa78 <main+0x130>
	      	// error!
	      	printf("Error Temp=0");
     a60:	00 d0       	rcall	.+0      	; 0xa62 <main+0x11a>
     a62:	82 e5       	ldi	r24, 0x52	; 82
     a64:	91 e0       	ldi	r25, 0x01	; 1
     a66:	ed b7       	in	r30, 0x3d	; 61
     a68:	fe b7       	in	r31, 0x3e	; 62
     a6a:	92 83       	std	Z+2, r25	; 0x02
     a6c:	81 83       	std	Z+1, r24	; 0x01
     a6e:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
     a72:	0f 90       	pop	r0
     a74:	0f 90       	pop	r0
     a76:	bb c0       	rjmp	.+374    	; 0xbee <main+0x2a6>
	      }
	      else {
				if (startup>0) {
     a78:	66 20       	and	r6, r6
     a7a:	b9 f0       	breq	.+46     	; 0xaaa <main+0x162>
					// wird nur beim ersten Durchlauf, direkt nach Startup ausgeführt
					printf("Startup %i ", startup);
     a7c:	00 d0       	rcall	.+0      	; 0xa7e <main+0x136>
     a7e:	00 d0       	rcall	.+0      	; 0xa80 <main+0x138>
     a80:	ed b7       	in	r30, 0x3d	; 61
     a82:	fe b7       	in	r31, 0x3e	; 62
     a84:	31 96       	adiw	r30, 0x01	; 1
     a86:	8f e5       	ldi	r24, 0x5F	; 95
     a88:	91 e0       	ldi	r25, 0x01	; 1
     a8a:	91 83       	std	Z+1, r25	; 0x01
     a8c:	80 83       	st	Z, r24
     a8e:	62 82       	std	Z+2, r6	; 0x02
     a90:	13 82       	std	Z+3, r1	; 0x03
     a92:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
					startup--;
     a96:	6a 94       	dec	r6
					temp = get_temperature(ADR_T_OBJ1);
     a98:	0f 90       	pop	r0
     a9a:	0f 90       	pop	r0
     a9c:	0f 90       	pop	r0
     a9e:	0f 90       	pop	r0
     aa0:	87 e0       	ldi	r24, 0x07	; 7
     aa2:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <get_temperature>
     aa6:	9c 83       	std	Y+4, r25	; 0x04
     aa8:	8b 83       	std	Y+3, r24	; 0x03
					slope = 0;
				}
   	   	printf("Temp: %i, ", temp);
     aaa:	00 d0       	rcall	.+0      	; 0xaac <main+0x164>
     aac:	00 d0       	rcall	.+0      	; 0xaae <main+0x166>
     aae:	ed b7       	in	r30, 0x3d	; 61
     ab0:	fe b7       	in	r31, 0x3e	; 62
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	8b e6       	ldi	r24, 0x6B	; 107
     ab6:	91 e0       	ldi	r25, 0x01	; 1
     ab8:	91 83       	std	Z+1, r25	; 0x01
     aba:	80 83       	st	Z, r24
     abc:	8b 81       	ldd	r24, Y+3	; 0x03
     abe:	9c 81       	ldd	r25, Y+4	; 0x04
     ac0:	93 83       	std	Z+3, r25	; 0x03
     ac2:	82 83       	std	Z+2, r24	; 0x02
     ac4:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
   	   	add_value(temp);									// Neue Temperatur zu Array hinzufügen
     ac8:	0f 90       	pop	r0
     aca:	0f 90       	pop	r0
     acc:	0f 90       	pop	r0
     ace:	0f 90       	pop	r0
     ad0:	8b 81       	ldd	r24, Y+3	; 0x03
     ad2:	9c 81       	ldd	r25, Y+4	; 0x04
     ad4:	0e 94 17 02 	call	0x42e	; 0x42e <add_value>
   	   	slope_raw = get_slope();						// Aktuelle Steigung ermitteln
     ad8:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <get_slope>
     adc:	4c 01       	movw	r8, r24
   	   	if (slope_raw < -100) slope_raw = -100;
   	   	
   	   	factor = (temp - 620) / -25;					// Fakort ermitteln
   	   	temp_a = get_temperature(ADR_T_A);
     ade:	86 e0       	ldi	r24, 0x06	; 6
     ae0:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <get_temperature>
				}
				else {
	   	   	slope = (31*slope + 10*slope_raw)/32;	// Positive Steigung wird mit einer Dämpfung von 16 gedämpft
	   	   }
	   	
	   		slope_std = exp_slope(temp) + fx;
     ae4:	8b 81       	ldd	r24, Y+3	; 0x03
     ae6:	9c 81       	ldd	r25, Y+4	; 0x04
     ae8:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <exp_slope>
     aec:	e9 81       	ldd	r30, Y+1	; 0x01
     aee:	0e 2f       	mov	r16, r30
     af0:	11 27       	eor	r17, r17
     af2:	07 fd       	sbrc	r16, 7
     af4:	10 95       	com	r17
     af6:	68 01       	movw	r12, r16
     af8:	c8 0e       	add	r12, r24
     afa:	d9 1e       	adc	r13, r25
	   		slope_real = get_slope2();
     afc:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <get_slope2>
     b00:	7c 01       	movw	r14, r24
//   	   	max_slope = temp_a * -1.3 + 240;
//   	   	max_slope = max_slope * (600-temp)/50;
				max_slope = (float)temp * -0.8 + 360;

//   	   	printf("sl_raw: %i, sl: %i, s_max: %i, f: %i, int: %i t_a: %i\n", slope_raw, slope, max_slope, factor, integral, temp_a);
   	   	printf("exp_s: %i, s2: %i, fx: %i\n", slope_std, slope_real, fx);
     b02:	8d b7       	in	r24, 0x3d	; 61
     b04:	9e b7       	in	r25, 0x3e	; 62
     b06:	08 97       	sbiw	r24, 0x08	; 8
     b08:	0f b6       	in	r0, 0x3f	; 63
     b0a:	f8 94       	cli
     b0c:	9e bf       	out	0x3e, r25	; 62
     b0e:	0f be       	out	0x3f, r0	; 63
     b10:	8d bf       	out	0x3d, r24	; 61
     b12:	ed b7       	in	r30, 0x3d	; 61
     b14:	fe b7       	in	r31, 0x3e	; 62
     b16:	31 96       	adiw	r30, 0x01	; 1
     b18:	86 e7       	ldi	r24, 0x76	; 118
     b1a:	91 e0       	ldi	r25, 0x01	; 1
     b1c:	91 83       	std	Z+1, r25	; 0x01
     b1e:	80 83       	st	Z, r24
     b20:	d3 82       	std	Z+3, r13	; 0x03
     b22:	c2 82       	std	Z+2, r12	; 0x02
     b24:	f5 82       	std	Z+5, r15	; 0x05
     b26:	e4 82       	std	Z+4, r14	; 0x04
     b28:	17 83       	std	Z+7, r17	; 0x07
     b2a:	06 83       	std	Z+6, r16	; 0x06
     b2c:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>

//				if((slope > max_slope) || (integral > 500)) {
				if(slope_real > slope_std) {
     b30:	ed b7       	in	r30, 0x3d	; 61
     b32:	fe b7       	in	r31, 0x3e	; 62
     b34:	38 96       	adiw	r30, 0x08	; 8
     b36:	0f b6       	in	r0, 0x3f	; 63
     b38:	f8 94       	cli
     b3a:	fe bf       	out	0x3e, r31	; 62
     b3c:	0f be       	out	0x3f, r0	; 63
     b3e:	ed bf       	out	0x3d, r30	; 61
     b40:	ce 14       	cp	r12, r14
     b42:	df 04       	cpc	r13, r15
     b44:	0c f0       	brlt	.+2      	; 0xb48 <main+0x200>
     b46:	52 c0       	rjmp	.+164    	; 0xbec <main+0x2a4>
					on_counter++;
     b48:	73 94       	inc	r7
		   		printf("On-Counter: %i; \n", on_counter);
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <main+0x204>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <main+0x206>
     b4e:	ed b7       	in	r30, 0x3d	; 61
     b50:	fe b7       	in	r31, 0x3e	; 62
     b52:	31 96       	adiw	r30, 0x01	; 1
     b54:	81 e9       	ldi	r24, 0x91	; 145
     b56:	91 e0       	ldi	r25, 0x01	; 1
     b58:	91 83       	std	Z+1, r25	; 0x01
     b5a:	80 83       	st	Z, r24
     b5c:	72 82       	std	Z+2, r7	; 0x02
     b5e:	13 82       	std	Z+3, r1	; 0x03
     b60:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
	   			if(mode == MODE_ON_NO_PROT){
     b64:	0f 90       	pop	r0
     b66:	0f 90       	pop	r0
     b68:	0f 90       	pop	r0
     b6a:	0f 90       	pop	r0
     b6c:	80 91 f7 01 	lds	r24, 0x01F7
     b70:	82 30       	cpi	r24, 0x02	; 2
     b72:	41 f4       	brne	.+16     	; 0xb84 <main+0x23c>
						//on_counter++;
	   				if(on_counter==3){
     b74:	93 e0       	ldi	r25, 0x03	; 3
     b76:	79 16       	cp	r7, r25
     b78:	d1 f5       	brne	.+116    	; 0xbee <main+0x2a6>
	   					beep(BEEP_SHORT);
     b7a:	81 e0       	ldi	r24, 0x01	; 1
     b7c:	0e 94 e6 02 	call	0x5cc	; 0x5cc <beep>
     b80:	77 24       	eor	r7, r7
     b82:	35 c0       	rjmp	.+106    	; 0xbee <main+0x2a6>
	   					on_counter = 0;
	   				}
  					}
   				else {
   					if(get_last_slope() > 0) {
     b84:	0e 94 ba 02 	call	0x574	; 0x574 <get_last_slope>
     b88:	18 16       	cp	r1, r24
     b8a:	19 06       	cpc	r1, r25
     b8c:	6c f5       	brge	.+90     	; 0xbe8 <main+0x2a0>
							//on_counter++;
			   			if((on_counter > 8) || (temp > 520)) {
     b8e:	e8 e0       	ldi	r30, 0x08	; 8
     b90:	e7 15       	cp	r30, r7
     b92:	28 f0       	brcs	.+10     	; 0xb9e <main+0x256>
     b94:	8b 81       	ldd	r24, Y+3	; 0x03
     b96:	9c 81       	ldd	r25, Y+4	; 0x04
     b98:	89 50       	subi	r24, 0x09	; 9
     b9a:	92 40       	sbci	r25, 0x02	; 2
     b9c:	bc f0       	brlt	.+46     	; 0xbcc <main+0x284>
   							off_counter = OFF_COUNTER+1;
     b9e:	f3 e0       	ldi	r31, 0x03	; 3
     ba0:	f0 93 be 01 	sts	0x01BE, r31
   							on_counter = 0;
   							if(mode == MODE_ON) {
     ba4:	80 91 f7 01 	lds	r24, 0x01F7
     ba8:	81 30       	cpi	r24, 0x01	; 1
     baa:	19 f0       	breq	.+6      	; 0xbb2 <main+0x26a>
     bac:	77 24       	eor	r7, r7
     bae:	83 e0       	ldi	r24, 0x03	; 3
     bb0:	22 c0       	rjmp	.+68     	; 0xbf6 <main+0x2ae>
	   							beep(BEEP_XLONG);
     bb2:	84 e0       	ldi	r24, 0x04	; 4
     bb4:	0e 94 e6 02 	call	0x5cc	; 0x5cc <beep>
   								if(temp<500) {
     bb8:	8b 81       	ldd	r24, Y+3	; 0x03
     bba:	9c 81       	ldd	r25, Y+4	; 0x04
     bbc:	84 5f       	subi	r24, 0xF4	; 244
     bbe:	91 40       	sbci	r25, 0x01	; 1
     bc0:	ac f4       	brge	.+42     	; 0xbec <main+0x2a4>
   									fx = fx+20;
     bc2:	f9 81       	ldd	r31, Y+1	; 0x01
     bc4:	fc 5e       	subi	r31, 0xEC	; 236
     bc6:	f9 83       	std	Y+1, r31	; 0x01
     bc8:	77 24       	eor	r7, r7
     bca:	11 c0       	rjmp	.+34     	; 0xbee <main+0x2a6>
   								}
   							}
		   				}
		   				else {
		   					if( ((on_counter > 4) && ((on_counter % 2) == 1)) || (temp > 500) ) {
     bcc:	24 e0       	ldi	r18, 0x04	; 4
     bce:	27 15       	cp	r18, r7
     bd0:	10 f4       	brcc	.+4      	; 0xbd6 <main+0x28e>
     bd2:	70 fc       	sbrc	r7, 0
     bd4:	05 c0       	rjmp	.+10     	; 0xbe0 <main+0x298>
     bd6:	8b 81       	ldd	r24, Y+3	; 0x03
     bd8:	9c 81       	ldd	r25, Y+4	; 0x04
     bda:	85 5f       	subi	r24, 0xF5	; 245
     bdc:	91 40       	sbci	r25, 0x01	; 1
     bde:	3c f0       	brlt	.+14     	; 0xbee <main+0x2a6>
		   						beep(BEEP_LONG);
     be0:	83 e0       	ldi	r24, 0x03	; 3
     be2:	0e 94 e6 02 	call	0x5cc	; 0x5cc <beep>
     be6:	03 c0       	rjmp	.+6      	; 0xbee <main+0x2a6>
		   					}
   						}
   					}
   					else {
   						if(slope_raw<0) on_counter=0;
     be8:	99 20       	and	r9, r9
     bea:	0c f4       	brge	.+2      	; 0xbee <main+0x2a6>
     bec:	77 24       	eor	r7, r7
				else {
					on_counter = 0;
				}					
   	   }

   		if(off_counter) {
     bee:	80 91 be 01 	lds	r24, 0x01BE
     bf2:	88 23       	and	r24, r24
     bf4:	01 f1       	breq	.+64     	; 0xc36 <main+0x2ee>
   			// Protection Counter läuft
  				off_counter--;
     bf6:	81 50       	subi	r24, 0x01	; 1
     bf8:	80 93 be 01 	sts	0x01BE, r24
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
     bfc:	80 91 f7 01 	lds	r24, 0x01F7
     c00:	81 30       	cpi	r24, 0x01	; 1
     c02:	19 f4       	brne	.+6      	; 0xc0a <main+0x2c2>
     c04:	f3 e0       	ldi	r31, 0x03	; 3
     c06:	f0 93 f7 01 	sts	0x01F7, r31
				printf("Off-Counter: %i; \n", off_counter);
     c0a:	00 d0       	rcall	.+0      	; 0xc0c <main+0x2c4>
     c0c:	00 d0       	rcall	.+0      	; 0xc0e <main+0x2c6>
     c0e:	ed b7       	in	r30, 0x3d	; 61
     c10:	fe b7       	in	r31, 0x3e	; 62
     c12:	31 96       	adiw	r30, 0x01	; 1
     c14:	83 ea       	ldi	r24, 0xA3	; 163
     c16:	91 e0       	ldi	r25, 0x01	; 1
     c18:	91 83       	std	Z+1, r25	; 0x01
     c1a:	80 83       	st	Z, r24
     c1c:	80 91 be 01 	lds	r24, 0x01BE
     c20:	82 83       	std	Z+2, r24	; 0x02
     c22:	13 82       	std	Z+3, r1	; 0x03
     c24:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <printf>
     c28:	41 01       	movw	r8, r2
     c2a:	00 e0       	ldi	r16, 0x00	; 0
     c2c:	0f 90       	pop	r0
     c2e:	0f 90       	pop	r0
     c30:	0f 90       	pop	r0
     c32:	0f 90       	pop	r0
     c34:	1f c0       	rjmp	.+62     	; 0xc74 <main+0x32c>
   		}
   		else {
   			if(mode == MODE_TEMP_PROT) {
     c36:	80 91 f7 01 	lds	r24, 0x01F7
     c3a:	83 30       	cpi	r24, 0x03	; 3
     c3c:	19 f0       	breq	.+6      	; 0xc44 <main+0x2fc>
     c3e:	41 01       	movw	r8, r2
     c40:	00 e0       	ldi	r16, 0x00	; 0
     c42:	18 c0       	rjmp	.+48     	; 0xc74 <main+0x32c>
   				slope = 0;
   				integral = 0;
   				mode = MODE_OFF;
     c44:	10 92 f7 01 	sts	0x01F7, r1
     c48:	41 01       	movw	r8, r2
     c4a:	00 e0       	ldi	r16, 0x00	; 0
     c4c:	1e c0       	rjmp	.+60     	; 0xc8a <main+0x342>
   			}
   		}
		}
		else if(interval != last_interval) {
     c4e:	24 2f       	mov	r18, r20
     c50:	33 27       	eor	r19, r19
     c52:	27 fd       	sbrc	r18, 7
     c54:	30 95       	com	r19
     c56:	ea 81       	ldd	r30, Y+2	; 0x02
     c58:	8e 2f       	mov	r24, r30
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	28 17       	cp	r18, r24
     c5e:	39 07       	cpc	r19, r25
     c60:	49 f0       	breq	.+18     	; 0xc74 <main+0x32c>
			// In jedem Interval 1x die Temperatur abrufen
			// und für den Mittelwert aufsummieren
   		last_interval = interval;
     c62:	4a 83       	std	Y+2, r20	; 0x02
    		if(count<16) {
     c64:	00 31       	cpi	r16, 0x10	; 16
     c66:	30 f4       	brcc	.+12     	; 0xc74 <main+0x32c>
	   		count++;
     c68:	0f 5f       	subi	r16, 0xFF	; 255
   			// Messwerte für den Mittelwert aufsummieren
   			temp_sum += get_temperature(ADR_T_OBJ1);
     c6a:	87 e0       	ldi	r24, 0x07	; 7
     c6c:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <get_temperature>
     c70:	88 0e       	add	r8, r24
     c72:	99 1e       	adc	r9, r25
   		}
   	}

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
     c74:	80 91 f7 01 	lds	r24, 0x01F7
     c78:	81 30       	cpi	r24, 0x01	; 1
     c7a:	a9 f0       	breq	.+42     	; 0xca6 <main+0x35e>
     c7c:	81 30       	cpi	r24, 0x01	; 1
     c7e:	28 f0       	brcs	.+10     	; 0xc8a <main+0x342>
     c80:	82 30       	cpi	r24, 0x02	; 2
     c82:	a9 f0       	breq	.+42     	; 0xcae <main+0x366>
     c84:	83 30       	cpi	r24, 0x03	; 3
     c86:	31 f5       	brne	.+76     	; 0xcd4 <main+0x38c>
     c88:	1a c0       	rjmp	.+52     	; 0xcbe <main+0x376>
		case MODE_OFF:
			set_relais(0);
     c8a:	80 e0       	ldi	r24, 0x00	; 0
     c8c:	0e 94 20 03 	call	0x640	; 0x640 <set_relais>
			STATUS_LED1_ON;      // Grün
     c90:	f5 01       	movw	r30, r10
     c92:	80 81       	ld	r24, Z
     c94:	80 61       	ori	r24, 0x10	; 16
     c96:	80 83       	st	Z, r24
			STATUS_LED2_OFF;
     c98:	80 81       	ld	r24, Z
     c9a:	87 7f       	andi	r24, 0xF7	; 247
     c9c:	80 83       	st	Z, r24
			off_counter = 0;
     c9e:	10 92 be 01 	sts	0x01BE, r1
     ca2:	77 24       	eor	r7, r7
     ca4:	19 c0       	rjmp	.+50     	; 0xcd8 <main+0x390>
			on_counter = 0;
			break;
		case MODE_ON:
			STATUS_LED1_ON;      // Grün
     ca6:	f5 01       	movw	r30, r10
     ca8:	80 81       	ld	r24, Z
     caa:	80 61       	ori	r24, 0x10	; 16
     cac:	80 83       	st	Z, r24
		case MODE_ON_NO_PROT:
			set_relais(1);
     cae:	81 e0       	ldi	r24, 0x01	; 1
     cb0:	0e 94 20 03 	call	0x640	; 0x640 <set_relais>
			STATUS_LED2_ON;      // Rot
     cb4:	f5 01       	movw	r30, r10
     cb6:	80 81       	ld	r24, Z
     cb8:	88 60       	ori	r24, 0x08	; 8
     cba:	80 83       	st	Z, r24
     cbc:	0d c0       	rjmp	.+26     	; 0xcd8 <main+0x390>
			break;
		case MODE_TEMP_PROT:
			set_relais(0);
     cbe:	80 e0       	ldi	r24, 0x00	; 0
     cc0:	0e 94 20 03 	call	0x640	; 0x640 <set_relais>
			STATUS_LED1_OFF;
     cc4:	f5 01       	movw	r30, r10
     cc6:	80 81       	ld	r24, Z
     cc8:	8f 7e       	andi	r24, 0xEF	; 239
     cca:	80 83       	st	Z, r24
			STATUS_LED2_ON;      // Rot
     ccc:	80 81       	ld	r24, Z
     cce:	88 60       	ori	r24, 0x08	; 8
     cd0:	80 83       	st	Z, r24
     cd2:	02 c0       	rjmp	.+4      	; 0xcd8 <main+0x390>
			slope = 0;
			integral = 0;
			break;
		default:
			mode = MODE_OFF;
     cd4:	10 92 f7 01 	sts	0x01F7, r1
     cd8:	c2 01       	movw	r24, r4
     cda:	01 97       	sbiw	r24, 0x01	; 1
     cdc:	f1 f7       	brne	.-4      	; 0xcda <main+0x392>
     cde:	ad ce       	rjmp	.-678    	; 0xa3a <main+0xf2>

00000ce0 <i2c_init>:
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)

void i2c_init(void)
{
	TWBR = (uint8_t)TWBR_val;
     ce0:	e8 eb       	ldi	r30, 0xB8	; 184
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	88 e4       	ldi	r24, 0x48	; 72
     ce6:	80 83       	st	Z, r24
	TWBR = 10;
     ce8:	8a e0       	ldi	r24, 0x0A	; 10
     cea:	80 83       	st	Z, r24
}
     cec:	08 95       	ret

00000cee <i2c_start>:

uint8_t i2c_start(uint8_t address)
{
     cee:	98 2f       	mov	r25, r24
	uint16_t	timeout;
	// reset TWI control register
	TWCR = 0;
     cf0:	ec eb       	ldi	r30, 0xBC	; 188
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	10 82       	st	Z, r1
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     cf6:	84 ea       	ldi	r24, 0xA4	; 164
     cf8:	80 83       	st	Z, r24
     cfa:	20 e1       	ldi	r18, 0x10	; 16
     cfc:	37 e2       	ldi	r19, 0x27	; 39
     cfe:	05 c0       	rjmp	.+10     	; 0xd0a <i2c_start+0x1c>
	// wait for end of transmission
	timeout=10000;
	while( !(TWCR & (1<<TWINT))  ) { if(timeout-- == 0) return 1; }
     d00:	21 15       	cp	r18, r1
     d02:	31 05       	cpc	r19, r1
     d04:	49 f1       	breq	.+82     	; 0xd58 <i2c_start+0x6a>
     d06:	21 50       	subi	r18, 0x01	; 1
     d08:	30 40       	sbci	r19, 0x00	; 0
     d0a:	80 81       	ld	r24, Z
     d0c:	88 23       	and	r24, r24
     d0e:	c4 f7       	brge	.-16     	; 0xd00 <i2c_start+0x12>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_START){ return 1; }
     d10:	80 91 b9 00 	lds	r24, 0x00B9
     d14:	88 7f       	andi	r24, 0xF8	; 248
     d16:	88 30       	cpi	r24, 0x08	; 8
     d18:	f9 f4       	brne	.+62     	; 0xd58 <i2c_start+0x6a>
	
	// load slave address into data register
	TWDR = address;
     d1a:	90 93 bb 00 	sts	0x00BB, r25
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     d1e:	84 e8       	ldi	r24, 0x84	; 132
     d20:	80 93 bc 00 	sts	0x00BC, r24
     d24:	20 e1       	ldi	r18, 0x10	; 16
     d26:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout=10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     d28:	ec eb       	ldi	r30, 0xBC	; 188
     d2a:	f0 e0       	ldi	r31, 0x00	; 0
     d2c:	05 c0       	rjmp	.+10     	; 0xd38 <i2c_start+0x4a>
     d2e:	21 15       	cp	r18, r1
     d30:	31 05       	cpc	r19, r1
     d32:	91 f0       	breq	.+36     	; 0xd58 <i2c_start+0x6a>
     d34:	21 50       	subi	r18, 0x01	; 1
     d36:	30 40       	sbci	r19, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	88 23       	and	r24, r24
     d3c:	c4 f7       	brge	.-16     	; 0xd2e <i2c_start+0x40>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     d3e:	80 91 b9 00 	lds	r24, 0x00B9
     d42:	98 2f       	mov	r25, r24
     d44:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     d46:	98 31       	cpi	r25, 0x18	; 24
     d48:	11 f4       	brne	.+4      	; 0xd4e <i2c_start+0x60>
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	08 95       	ret
     d4e:	80 e0       	ldi	r24, 0x00	; 0
     d50:	90 34       	cpi	r25, 0x40	; 64
     d52:	19 f0       	breq	.+6      	; 0xd5a <i2c_start+0x6c>
     d54:	81 e0       	ldi	r24, 0x01	; 1
     d56:	08 95       	ret
     d58:	81 e0       	ldi	r24, 0x01	; 1
	
	return 0;
}
     d5a:	08 95       	ret

00000d5c <i2c_rep_start>:


uint8_t i2c_rep_start(uint8_t address)
{
     d5c:	98 2f       	mov	r25, r24
	uint16_t timeout;
	// reset TWI control register
	// TWCR = 0;
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     d5e:	84 ea       	ldi	r24, 0xA4	; 164
     d60:	80 93 bc 00 	sts	0x00BC, r24
     d64:	20 e1       	ldi	r18, 0x10	; 16
     d66:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     d68:	ec eb       	ldi	r30, 0xBC	; 188
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	05 c0       	rjmp	.+10     	; 0xd78 <i2c_rep_start+0x1c>
     d6e:	21 15       	cp	r18, r1
     d70:	31 05       	cpc	r19, r1
     d72:	49 f1       	breq	.+82     	; 0xdc6 <i2c_rep_start+0x6a>
     d74:	21 50       	subi	r18, 0x01	; 1
     d76:	30 40       	sbci	r19, 0x00	; 0
     d78:	80 81       	ld	r24, Z
     d7a:	88 23       	and	r24, r24
     d7c:	c4 f7       	brge	.-16     	; 0xd6e <i2c_rep_start+0x12>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_REP_START){ return 1; }
     d7e:	80 91 b9 00 	lds	r24, 0x00B9
     d82:	88 7f       	andi	r24, 0xF8	; 248
     d84:	80 31       	cpi	r24, 0x10	; 16
     d86:	f9 f4       	brne	.+62     	; 0xdc6 <i2c_rep_start+0x6a>
	
	// load slave address into data register
	TWDR = address;
     d88:	90 93 bb 00 	sts	0x00BB, r25
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     d8c:	84 e8       	ldi	r24, 0x84	; 132
     d8e:	80 93 bc 00 	sts	0x00BC, r24
     d92:	20 e1       	ldi	r18, 0x10	; 16
     d94:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     d96:	ec eb       	ldi	r30, 0xBC	; 188
     d98:	f0 e0       	ldi	r31, 0x00	; 0
     d9a:	05 c0       	rjmp	.+10     	; 0xda6 <i2c_rep_start+0x4a>
     d9c:	21 15       	cp	r18, r1
     d9e:	31 05       	cpc	r19, r1
     da0:	91 f0       	breq	.+36     	; 0xdc6 <i2c_rep_start+0x6a>
     da2:	21 50       	subi	r18, 0x01	; 1
     da4:	30 40       	sbci	r19, 0x00	; 0
     da6:	80 81       	ld	r24, Z
     da8:	88 23       	and	r24, r24
     daa:	c4 f7       	brge	.-16     	; 0xd9c <i2c_rep_start+0x40>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     dac:	80 91 b9 00 	lds	r24, 0x00B9
     db0:	98 2f       	mov	r25, r24
     db2:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     db4:	98 31       	cpi	r25, 0x18	; 24
     db6:	11 f4       	brne	.+4      	; 0xdbc <i2c_rep_start+0x60>
     db8:	80 e0       	ldi	r24, 0x00	; 0
     dba:	08 95       	ret
     dbc:	80 e0       	ldi	r24, 0x00	; 0
     dbe:	90 34       	cpi	r25, 0x40	; 64
     dc0:	19 f0       	breq	.+6      	; 0xdc8 <i2c_rep_start+0x6c>
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	08 95       	ret
     dc6:	81 e0       	ldi	r24, 0x01	; 1
	
	return 0;
}
     dc8:	08 95       	ret

00000dca <i2c_write>:

uint8_t i2c_write(uint8_t data)
{
	uint16_t timeout;
	// load data into data register
	TWDR = data;
     dca:	80 93 bb 00 	sts	0x00BB, r24
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     dce:	84 e8       	ldi	r24, 0x84	; 132
     dd0:	80 93 bc 00 	sts	0x00BC, r24
     dd4:	20 e1       	ldi	r18, 0x10	; 16
     dd6:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     dd8:	ec eb       	ldi	r30, 0xBC	; 188
     dda:	f0 e0       	ldi	r31, 0x00	; 0
     ddc:	07 c0       	rjmp	.+14     	; 0xdec <i2c_write+0x22>
     dde:	21 15       	cp	r18, r1
     de0:	31 05       	cpc	r19, r1
     de2:	11 f4       	brne	.+4      	; 0xde8 <i2c_write+0x1e>
     de4:	91 e0       	ldi	r25, 0x01	; 1
     de6:	0c c0       	rjmp	.+24     	; 0xe00 <i2c_write+0x36>
     de8:	21 50       	subi	r18, 0x01	; 1
     dea:	30 40       	sbci	r19, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	88 23       	and	r24, r24
     df0:	b4 f7       	brge	.-20     	; 0xdde <i2c_write+0x14>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     df2:	80 91 b9 00 	lds	r24, 0x00B9
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	88 7f       	andi	r24, 0xF8	; 248
     dfa:	88 32       	cpi	r24, 0x28	; 40
     dfc:	09 f0       	breq	.+2      	; 0xe00 <i2c_write+0x36>
     dfe:	91 e0       	ldi	r25, 0x01	; 1
	
	return 0;
}
     e00:	89 2f       	mov	r24, r25
     e02:	08 95       	ret

00000e04 <i2c_read_ack>:

uint8_t i2c_read_ack(void)
{
	uint16_t timeout;
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     e04:	84 ec       	ldi	r24, 0xC4	; 196
     e06:	80 93 bc 00 	sts	0x00BC, r24
     e0a:	20 e1       	ldi	r18, 0x10	; 16
     e0c:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     e0e:	ec eb       	ldi	r30, 0xBC	; 188
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	07 c0       	rjmp	.+14     	; 0xe22 <i2c_read_ack+0x1e>
     e14:	21 15       	cp	r18, r1
     e16:	31 05       	cpc	r19, r1
     e18:	11 f4       	brne	.+4      	; 0xe1e <i2c_read_ack+0x1a>
     e1a:	81 e0       	ldi	r24, 0x01	; 1
     e1c:	08 95       	ret
     e1e:	21 50       	subi	r18, 0x01	; 1
     e20:	30 40       	sbci	r19, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	88 23       	and	r24, r24
     e26:	b4 f7       	brge	.-20     	; 0xe14 <i2c_read_ack+0x10>
	// return received data from TWDR
	return TWDR;
     e28:	80 91 bb 00 	lds	r24, 0x00BB
}
     e2c:	08 95       	ret

00000e2e <i2c_read_nack>:

uint8_t i2c_read_nack(void)
{
	uint16_t timeout;
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     e2e:	84 e8       	ldi	r24, 0x84	; 132
     e30:	80 93 bc 00 	sts	0x00BC, r24
     e34:	20 e1       	ldi	r18, 0x10	; 16
     e36:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     e38:	ec eb       	ldi	r30, 0xBC	; 188
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	07 c0       	rjmp	.+14     	; 0xe4c <i2c_read_nack+0x1e>
     e3e:	21 15       	cp	r18, r1
     e40:	31 05       	cpc	r19, r1
     e42:	11 f4       	brne	.+4      	; 0xe48 <i2c_read_nack+0x1a>
     e44:	81 e0       	ldi	r24, 0x01	; 1
     e46:	08 95       	ret
     e48:	21 50       	subi	r18, 0x01	; 1
     e4a:	30 40       	sbci	r19, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	88 23       	and	r24, r24
     e50:	b4 f7       	brge	.-20     	; 0xe3e <i2c_read_nack+0x10>
	// return received data from TWDR
	return TWDR;
     e52:	80 91 bb 00 	lds	r24, 0x00BB
}
     e56:	08 95       	ret

00000e58 <i2c_stop>:
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     e58:	84 e9       	ldi	r24, 0x94	; 148
     e5a:	80 93 bc 00 	sts	0x00BC, r24
}
     e5e:	08 95       	ret

00000e60 <i2c_readReg>:

	return 0;
}

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     e60:	cf 92       	push	r12
     e62:	df 92       	push	r13
     e64:	ef 92       	push	r14
     e66:	ff 92       	push	r15
     e68:	0f 93       	push	r16
     e6a:	1f 93       	push	r17
     e6c:	cf 93       	push	r28
     e6e:	df 93       	push	r29
     e70:	18 2f       	mov	r17, r24
     e72:	06 2f       	mov	r16, r22
     e74:	7a 01       	movw	r14, r20
     e76:	69 01       	movw	r12, r18
	if (i2c_start(devaddr)) return 1;
     e78:	0e 94 77 06 	call	0xcee	; 0xcee <i2c_start>
     e7c:	88 23       	and	r24, r24
     e7e:	21 f5       	brne	.+72     	; 0xec8 <i2c_readReg+0x68>

	i2c_write(regaddr);
     e80:	80 2f       	mov	r24, r16
     e82:	0e 94 e5 06 	call	0xdca	; 0xdca <i2c_write>

	if (i2c_start(devaddr | 0x01)) return 1;
     e86:	81 2f       	mov	r24, r17
     e88:	81 60       	ori	r24, 0x01	; 1
     e8a:	0e 94 77 06 	call	0xcee	; 0xcee <i2c_start>
     e8e:	88 23       	and	r24, r24
     e90:	d9 f4       	brne	.+54     	; 0xec8 <i2c_readReg+0x68>

	for (uint16_t i = 0; i < (length-1); i++)
     e92:	86 01       	movw	r16, r12
     e94:	01 50       	subi	r16, 0x01	; 1
     e96:	10 40       	sbci	r17, 0x00	; 0
     e98:	61 f0       	breq	.+24     	; 0xeb2 <i2c_readReg+0x52>
     e9a:	c0 e0       	ldi	r28, 0x00	; 0
     e9c:	d0 e0       	ldi	r29, 0x00	; 0
	{
		data[i] = i2c_read_ack();
     e9e:	0e 94 02 07 	call	0xe04	; 0xe04 <i2c_read_ack>
     ea2:	f7 01       	movw	r30, r14
     ea4:	ec 0f       	add	r30, r28
     ea6:	fd 1f       	adc	r31, r29
     ea8:	80 83       	st	Z, r24

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
     eaa:	21 96       	adiw	r28, 0x01	; 1
     eac:	c0 17       	cp	r28, r16
     eae:	d1 07       	cpc	r29, r17
     eb0:	b0 f3       	brcs	.-20     	; 0xe9e <i2c_readReg+0x3e>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     eb2:	0e 94 17 07 	call	0xe2e	; 0xe2e <i2c_read_nack>
     eb6:	f7 01       	movw	r30, r14
     eb8:	ec 0d       	add	r30, r12
     eba:	fd 1d       	adc	r31, r13
     ebc:	31 97       	sbiw	r30, 0x01	; 1
     ebe:	80 83       	st	Z, r24

	i2c_stop();
     ec0:	0e 94 2c 07 	call	0xe58	; 0xe58 <i2c_stop>
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	01 c0       	rjmp	.+2      	; 0xeca <i2c_readReg+0x6a>

	return 0;
     ec8:	81 e0       	ldi	r24, 0x01	; 1
}
     eca:	df 91       	pop	r29
     ecc:	cf 91       	pop	r28
     ece:	1f 91       	pop	r17
     ed0:	0f 91       	pop	r16
     ed2:	ff 90       	pop	r15
     ed4:	ef 90       	pop	r14
     ed6:	df 90       	pop	r13
     ed8:	cf 90       	pop	r12
     eda:	08 95       	ret

00000edc <i2c_writeReg>:
	
	return 0;
}

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     edc:	df 92       	push	r13
     ede:	ef 92       	push	r14
     ee0:	ff 92       	push	r15
     ee2:	0f 93       	push	r16
     ee4:	1f 93       	push	r17
     ee6:	cf 93       	push	r28
     ee8:	df 93       	push	r29
     eea:	d6 2e       	mov	r13, r22
     eec:	7a 01       	movw	r14, r20
     eee:	89 01       	movw	r16, r18
	if (i2c_start(devaddr | 0x00)) return 1;
     ef0:	0e 94 77 06 	call	0xcee	; 0xcee <i2c_start>
     ef4:	88 23       	and	r24, r24
     ef6:	c1 f4       	brne	.+48     	; 0xf28 <i2c_writeReg+0x4c>

	i2c_write(regaddr);
     ef8:	8d 2d       	mov	r24, r13
     efa:	0e 94 e5 06 	call	0xdca	; 0xdca <i2c_write>

	for (uint16_t i = 0; i < length; i++)
     efe:	01 15       	cp	r16, r1
     f00:	11 05       	cpc	r17, r1
     f02:	71 f0       	breq	.+28     	; 0xf20 <i2c_writeReg+0x44>
     f04:	c0 e0       	ldi	r28, 0x00	; 0
     f06:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i2c_write(data[i])) return 1;
     f08:	f7 01       	movw	r30, r14
     f0a:	ec 0f       	add	r30, r28
     f0c:	fd 1f       	adc	r31, r29
     f0e:	80 81       	ld	r24, Z
     f10:	0e 94 e5 06 	call	0xdca	; 0xdca <i2c_write>
     f14:	88 23       	and	r24, r24
     f16:	41 f4       	brne	.+16     	; 0xf28 <i2c_writeReg+0x4c>
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     f18:	21 96       	adiw	r28, 0x01	; 1
     f1a:	c0 17       	cp	r28, r16
     f1c:	d1 07       	cpc	r29, r17
     f1e:	a0 f3       	brcs	.-24     	; 0xf08 <i2c_writeReg+0x2c>
	{
		if (i2c_write(data[i])) return 1;
	}

	i2c_stop();
     f20:	0e 94 2c 07 	call	0xe58	; 0xe58 <i2c_stop>
     f24:	80 e0       	ldi	r24, 0x00	; 0
     f26:	01 c0       	rjmp	.+2      	; 0xf2a <i2c_writeReg+0x4e>

	return 0;
     f28:	81 e0       	ldi	r24, 0x01	; 1
}
     f2a:	df 91       	pop	r29
     f2c:	cf 91       	pop	r28
     f2e:	1f 91       	pop	r17
     f30:	0f 91       	pop	r16
     f32:	ff 90       	pop	r15
     f34:	ef 90       	pop	r14
     f36:	df 90       	pop	r13
     f38:	08 95       	ret

00000f3a <i2c_receive>:
	
	return 0;
}

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
     f3a:	cf 92       	push	r12
     f3c:	df 92       	push	r13
     f3e:	ef 92       	push	r14
     f40:	ff 92       	push	r15
     f42:	0f 93       	push	r16
     f44:	1f 93       	push	r17
     f46:	cf 93       	push	r28
     f48:	df 93       	push	r29
     f4a:	7b 01       	movw	r14, r22
     f4c:	6a 01       	movw	r12, r20
	if (i2c_start(address | I2C_READ)) return 1;
     f4e:	81 60       	ori	r24, 0x01	; 1
     f50:	0e 94 77 06 	call	0xcee	; 0xcee <i2c_start>
     f54:	88 23       	and	r24, r24
     f56:	11 f0       	breq	.+4      	; 0xf5c <i2c_receive+0x22>
     f58:	81 e0       	ldi	r24, 0x01	; 1
     f5a:	1a c0       	rjmp	.+52     	; 0xf90 <i2c_receive+0x56>
	
	for (uint16_t i = 0; i < (length-1); i++)
     f5c:	86 01       	movw	r16, r12
     f5e:	01 50       	subi	r16, 0x01	; 1
     f60:	10 40       	sbci	r17, 0x00	; 0
     f62:	61 f0       	breq	.+24     	; 0xf7c <i2c_receive+0x42>
     f64:	c0 e0       	ldi	r28, 0x00	; 0
     f66:	d0 e0       	ldi	r29, 0x00	; 0
	{
		data[i] = i2c_read_ack();
     f68:	0e 94 02 07 	call	0xe04	; 0xe04 <i2c_read_ack>
     f6c:	f7 01       	movw	r30, r14
     f6e:	ec 0f       	add	r30, r28
     f70:	fd 1f       	adc	r31, r29
     f72:	80 83       	st	Z, r24

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
     f74:	21 96       	adiw	r28, 0x01	; 1
     f76:	c0 17       	cp	r28, r16
     f78:	d1 07       	cpc	r29, r17
     f7a:	b0 f3       	brcs	.-20     	; 0xf68 <i2c_receive+0x2e>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     f7c:	0e 94 17 07 	call	0xe2e	; 0xe2e <i2c_read_nack>
     f80:	f7 01       	movw	r30, r14
     f82:	ec 0d       	add	r30, r12
     f84:	fd 1d       	adc	r31, r13
     f86:	31 97       	sbiw	r30, 0x01	; 1
     f88:	80 83       	st	Z, r24
	
	i2c_stop();
     f8a:	0e 94 2c 07 	call	0xe58	; 0xe58 <i2c_stop>
     f8e:	80 e0       	ldi	r24, 0x00	; 0
	
	return 0;
}
     f90:	df 91       	pop	r29
     f92:	cf 91       	pop	r28
     f94:	1f 91       	pop	r17
     f96:	0f 91       	pop	r16
     f98:	ff 90       	pop	r15
     f9a:	ef 90       	pop	r14
     f9c:	df 90       	pop	r13
     f9e:	cf 90       	pop	r12
     fa0:	08 95       	ret

00000fa2 <i2c_transmit>:
	// return received data from TWDR
	return TWDR;
}

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
     fa2:	ef 92       	push	r14
     fa4:	ff 92       	push	r15
     fa6:	0f 93       	push	r16
     fa8:	1f 93       	push	r17
     faa:	cf 93       	push	r28
     fac:	df 93       	push	r29
     fae:	7b 01       	movw	r14, r22
     fb0:	8a 01       	movw	r16, r20
	if (i2c_start(address | I2C_WRITE)) return 1;
     fb2:	0e 94 77 06 	call	0xcee	; 0xcee <i2c_start>
     fb6:	88 23       	and	r24, r24
     fb8:	a9 f4       	brne	.+42     	; 0xfe4 <i2c_transmit+0x42>
	
	for (uint16_t i = 0; i < length; i++)
     fba:	01 15       	cp	r16, r1
     fbc:	11 05       	cpc	r17, r1
     fbe:	71 f0       	breq	.+28     	; 0xfdc <i2c_transmit+0x3a>
     fc0:	c0 e0       	ldi	r28, 0x00	; 0
     fc2:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i2c_write(data[i])) return 1;
     fc4:	f7 01       	movw	r30, r14
     fc6:	ec 0f       	add	r30, r28
     fc8:	fd 1f       	adc	r31, r29
     fca:	80 81       	ld	r24, Z
     fcc:	0e 94 e5 06 	call	0xdca	; 0xdca <i2c_write>
     fd0:	88 23       	and	r24, r24
     fd2:	41 f4       	brne	.+16     	; 0xfe4 <i2c_transmit+0x42>

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
     fd4:	21 96       	adiw	r28, 0x01	; 1
     fd6:	c0 17       	cp	r28, r16
     fd8:	d1 07       	cpc	r29, r17
     fda:	a0 f3       	brcs	.-24     	; 0xfc4 <i2c_transmit+0x22>
	{
		if (i2c_write(data[i])) return 1;
	}
	
	i2c_stop();
     fdc:	0e 94 2c 07 	call	0xe58	; 0xe58 <i2c_stop>
     fe0:	80 e0       	ldi	r24, 0x00	; 0
     fe2:	01 c0       	rjmp	.+2      	; 0xfe6 <i2c_transmit+0x44>
	
	return 0;
     fe4:	81 e0       	ldi	r24, 0x01	; 1
}
     fe6:	df 91       	pop	r29
     fe8:	cf 91       	pop	r28
     fea:	1f 91       	pop	r17
     fec:	0f 91       	pop	r16
     fee:	ff 90       	pop	r15
     ff0:	ef 90       	pop	r14
     ff2:	08 95       	ret

00000ff4 <vfprintf>:
     ff4:	a1 e1       	ldi	r26, 0x11	; 17
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	e0 e0       	ldi	r30, 0x00	; 0
     ffa:	f8 e0       	ldi	r31, 0x08	; 8
     ffc:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__prologue_saves__>
    1000:	3c 01       	movw	r6, r24
    1002:	7f 87       	std	Y+15, r23	; 0x0f
    1004:	6e 87       	std	Y+14, r22	; 0x0e
    1006:	6a 01       	movw	r12, r20
    1008:	fc 01       	movw	r30, r24
    100a:	17 82       	std	Z+7, r1	; 0x07
    100c:	16 82       	std	Z+6, r1	; 0x06
    100e:	83 81       	ldd	r24, Z+3	; 0x03
    1010:	81 fd       	sbrc	r24, 1
    1012:	03 c0       	rjmp	.+6      	; 0x101a <vfprintf+0x26>
    1014:	6f ef       	ldi	r22, 0xFF	; 255
    1016:	7f ef       	ldi	r23, 0xFF	; 255
    1018:	6f c3       	rjmp	.+1758   	; 0x16f8 <vfprintf+0x704>
    101a:	9e 01       	movw	r18, r28
    101c:	2f 5f       	subi	r18, 0xFF	; 255
    101e:	3f 4f       	sbci	r19, 0xFF	; 255
    1020:	39 8b       	std	Y+17, r19	; 0x11
    1022:	28 8b       	std	Y+16, r18	; 0x10
    1024:	f3 01       	movw	r30, r6
    1026:	23 81       	ldd	r18, Z+3	; 0x03
    1028:	ee 85       	ldd	r30, Y+14	; 0x0e
    102a:	ff 85       	ldd	r31, Y+15	; 0x0f
    102c:	23 fd       	sbrc	r18, 3
    102e:	85 91       	lpm	r24, Z+
    1030:	23 ff       	sbrs	r18, 3
    1032:	81 91       	ld	r24, Z+
    1034:	ff 87       	std	Y+15, r31	; 0x0f
    1036:	ee 87       	std	Y+14, r30	; 0x0e
    1038:	88 23       	and	r24, r24
    103a:	09 f4       	brne	.+2      	; 0x103e <vfprintf+0x4a>
    103c:	5a c3       	rjmp	.+1716   	; 0x16f2 <vfprintf+0x6fe>
    103e:	85 32       	cpi	r24, 0x25	; 37
    1040:	51 f4       	brne	.+20     	; 0x1056 <vfprintf+0x62>
    1042:	ee 85       	ldd	r30, Y+14	; 0x0e
    1044:	ff 85       	ldd	r31, Y+15	; 0x0f
    1046:	23 fd       	sbrc	r18, 3
    1048:	85 91       	lpm	r24, Z+
    104a:	23 ff       	sbrs	r18, 3
    104c:	81 91       	ld	r24, Z+
    104e:	ff 87       	std	Y+15, r31	; 0x0f
    1050:	ee 87       	std	Y+14, r30	; 0x0e
    1052:	85 32       	cpi	r24, 0x25	; 37
    1054:	29 f4       	brne	.+10     	; 0x1060 <vfprintf+0x6c>
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	b3 01       	movw	r22, r6
    105a:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    105e:	e2 cf       	rjmp	.-60     	; 0x1024 <vfprintf+0x30>
    1060:	98 2f       	mov	r25, r24
    1062:	10 e0       	ldi	r17, 0x00	; 0
    1064:	88 24       	eor	r8, r8
    1066:	99 24       	eor	r9, r9
    1068:	10 32       	cpi	r17, 0x20	; 32
    106a:	b0 f4       	brcc	.+44     	; 0x1098 <vfprintf+0xa4>
    106c:	9b 32       	cpi	r25, 0x2B	; 43
    106e:	69 f0       	breq	.+26     	; 0x108a <vfprintf+0x96>
    1070:	9c 32       	cpi	r25, 0x2C	; 44
    1072:	28 f4       	brcc	.+10     	; 0x107e <vfprintf+0x8a>
    1074:	90 32       	cpi	r25, 0x20	; 32
    1076:	51 f0       	breq	.+20     	; 0x108c <vfprintf+0x98>
    1078:	93 32       	cpi	r25, 0x23	; 35
    107a:	71 f4       	brne	.+28     	; 0x1098 <vfprintf+0xa4>
    107c:	0b c0       	rjmp	.+22     	; 0x1094 <vfprintf+0xa0>
    107e:	9d 32       	cpi	r25, 0x2D	; 45
    1080:	39 f0       	breq	.+14     	; 0x1090 <vfprintf+0x9c>
    1082:	90 33       	cpi	r25, 0x30	; 48
    1084:	49 f4       	brne	.+18     	; 0x1098 <vfprintf+0xa4>
    1086:	11 60       	ori	r17, 0x01	; 1
    1088:	28 c0       	rjmp	.+80     	; 0x10da <vfprintf+0xe6>
    108a:	12 60       	ori	r17, 0x02	; 2
    108c:	14 60       	ori	r17, 0x04	; 4
    108e:	25 c0       	rjmp	.+74     	; 0x10da <vfprintf+0xe6>
    1090:	18 60       	ori	r17, 0x08	; 8
    1092:	23 c0       	rjmp	.+70     	; 0x10da <vfprintf+0xe6>
    1094:	10 61       	ori	r17, 0x10	; 16
    1096:	21 c0       	rjmp	.+66     	; 0x10da <vfprintf+0xe6>
    1098:	17 fd       	sbrc	r17, 7
    109a:	2a c0       	rjmp	.+84     	; 0x10f0 <vfprintf+0xfc>
    109c:	89 2f       	mov	r24, r25
    109e:	80 53       	subi	r24, 0x30	; 48
    10a0:	8a 30       	cpi	r24, 0x0A	; 10
    10a2:	78 f4       	brcc	.+30     	; 0x10c2 <vfprintf+0xce>
    10a4:	16 ff       	sbrs	r17, 6
    10a6:	06 c0       	rjmp	.+12     	; 0x10b4 <vfprintf+0xc0>
    10a8:	fa e0       	ldi	r31, 0x0A	; 10
    10aa:	9f 9e       	mul	r9, r31
    10ac:	90 2c       	mov	r9, r0
    10ae:	11 24       	eor	r1, r1
    10b0:	98 0e       	add	r9, r24
    10b2:	13 c0       	rjmp	.+38     	; 0x10da <vfprintf+0xe6>
    10b4:	3a e0       	ldi	r19, 0x0A	; 10
    10b6:	83 9e       	mul	r8, r19
    10b8:	80 2c       	mov	r8, r0
    10ba:	11 24       	eor	r1, r1
    10bc:	88 0e       	add	r8, r24
    10be:	10 62       	ori	r17, 0x20	; 32
    10c0:	0c c0       	rjmp	.+24     	; 0x10da <vfprintf+0xe6>
    10c2:	9e 32       	cpi	r25, 0x2E	; 46
    10c4:	21 f4       	brne	.+8      	; 0x10ce <vfprintf+0xda>
    10c6:	16 fd       	sbrc	r17, 6
    10c8:	14 c3       	rjmp	.+1576   	; 0x16f2 <vfprintf+0x6fe>
    10ca:	10 64       	ori	r17, 0x40	; 64
    10cc:	06 c0       	rjmp	.+12     	; 0x10da <vfprintf+0xe6>
    10ce:	9c 36       	cpi	r25, 0x6C	; 108
    10d0:	11 f4       	brne	.+4      	; 0x10d6 <vfprintf+0xe2>
    10d2:	10 68       	ori	r17, 0x80	; 128
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <vfprintf+0xe6>
    10d6:	98 36       	cpi	r25, 0x68	; 104
    10d8:	59 f4       	brne	.+22     	; 0x10f0 <vfprintf+0xfc>
    10da:	ee 85       	ldd	r30, Y+14	; 0x0e
    10dc:	ff 85       	ldd	r31, Y+15	; 0x0f
    10de:	23 fd       	sbrc	r18, 3
    10e0:	95 91       	lpm	r25, Z+
    10e2:	23 ff       	sbrs	r18, 3
    10e4:	91 91       	ld	r25, Z+
    10e6:	ff 87       	std	Y+15, r31	; 0x0f
    10e8:	ee 87       	std	Y+14, r30	; 0x0e
    10ea:	99 23       	and	r25, r25
    10ec:	09 f0       	breq	.+2      	; 0x10f0 <vfprintf+0xfc>
    10ee:	bc cf       	rjmp	.-136    	; 0x1068 <vfprintf+0x74>
    10f0:	89 2f       	mov	r24, r25
    10f2:	85 54       	subi	r24, 0x45	; 69
    10f4:	83 30       	cpi	r24, 0x03	; 3
    10f6:	20 f4       	brcc	.+8      	; 0x1100 <vfprintf+0x10c>
    10f8:	81 2f       	mov	r24, r17
    10fa:	80 61       	ori	r24, 0x10	; 16
    10fc:	90 5e       	subi	r25, 0xE0	; 224
    10fe:	07 c0       	rjmp	.+14     	; 0x110e <vfprintf+0x11a>
    1100:	89 2f       	mov	r24, r25
    1102:	85 56       	subi	r24, 0x65	; 101
    1104:	83 30       	cpi	r24, 0x03	; 3
    1106:	08 f0       	brcs	.+2      	; 0x110a <vfprintf+0x116>
    1108:	9f c1       	rjmp	.+830    	; 0x1448 <vfprintf+0x454>
    110a:	81 2f       	mov	r24, r17
    110c:	8f 7e       	andi	r24, 0xEF	; 239
    110e:	86 fd       	sbrc	r24, 6
    1110:	02 c0       	rjmp	.+4      	; 0x1116 <vfprintf+0x122>
    1112:	76 e0       	ldi	r23, 0x06	; 6
    1114:	97 2e       	mov	r9, r23
    1116:	6f e3       	ldi	r22, 0x3F	; 63
    1118:	f6 2e       	mov	r15, r22
    111a:	f8 22       	and	r15, r24
    111c:	95 36       	cpi	r25, 0x65	; 101
    111e:	19 f4       	brne	.+6      	; 0x1126 <vfprintf+0x132>
    1120:	f0 e4       	ldi	r31, 0x40	; 64
    1122:	ff 2a       	or	r15, r31
    1124:	07 c0       	rjmp	.+14     	; 0x1134 <vfprintf+0x140>
    1126:	96 36       	cpi	r25, 0x66	; 102
    1128:	19 f4       	brne	.+6      	; 0x1130 <vfprintf+0x13c>
    112a:	20 e8       	ldi	r18, 0x80	; 128
    112c:	f2 2a       	or	r15, r18
    112e:	02 c0       	rjmp	.+4      	; 0x1134 <vfprintf+0x140>
    1130:	91 10       	cpse	r9, r1
    1132:	9a 94       	dec	r9
    1134:	f7 fe       	sbrs	r15, 7
    1136:	0a c0       	rjmp	.+20     	; 0x114c <vfprintf+0x158>
    1138:	3b e3       	ldi	r19, 0x3B	; 59
    113a:	39 15       	cp	r19, r9
    113c:	18 f4       	brcc	.+6      	; 0x1144 <vfprintf+0x150>
    113e:	5c e3       	ldi	r21, 0x3C	; 60
    1140:	b5 2e       	mov	r11, r21
    1142:	02 c0       	rjmp	.+4      	; 0x1148 <vfprintf+0x154>
    1144:	b9 2c       	mov	r11, r9
    1146:	b3 94       	inc	r11
    1148:	27 e0       	ldi	r18, 0x07	; 7
    114a:	09 c0       	rjmp	.+18     	; 0x115e <vfprintf+0x16a>
    114c:	47 e0       	ldi	r20, 0x07	; 7
    114e:	49 15       	cp	r20, r9
    1150:	20 f4       	brcc	.+8      	; 0x115a <vfprintf+0x166>
    1152:	bb 24       	eor	r11, r11
    1154:	47 e0       	ldi	r20, 0x07	; 7
    1156:	94 2e       	mov	r9, r20
    1158:	f7 cf       	rjmp	.-18     	; 0x1148 <vfprintf+0x154>
    115a:	29 2d       	mov	r18, r9
    115c:	bb 24       	eor	r11, r11
    115e:	c6 01       	movw	r24, r12
    1160:	04 96       	adiw	r24, 0x04	; 4
    1162:	9d 87       	std	Y+13, r25	; 0x0d
    1164:	8c 87       	std	Y+12, r24	; 0x0c
    1166:	f6 01       	movw	r30, r12
    1168:	60 81       	ld	r22, Z
    116a:	71 81       	ldd	r23, Z+1	; 0x01
    116c:	82 81       	ldd	r24, Z+2	; 0x02
    116e:	93 81       	ldd	r25, Z+3	; 0x03
    1170:	ae 01       	movw	r20, r28
    1172:	4f 5f       	subi	r20, 0xFF	; 255
    1174:	5f 4f       	sbci	r21, 0xFF	; 255
    1176:	0b 2d       	mov	r16, r11
    1178:	0e 94 df 0b 	call	0x17be	; 0x17be <__ftoa_engine>
    117c:	6c 01       	movw	r12, r24
    117e:	09 81       	ldd	r16, Y+1	; 0x01
    1180:	20 2e       	mov	r2, r16
    1182:	33 24       	eor	r3, r3
    1184:	00 ff       	sbrs	r16, 0
    1186:	04 c0       	rjmp	.+8      	; 0x1190 <vfprintf+0x19c>
    1188:	03 fd       	sbrc	r16, 3
    118a:	02 c0       	rjmp	.+4      	; 0x1190 <vfprintf+0x19c>
    118c:	1d e2       	ldi	r17, 0x2D	; 45
    118e:	09 c0       	rjmp	.+18     	; 0x11a2 <vfprintf+0x1ae>
    1190:	f1 fe       	sbrs	r15, 1
    1192:	02 c0       	rjmp	.+4      	; 0x1198 <vfprintf+0x1a4>
    1194:	1b e2       	ldi	r17, 0x2B	; 43
    1196:	05 c0       	rjmp	.+10     	; 0x11a2 <vfprintf+0x1ae>
    1198:	f2 fc       	sbrc	r15, 2
    119a:	02 c0       	rjmp	.+4      	; 0x11a0 <vfprintf+0x1ac>
    119c:	10 e0       	ldi	r17, 0x00	; 0
    119e:	01 c0       	rjmp	.+2      	; 0x11a2 <vfprintf+0x1ae>
    11a0:	10 e2       	ldi	r17, 0x20	; 32
    11a2:	c1 01       	movw	r24, r2
    11a4:	8c 70       	andi	r24, 0x0C	; 12
    11a6:	90 70       	andi	r25, 0x00	; 0
    11a8:	89 2b       	or	r24, r25
    11aa:	b9 f1       	breq	.+110    	; 0x121a <vfprintf+0x226>
    11ac:	11 23       	and	r17, r17
    11ae:	11 f4       	brne	.+4      	; 0x11b4 <vfprintf+0x1c0>
    11b0:	83 e0       	ldi	r24, 0x03	; 3
    11b2:	01 c0       	rjmp	.+2      	; 0x11b6 <vfprintf+0x1c2>
    11b4:	84 e0       	ldi	r24, 0x04	; 4
    11b6:	88 15       	cp	r24, r8
    11b8:	10 f0       	brcs	.+4      	; 0x11be <vfprintf+0x1ca>
    11ba:	88 24       	eor	r8, r8
    11bc:	0a c0       	rjmp	.+20     	; 0x11d2 <vfprintf+0x1de>
    11be:	88 1a       	sub	r8, r24
    11c0:	f3 fc       	sbrc	r15, 3
    11c2:	07 c0       	rjmp	.+14     	; 0x11d2 <vfprintf+0x1de>
    11c4:	80 e2       	ldi	r24, 0x20	; 32
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	b3 01       	movw	r22, r6
    11ca:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    11ce:	8a 94       	dec	r8
    11d0:	c9 f7       	brne	.-14     	; 0x11c4 <vfprintf+0x1d0>
    11d2:	11 23       	and	r17, r17
    11d4:	29 f0       	breq	.+10     	; 0x11e0 <vfprintf+0x1ec>
    11d6:	81 2f       	mov	r24, r17
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	b3 01       	movw	r22, r6
    11dc:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    11e0:	23 fe       	sbrs	r2, 3
    11e2:	03 c0       	rjmp	.+6      	; 0x11ea <vfprintf+0x1f6>
    11e4:	08 e6       	ldi	r16, 0x68	; 104
    11e6:	10 e0       	ldi	r17, 0x00	; 0
    11e8:	0e c0       	rjmp	.+28     	; 0x1206 <vfprintf+0x212>
    11ea:	0c e6       	ldi	r16, 0x6C	; 108
    11ec:	10 e0       	ldi	r17, 0x00	; 0
    11ee:	0b c0       	rjmp	.+22     	; 0x1206 <vfprintf+0x212>
    11f0:	e1 14       	cp	r14, r1
    11f2:	f1 04       	cpc	r15, r1
    11f4:	09 f0       	breq	.+2      	; 0x11f8 <vfprintf+0x204>
    11f6:	80 52       	subi	r24, 0x20	; 32
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	b3 01       	movw	r22, r6
    11fc:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1200:	0f 5f       	subi	r16, 0xFF	; 255
    1202:	1f 4f       	sbci	r17, 0xFF	; 255
    1204:	05 c0       	rjmp	.+10     	; 0x1210 <vfprintf+0x21c>
    1206:	ef 2c       	mov	r14, r15
    1208:	ff 24       	eor	r15, r15
    120a:	f0 e1       	ldi	r31, 0x10	; 16
    120c:	ef 22       	and	r14, r31
    120e:	ff 24       	eor	r15, r15
    1210:	f8 01       	movw	r30, r16
    1212:	84 91       	lpm	r24, Z+
    1214:	88 23       	and	r24, r24
    1216:	61 f7       	brne	.-40     	; 0x11f0 <vfprintf+0x1fc>
    1218:	14 c1       	rjmp	.+552    	; 0x1442 <vfprintf+0x44e>
    121a:	f7 fe       	sbrs	r15, 7
    121c:	12 c0       	rjmp	.+36     	; 0x1242 <vfprintf+0x24e>
    121e:	bc 0c       	add	r11, r12
    1220:	24 fe       	sbrs	r2, 4
    1222:	04 c0       	rjmp	.+8      	; 0x122c <vfprintf+0x238>
    1224:	8a 81       	ldd	r24, Y+2	; 0x02
    1226:	81 33       	cpi	r24, 0x31	; 49
    1228:	09 f4       	brne	.+2      	; 0x122c <vfprintf+0x238>
    122a:	ba 94       	dec	r11
    122c:	1b 14       	cp	r1, r11
    122e:	1c f0       	brlt	.+6      	; 0x1236 <vfprintf+0x242>
    1230:	bb 24       	eor	r11, r11
    1232:	b3 94       	inc	r11
    1234:	2d c0       	rjmp	.+90     	; 0x1290 <vfprintf+0x29c>
    1236:	f8 e0       	ldi	r31, 0x08	; 8
    1238:	fb 15       	cp	r31, r11
    123a:	50 f5       	brcc	.+84     	; 0x1290 <vfprintf+0x29c>
    123c:	38 e0       	ldi	r19, 0x08	; 8
    123e:	b3 2e       	mov	r11, r19
    1240:	27 c0       	rjmp	.+78     	; 0x1290 <vfprintf+0x29c>
    1242:	f6 fc       	sbrc	r15, 6
    1244:	25 c0       	rjmp	.+74     	; 0x1290 <vfprintf+0x29c>
    1246:	89 2d       	mov	r24, r9
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	8c 15       	cp	r24, r12
    124c:	9d 05       	cpc	r25, r13
    124e:	4c f0       	brlt	.+18     	; 0x1262 <vfprintf+0x26e>
    1250:	2c ef       	ldi	r18, 0xFC	; 252
    1252:	c2 16       	cp	r12, r18
    1254:	2f ef       	ldi	r18, 0xFF	; 255
    1256:	d2 06       	cpc	r13, r18
    1258:	24 f0       	brlt	.+8      	; 0x1262 <vfprintf+0x26e>
    125a:	30 e8       	ldi	r19, 0x80	; 128
    125c:	f3 2a       	or	r15, r19
    125e:	01 c0       	rjmp	.+2      	; 0x1262 <vfprintf+0x26e>
    1260:	9a 94       	dec	r9
    1262:	99 20       	and	r9, r9
    1264:	49 f0       	breq	.+18     	; 0x1278 <vfprintf+0x284>
    1266:	e2 e0       	ldi	r30, 0x02	; 2
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	ec 0f       	add	r30, r28
    126c:	fd 1f       	adc	r31, r29
    126e:	e9 0d       	add	r30, r9
    1270:	f1 1d       	adc	r31, r1
    1272:	80 81       	ld	r24, Z
    1274:	80 33       	cpi	r24, 0x30	; 48
    1276:	a1 f3       	breq	.-24     	; 0x1260 <vfprintf+0x26c>
    1278:	f7 fe       	sbrs	r15, 7
    127a:	0a c0       	rjmp	.+20     	; 0x1290 <vfprintf+0x29c>
    127c:	b9 2c       	mov	r11, r9
    127e:	b3 94       	inc	r11
    1280:	89 2d       	mov	r24, r9
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	c8 16       	cp	r12, r24
    1286:	d9 06       	cpc	r13, r25
    1288:	14 f0       	brlt	.+4      	; 0x128e <vfprintf+0x29a>
    128a:	99 24       	eor	r9, r9
    128c:	01 c0       	rjmp	.+2      	; 0x1290 <vfprintf+0x29c>
    128e:	9c 18       	sub	r9, r12
    1290:	f7 fc       	sbrc	r15, 7
    1292:	03 c0       	rjmp	.+6      	; 0x129a <vfprintf+0x2a6>
    1294:	25 e0       	ldi	r18, 0x05	; 5
    1296:	30 e0       	ldi	r19, 0x00	; 0
    1298:	09 c0       	rjmp	.+18     	; 0x12ac <vfprintf+0x2b8>
    129a:	1c 14       	cp	r1, r12
    129c:	1d 04       	cpc	r1, r13
    129e:	1c f0       	brlt	.+6      	; 0x12a6 <vfprintf+0x2b2>
    12a0:	21 e0       	ldi	r18, 0x01	; 1
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	03 c0       	rjmp	.+6      	; 0x12ac <vfprintf+0x2b8>
    12a6:	96 01       	movw	r18, r12
    12a8:	2f 5f       	subi	r18, 0xFF	; 255
    12aa:	3f 4f       	sbci	r19, 0xFF	; 255
    12ac:	11 23       	and	r17, r17
    12ae:	11 f0       	breq	.+4      	; 0x12b4 <vfprintf+0x2c0>
    12b0:	2f 5f       	subi	r18, 0xFF	; 255
    12b2:	3f 4f       	sbci	r19, 0xFF	; 255
    12b4:	99 20       	and	r9, r9
    12b6:	29 f0       	breq	.+10     	; 0x12c2 <vfprintf+0x2ce>
    12b8:	89 2d       	mov	r24, r9
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	01 96       	adiw	r24, 0x01	; 1
    12be:	28 0f       	add	r18, r24
    12c0:	39 1f       	adc	r19, r25
    12c2:	88 2d       	mov	r24, r8
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	28 17       	cp	r18, r24
    12c8:	39 07       	cpc	r19, r25
    12ca:	14 f0       	brlt	.+4      	; 0x12d0 <vfprintf+0x2dc>
    12cc:	88 24       	eor	r8, r8
    12ce:	01 c0       	rjmp	.+2      	; 0x12d2 <vfprintf+0x2de>
    12d0:	82 1a       	sub	r8, r18
    12d2:	4f 2c       	mov	r4, r15
    12d4:	55 24       	eor	r5, r5
    12d6:	c2 01       	movw	r24, r4
    12d8:	89 70       	andi	r24, 0x09	; 9
    12da:	90 70       	andi	r25, 0x00	; 0
    12dc:	89 2b       	or	r24, r25
    12de:	39 f0       	breq	.+14     	; 0x12ee <vfprintf+0x2fa>
    12e0:	08 c0       	rjmp	.+16     	; 0x12f2 <vfprintf+0x2fe>
    12e2:	80 e2       	ldi	r24, 0x20	; 32
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	b3 01       	movw	r22, r6
    12e8:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    12ec:	8a 94       	dec	r8
    12ee:	88 20       	and	r8, r8
    12f0:	c1 f7       	brne	.-16     	; 0x12e2 <vfprintf+0x2ee>
    12f2:	11 23       	and	r17, r17
    12f4:	29 f0       	breq	.+10     	; 0x1300 <vfprintf+0x30c>
    12f6:	81 2f       	mov	r24, r17
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	b3 01       	movw	r22, r6
    12fc:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1300:	43 fe       	sbrs	r4, 3
    1302:	07 c0       	rjmp	.+14     	; 0x1312 <vfprintf+0x31e>
    1304:	08 c0       	rjmp	.+16     	; 0x1316 <vfprintf+0x322>
    1306:	80 e3       	ldi	r24, 0x30	; 48
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	b3 01       	movw	r22, r6
    130c:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1310:	8a 94       	dec	r8
    1312:	88 20       	and	r8, r8
    1314:	c1 f7       	brne	.-16     	; 0x1306 <vfprintf+0x312>
    1316:	f7 fe       	sbrs	r15, 7
    1318:	46 c0       	rjmp	.+140    	; 0x13a6 <vfprintf+0x3b2>
    131a:	86 01       	movw	r16, r12
    131c:	d7 fe       	sbrs	r13, 7
    131e:	02 c0       	rjmp	.+4      	; 0x1324 <vfprintf+0x330>
    1320:	00 e0       	ldi	r16, 0x00	; 0
    1322:	10 e0       	ldi	r17, 0x00	; 0
    1324:	76 01       	movw	r14, r12
    1326:	08 94       	sec
    1328:	e1 1c       	adc	r14, r1
    132a:	f1 1c       	adc	r15, r1
    132c:	e0 1a       	sub	r14, r16
    132e:	f1 0a       	sbc	r15, r17
    1330:	41 e0       	ldi	r20, 0x01	; 1
    1332:	50 e0       	ldi	r21, 0x00	; 0
    1334:	4c 0f       	add	r20, r28
    1336:	5d 1f       	adc	r21, r29
    1338:	e4 0e       	add	r14, r20
    133a:	f5 1e       	adc	r15, r21
    133c:	26 01       	movw	r4, r12
    133e:	4b 18       	sub	r4, r11
    1340:	51 08       	sbc	r5, r1
    1342:	89 2d       	mov	r24, r9
    1344:	90 e0       	ldi	r25, 0x00	; 0
    1346:	aa 24       	eor	r10, r10
    1348:	bb 24       	eor	r11, r11
    134a:	a8 1a       	sub	r10, r24
    134c:	b9 0a       	sbc	r11, r25
    134e:	5f ef       	ldi	r21, 0xFF	; 255
    1350:	0f 3f       	cpi	r16, 0xFF	; 255
    1352:	15 07       	cpc	r17, r21
    1354:	29 f4       	brne	.+10     	; 0x1360 <vfprintf+0x36c>
    1356:	8e e2       	ldi	r24, 0x2E	; 46
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	b3 01       	movw	r22, r6
    135c:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1360:	c0 16       	cp	r12, r16
    1362:	d1 06       	cpc	r13, r17
    1364:	34 f0       	brlt	.+12     	; 0x1372 <vfprintf+0x37e>
    1366:	40 16       	cp	r4, r16
    1368:	51 06       	cpc	r5, r17
    136a:	1c f4       	brge	.+6      	; 0x1372 <vfprintf+0x37e>
    136c:	f7 01       	movw	r30, r14
    136e:	80 81       	ld	r24, Z
    1370:	01 c0       	rjmp	.+2      	; 0x1374 <vfprintf+0x380>
    1372:	80 e3       	ldi	r24, 0x30	; 48
    1374:	01 50       	subi	r16, 0x01	; 1
    1376:	10 40       	sbci	r17, 0x00	; 0
    1378:	08 94       	sec
    137a:	e1 1c       	adc	r14, r1
    137c:	f1 1c       	adc	r15, r1
    137e:	0a 15       	cp	r16, r10
    1380:	1b 05       	cpc	r17, r11
    1382:	2c f0       	brlt	.+10     	; 0x138e <vfprintf+0x39a>
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	b3 01       	movw	r22, r6
    1388:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    138c:	e0 cf       	rjmp	.-64     	; 0x134e <vfprintf+0x35a>
    138e:	0c 15       	cp	r16, r12
    1390:	1d 05       	cpc	r17, r13
    1392:	39 f4       	brne	.+14     	; 0x13a2 <vfprintf+0x3ae>
    1394:	9a 81       	ldd	r25, Y+2	; 0x02
    1396:	96 33       	cpi	r25, 0x36	; 54
    1398:	18 f4       	brcc	.+6      	; 0x13a0 <vfprintf+0x3ac>
    139a:	95 33       	cpi	r25, 0x35	; 53
    139c:	11 f4       	brne	.+4      	; 0x13a2 <vfprintf+0x3ae>
    139e:	24 fe       	sbrs	r2, 4
    13a0:	81 e3       	ldi	r24, 0x31	; 49
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	4b c0       	rjmp	.+150    	; 0x143c <vfprintf+0x448>
    13a6:	8a 81       	ldd	r24, Y+2	; 0x02
    13a8:	81 33       	cpi	r24, 0x31	; 49
    13aa:	09 f0       	breq	.+2      	; 0x13ae <vfprintf+0x3ba>
    13ac:	0f 7e       	andi	r16, 0xEF	; 239
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	b3 01       	movw	r22, r6
    13b2:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    13b6:	99 20       	and	r9, r9
    13b8:	a1 f0       	breq	.+40     	; 0x13e2 <vfprintf+0x3ee>
    13ba:	8e e2       	ldi	r24, 0x2E	; 46
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	b3 01       	movw	r22, r6
    13c0:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    13c4:	12 e0       	ldi	r17, 0x02	; 2
    13c6:	e1 e0       	ldi	r30, 0x01	; 1
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	ec 0f       	add	r30, r28
    13cc:	fd 1f       	adc	r31, r29
    13ce:	e1 0f       	add	r30, r17
    13d0:	f1 1d       	adc	r31, r1
    13d2:	1f 5f       	subi	r17, 0xFF	; 255
    13d4:	80 81       	ld	r24, Z
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	b3 01       	movw	r22, r6
    13da:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    13de:	9a 94       	dec	r9
    13e0:	91 f7       	brne	.-28     	; 0x13c6 <vfprintf+0x3d2>
    13e2:	44 fc       	sbrc	r4, 4
    13e4:	03 c0       	rjmp	.+6      	; 0x13ec <vfprintf+0x3f8>
    13e6:	85 e6       	ldi	r24, 0x65	; 101
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	02 c0       	rjmp	.+4      	; 0x13f0 <vfprintf+0x3fc>
    13ec:	85 e4       	ldi	r24, 0x45	; 69
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	b3 01       	movw	r22, r6
    13f2:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    13f6:	d7 fc       	sbrc	r13, 7
    13f8:	05 c0       	rjmp	.+10     	; 0x1404 <vfprintf+0x410>
    13fa:	c1 14       	cp	r12, r1
    13fc:	d1 04       	cpc	r13, r1
    13fe:	41 f4       	brne	.+16     	; 0x1410 <vfprintf+0x41c>
    1400:	04 ff       	sbrs	r16, 4
    1402:	06 c0       	rjmp	.+12     	; 0x1410 <vfprintf+0x41c>
    1404:	d0 94       	com	r13
    1406:	c1 94       	neg	r12
    1408:	d1 08       	sbc	r13, r1
    140a:	d3 94       	inc	r13
    140c:	8d e2       	ldi	r24, 0x2D	; 45
    140e:	01 c0       	rjmp	.+2      	; 0x1412 <vfprintf+0x41e>
    1410:	8b e2       	ldi	r24, 0x2B	; 43
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	b3 01       	movw	r22, r6
    1416:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    141a:	80 e3       	ldi	r24, 0x30	; 48
    141c:	05 c0       	rjmp	.+10     	; 0x1428 <vfprintf+0x434>
    141e:	8f 5f       	subi	r24, 0xFF	; 255
    1420:	26 ef       	ldi	r18, 0xF6	; 246
    1422:	3f ef       	ldi	r19, 0xFF	; 255
    1424:	c2 0e       	add	r12, r18
    1426:	d3 1e       	adc	r13, r19
    1428:	3a e0       	ldi	r19, 0x0A	; 10
    142a:	c3 16       	cp	r12, r19
    142c:	d1 04       	cpc	r13, r1
    142e:	bc f7       	brge	.-18     	; 0x141e <vfprintf+0x42a>
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	b3 01       	movw	r22, r6
    1434:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1438:	c6 01       	movw	r24, r12
    143a:	c0 96       	adiw	r24, 0x30	; 48
    143c:	b3 01       	movw	r22, r6
    143e:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1442:	cc 84       	ldd	r12, Y+12	; 0x0c
    1444:	dd 84       	ldd	r13, Y+13	; 0x0d
    1446:	52 c1       	rjmp	.+676    	; 0x16ec <vfprintf+0x6f8>
    1448:	93 36       	cpi	r25, 0x63	; 99
    144a:	31 f0       	breq	.+12     	; 0x1458 <vfprintf+0x464>
    144c:	93 37       	cpi	r25, 0x73	; 115
    144e:	99 f0       	breq	.+38     	; 0x1476 <vfprintf+0x482>
    1450:	93 35       	cpi	r25, 0x53	; 83
    1452:	09 f0       	breq	.+2      	; 0x1456 <vfprintf+0x462>
    1454:	59 c0       	rjmp	.+178    	; 0x1508 <vfprintf+0x514>
    1456:	23 c0       	rjmp	.+70     	; 0x149e <vfprintf+0x4aa>
    1458:	f6 01       	movw	r30, r12
    145a:	80 81       	ld	r24, Z
    145c:	89 83       	std	Y+1, r24	; 0x01
    145e:	5e 01       	movw	r10, r28
    1460:	08 94       	sec
    1462:	a1 1c       	adc	r10, r1
    1464:	b1 1c       	adc	r11, r1
    1466:	22 e0       	ldi	r18, 0x02	; 2
    1468:	30 e0       	ldi	r19, 0x00	; 0
    146a:	c2 0e       	add	r12, r18
    146c:	d3 1e       	adc	r13, r19
    146e:	21 e0       	ldi	r18, 0x01	; 1
    1470:	e2 2e       	mov	r14, r18
    1472:	f1 2c       	mov	r15, r1
    1474:	12 c0       	rjmp	.+36     	; 0x149a <vfprintf+0x4a6>
    1476:	f6 01       	movw	r30, r12
    1478:	a0 80       	ld	r10, Z
    147a:	b1 80       	ldd	r11, Z+1	; 0x01
    147c:	16 fd       	sbrc	r17, 6
    147e:	03 c0       	rjmp	.+6      	; 0x1486 <vfprintf+0x492>
    1480:	6f ef       	ldi	r22, 0xFF	; 255
    1482:	7f ef       	ldi	r23, 0xFF	; 255
    1484:	02 c0       	rjmp	.+4      	; 0x148a <vfprintf+0x496>
    1486:	69 2d       	mov	r22, r9
    1488:	70 e0       	ldi	r23, 0x00	; 0
    148a:	22 e0       	ldi	r18, 0x02	; 2
    148c:	30 e0       	ldi	r19, 0x00	; 0
    148e:	c2 0e       	add	r12, r18
    1490:	d3 1e       	adc	r13, r19
    1492:	c5 01       	movw	r24, r10
    1494:	0e 94 c2 0c 	call	0x1984	; 0x1984 <strnlen>
    1498:	7c 01       	movw	r14, r24
    149a:	1f 77       	andi	r17, 0x7F	; 127
    149c:	13 c0       	rjmp	.+38     	; 0x14c4 <vfprintf+0x4d0>
    149e:	f6 01       	movw	r30, r12
    14a0:	a0 80       	ld	r10, Z
    14a2:	b1 80       	ldd	r11, Z+1	; 0x01
    14a4:	16 fd       	sbrc	r17, 6
    14a6:	03 c0       	rjmp	.+6      	; 0x14ae <vfprintf+0x4ba>
    14a8:	6f ef       	ldi	r22, 0xFF	; 255
    14aa:	7f ef       	ldi	r23, 0xFF	; 255
    14ac:	02 c0       	rjmp	.+4      	; 0x14b2 <vfprintf+0x4be>
    14ae:	69 2d       	mov	r22, r9
    14b0:	70 e0       	ldi	r23, 0x00	; 0
    14b2:	22 e0       	ldi	r18, 0x02	; 2
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	c2 0e       	add	r12, r18
    14b8:	d3 1e       	adc	r13, r19
    14ba:	c5 01       	movw	r24, r10
    14bc:	0e 94 b7 0c 	call	0x196e	; 0x196e <strnlen_P>
    14c0:	7c 01       	movw	r14, r24
    14c2:	10 68       	ori	r17, 0x80	; 128
    14c4:	13 ff       	sbrs	r17, 3
    14c6:	07 c0       	rjmp	.+14     	; 0x14d6 <vfprintf+0x4e2>
    14c8:	1b c0       	rjmp	.+54     	; 0x1500 <vfprintf+0x50c>
    14ca:	80 e2       	ldi	r24, 0x20	; 32
    14cc:	90 e0       	ldi	r25, 0x00	; 0
    14ce:	b3 01       	movw	r22, r6
    14d0:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    14d4:	8a 94       	dec	r8
    14d6:	88 2d       	mov	r24, r8
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	e8 16       	cp	r14, r24
    14dc:	f9 06       	cpc	r15, r25
    14de:	a8 f3       	brcs	.-22     	; 0x14ca <vfprintf+0x4d6>
    14e0:	0f c0       	rjmp	.+30     	; 0x1500 <vfprintf+0x50c>
    14e2:	f5 01       	movw	r30, r10
    14e4:	17 fd       	sbrc	r17, 7
    14e6:	85 91       	lpm	r24, Z+
    14e8:	17 ff       	sbrs	r17, 7
    14ea:	81 91       	ld	r24, Z+
    14ec:	5f 01       	movw	r10, r30
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	b3 01       	movw	r22, r6
    14f2:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    14f6:	81 10       	cpse	r8, r1
    14f8:	8a 94       	dec	r8
    14fa:	08 94       	sec
    14fc:	e1 08       	sbc	r14, r1
    14fe:	f1 08       	sbc	r15, r1
    1500:	e1 14       	cp	r14, r1
    1502:	f1 04       	cpc	r15, r1
    1504:	71 f7       	brne	.-36     	; 0x14e2 <vfprintf+0x4ee>
    1506:	f2 c0       	rjmp	.+484    	; 0x16ec <vfprintf+0x6f8>
    1508:	94 36       	cpi	r25, 0x64	; 100
    150a:	11 f0       	breq	.+4      	; 0x1510 <vfprintf+0x51c>
    150c:	99 36       	cpi	r25, 0x69	; 105
    150e:	89 f5       	brne	.+98     	; 0x1572 <vfprintf+0x57e>
    1510:	17 ff       	sbrs	r17, 7
    1512:	08 c0       	rjmp	.+16     	; 0x1524 <vfprintf+0x530>
    1514:	f6 01       	movw	r30, r12
    1516:	20 81       	ld	r18, Z
    1518:	31 81       	ldd	r19, Z+1	; 0x01
    151a:	42 81       	ldd	r20, Z+2	; 0x02
    151c:	53 81       	ldd	r21, Z+3	; 0x03
    151e:	84 e0       	ldi	r24, 0x04	; 4
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	0a c0       	rjmp	.+20     	; 0x1538 <vfprintf+0x544>
    1524:	f6 01       	movw	r30, r12
    1526:	80 81       	ld	r24, Z
    1528:	91 81       	ldd	r25, Z+1	; 0x01
    152a:	9c 01       	movw	r18, r24
    152c:	44 27       	eor	r20, r20
    152e:	37 fd       	sbrc	r19, 7
    1530:	40 95       	com	r20
    1532:	54 2f       	mov	r21, r20
    1534:	82 e0       	ldi	r24, 0x02	; 2
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	c8 0e       	add	r12, r24
    153a:	d9 1e       	adc	r13, r25
    153c:	9f e6       	ldi	r25, 0x6F	; 111
    153e:	f9 2e       	mov	r15, r25
    1540:	f1 22       	and	r15, r17
    1542:	57 ff       	sbrs	r21, 7
    1544:	09 c0       	rjmp	.+18     	; 0x1558 <vfprintf+0x564>
    1546:	50 95       	com	r21
    1548:	40 95       	com	r20
    154a:	30 95       	com	r19
    154c:	21 95       	neg	r18
    154e:	3f 4f       	sbci	r19, 0xFF	; 255
    1550:	4f 4f       	sbci	r20, 0xFF	; 255
    1552:	5f 4f       	sbci	r21, 0xFF	; 255
    1554:	90 e8       	ldi	r25, 0x80	; 128
    1556:	f9 2a       	or	r15, r25
    1558:	ca 01       	movw	r24, r20
    155a:	b9 01       	movw	r22, r18
    155c:	ae 01       	movw	r20, r28
    155e:	4f 5f       	subi	r20, 0xFF	; 255
    1560:	5f 4f       	sbci	r21, 0xFF	; 255
    1562:	2a e0       	ldi	r18, 0x0A	; 10
    1564:	30 e0       	ldi	r19, 0x00	; 0
    1566:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <__ultoa_invert>
    156a:	e8 2e       	mov	r14, r24
    156c:	e8 89       	ldd	r30, Y+16	; 0x10
    156e:	ee 1a       	sub	r14, r30
    1570:	41 c0       	rjmp	.+130    	; 0x15f4 <vfprintf+0x600>
    1572:	95 37       	cpi	r25, 0x75	; 117
    1574:	21 f4       	brne	.+8      	; 0x157e <vfprintf+0x58a>
    1576:	1f 7e       	andi	r17, 0xEF	; 239
    1578:	2a e0       	ldi	r18, 0x0A	; 10
    157a:	30 e0       	ldi	r19, 0x00	; 0
    157c:	1c c0       	rjmp	.+56     	; 0x15b6 <vfprintf+0x5c2>
    157e:	19 7f       	andi	r17, 0xF9	; 249
    1580:	9f 36       	cpi	r25, 0x6F	; 111
    1582:	61 f0       	breq	.+24     	; 0x159c <vfprintf+0x5a8>
    1584:	90 37       	cpi	r25, 0x70	; 112
    1586:	20 f4       	brcc	.+8      	; 0x1590 <vfprintf+0x59c>
    1588:	98 35       	cpi	r25, 0x58	; 88
    158a:	09 f0       	breq	.+2      	; 0x158e <vfprintf+0x59a>
    158c:	b2 c0       	rjmp	.+356    	; 0x16f2 <vfprintf+0x6fe>
    158e:	0f c0       	rjmp	.+30     	; 0x15ae <vfprintf+0x5ba>
    1590:	90 37       	cpi	r25, 0x70	; 112
    1592:	39 f0       	breq	.+14     	; 0x15a2 <vfprintf+0x5ae>
    1594:	98 37       	cpi	r25, 0x78	; 120
    1596:	09 f0       	breq	.+2      	; 0x159a <vfprintf+0x5a6>
    1598:	ac c0       	rjmp	.+344    	; 0x16f2 <vfprintf+0x6fe>
    159a:	04 c0       	rjmp	.+8      	; 0x15a4 <vfprintf+0x5b0>
    159c:	28 e0       	ldi	r18, 0x08	; 8
    159e:	30 e0       	ldi	r19, 0x00	; 0
    15a0:	0a c0       	rjmp	.+20     	; 0x15b6 <vfprintf+0x5c2>
    15a2:	10 61       	ori	r17, 0x10	; 16
    15a4:	14 fd       	sbrc	r17, 4
    15a6:	14 60       	ori	r17, 0x04	; 4
    15a8:	20 e1       	ldi	r18, 0x10	; 16
    15aa:	30 e0       	ldi	r19, 0x00	; 0
    15ac:	04 c0       	rjmp	.+8      	; 0x15b6 <vfprintf+0x5c2>
    15ae:	14 fd       	sbrc	r17, 4
    15b0:	16 60       	ori	r17, 0x06	; 6
    15b2:	20 e1       	ldi	r18, 0x10	; 16
    15b4:	32 e0       	ldi	r19, 0x02	; 2
    15b6:	17 ff       	sbrs	r17, 7
    15b8:	08 c0       	rjmp	.+16     	; 0x15ca <vfprintf+0x5d6>
    15ba:	f6 01       	movw	r30, r12
    15bc:	60 81       	ld	r22, Z
    15be:	71 81       	ldd	r23, Z+1	; 0x01
    15c0:	82 81       	ldd	r24, Z+2	; 0x02
    15c2:	93 81       	ldd	r25, Z+3	; 0x03
    15c4:	44 e0       	ldi	r20, 0x04	; 4
    15c6:	50 e0       	ldi	r21, 0x00	; 0
    15c8:	08 c0       	rjmp	.+16     	; 0x15da <vfprintf+0x5e6>
    15ca:	f6 01       	movw	r30, r12
    15cc:	80 81       	ld	r24, Z
    15ce:	91 81       	ldd	r25, Z+1	; 0x01
    15d0:	bc 01       	movw	r22, r24
    15d2:	80 e0       	ldi	r24, 0x00	; 0
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	42 e0       	ldi	r20, 0x02	; 2
    15d8:	50 e0       	ldi	r21, 0x00	; 0
    15da:	c4 0e       	add	r12, r20
    15dc:	d5 1e       	adc	r13, r21
    15de:	ae 01       	movw	r20, r28
    15e0:	4f 5f       	subi	r20, 0xFF	; 255
    15e2:	5f 4f       	sbci	r21, 0xFF	; 255
    15e4:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <__ultoa_invert>
    15e8:	e8 2e       	mov	r14, r24
    15ea:	58 89       	ldd	r21, Y+16	; 0x10
    15ec:	e5 1a       	sub	r14, r21
    15ee:	8f e7       	ldi	r24, 0x7F	; 127
    15f0:	f8 2e       	mov	r15, r24
    15f2:	f1 22       	and	r15, r17
    15f4:	f6 fe       	sbrs	r15, 6
    15f6:	0b c0       	rjmp	.+22     	; 0x160e <vfprintf+0x61a>
    15f8:	8e ef       	ldi	r24, 0xFE	; 254
    15fa:	f8 22       	and	r15, r24
    15fc:	e9 14       	cp	r14, r9
    15fe:	38 f4       	brcc	.+14     	; 0x160e <vfprintf+0x61a>
    1600:	f4 fe       	sbrs	r15, 4
    1602:	07 c0       	rjmp	.+14     	; 0x1612 <vfprintf+0x61e>
    1604:	f2 fc       	sbrc	r15, 2
    1606:	05 c0       	rjmp	.+10     	; 0x1612 <vfprintf+0x61e>
    1608:	9f ee       	ldi	r25, 0xEF	; 239
    160a:	f9 22       	and	r15, r25
    160c:	02 c0       	rjmp	.+4      	; 0x1612 <vfprintf+0x61e>
    160e:	1e 2d       	mov	r17, r14
    1610:	01 c0       	rjmp	.+2      	; 0x1614 <vfprintf+0x620>
    1612:	19 2d       	mov	r17, r9
    1614:	f4 fe       	sbrs	r15, 4
    1616:	0d c0       	rjmp	.+26     	; 0x1632 <vfprintf+0x63e>
    1618:	fe 01       	movw	r30, r28
    161a:	ee 0d       	add	r30, r14
    161c:	f1 1d       	adc	r31, r1
    161e:	80 81       	ld	r24, Z
    1620:	80 33       	cpi	r24, 0x30	; 48
    1622:	19 f4       	brne	.+6      	; 0x162a <vfprintf+0x636>
    1624:	e9 ee       	ldi	r30, 0xE9	; 233
    1626:	fe 22       	and	r15, r30
    1628:	08 c0       	rjmp	.+16     	; 0x163a <vfprintf+0x646>
    162a:	1f 5f       	subi	r17, 0xFF	; 255
    162c:	f2 fe       	sbrs	r15, 2
    162e:	05 c0       	rjmp	.+10     	; 0x163a <vfprintf+0x646>
    1630:	03 c0       	rjmp	.+6      	; 0x1638 <vfprintf+0x644>
    1632:	8f 2d       	mov	r24, r15
    1634:	86 78       	andi	r24, 0x86	; 134
    1636:	09 f0       	breq	.+2      	; 0x163a <vfprintf+0x646>
    1638:	1f 5f       	subi	r17, 0xFF	; 255
    163a:	0f 2d       	mov	r16, r15
    163c:	f3 fc       	sbrc	r15, 3
    163e:	14 c0       	rjmp	.+40     	; 0x1668 <vfprintf+0x674>
    1640:	f0 fe       	sbrs	r15, 0
    1642:	0f c0       	rjmp	.+30     	; 0x1662 <vfprintf+0x66e>
    1644:	18 15       	cp	r17, r8
    1646:	10 f0       	brcs	.+4      	; 0x164c <vfprintf+0x658>
    1648:	9e 2c       	mov	r9, r14
    164a:	0b c0       	rjmp	.+22     	; 0x1662 <vfprintf+0x66e>
    164c:	9e 2c       	mov	r9, r14
    164e:	98 0c       	add	r9, r8
    1650:	91 1a       	sub	r9, r17
    1652:	18 2d       	mov	r17, r8
    1654:	06 c0       	rjmp	.+12     	; 0x1662 <vfprintf+0x66e>
    1656:	80 e2       	ldi	r24, 0x20	; 32
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	b3 01       	movw	r22, r6
    165c:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1660:	1f 5f       	subi	r17, 0xFF	; 255
    1662:	18 15       	cp	r17, r8
    1664:	c0 f3       	brcs	.-16     	; 0x1656 <vfprintf+0x662>
    1666:	04 c0       	rjmp	.+8      	; 0x1670 <vfprintf+0x67c>
    1668:	18 15       	cp	r17, r8
    166a:	10 f4       	brcc	.+4      	; 0x1670 <vfprintf+0x67c>
    166c:	81 1a       	sub	r8, r17
    166e:	01 c0       	rjmp	.+2      	; 0x1672 <vfprintf+0x67e>
    1670:	88 24       	eor	r8, r8
    1672:	04 ff       	sbrs	r16, 4
    1674:	0f c0       	rjmp	.+30     	; 0x1694 <vfprintf+0x6a0>
    1676:	80 e3       	ldi	r24, 0x30	; 48
    1678:	90 e0       	ldi	r25, 0x00	; 0
    167a:	b3 01       	movw	r22, r6
    167c:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1680:	02 ff       	sbrs	r16, 2
    1682:	1d c0       	rjmp	.+58     	; 0x16be <vfprintf+0x6ca>
    1684:	01 fd       	sbrc	r16, 1
    1686:	03 c0       	rjmp	.+6      	; 0x168e <vfprintf+0x69a>
    1688:	88 e7       	ldi	r24, 0x78	; 120
    168a:	90 e0       	ldi	r25, 0x00	; 0
    168c:	0e c0       	rjmp	.+28     	; 0x16aa <vfprintf+0x6b6>
    168e:	88 e5       	ldi	r24, 0x58	; 88
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	0b c0       	rjmp	.+22     	; 0x16aa <vfprintf+0x6b6>
    1694:	80 2f       	mov	r24, r16
    1696:	86 78       	andi	r24, 0x86	; 134
    1698:	91 f0       	breq	.+36     	; 0x16be <vfprintf+0x6ca>
    169a:	01 ff       	sbrs	r16, 1
    169c:	02 c0       	rjmp	.+4      	; 0x16a2 <vfprintf+0x6ae>
    169e:	8b e2       	ldi	r24, 0x2B	; 43
    16a0:	01 c0       	rjmp	.+2      	; 0x16a4 <vfprintf+0x6b0>
    16a2:	80 e2       	ldi	r24, 0x20	; 32
    16a4:	f7 fc       	sbrc	r15, 7
    16a6:	8d e2       	ldi	r24, 0x2D	; 45
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	b3 01       	movw	r22, r6
    16ac:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    16b0:	06 c0       	rjmp	.+12     	; 0x16be <vfprintf+0x6ca>
    16b2:	80 e3       	ldi	r24, 0x30	; 48
    16b4:	90 e0       	ldi	r25, 0x00	; 0
    16b6:	b3 01       	movw	r22, r6
    16b8:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    16bc:	9a 94       	dec	r9
    16be:	e9 14       	cp	r14, r9
    16c0:	c0 f3       	brcs	.-16     	; 0x16b2 <vfprintf+0x6be>
    16c2:	ea 94       	dec	r14
    16c4:	e1 e0       	ldi	r30, 0x01	; 1
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	ec 0f       	add	r30, r28
    16ca:	fd 1f       	adc	r31, r29
    16cc:	ee 0d       	add	r30, r14
    16ce:	f1 1d       	adc	r31, r1
    16d0:	80 81       	ld	r24, Z
    16d2:	90 e0       	ldi	r25, 0x00	; 0
    16d4:	b3 01       	movw	r22, r6
    16d6:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    16da:	ee 20       	and	r14, r14
    16dc:	91 f7       	brne	.-28     	; 0x16c2 <vfprintf+0x6ce>
    16de:	06 c0       	rjmp	.+12     	; 0x16ec <vfprintf+0x6f8>
    16e0:	80 e2       	ldi	r24, 0x20	; 32
    16e2:	90 e0       	ldi	r25, 0x00	; 0
    16e4:	b3 01       	movw	r22, r6
    16e6:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    16ea:	8a 94       	dec	r8
    16ec:	88 20       	and	r8, r8
    16ee:	c1 f7       	brne	.-16     	; 0x16e0 <vfprintf+0x6ec>
    16f0:	99 cc       	rjmp	.-1742   	; 0x1024 <vfprintf+0x30>
    16f2:	f3 01       	movw	r30, r6
    16f4:	66 81       	ldd	r22, Z+6	; 0x06
    16f6:	77 81       	ldd	r23, Z+7	; 0x07
    16f8:	cb 01       	movw	r24, r22
    16fa:	61 96       	adiw	r28, 0x11	; 17
    16fc:	e2 e1       	ldi	r30, 0x12	; 18
    16fe:	0c 94 c4 0b 	jmp	0x1788	; 0x1788 <__epilogue_restores__>

00001702 <__udivmodhi4>:
    1702:	aa 1b       	sub	r26, r26
    1704:	bb 1b       	sub	r27, r27
    1706:	51 e1       	ldi	r21, 0x11	; 17
    1708:	07 c0       	rjmp	.+14     	; 0x1718 <__udivmodhi4_ep>

0000170a <__udivmodhi4_loop>:
    170a:	aa 1f       	adc	r26, r26
    170c:	bb 1f       	adc	r27, r27
    170e:	a6 17       	cp	r26, r22
    1710:	b7 07       	cpc	r27, r23
    1712:	10 f0       	brcs	.+4      	; 0x1718 <__udivmodhi4_ep>
    1714:	a6 1b       	sub	r26, r22
    1716:	b7 0b       	sbc	r27, r23

00001718 <__udivmodhi4_ep>:
    1718:	88 1f       	adc	r24, r24
    171a:	99 1f       	adc	r25, r25
    171c:	5a 95       	dec	r21
    171e:	a9 f7       	brne	.-22     	; 0x170a <__udivmodhi4_loop>
    1720:	80 95       	com	r24
    1722:	90 95       	com	r25
    1724:	bc 01       	movw	r22, r24
    1726:	cd 01       	movw	r24, r26
    1728:	08 95       	ret

0000172a <__divmodhi4>:
    172a:	97 fb       	bst	r25, 7
    172c:	09 2e       	mov	r0, r25
    172e:	07 26       	eor	r0, r23
    1730:	0a d0       	rcall	.+20     	; 0x1746 <__divmodhi4_neg1>
    1732:	77 fd       	sbrc	r23, 7
    1734:	04 d0       	rcall	.+8      	; 0x173e <__divmodhi4_neg2>
    1736:	e5 df       	rcall	.-54     	; 0x1702 <__udivmodhi4>
    1738:	06 d0       	rcall	.+12     	; 0x1746 <__divmodhi4_neg1>
    173a:	00 20       	and	r0, r0
    173c:	1a f4       	brpl	.+6      	; 0x1744 <__divmodhi4_exit>

0000173e <__divmodhi4_neg2>:
    173e:	70 95       	com	r23
    1740:	61 95       	neg	r22
    1742:	7f 4f       	sbci	r23, 0xFF	; 255

00001744 <__divmodhi4_exit>:
    1744:	08 95       	ret

00001746 <__divmodhi4_neg1>:
    1746:	f6 f7       	brtc	.-4      	; 0x1744 <__divmodhi4_exit>
    1748:	90 95       	com	r25
    174a:	81 95       	neg	r24
    174c:	9f 4f       	sbci	r25, 0xFF	; 255
    174e:	08 95       	ret

00001750 <__prologue_saves__>:
    1750:	2f 92       	push	r2
    1752:	3f 92       	push	r3
    1754:	4f 92       	push	r4
    1756:	5f 92       	push	r5
    1758:	6f 92       	push	r6
    175a:	7f 92       	push	r7
    175c:	8f 92       	push	r8
    175e:	9f 92       	push	r9
    1760:	af 92       	push	r10
    1762:	bf 92       	push	r11
    1764:	cf 92       	push	r12
    1766:	df 92       	push	r13
    1768:	ef 92       	push	r14
    176a:	ff 92       	push	r15
    176c:	0f 93       	push	r16
    176e:	1f 93       	push	r17
    1770:	cf 93       	push	r28
    1772:	df 93       	push	r29
    1774:	cd b7       	in	r28, 0x3d	; 61
    1776:	de b7       	in	r29, 0x3e	; 62
    1778:	ca 1b       	sub	r28, r26
    177a:	db 0b       	sbc	r29, r27
    177c:	0f b6       	in	r0, 0x3f	; 63
    177e:	f8 94       	cli
    1780:	de bf       	out	0x3e, r29	; 62
    1782:	0f be       	out	0x3f, r0	; 63
    1784:	cd bf       	out	0x3d, r28	; 61
    1786:	09 94       	ijmp

00001788 <__epilogue_restores__>:
    1788:	2a 88       	ldd	r2, Y+18	; 0x12
    178a:	39 88       	ldd	r3, Y+17	; 0x11
    178c:	48 88       	ldd	r4, Y+16	; 0x10
    178e:	5f 84       	ldd	r5, Y+15	; 0x0f
    1790:	6e 84       	ldd	r6, Y+14	; 0x0e
    1792:	7d 84       	ldd	r7, Y+13	; 0x0d
    1794:	8c 84       	ldd	r8, Y+12	; 0x0c
    1796:	9b 84       	ldd	r9, Y+11	; 0x0b
    1798:	aa 84       	ldd	r10, Y+10	; 0x0a
    179a:	b9 84       	ldd	r11, Y+9	; 0x09
    179c:	c8 84       	ldd	r12, Y+8	; 0x08
    179e:	df 80       	ldd	r13, Y+7	; 0x07
    17a0:	ee 80       	ldd	r14, Y+6	; 0x06
    17a2:	fd 80       	ldd	r15, Y+5	; 0x05
    17a4:	0c 81       	ldd	r16, Y+4	; 0x04
    17a6:	1b 81       	ldd	r17, Y+3	; 0x03
    17a8:	aa 81       	ldd	r26, Y+2	; 0x02
    17aa:	b9 81       	ldd	r27, Y+1	; 0x01
    17ac:	ce 0f       	add	r28, r30
    17ae:	d1 1d       	adc	r29, r1
    17b0:	0f b6       	in	r0, 0x3f	; 63
    17b2:	f8 94       	cli
    17b4:	de bf       	out	0x3e, r29	; 62
    17b6:	0f be       	out	0x3f, r0	; 63
    17b8:	cd bf       	out	0x3d, r28	; 61
    17ba:	ed 01       	movw	r28, r26
    17bc:	08 95       	ret

000017be <__ftoa_engine>:
    17be:	28 30       	cpi	r18, 0x08	; 8
    17c0:	08 f0       	brcs	.+2      	; 0x17c4 <__ftoa_engine+0x6>
    17c2:	27 e0       	ldi	r18, 0x07	; 7
    17c4:	33 27       	eor	r19, r19
    17c6:	da 01       	movw	r26, r20
    17c8:	99 0f       	add	r25, r25
    17ca:	31 1d       	adc	r19, r1
    17cc:	87 fd       	sbrc	r24, 7
    17ce:	91 60       	ori	r25, 0x01	; 1
    17d0:	00 96       	adiw	r24, 0x00	; 0
    17d2:	61 05       	cpc	r22, r1
    17d4:	71 05       	cpc	r23, r1
    17d6:	39 f4       	brne	.+14     	; 0x17e6 <__ftoa_engine+0x28>
    17d8:	32 60       	ori	r19, 0x02	; 2
    17da:	2e 5f       	subi	r18, 0xFE	; 254
    17dc:	3d 93       	st	X+, r19
    17de:	30 e3       	ldi	r19, 0x30	; 48
    17e0:	2a 95       	dec	r18
    17e2:	e1 f7       	brne	.-8      	; 0x17dc <__ftoa_engine+0x1e>
    17e4:	08 95       	ret
    17e6:	9f 3f       	cpi	r25, 0xFF	; 255
    17e8:	30 f0       	brcs	.+12     	; 0x17f6 <__ftoa_engine+0x38>
    17ea:	80 38       	cpi	r24, 0x80	; 128
    17ec:	71 05       	cpc	r23, r1
    17ee:	61 05       	cpc	r22, r1
    17f0:	09 f0       	breq	.+2      	; 0x17f4 <__ftoa_engine+0x36>
    17f2:	3c 5f       	subi	r19, 0xFC	; 252
    17f4:	3c 5f       	subi	r19, 0xFC	; 252
    17f6:	3d 93       	st	X+, r19
    17f8:	91 30       	cpi	r25, 0x01	; 1
    17fa:	08 f0       	brcs	.+2      	; 0x17fe <__ftoa_engine+0x40>
    17fc:	80 68       	ori	r24, 0x80	; 128
    17fe:	91 1d       	adc	r25, r1
    1800:	df 93       	push	r29
    1802:	cf 93       	push	r28
    1804:	1f 93       	push	r17
    1806:	0f 93       	push	r16
    1808:	ff 92       	push	r15
    180a:	ef 92       	push	r14
    180c:	19 2f       	mov	r17, r25
    180e:	98 7f       	andi	r25, 0xF8	; 248
    1810:	96 95       	lsr	r25
    1812:	e9 2f       	mov	r30, r25
    1814:	96 95       	lsr	r25
    1816:	96 95       	lsr	r25
    1818:	e9 0f       	add	r30, r25
    181a:	ff 27       	eor	r31, r31
    181c:	e6 53       	subi	r30, 0x36	; 54
    181e:	ff 4f       	sbci	r31, 0xFF	; 255
    1820:	99 27       	eor	r25, r25
    1822:	33 27       	eor	r19, r19
    1824:	ee 24       	eor	r14, r14
    1826:	ff 24       	eor	r15, r15
    1828:	a7 01       	movw	r20, r14
    182a:	e7 01       	movw	r28, r14
    182c:	05 90       	lpm	r0, Z+
    182e:	08 94       	sec
    1830:	07 94       	ror	r0
    1832:	28 f4       	brcc	.+10     	; 0x183e <__ftoa_engine+0x80>
    1834:	36 0f       	add	r19, r22
    1836:	e7 1e       	adc	r14, r23
    1838:	f8 1e       	adc	r15, r24
    183a:	49 1f       	adc	r20, r25
    183c:	51 1d       	adc	r21, r1
    183e:	66 0f       	add	r22, r22
    1840:	77 1f       	adc	r23, r23
    1842:	88 1f       	adc	r24, r24
    1844:	99 1f       	adc	r25, r25
    1846:	06 94       	lsr	r0
    1848:	a1 f7       	brne	.-24     	; 0x1832 <__ftoa_engine+0x74>
    184a:	05 90       	lpm	r0, Z+
    184c:	07 94       	ror	r0
    184e:	28 f4       	brcc	.+10     	; 0x185a <__ftoa_engine+0x9c>
    1850:	e7 0e       	add	r14, r23
    1852:	f8 1e       	adc	r15, r24
    1854:	49 1f       	adc	r20, r25
    1856:	56 1f       	adc	r21, r22
    1858:	c1 1d       	adc	r28, r1
    185a:	77 0f       	add	r23, r23
    185c:	88 1f       	adc	r24, r24
    185e:	99 1f       	adc	r25, r25
    1860:	66 1f       	adc	r22, r22
    1862:	06 94       	lsr	r0
    1864:	a1 f7       	brne	.-24     	; 0x184e <__ftoa_engine+0x90>
    1866:	05 90       	lpm	r0, Z+
    1868:	07 94       	ror	r0
    186a:	28 f4       	brcc	.+10     	; 0x1876 <__ftoa_engine+0xb8>
    186c:	f8 0e       	add	r15, r24
    186e:	49 1f       	adc	r20, r25
    1870:	56 1f       	adc	r21, r22
    1872:	c7 1f       	adc	r28, r23
    1874:	d1 1d       	adc	r29, r1
    1876:	88 0f       	add	r24, r24
    1878:	99 1f       	adc	r25, r25
    187a:	66 1f       	adc	r22, r22
    187c:	77 1f       	adc	r23, r23
    187e:	06 94       	lsr	r0
    1880:	a1 f7       	brne	.-24     	; 0x186a <__ftoa_engine+0xac>
    1882:	05 90       	lpm	r0, Z+
    1884:	07 94       	ror	r0
    1886:	20 f4       	brcc	.+8      	; 0x1890 <__ftoa_engine+0xd2>
    1888:	49 0f       	add	r20, r25
    188a:	56 1f       	adc	r21, r22
    188c:	c7 1f       	adc	r28, r23
    188e:	d8 1f       	adc	r29, r24
    1890:	99 0f       	add	r25, r25
    1892:	66 1f       	adc	r22, r22
    1894:	77 1f       	adc	r23, r23
    1896:	88 1f       	adc	r24, r24
    1898:	06 94       	lsr	r0
    189a:	a9 f7       	brne	.-22     	; 0x1886 <__ftoa_engine+0xc8>
    189c:	84 91       	lpm	r24, Z+
    189e:	10 95       	com	r17
    18a0:	17 70       	andi	r17, 0x07	; 7
    18a2:	41 f0       	breq	.+16     	; 0x18b4 <__ftoa_engine+0xf6>
    18a4:	d6 95       	lsr	r29
    18a6:	c7 95       	ror	r28
    18a8:	57 95       	ror	r21
    18aa:	47 95       	ror	r20
    18ac:	f7 94       	ror	r15
    18ae:	e7 94       	ror	r14
    18b0:	1a 95       	dec	r17
    18b2:	c1 f7       	brne	.-16     	; 0x18a4 <__ftoa_engine+0xe6>
    18b4:	e0 e7       	ldi	r30, 0x70	; 112
    18b6:	f0 e0       	ldi	r31, 0x00	; 0
    18b8:	68 94       	set
    18ba:	15 90       	lpm	r1, Z+
    18bc:	15 91       	lpm	r17, Z+
    18be:	35 91       	lpm	r19, Z+
    18c0:	65 91       	lpm	r22, Z+
    18c2:	95 91       	lpm	r25, Z+
    18c4:	05 90       	lpm	r0, Z+
    18c6:	7f e2       	ldi	r23, 0x2F	; 47
    18c8:	73 95       	inc	r23
    18ca:	e1 18       	sub	r14, r1
    18cc:	f1 0a       	sbc	r15, r17
    18ce:	43 0b       	sbc	r20, r19
    18d0:	56 0b       	sbc	r21, r22
    18d2:	c9 0b       	sbc	r28, r25
    18d4:	d0 09       	sbc	r29, r0
    18d6:	c0 f7       	brcc	.-16     	; 0x18c8 <__ftoa_engine+0x10a>
    18d8:	e1 0c       	add	r14, r1
    18da:	f1 1e       	adc	r15, r17
    18dc:	43 1f       	adc	r20, r19
    18de:	56 1f       	adc	r21, r22
    18e0:	c9 1f       	adc	r28, r25
    18e2:	d0 1d       	adc	r29, r0
    18e4:	7e f4       	brtc	.+30     	; 0x1904 <__ftoa_engine+0x146>
    18e6:	70 33       	cpi	r23, 0x30	; 48
    18e8:	11 f4       	brne	.+4      	; 0x18ee <__ftoa_engine+0x130>
    18ea:	8a 95       	dec	r24
    18ec:	e6 cf       	rjmp	.-52     	; 0x18ba <__ftoa_engine+0xfc>
    18ee:	e8 94       	clt
    18f0:	01 50       	subi	r16, 0x01	; 1
    18f2:	30 f0       	brcs	.+12     	; 0x1900 <__ftoa_engine+0x142>
    18f4:	08 0f       	add	r16, r24
    18f6:	0a f4       	brpl	.+2      	; 0x18fa <__ftoa_engine+0x13c>
    18f8:	00 27       	eor	r16, r16
    18fa:	02 17       	cp	r16, r18
    18fc:	08 f4       	brcc	.+2      	; 0x1900 <__ftoa_engine+0x142>
    18fe:	20 2f       	mov	r18, r16
    1900:	23 95       	inc	r18
    1902:	02 2f       	mov	r16, r18
    1904:	7a 33       	cpi	r23, 0x3A	; 58
    1906:	28 f0       	brcs	.+10     	; 0x1912 <__ftoa_engine+0x154>
    1908:	79 e3       	ldi	r23, 0x39	; 57
    190a:	7d 93       	st	X+, r23
    190c:	2a 95       	dec	r18
    190e:	e9 f7       	brne	.-6      	; 0x190a <__ftoa_engine+0x14c>
    1910:	10 c0       	rjmp	.+32     	; 0x1932 <__ftoa_engine+0x174>
    1912:	7d 93       	st	X+, r23
    1914:	2a 95       	dec	r18
    1916:	89 f6       	brne	.-94     	; 0x18ba <__ftoa_engine+0xfc>
    1918:	06 94       	lsr	r0
    191a:	97 95       	ror	r25
    191c:	67 95       	ror	r22
    191e:	37 95       	ror	r19
    1920:	17 95       	ror	r17
    1922:	17 94       	ror	r1
    1924:	e1 18       	sub	r14, r1
    1926:	f1 0a       	sbc	r15, r17
    1928:	43 0b       	sbc	r20, r19
    192a:	56 0b       	sbc	r21, r22
    192c:	c9 0b       	sbc	r28, r25
    192e:	d0 09       	sbc	r29, r0
    1930:	98 f0       	brcs	.+38     	; 0x1958 <__ftoa_engine+0x19a>
    1932:	23 95       	inc	r18
    1934:	7e 91       	ld	r23, -X
    1936:	73 95       	inc	r23
    1938:	7a 33       	cpi	r23, 0x3A	; 58
    193a:	08 f0       	brcs	.+2      	; 0x193e <__ftoa_engine+0x180>
    193c:	70 e3       	ldi	r23, 0x30	; 48
    193e:	7c 93       	st	X, r23
    1940:	20 13       	cpse	r18, r16
    1942:	b8 f7       	brcc	.-18     	; 0x1932 <__ftoa_engine+0x174>
    1944:	7e 91       	ld	r23, -X
    1946:	70 61       	ori	r23, 0x10	; 16
    1948:	7d 93       	st	X+, r23
    194a:	30 f0       	brcs	.+12     	; 0x1958 <__ftoa_engine+0x19a>
    194c:	83 95       	inc	r24
    194e:	71 e3       	ldi	r23, 0x31	; 49
    1950:	7d 93       	st	X+, r23
    1952:	70 e3       	ldi	r23, 0x30	; 48
    1954:	2a 95       	dec	r18
    1956:	e1 f7       	brne	.-8      	; 0x1950 <__ftoa_engine+0x192>
    1958:	11 24       	eor	r1, r1
    195a:	ef 90       	pop	r14
    195c:	ff 90       	pop	r15
    195e:	0f 91       	pop	r16
    1960:	1f 91       	pop	r17
    1962:	cf 91       	pop	r28
    1964:	df 91       	pop	r29
    1966:	99 27       	eor	r25, r25
    1968:	87 fd       	sbrc	r24, 7
    196a:	90 95       	com	r25
    196c:	08 95       	ret

0000196e <strnlen_P>:
    196e:	fc 01       	movw	r30, r24
    1970:	05 90       	lpm	r0, Z+
    1972:	61 50       	subi	r22, 0x01	; 1
    1974:	70 40       	sbci	r23, 0x00	; 0
    1976:	01 10       	cpse	r0, r1
    1978:	d8 f7       	brcc	.-10     	; 0x1970 <strnlen_P+0x2>
    197a:	80 95       	com	r24
    197c:	90 95       	com	r25
    197e:	8e 0f       	add	r24, r30
    1980:	9f 1f       	adc	r25, r31
    1982:	08 95       	ret

00001984 <strnlen>:
    1984:	fc 01       	movw	r30, r24
    1986:	61 50       	subi	r22, 0x01	; 1
    1988:	70 40       	sbci	r23, 0x00	; 0
    198a:	01 90       	ld	r0, Z+
    198c:	01 10       	cpse	r0, r1
    198e:	d8 f7       	brcc	.-10     	; 0x1986 <strnlen+0x2>
    1990:	80 95       	com	r24
    1992:	90 95       	com	r25
    1994:	8e 0f       	add	r24, r30
    1996:	9f 1f       	adc	r25, r31
    1998:	08 95       	ret

0000199a <fdevopen>:
    199a:	0f 93       	push	r16
    199c:	1f 93       	push	r17
    199e:	cf 93       	push	r28
    19a0:	df 93       	push	r29
    19a2:	8c 01       	movw	r16, r24
    19a4:	eb 01       	movw	r28, r22
    19a6:	00 97       	sbiw	r24, 0x00	; 0
    19a8:	31 f4       	brne	.+12     	; 0x19b6 <fdevopen+0x1c>
    19aa:	61 15       	cp	r22, r1
    19ac:	71 05       	cpc	r23, r1
    19ae:	19 f4       	brne	.+6      	; 0x19b6 <fdevopen+0x1c>
    19b0:	20 e0       	ldi	r18, 0x00	; 0
    19b2:	30 e0       	ldi	r19, 0x00	; 0
    19b4:	38 c0       	rjmp	.+112    	; 0x1a26 <fdevopen+0x8c>
    19b6:	81 e0       	ldi	r24, 0x01	; 1
    19b8:	90 e0       	ldi	r25, 0x00	; 0
    19ba:	6e e0       	ldi	r22, 0x0E	; 14
    19bc:	70 e0       	ldi	r23, 0x00	; 0
    19be:	0e 94 f4 0d 	call	0x1be8	; 0x1be8 <calloc>
    19c2:	fc 01       	movw	r30, r24
    19c4:	9c 01       	movw	r18, r24
    19c6:	00 97       	sbiw	r24, 0x00	; 0
    19c8:	71 f1       	breq	.+92     	; 0x1a26 <fdevopen+0x8c>
    19ca:	80 e8       	ldi	r24, 0x80	; 128
    19cc:	83 83       	std	Z+3, r24	; 0x03
    19ce:	20 97       	sbiw	r28, 0x00	; 0
    19d0:	71 f0       	breq	.+28     	; 0x19ee <fdevopen+0x54>
    19d2:	d3 87       	std	Z+11, r29	; 0x0b
    19d4:	c2 87       	std	Z+10, r28	; 0x0a
    19d6:	81 e8       	ldi	r24, 0x81	; 129
    19d8:	83 83       	std	Z+3, r24	; 0x03
    19da:	80 91 1a 02 	lds	r24, 0x021A
    19de:	90 91 1b 02 	lds	r25, 0x021B
    19e2:	89 2b       	or	r24, r25
    19e4:	21 f4       	brne	.+8      	; 0x19ee <fdevopen+0x54>
    19e6:	f0 93 1b 02 	sts	0x021B, r31
    19ea:	e0 93 1a 02 	sts	0x021A, r30
    19ee:	01 15       	cp	r16, r1
    19f0:	11 05       	cpc	r17, r1
    19f2:	c9 f0       	breq	.+50     	; 0x1a26 <fdevopen+0x8c>
    19f4:	11 87       	std	Z+9, r17	; 0x09
    19f6:	00 87       	std	Z+8, r16	; 0x08
    19f8:	83 81       	ldd	r24, Z+3	; 0x03
    19fa:	82 60       	ori	r24, 0x02	; 2
    19fc:	83 83       	std	Z+3, r24	; 0x03
    19fe:	80 91 1c 02 	lds	r24, 0x021C
    1a02:	90 91 1d 02 	lds	r25, 0x021D
    1a06:	89 2b       	or	r24, r25
    1a08:	71 f4       	brne	.+28     	; 0x1a26 <fdevopen+0x8c>
    1a0a:	f0 93 1d 02 	sts	0x021D, r31
    1a0e:	e0 93 1c 02 	sts	0x021C, r30
    1a12:	80 91 1e 02 	lds	r24, 0x021E
    1a16:	90 91 1f 02 	lds	r25, 0x021F
    1a1a:	89 2b       	or	r24, r25
    1a1c:	21 f4       	brne	.+8      	; 0x1a26 <fdevopen+0x8c>
    1a1e:	f0 93 1f 02 	sts	0x021F, r31
    1a22:	e0 93 1e 02 	sts	0x021E, r30
    1a26:	c9 01       	movw	r24, r18
    1a28:	df 91       	pop	r29
    1a2a:	cf 91       	pop	r28
    1a2c:	1f 91       	pop	r17
    1a2e:	0f 91       	pop	r16
    1a30:	08 95       	ret

00001a32 <fputc>:
    1a32:	0f 93       	push	r16
    1a34:	1f 93       	push	r17
    1a36:	cf 93       	push	r28
    1a38:	df 93       	push	r29
    1a3a:	8c 01       	movw	r16, r24
    1a3c:	eb 01       	movw	r28, r22
    1a3e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a40:	81 ff       	sbrs	r24, 1
    1a42:	1b c0       	rjmp	.+54     	; 0x1a7a <fputc+0x48>
    1a44:	82 ff       	sbrs	r24, 2
    1a46:	0d c0       	rjmp	.+26     	; 0x1a62 <fputc+0x30>
    1a48:	2e 81       	ldd	r18, Y+6	; 0x06
    1a4a:	3f 81       	ldd	r19, Y+7	; 0x07
    1a4c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a4e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a50:	28 17       	cp	r18, r24
    1a52:	39 07       	cpc	r19, r25
    1a54:	64 f4       	brge	.+24     	; 0x1a6e <fputc+0x3c>
    1a56:	e8 81       	ld	r30, Y
    1a58:	f9 81       	ldd	r31, Y+1	; 0x01
    1a5a:	01 93       	st	Z+, r16
    1a5c:	f9 83       	std	Y+1, r31	; 0x01
    1a5e:	e8 83       	st	Y, r30
    1a60:	06 c0       	rjmp	.+12     	; 0x1a6e <fputc+0x3c>
    1a62:	e8 85       	ldd	r30, Y+8	; 0x08
    1a64:	f9 85       	ldd	r31, Y+9	; 0x09
    1a66:	80 2f       	mov	r24, r16
    1a68:	09 95       	icall
    1a6a:	89 2b       	or	r24, r25
    1a6c:	31 f4       	brne	.+12     	; 0x1a7a <fputc+0x48>
    1a6e:	8e 81       	ldd	r24, Y+6	; 0x06
    1a70:	9f 81       	ldd	r25, Y+7	; 0x07
    1a72:	01 96       	adiw	r24, 0x01	; 1
    1a74:	9f 83       	std	Y+7, r25	; 0x07
    1a76:	8e 83       	std	Y+6, r24	; 0x06
    1a78:	02 c0       	rjmp	.+4      	; 0x1a7e <fputc+0x4c>
    1a7a:	0f ef       	ldi	r16, 0xFF	; 255
    1a7c:	1f ef       	ldi	r17, 0xFF	; 255
    1a7e:	c8 01       	movw	r24, r16
    1a80:	df 91       	pop	r29
    1a82:	cf 91       	pop	r28
    1a84:	1f 91       	pop	r17
    1a86:	0f 91       	pop	r16
    1a88:	08 95       	ret

00001a8a <printf>:
    1a8a:	a0 e0       	ldi	r26, 0x00	; 0
    1a8c:	b0 e0       	ldi	r27, 0x00	; 0
    1a8e:	eb e4       	ldi	r30, 0x4B	; 75
    1a90:	fd e0       	ldi	r31, 0x0D	; 13
    1a92:	0c 94 b8 0b 	jmp	0x1770	; 0x1770 <__prologue_saves__+0x20>
    1a96:	fe 01       	movw	r30, r28
    1a98:	35 96       	adiw	r30, 0x05	; 5
    1a9a:	61 91       	ld	r22, Z+
    1a9c:	71 91       	ld	r23, Z+
    1a9e:	80 91 1c 02 	lds	r24, 0x021C
    1aa2:	90 91 1d 02 	lds	r25, 0x021D
    1aa6:	af 01       	movw	r20, r30
    1aa8:	0e 94 fa 07 	call	0xff4	; 0xff4 <vfprintf>
    1aac:	20 96       	adiw	r28, 0x00	; 0
    1aae:	e2 e0       	ldi	r30, 0x02	; 2
    1ab0:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <__epilogue_restores__+0x20>

00001ab4 <putchar>:
    1ab4:	60 91 1c 02 	lds	r22, 0x021C
    1ab8:	70 91 1d 02 	lds	r23, 0x021D
    1abc:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fputc>
    1ac0:	08 95       	ret

00001ac2 <puts>:
    1ac2:	0f 93       	push	r16
    1ac4:	1f 93       	push	r17
    1ac6:	cf 93       	push	r28
    1ac8:	df 93       	push	r29
    1aca:	8c 01       	movw	r16, r24
    1acc:	e0 91 1c 02 	lds	r30, 0x021C
    1ad0:	f0 91 1d 02 	lds	r31, 0x021D
    1ad4:	83 81       	ldd	r24, Z+3	; 0x03
    1ad6:	81 ff       	sbrs	r24, 1
    1ad8:	21 c0       	rjmp	.+66     	; 0x1b1c <puts+0x5a>
    1ada:	c0 e0       	ldi	r28, 0x00	; 0
    1adc:	d0 e0       	ldi	r29, 0x00	; 0
    1ade:	0d c0       	rjmp	.+26     	; 0x1afa <puts+0x38>
    1ae0:	e0 91 1c 02 	lds	r30, 0x021C
    1ae4:	f0 91 1d 02 	lds	r31, 0x021D
    1ae8:	20 85       	ldd	r18, Z+8	; 0x08
    1aea:	31 85       	ldd	r19, Z+9	; 0x09
    1aec:	bf 01       	movw	r22, r30
    1aee:	f9 01       	movw	r30, r18
    1af0:	09 95       	icall
    1af2:	89 2b       	or	r24, r25
    1af4:	11 f0       	breq	.+4      	; 0x1afa <puts+0x38>
    1af6:	cf ef       	ldi	r28, 0xFF	; 255
    1af8:	df ef       	ldi	r29, 0xFF	; 255
    1afa:	f8 01       	movw	r30, r16
    1afc:	81 91       	ld	r24, Z+
    1afe:	8f 01       	movw	r16, r30
    1b00:	88 23       	and	r24, r24
    1b02:	71 f7       	brne	.-36     	; 0x1ae0 <puts+0x1e>
    1b04:	e0 91 1c 02 	lds	r30, 0x021C
    1b08:	f0 91 1d 02 	lds	r31, 0x021D
    1b0c:	20 85       	ldd	r18, Z+8	; 0x08
    1b0e:	31 85       	ldd	r19, Z+9	; 0x09
    1b10:	8a e0       	ldi	r24, 0x0A	; 10
    1b12:	bf 01       	movw	r22, r30
    1b14:	f9 01       	movw	r30, r18
    1b16:	09 95       	icall
    1b18:	89 2b       	or	r24, r25
    1b1a:	11 f0       	breq	.+4      	; 0x1b20 <puts+0x5e>
    1b1c:	cf ef       	ldi	r28, 0xFF	; 255
    1b1e:	df ef       	ldi	r29, 0xFF	; 255
    1b20:	ce 01       	movw	r24, r28
    1b22:	df 91       	pop	r29
    1b24:	cf 91       	pop	r28
    1b26:	1f 91       	pop	r17
    1b28:	0f 91       	pop	r16
    1b2a:	08 95       	ret

00001b2c <__ultoa_invert>:
    1b2c:	fa 01       	movw	r30, r20
    1b2e:	aa 27       	eor	r26, r26
    1b30:	28 30       	cpi	r18, 0x08	; 8
    1b32:	51 f1       	breq	.+84     	; 0x1b88 <__ultoa_invert+0x5c>
    1b34:	20 31       	cpi	r18, 0x10	; 16
    1b36:	81 f1       	breq	.+96     	; 0x1b98 <__ultoa_invert+0x6c>
    1b38:	e8 94       	clt
    1b3a:	6f 93       	push	r22
    1b3c:	6e 7f       	andi	r22, 0xFE	; 254
    1b3e:	6e 5f       	subi	r22, 0xFE	; 254
    1b40:	7f 4f       	sbci	r23, 0xFF	; 255
    1b42:	8f 4f       	sbci	r24, 0xFF	; 255
    1b44:	9f 4f       	sbci	r25, 0xFF	; 255
    1b46:	af 4f       	sbci	r26, 0xFF	; 255
    1b48:	b1 e0       	ldi	r27, 0x01	; 1
    1b4a:	3e d0       	rcall	.+124    	; 0x1bc8 <__ultoa_invert+0x9c>
    1b4c:	b4 e0       	ldi	r27, 0x04	; 4
    1b4e:	3c d0       	rcall	.+120    	; 0x1bc8 <__ultoa_invert+0x9c>
    1b50:	67 0f       	add	r22, r23
    1b52:	78 1f       	adc	r23, r24
    1b54:	89 1f       	adc	r24, r25
    1b56:	9a 1f       	adc	r25, r26
    1b58:	a1 1d       	adc	r26, r1
    1b5a:	68 0f       	add	r22, r24
    1b5c:	79 1f       	adc	r23, r25
    1b5e:	8a 1f       	adc	r24, r26
    1b60:	91 1d       	adc	r25, r1
    1b62:	a1 1d       	adc	r26, r1
    1b64:	6a 0f       	add	r22, r26
    1b66:	71 1d       	adc	r23, r1
    1b68:	81 1d       	adc	r24, r1
    1b6a:	91 1d       	adc	r25, r1
    1b6c:	a1 1d       	adc	r26, r1
    1b6e:	20 d0       	rcall	.+64     	; 0x1bb0 <__ultoa_invert+0x84>
    1b70:	09 f4       	brne	.+2      	; 0x1b74 <__ultoa_invert+0x48>
    1b72:	68 94       	set
    1b74:	3f 91       	pop	r19
    1b76:	2a e0       	ldi	r18, 0x0A	; 10
    1b78:	26 9f       	mul	r18, r22
    1b7a:	11 24       	eor	r1, r1
    1b7c:	30 19       	sub	r19, r0
    1b7e:	30 5d       	subi	r19, 0xD0	; 208
    1b80:	31 93       	st	Z+, r19
    1b82:	de f6       	brtc	.-74     	; 0x1b3a <__ultoa_invert+0xe>
    1b84:	cf 01       	movw	r24, r30
    1b86:	08 95       	ret
    1b88:	46 2f       	mov	r20, r22
    1b8a:	47 70       	andi	r20, 0x07	; 7
    1b8c:	40 5d       	subi	r20, 0xD0	; 208
    1b8e:	41 93       	st	Z+, r20
    1b90:	b3 e0       	ldi	r27, 0x03	; 3
    1b92:	0f d0       	rcall	.+30     	; 0x1bb2 <__ultoa_invert+0x86>
    1b94:	c9 f7       	brne	.-14     	; 0x1b88 <__ultoa_invert+0x5c>
    1b96:	f6 cf       	rjmp	.-20     	; 0x1b84 <__ultoa_invert+0x58>
    1b98:	46 2f       	mov	r20, r22
    1b9a:	4f 70       	andi	r20, 0x0F	; 15
    1b9c:	40 5d       	subi	r20, 0xD0	; 208
    1b9e:	4a 33       	cpi	r20, 0x3A	; 58
    1ba0:	18 f0       	brcs	.+6      	; 0x1ba8 <__ultoa_invert+0x7c>
    1ba2:	49 5d       	subi	r20, 0xD9	; 217
    1ba4:	31 fd       	sbrc	r19, 1
    1ba6:	40 52       	subi	r20, 0x20	; 32
    1ba8:	41 93       	st	Z+, r20
    1baa:	02 d0       	rcall	.+4      	; 0x1bb0 <__ultoa_invert+0x84>
    1bac:	a9 f7       	brne	.-22     	; 0x1b98 <__ultoa_invert+0x6c>
    1bae:	ea cf       	rjmp	.-44     	; 0x1b84 <__ultoa_invert+0x58>
    1bb0:	b4 e0       	ldi	r27, 0x04	; 4
    1bb2:	a6 95       	lsr	r26
    1bb4:	97 95       	ror	r25
    1bb6:	87 95       	ror	r24
    1bb8:	77 95       	ror	r23
    1bba:	67 95       	ror	r22
    1bbc:	ba 95       	dec	r27
    1bbe:	c9 f7       	brne	.-14     	; 0x1bb2 <__ultoa_invert+0x86>
    1bc0:	00 97       	sbiw	r24, 0x00	; 0
    1bc2:	61 05       	cpc	r22, r1
    1bc4:	71 05       	cpc	r23, r1
    1bc6:	08 95       	ret
    1bc8:	9b 01       	movw	r18, r22
    1bca:	ac 01       	movw	r20, r24
    1bcc:	0a 2e       	mov	r0, r26
    1bce:	06 94       	lsr	r0
    1bd0:	57 95       	ror	r21
    1bd2:	47 95       	ror	r20
    1bd4:	37 95       	ror	r19
    1bd6:	27 95       	ror	r18
    1bd8:	ba 95       	dec	r27
    1bda:	c9 f7       	brne	.-14     	; 0x1bce <__ultoa_invert+0xa2>
    1bdc:	62 0f       	add	r22, r18
    1bde:	73 1f       	adc	r23, r19
    1be0:	84 1f       	adc	r24, r20
    1be2:	95 1f       	adc	r25, r21
    1be4:	a0 1d       	adc	r26, r0
    1be6:	08 95       	ret

00001be8 <calloc>:
    1be8:	0f 93       	push	r16
    1bea:	1f 93       	push	r17
    1bec:	cf 93       	push	r28
    1bee:	df 93       	push	r29
    1bf0:	68 9f       	mul	r22, r24
    1bf2:	80 01       	movw	r16, r0
    1bf4:	69 9f       	mul	r22, r25
    1bf6:	10 0d       	add	r17, r0
    1bf8:	78 9f       	mul	r23, r24
    1bfa:	10 0d       	add	r17, r0
    1bfc:	11 24       	eor	r1, r1
    1bfe:	c8 01       	movw	r24, r16
    1c00:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <malloc>
    1c04:	ec 01       	movw	r28, r24
    1c06:	00 97       	sbiw	r24, 0x00	; 0
    1c08:	29 f0       	breq	.+10     	; 0x1c14 <calloc+0x2c>
    1c0a:	60 e0       	ldi	r22, 0x00	; 0
    1c0c:	70 e0       	ldi	r23, 0x00	; 0
    1c0e:	a8 01       	movw	r20, r16
    1c10:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <memset>
    1c14:	ce 01       	movw	r24, r28
    1c16:	df 91       	pop	r29
    1c18:	cf 91       	pop	r28
    1c1a:	1f 91       	pop	r17
    1c1c:	0f 91       	pop	r16
    1c1e:	08 95       	ret

00001c20 <malloc>:
    1c20:	cf 93       	push	r28
    1c22:	df 93       	push	r29
    1c24:	bc 01       	movw	r22, r24
    1c26:	82 30       	cpi	r24, 0x02	; 2
    1c28:	91 05       	cpc	r25, r1
    1c2a:	10 f4       	brcc	.+4      	; 0x1c30 <malloc+0x10>
    1c2c:	62 e0       	ldi	r22, 0x02	; 2
    1c2e:	70 e0       	ldi	r23, 0x00	; 0
    1c30:	a0 91 22 02 	lds	r26, 0x0222
    1c34:	b0 91 23 02 	lds	r27, 0x0223
    1c38:	ed 01       	movw	r28, r26
    1c3a:	e0 e0       	ldi	r30, 0x00	; 0
    1c3c:	f0 e0       	ldi	r31, 0x00	; 0
    1c3e:	40 e0       	ldi	r20, 0x00	; 0
    1c40:	50 e0       	ldi	r21, 0x00	; 0
    1c42:	21 c0       	rjmp	.+66     	; 0x1c86 <malloc+0x66>
    1c44:	88 81       	ld	r24, Y
    1c46:	99 81       	ldd	r25, Y+1	; 0x01
    1c48:	86 17       	cp	r24, r22
    1c4a:	97 07       	cpc	r25, r23
    1c4c:	69 f4       	brne	.+26     	; 0x1c68 <malloc+0x48>
    1c4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c50:	9b 81       	ldd	r25, Y+3	; 0x03
    1c52:	30 97       	sbiw	r30, 0x00	; 0
    1c54:	19 f0       	breq	.+6      	; 0x1c5c <malloc+0x3c>
    1c56:	93 83       	std	Z+3, r25	; 0x03
    1c58:	82 83       	std	Z+2, r24	; 0x02
    1c5a:	04 c0       	rjmp	.+8      	; 0x1c64 <malloc+0x44>
    1c5c:	90 93 23 02 	sts	0x0223, r25
    1c60:	80 93 22 02 	sts	0x0222, r24
    1c64:	fe 01       	movw	r30, r28
    1c66:	34 c0       	rjmp	.+104    	; 0x1cd0 <malloc+0xb0>
    1c68:	68 17       	cp	r22, r24
    1c6a:	79 07       	cpc	r23, r25
    1c6c:	38 f4       	brcc	.+14     	; 0x1c7c <malloc+0x5c>
    1c6e:	41 15       	cp	r20, r1
    1c70:	51 05       	cpc	r21, r1
    1c72:	19 f0       	breq	.+6      	; 0x1c7a <malloc+0x5a>
    1c74:	84 17       	cp	r24, r20
    1c76:	95 07       	cpc	r25, r21
    1c78:	08 f4       	brcc	.+2      	; 0x1c7c <malloc+0x5c>
    1c7a:	ac 01       	movw	r20, r24
    1c7c:	fe 01       	movw	r30, r28
    1c7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c80:	9b 81       	ldd	r25, Y+3	; 0x03
    1c82:	9c 01       	movw	r18, r24
    1c84:	e9 01       	movw	r28, r18
    1c86:	20 97       	sbiw	r28, 0x00	; 0
    1c88:	e9 f6       	brne	.-70     	; 0x1c44 <malloc+0x24>
    1c8a:	41 15       	cp	r20, r1
    1c8c:	51 05       	cpc	r21, r1
    1c8e:	a9 f1       	breq	.+106    	; 0x1cfa <malloc+0xda>
    1c90:	ca 01       	movw	r24, r20
    1c92:	86 1b       	sub	r24, r22
    1c94:	97 0b       	sbc	r25, r23
    1c96:	04 97       	sbiw	r24, 0x04	; 4
    1c98:	08 f4       	brcc	.+2      	; 0x1c9c <malloc+0x7c>
    1c9a:	ba 01       	movw	r22, r20
    1c9c:	e0 e0       	ldi	r30, 0x00	; 0
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	2a c0       	rjmp	.+84     	; 0x1cf6 <malloc+0xd6>
    1ca2:	8d 91       	ld	r24, X+
    1ca4:	9c 91       	ld	r25, X
    1ca6:	11 97       	sbiw	r26, 0x01	; 1
    1ca8:	84 17       	cp	r24, r20
    1caa:	95 07       	cpc	r25, r21
    1cac:	f9 f4       	brne	.+62     	; 0x1cec <malloc+0xcc>
    1cae:	64 17       	cp	r22, r20
    1cb0:	75 07       	cpc	r23, r21
    1cb2:	81 f4       	brne	.+32     	; 0x1cd4 <malloc+0xb4>
    1cb4:	12 96       	adiw	r26, 0x02	; 2
    1cb6:	8d 91       	ld	r24, X+
    1cb8:	9c 91       	ld	r25, X
    1cba:	13 97       	sbiw	r26, 0x03	; 3
    1cbc:	30 97       	sbiw	r30, 0x00	; 0
    1cbe:	19 f0       	breq	.+6      	; 0x1cc6 <malloc+0xa6>
    1cc0:	93 83       	std	Z+3, r25	; 0x03
    1cc2:	82 83       	std	Z+2, r24	; 0x02
    1cc4:	04 c0       	rjmp	.+8      	; 0x1cce <malloc+0xae>
    1cc6:	90 93 23 02 	sts	0x0223, r25
    1cca:	80 93 22 02 	sts	0x0222, r24
    1cce:	fd 01       	movw	r30, r26
    1cd0:	32 96       	adiw	r30, 0x02	; 2
    1cd2:	4f c0       	rjmp	.+158    	; 0x1d72 <malloc+0x152>
    1cd4:	ca 01       	movw	r24, r20
    1cd6:	86 1b       	sub	r24, r22
    1cd8:	97 0b       	sbc	r25, r23
    1cda:	fd 01       	movw	r30, r26
    1cdc:	e8 0f       	add	r30, r24
    1cde:	f9 1f       	adc	r31, r25
    1ce0:	61 93       	st	Z+, r22
    1ce2:	71 93       	st	Z+, r23
    1ce4:	02 97       	sbiw	r24, 0x02	; 2
    1ce6:	8d 93       	st	X+, r24
    1ce8:	9c 93       	st	X, r25
    1cea:	43 c0       	rjmp	.+134    	; 0x1d72 <malloc+0x152>
    1cec:	fd 01       	movw	r30, r26
    1cee:	82 81       	ldd	r24, Z+2	; 0x02
    1cf0:	93 81       	ldd	r25, Z+3	; 0x03
    1cf2:	9c 01       	movw	r18, r24
    1cf4:	d9 01       	movw	r26, r18
    1cf6:	10 97       	sbiw	r26, 0x00	; 0
    1cf8:	a1 f6       	brne	.-88     	; 0x1ca2 <malloc+0x82>
    1cfa:	80 91 20 02 	lds	r24, 0x0220
    1cfe:	90 91 21 02 	lds	r25, 0x0221
    1d02:	89 2b       	or	r24, r25
    1d04:	41 f4       	brne	.+16     	; 0x1d16 <malloc+0xf6>
    1d06:	80 91 b9 01 	lds	r24, 0x01B9
    1d0a:	90 91 ba 01 	lds	r25, 0x01BA
    1d0e:	90 93 21 02 	sts	0x0221, r25
    1d12:	80 93 20 02 	sts	0x0220, r24
    1d16:	40 91 bb 01 	lds	r20, 0x01BB
    1d1a:	50 91 bc 01 	lds	r21, 0x01BC
    1d1e:	41 15       	cp	r20, r1
    1d20:	51 05       	cpc	r21, r1
    1d22:	41 f4       	brne	.+16     	; 0x1d34 <malloc+0x114>
    1d24:	4d b7       	in	r20, 0x3d	; 61
    1d26:	5e b7       	in	r21, 0x3e	; 62
    1d28:	80 91 b7 01 	lds	r24, 0x01B7
    1d2c:	90 91 b8 01 	lds	r25, 0x01B8
    1d30:	48 1b       	sub	r20, r24
    1d32:	59 0b       	sbc	r21, r25
    1d34:	20 91 20 02 	lds	r18, 0x0220
    1d38:	30 91 21 02 	lds	r19, 0x0221
    1d3c:	24 17       	cp	r18, r20
    1d3e:	35 07       	cpc	r19, r21
    1d40:	b0 f4       	brcc	.+44     	; 0x1d6e <malloc+0x14e>
    1d42:	ca 01       	movw	r24, r20
    1d44:	82 1b       	sub	r24, r18
    1d46:	93 0b       	sbc	r25, r19
    1d48:	86 17       	cp	r24, r22
    1d4a:	97 07       	cpc	r25, r23
    1d4c:	80 f0       	brcs	.+32     	; 0x1d6e <malloc+0x14e>
    1d4e:	ab 01       	movw	r20, r22
    1d50:	4e 5f       	subi	r20, 0xFE	; 254
    1d52:	5f 4f       	sbci	r21, 0xFF	; 255
    1d54:	84 17       	cp	r24, r20
    1d56:	95 07       	cpc	r25, r21
    1d58:	50 f0       	brcs	.+20     	; 0x1d6e <malloc+0x14e>
    1d5a:	42 0f       	add	r20, r18
    1d5c:	53 1f       	adc	r21, r19
    1d5e:	50 93 21 02 	sts	0x0221, r21
    1d62:	40 93 20 02 	sts	0x0220, r20
    1d66:	f9 01       	movw	r30, r18
    1d68:	61 93       	st	Z+, r22
    1d6a:	71 93       	st	Z+, r23
    1d6c:	02 c0       	rjmp	.+4      	; 0x1d72 <malloc+0x152>
    1d6e:	e0 e0       	ldi	r30, 0x00	; 0
    1d70:	f0 e0       	ldi	r31, 0x00	; 0
    1d72:	cf 01       	movw	r24, r30
    1d74:	df 91       	pop	r29
    1d76:	cf 91       	pop	r28
    1d78:	08 95       	ret

00001d7a <free>:
    1d7a:	cf 93       	push	r28
    1d7c:	df 93       	push	r29
    1d7e:	00 97       	sbiw	r24, 0x00	; 0
    1d80:	09 f4       	brne	.+2      	; 0x1d84 <free+0xa>
    1d82:	50 c0       	rjmp	.+160    	; 0x1e24 <free+0xaa>
    1d84:	ec 01       	movw	r28, r24
    1d86:	22 97       	sbiw	r28, 0x02	; 2
    1d88:	1b 82       	std	Y+3, r1	; 0x03
    1d8a:	1a 82       	std	Y+2, r1	; 0x02
    1d8c:	a0 91 22 02 	lds	r26, 0x0222
    1d90:	b0 91 23 02 	lds	r27, 0x0223
    1d94:	10 97       	sbiw	r26, 0x00	; 0
    1d96:	09 f1       	breq	.+66     	; 0x1dda <free+0x60>
    1d98:	40 e0       	ldi	r20, 0x00	; 0
    1d9a:	50 e0       	ldi	r21, 0x00	; 0
    1d9c:	ac 17       	cp	r26, r28
    1d9e:	bd 07       	cpc	r27, r29
    1da0:	08 f1       	brcs	.+66     	; 0x1de4 <free+0x6a>
    1da2:	bb 83       	std	Y+3, r27	; 0x03
    1da4:	aa 83       	std	Y+2, r26	; 0x02
    1da6:	fe 01       	movw	r30, r28
    1da8:	21 91       	ld	r18, Z+
    1daa:	31 91       	ld	r19, Z+
    1dac:	e2 0f       	add	r30, r18
    1dae:	f3 1f       	adc	r31, r19
    1db0:	ae 17       	cp	r26, r30
    1db2:	bf 07       	cpc	r27, r31
    1db4:	79 f4       	brne	.+30     	; 0x1dd4 <free+0x5a>
    1db6:	8d 91       	ld	r24, X+
    1db8:	9c 91       	ld	r25, X
    1dba:	11 97       	sbiw	r26, 0x01	; 1
    1dbc:	28 0f       	add	r18, r24
    1dbe:	39 1f       	adc	r19, r25
    1dc0:	2e 5f       	subi	r18, 0xFE	; 254
    1dc2:	3f 4f       	sbci	r19, 0xFF	; 255
    1dc4:	39 83       	std	Y+1, r19	; 0x01
    1dc6:	28 83       	st	Y, r18
    1dc8:	12 96       	adiw	r26, 0x02	; 2
    1dca:	8d 91       	ld	r24, X+
    1dcc:	9c 91       	ld	r25, X
    1dce:	13 97       	sbiw	r26, 0x03	; 3
    1dd0:	9b 83       	std	Y+3, r25	; 0x03
    1dd2:	8a 83       	std	Y+2, r24	; 0x02
    1dd4:	41 15       	cp	r20, r1
    1dd6:	51 05       	cpc	r21, r1
    1dd8:	71 f4       	brne	.+28     	; 0x1df6 <free+0x7c>
    1dda:	d0 93 23 02 	sts	0x0223, r29
    1dde:	c0 93 22 02 	sts	0x0222, r28
    1de2:	20 c0       	rjmp	.+64     	; 0x1e24 <free+0xaa>
    1de4:	12 96       	adiw	r26, 0x02	; 2
    1de6:	8d 91       	ld	r24, X+
    1de8:	9c 91       	ld	r25, X
    1dea:	13 97       	sbiw	r26, 0x03	; 3
    1dec:	ad 01       	movw	r20, r26
    1dee:	00 97       	sbiw	r24, 0x00	; 0
    1df0:	11 f0       	breq	.+4      	; 0x1df6 <free+0x7c>
    1df2:	dc 01       	movw	r26, r24
    1df4:	d3 cf       	rjmp	.-90     	; 0x1d9c <free+0x22>
    1df6:	fa 01       	movw	r30, r20
    1df8:	d3 83       	std	Z+3, r29	; 0x03
    1dfa:	c2 83       	std	Z+2, r28	; 0x02
    1dfc:	21 91       	ld	r18, Z+
    1dfe:	31 91       	ld	r19, Z+
    1e00:	e2 0f       	add	r30, r18
    1e02:	f3 1f       	adc	r31, r19
    1e04:	ce 17       	cp	r28, r30
    1e06:	df 07       	cpc	r29, r31
    1e08:	69 f4       	brne	.+26     	; 0x1e24 <free+0xaa>
    1e0a:	88 81       	ld	r24, Y
    1e0c:	99 81       	ldd	r25, Y+1	; 0x01
    1e0e:	28 0f       	add	r18, r24
    1e10:	39 1f       	adc	r19, r25
    1e12:	2e 5f       	subi	r18, 0xFE	; 254
    1e14:	3f 4f       	sbci	r19, 0xFF	; 255
    1e16:	fa 01       	movw	r30, r20
    1e18:	31 83       	std	Z+1, r19	; 0x01
    1e1a:	20 83       	st	Z, r18
    1e1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1e:	9b 81       	ldd	r25, Y+3	; 0x03
    1e20:	93 83       	std	Z+3, r25	; 0x03
    1e22:	82 83       	std	Z+2, r24	; 0x02
    1e24:	df 91       	pop	r29
    1e26:	cf 91       	pop	r28
    1e28:	08 95       	ret

00001e2a <memset>:
    1e2a:	dc 01       	movw	r26, r24
    1e2c:	01 c0       	rjmp	.+2      	; 0x1e30 <memset+0x6>
    1e2e:	6d 93       	st	X+, r22
    1e30:	41 50       	subi	r20, 0x01	; 1
    1e32:	50 40       	sbci	r21, 0x00	; 0
    1e34:	e0 f7       	brcc	.-8      	; 0x1e2e <memset+0x4>
    1e36:	08 95       	ret

00001e38 <_exit>:
    1e38:	f8 94       	cli

00001e3a <__stop_program>:
    1e3a:	ff cf       	rjmp	.-2      	; 0x1e3a <__stop_program>
