{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710893878515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710893878515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 17:17:58 2024 " "Processing started: Tue Mar 19 17:17:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710893878515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893878515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_FQ -c Basic_FQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_FQ -c Basic_FQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893878515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710893878876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710893878876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "comp/uart_tx.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885863 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "comp/uart_tx.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_tx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "comp/uart_rx.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885864 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "comp/uart_rx.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_rx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-RTL " "Found design unit 1: UART_PARITY-RTL" {  } { { "comp/uart_parity.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_parity.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885866 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "comp/uart_parity.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_parity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "comp/uart_debouncer.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_debouncer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885867 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "comp/uart_debouncer.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CLK_DIV-RTL " "Found design unit 1: UART_CLK_DIV-RTL" {  } { { "comp/uart_clk_div.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_clk_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885869 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK_DIV " "Found entity 1: UART_CLK_DIV" {  } { { "comp/uart_clk_div.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_clk_div.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "uart.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885870 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_fq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basic_fq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_FQ " "Found entity 1: Basic_FQ" {  } { { "Basic_FQ.bdf" "" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-count_arch " "Found design unit 1: counter-count_arch" {  } { { "counter.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885872 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPO-Behavioural " "Found design unit 1: PIPO-Behavioural" {  } { { "PIPO.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885874 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "PIPO.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "single_port_ram.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885875 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPO_OUT-Behavioural " "Found design unit 1: PIPO_OUT-Behavioural" {  } { { "PIPO_OUT.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO_OUT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885876 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPO_OUT " "Found entity 1: PIPO_OUT" {  } { { "PIPO_OUT.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO_OUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatbus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatBus-Concant_Arch " "Found design unit 1: concatBus-Concant_Arch" {  } { { "concatBus.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/concatBus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885877 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatBus " "Found entity 1: concatBus" {  } { { "concatBus.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/concatBus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "empty_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file empty_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Empty_buf-Arch " "Found design unit 1: Empty_buf-Arch" {  } { { "Empty_Buf.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Empty_Buf.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885879 ""} { "Info" "ISGN_ENTITY_NAME" "1 Empty_Buf " "Found entity 1: Empty_Buf" {  } { { "Empty_Buf.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Empty_Buf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-arch " "Found design unit 1: fifo-arch" {  } { { "fifo.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/fifo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885880 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_buffer-rtl " "Found design unit 1: ring_buffer-rtl" {  } { { "ring_buffer.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/ring_buffer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885881 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_buffer " "Found entity 1: ring_buffer" {  } { { "ring_buffer.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/ring_buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_fifo-SYN " "Found design unit 1: ip_fifo-SYN" {  } { { "IP_FIFO.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885883 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_FIFO " "Found entity 1: IP_FIFO" {  } { { "IP_FIFO.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893885883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893885883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_FQ " "Elaborating entity \"Basic_FQ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710893885955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst1 " "Elaborating entity \"UART\" for hierarchy \"UART:inst1\"" {  } { { "Basic_FQ.bdf" "inst1" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { { 72 544 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893885965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:inst1\|UART_CLK_DIV:os_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:inst1\|UART_CLK_DIV:os_clk_divider_i\"" {  } { { "uart.vhd" "os_clk_divider_i" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893885966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DEBOUNCER UART:inst1\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i " "Elaborating entity \"UART_DEBOUNCER\" for hierarchy \"UART:inst1\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i\"" {  } { { "uart.vhd" "\\use_debouncer_g:debouncer_i" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893885967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:inst1\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART:inst1\|UART_RX:uart_rx_i\"" {  } { { "uart.vhd" "uart_rx_i" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893885968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:inst1\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:inst1\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i\"" {  } { { "comp/uart_rx.vhd" "rx_clk_divider_i" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_rx.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893885969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:inst1\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART:inst1\|UART_TX:uart_tx_i\"" {  } { { "uart.vhd" "uart_tx_i" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893885970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:inst1\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:inst1\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i\"" {  } { { "comp/uart_tx.vhd" "tx_clk_divider_i" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893885971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_FIFO IP_FIFO:inst15 " "Elaborating entity \"IP_FIFO\" for hierarchy \"IP_FIFO:inst15\"" {  } { { "Basic_FQ.bdf" "inst15" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { { 64 1232 1408 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893885979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo IP_FIFO:inst15\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\"" {  } { { "IP_FIFO.vhd" "dcfifo_component" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_FIFO:inst15\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"IP_FIFO:inst15\|dcfifo:dcfifo_component\"" {  } { { "IP_FIFO.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_FIFO:inst15\|dcfifo:dcfifo_component " "Instantiated megafunction \"IP_FIFO:inst15\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 131072 " "Parameter \"lpm_numwords\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 17 " "Parameter \"lpm_widthu\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710893886230 ""}  } { { "IP_FIFO.vhd" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710893886230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_krj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_krj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_krj1 " "Found entity 1: dcfifo_krj1" {  } { { "db/dcfifo_krj1.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_krj1 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated " "Elaborating entity \"dcfifo_krj1\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3i6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3i6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3i6 " "Found entity 1: a_graycounter_3i6" {  } { { "db/a_graycounter_3i6.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_3i6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3i6 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|a_graycounter_3i6:rdptr_g1p " "Elaborating entity \"a_graycounter_3i6\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|a_graycounter_3i6:rdptr_g1p\"" {  } { { "db/dcfifo_krj1.tdf" "rdptr_g1p" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_vvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_vvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_vvb " "Found entity 1: a_graycounter_vvb" {  } { { "db/a_graycounter_vvb.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_vvb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_vvb IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|a_graycounter_vvb:wrptr_g1p " "Elaborating entity \"a_graycounter_vvb\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|a_graycounter_vvb:wrptr_g1p\"" {  } { { "db/dcfifo_krj1.tdf" "wrptr_g1p" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ea61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ea61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ea61 " "Found entity 1: altsyncram_ea61" {  } { { "db/altsyncram_ea61.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/altsyncram_ea61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ea61 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|altsyncram_ea61:fifo_ram " "Elaborating entity \"altsyncram_ea61\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|altsyncram_ea61:fifo_ram\"" {  } { { "db/dcfifo_krj1.tdf" "fifo_ram" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ok6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ok6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ok6 " "Found entity 1: decode_ok6" {  } { { "db/decode_ok6.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/decode_ok6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ok6 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|altsyncram_ea61:fifo_ram\|decode_ok6:decode14 " "Elaborating entity \"decode_ok6\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|altsyncram_ea61:fifo_ram\|decode_ok6:decode14\"" {  } { { "db/altsyncram_ea61.tdf" "decode14" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/altsyncram_ea61.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8f7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8f7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8f7 " "Found entity 1: mux_8f7" {  } { { "db/mux_8f7.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/mux_8f7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8f7 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|altsyncram_ea61:fifo_ram\|mux_8f7:mux15 " "Elaborating entity \"mux_8f7\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|altsyncram_ea61:fifo_ram\|mux_8f7:mux15\"" {  } { { "db/altsyncram_ea61.tdf" "mux15" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/altsyncram_ea61.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\"" {  } { { "db/dcfifo_krj1.tdf" "rs_dgwp" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_1f9:dffpipe16 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_1f9:dffpipe16\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe16" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_krj1.tdf" "ws_dgrp" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_2f9:dffpipe19 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_2f9:dffpipe19\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe19" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/cmpr_5h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|cmpr_5h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_5h5\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|cmpr_5h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_krj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_li5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_li5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_li5 " "Found entity 1: cmpr_li5" {  } { { "db/cmpr_li5.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/cmpr_li5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_li5 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|cmpr_li5:wrempty_eq_comp " "Elaborating entity \"cmpr_li5\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|cmpr_li5:wrempty_eq_comp\"" {  } { { "db/dcfifo_krj1.tdf" "wrempty_eq_comp" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/mux_9d7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710893886685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893886685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"IP_FIFO:inst15\|dcfifo:dcfifo_component\|dcfifo_krj1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_krj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO_OUT PIPO_OUT:inst8 " "Elaborating entity \"PIPO_OUT\" for hierarchy \"PIPO_OUT:inst8\"" {  } { { "Basic_FQ.bdf" "inst8" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { { 336 1136 1296 448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatBus concatBus:inst29 " "Elaborating entity \"concatBus\" for hierarchy \"concatBus:inst29\"" {  } { { "Basic_FQ.bdf" "inst29" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { { 368 928 1088 448 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO PIPO:inst17 " "Elaborating entity \"PIPO\" for hierarchy \"PIPO:inst17\"" {  } { { "Basic_FQ.bdf" "inst17" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { { 256 704 864 368 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "Basic_FQ.bdf" "inst2" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { { 288 488 648 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893886691 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_krj1.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 59 2 0 } } { "db/dcfifo_krj1.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf" 63 2 0 } } { "db/a_graycounter_3i6.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_3i6.tdf" 33 2 0 } } { "db/a_graycounter_vvb.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_vvb.tdf" 33 2 0 } } { "db/a_graycounter_3i6.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_3i6.tdf" 59 2 0 } } { "db/a_graycounter_vvb.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_vvb.tdf" 59 2 0 } } { "db/a_graycounter_3i6.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_3i6.tdf" 54 2 0 } } { "db/a_graycounter_vvb.tdf" "" { Text "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_vvb.tdf" 54 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710893887444 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710893887444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT_VLD GND " "Pin \"DOUT_VLD\" is stuck at GND" {  } { { "Basic_FQ.bdf" "" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { { 144 784 960 160 "DOUT_VLD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710893887550 "|Basic_FQ|DOUT_VLD"} { "Warning" "WMLS_MLS_STUCK_PIN" "PARITY_ERROR GND " "Pin \"PARITY_ERROR\" is stuck at GND" {  } { { "Basic_FQ.bdf" "" { Schematic "C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf" { { 176 784 960 192 "PARITY_ERROR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710893887550 "|Basic_FQ|PARITY_ERROR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710893887550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710893887638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710893888559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710893888559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "600 " "Implemented 600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710893888643 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710893888643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "461 " "Implemented 461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710893888643 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710893888643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710893888643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710893888665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 17:18:08 2024 " "Processing ended: Tue Mar 19 17:18:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710893888665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710893888665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710893888665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710893888665 ""}
