

================================================================
== Vivado HLS Report for 'advios_adviosThread'
================================================================
* Date:           Sun Oct  6 13:25:09 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab7_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.94|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     17|     17|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     63|
|Register         |        -|      -|     11|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     28|     80|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |cnt_V_fu_140_p2  |     +    |      0|  17|   9|           4|           1|
    |v_V_1_fu_127_p2  |    and   |      0|   0|   4|           4|           4|
    |tmp_2_fu_134_p2  |   icmp   |      0|   0|   2|           4|           5|
    |tmp_fu_121_p2    |   icmp   |      0|   0|   2|           4|           1|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0|  17|  17|          16|          11|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    |outLeds    |  27|          5|    4|         20|
    |v_V_fu_82  |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  63|         12|    9|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  4|   0|    4|          0|
    |tmp_1_reg_167  |  1|   0|    1|          0|
    |tmp_2_reg_163  |  1|   0|    1|          0|
    |tmp_reg_159    |  1|   0|    1|          0|
    |v_V_fu_82      |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 11|   0|   11|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | advios::adviosThread | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | advios::adviosThread | return value |
|ctrl            |  in |    4|   ap_none  |         ctrl         |    pointer   |
|inSwitch        |  in |    4|   ap_none  |       inSwitch       |    pointer   |
|outLeds         | out |    4|   ap_vld   |        outLeds       |    pointer   |
|outLeds_ap_vld  | out |    1|   ap_vld   |        outLeds       |    pointer   |
|oneSecPulse     |  in |    1|   ap_none  |      oneSecPulse     |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

