{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519167331295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519167331305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 14:55:31 2018 " "Processing started: Tue Feb 20 14:55:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519167331305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519167331305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519167331305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519167331893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519167331893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_rst9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_rst9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_RST9-Behavior " "Found design unit 1: counter_RST9-Behavior" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342159 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_RST9 " "Found entity 1: counter_RST9" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519167342159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_rst5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_rst5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_RST5-Behavior " "Found design unit 1: counter_RST5-Behavior" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342162 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_RST5 " "Found entity 1: counter_RST5" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519167342162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scale_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scale_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scale_clock-Behavior " "Found design unit 1: scale_clock-Behavior" {  } { { "scale_clock.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/scale_clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342166 ""} { "Info" "ISGN_ENTITY_NAME" "1 scale_clock " "Found entity 1: scale_clock" {  } { { "scale_clock.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/scale_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519167342166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock2-Behavior " "Found design unit 1: clock2-Behavior" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342169 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock2 " "Found entity 1: clock2" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519167342169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carter/google drive/mech3/cpen312/labs/lab2/latchexample/bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carter/google drive/mech3/cpen312/labs/lab2/latchexample/bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "../../Lab2/LatchExample/BCDto7seg.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/LatchExample/BCDto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342172 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "../../Lab2/LatchExample/BCDto7seg.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab2/LatchExample/BCDto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519167342172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519167342172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock2 " "Elaborating entity \"clock2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519167342215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hr10_carry clock2.vhd(24) " "Verilog HDL or VHDL warning at clock2.vhd(24): object \"hr10_carry\" assigned a value but never read" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519167342217 "|clock2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min10_carry clock2.vhd(78) " "VHDL Process Statement warning at clock2.vhd(78): signal \"min10_carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519167342217 "|clock2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_time clock2.vhd(83) " "VHDL Process Statement warning at clock2.vhd(83): signal \"input_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519167342217 "|clock2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_clock scale_clock:scaled_clock " "Elaborating entity \"scale_clock\" for hierarchy \"scale_clock:scaled_clock\"" {  } { { "clock2.vhd" "scaled_clock" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519167342239 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Curr scale_clock.vhd(34) " "VHDL Process Statement warning at scale_clock.vhd(34): signal \"Curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scale_clock.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/scale_clock.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519167342240 "|clock2|scale_clock:scaled_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_RST9 counter_RST9:SEC1 " "Elaborating entity \"counter_RST9\" for hierarchy \"counter_RST9:SEC1\"" {  } { { "clock2.vhd" "SEC1" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519167342243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_RST5 counter_RST5:SEC10 " "Elaborating entity \"counter_RST5\" for hierarchy \"counter_RST5:SEC10\"" {  } { { "clock2.vhd" "SEC10" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519167342248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:sec1_Disp " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:sec1_Disp\"" {  } { { "clock2.vhd" "sec1_Disp" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519167342256 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:SEC1\|Count\[0\] counter_RST9:SEC1\|Count\[0\]~_emulated counter_RST9:SEC1\|Count\[0\]~1 " "Register \"counter_RST9:SEC1\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST9:SEC1\|Count\[0\]~_emulated\" and latch \"counter_RST9:SEC1\|Count\[0\]~1\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:SEC1|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:SEC1\|Count\[1\] counter_RST9:SEC1\|Count\[1\]~_emulated counter_RST9:SEC1\|Count\[1\]~5 " "Register \"counter_RST9:SEC1\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST9:SEC1\|Count\[1\]~_emulated\" and latch \"counter_RST9:SEC1\|Count\[1\]~5\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:SEC1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:SEC1\|Count\[2\] counter_RST9:SEC1\|Count\[2\]~_emulated counter_RST9:SEC1\|Count\[2\]~9 " "Register \"counter_RST9:SEC1\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST9:SEC1\|Count\[2\]~_emulated\" and latch \"counter_RST9:SEC1\|Count\[2\]~9\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:SEC1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:SEC1\|Count\[3\] counter_RST9:SEC1\|Count\[3\]~_emulated counter_RST9:SEC1\|Count\[3\]~13 " "Register \"counter_RST9:SEC1\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST9:SEC1\|Count\[3\]~_emulated\" and latch \"counter_RST9:SEC1\|Count\[3\]~13\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:SEC1|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:SEC10\|Count\[0\] counter_RST5:SEC10\|Count\[0\]~_emulated counter_RST5:SEC10\|Count\[0\]~1 " "Register \"counter_RST5:SEC10\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST5:SEC10\|Count\[0\]~_emulated\" and latch \"counter_RST5:SEC10\|Count\[0\]~1\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:SEC10|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:SEC10\|Count\[1\] counter_RST5:SEC10\|Count\[1\]~_emulated counter_RST5:SEC10\|Count\[1\]~5 " "Register \"counter_RST5:SEC10\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST5:SEC10\|Count\[1\]~_emulated\" and latch \"counter_RST5:SEC10\|Count\[1\]~5\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:SEC10|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:SEC10\|Count\[2\] counter_RST5:SEC10\|Count\[2\]~_emulated counter_RST5:SEC10\|Count\[2\]~9 " "Register \"counter_RST5:SEC10\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST5:SEC10\|Count\[2\]~_emulated\" and latch \"counter_RST5:SEC10\|Count\[2\]~9\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:SEC10|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:SEC10\|Count\[3\] counter_RST5:SEC10\|Count\[3\]~_emulated counter_RST5:SEC10\|Count\[3\]~13 " "Register \"counter_RST5:SEC10\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST5:SEC10\|Count\[3\]~_emulated\" and latch \"counter_RST5:SEC10\|Count\[3\]~13\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:SEC10|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:MIN1\|Count\[0\] counter_RST9:MIN1\|Count\[0\]~_emulated counter_RST9:MIN1\|Count\[0\]~1 " "Register \"counter_RST9:MIN1\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST9:MIN1\|Count\[0\]~_emulated\" and latch \"counter_RST9:MIN1\|Count\[0\]~1\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:MIN1|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:MIN1\|Count\[1\] counter_RST9:MIN1\|Count\[1\]~_emulated counter_RST9:MIN1\|Count\[1\]~5 " "Register \"counter_RST9:MIN1\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST9:MIN1\|Count\[1\]~_emulated\" and latch \"counter_RST9:MIN1\|Count\[1\]~5\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:MIN1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:MIN1\|Count\[2\] counter_RST9:MIN1\|Count\[2\]~_emulated counter_RST9:MIN1\|Count\[2\]~9 " "Register \"counter_RST9:MIN1\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST9:MIN1\|Count\[2\]~_emulated\" and latch \"counter_RST9:MIN1\|Count\[2\]~9\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:MIN1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:MIN1\|Count\[3\] counter_RST9:MIN1\|Count\[3\]~_emulated counter_RST9:MIN1\|Count\[3\]~13 " "Register \"counter_RST9:MIN1\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST9:MIN1\|Count\[3\]~_emulated\" and latch \"counter_RST9:MIN1\|Count\[3\]~13\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:MIN1|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:MIN10\|Count\[0\] counter_RST5:MIN10\|Count\[0\]~_emulated counter_RST5:MIN10\|Count\[0\]~1 " "Register \"counter_RST5:MIN10\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST5:MIN10\|Count\[0\]~_emulated\" and latch \"counter_RST5:MIN10\|Count\[0\]~1\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:MIN10|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:MIN10\|Count\[1\] counter_RST5:MIN10\|Count\[1\]~_emulated counter_RST5:MIN10\|Count\[1\]~5 " "Register \"counter_RST5:MIN10\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST5:MIN10\|Count\[1\]~_emulated\" and latch \"counter_RST5:MIN10\|Count\[1\]~5\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:MIN10|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:MIN10\|Count\[2\] counter_RST5:MIN10\|Count\[2\]~_emulated counter_RST5:MIN10\|Count\[2\]~9 " "Register \"counter_RST5:MIN10\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST5:MIN10\|Count\[2\]~_emulated\" and latch \"counter_RST5:MIN10\|Count\[2\]~9\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:MIN10|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:MIN10\|Count\[3\] counter_RST5:MIN10\|Count\[3\]~_emulated counter_RST5:MIN10\|Count\[3\]~13 " "Register \"counter_RST5:MIN10\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST5:MIN10\|Count\[3\]~_emulated\" and latch \"counter_RST5:MIN10\|Count\[3\]~13\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:MIN10|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:HR1\|Count\[0\] counter_RST9:HR1\|Count\[0\]~_emulated counter_RST9:HR1\|Count\[0\]~1 " "Register \"counter_RST9:HR1\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST9:HR1\|Count\[0\]~_emulated\" and latch \"counter_RST9:HR1\|Count\[0\]~1\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:HR1|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:HR1\|Count\[1\] counter_RST9:HR1\|Count\[1\]~_emulated counter_RST9:HR1\|Count\[1\]~5 " "Register \"counter_RST9:HR1\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST9:HR1\|Count\[1\]~_emulated\" and latch \"counter_RST9:HR1\|Count\[1\]~5\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:HR1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:HR1\|Count\[2\] counter_RST9:HR1\|Count\[2\]~_emulated counter_RST9:HR1\|Count\[2\]~9 " "Register \"counter_RST9:HR1\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST9:HR1\|Count\[2\]~_emulated\" and latch \"counter_RST9:HR1\|Count\[2\]~9\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:HR1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST9:HR1\|Count\[3\] counter_RST9:HR1\|Count\[3\]~_emulated counter_RST9:HR1\|Count\[3\]~13 " "Register \"counter_RST9:HR1\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST9:HR1\|Count\[3\]~_emulated\" and latch \"counter_RST9:HR1\|Count\[3\]~13\"" {  } { { "counter_RST9.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST9.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST9:HR1|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:HR10\|Count\[0\] counter_RST5:HR10\|Count\[0\]~_emulated counter_RST5:HR10\|Count\[0\]~1 " "Register \"counter_RST5:HR10\|Count\[0\]\" is converted into an equivalent circuit using register \"counter_RST5:HR10\|Count\[0\]~_emulated\" and latch \"counter_RST5:HR10\|Count\[0\]~1\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:HR10|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:HR10\|Count\[1\] counter_RST5:HR10\|Count\[1\]~_emulated counter_RST5:HR10\|Count\[1\]~5 " "Register \"counter_RST5:HR10\|Count\[1\]\" is converted into an equivalent circuit using register \"counter_RST5:HR10\|Count\[1\]~_emulated\" and latch \"counter_RST5:HR10\|Count\[1\]~5\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:HR10|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:HR10\|Count\[2\] counter_RST5:HR10\|Count\[2\]~_emulated counter_RST5:HR10\|Count\[2\]~9 " "Register \"counter_RST5:HR10\|Count\[2\]\" is converted into an equivalent circuit using register \"counter_RST5:HR10\|Count\[2\]~_emulated\" and latch \"counter_RST5:HR10\|Count\[2\]~9\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:HR10|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_RST5:HR10\|Count\[3\] counter_RST5:HR10\|Count\[3\]~_emulated counter_RST5:HR10\|Count\[3\]~13 " "Register \"counter_RST5:HR10\|Count\[3\]\" is converted into an equivalent circuit using register \"counter_RST5:HR10\|Count\[3\]~_emulated\" and latch \"counter_RST5:HR10\|Count\[3\]~13\"" {  } { { "counter_RST5.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/counter_RST5.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519167343126 "|clock2|counter_RST5:HR10|Count[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1519167343126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519167343376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519167343818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519167343818 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "clock2.vhd" "" { Text "C:/Users/Carter/Google Drive/Mech3/CPEN312/Labs/Lab3/Q2/clock2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519167343909 "|clock2|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519167343909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519167343910 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519167343910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519167343910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519167343910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519167343983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 14:55:43 2018 " "Processing ended: Tue Feb 20 14:55:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519167343983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519167343983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519167343983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519167343983 ""}
