.TH "Peripheral_Registers_Bits_Definition" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Peripheral_Registers_Bits_Definition \- Peripheral_Registers_Bits_Definition
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBADC_MULTIMODE_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD_Msk\fP   (0x1UL << ADC_SR_AWD_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_AWD\fP   \fBADC_SR_AWD_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_EOC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_SR_EOC_Msk\fP   (0x1UL << ADC_SR_EOC_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_EOC\fP   \fBADC_SR_EOC_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOC_Msk\fP   (0x1UL << ADC_SR_JEOC_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_JEOC\fP   \fBADC_SR_JEOC_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT_Msk\fP   (0x1UL << ADC_SR_JSTRT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_JSTRT\fP   \fBADC_SR_JSTRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT_Msk\fP   (0x1UL << ADC_SR_STRT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_STRT\fP   \fBADC_SR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SR_OVR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SR_OVR_Msk\fP   (0x1UL << ADC_SR_OVR_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SR_OVR\fP   \fBADC_SR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_Msk\fP   (0x1FUL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH\fP   \fBADC_CR1_AWDCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_0\fP   (0x01UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_1\fP   (0x02UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_2\fP   (0x04UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_3\fP   (0x08UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDCH_4\fP   (0x10UL << ADC_CR1_AWDCH_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOCIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOCIE_Msk\fP   (0x1UL << ADC_CR1_EOCIE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_EOCIE\fP   \fBADC_CR1_EOCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE_Msk\fP   (0x1UL << ADC_CR1_AWDIE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDIE\fP   \fBADC_CR1_AWDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOCIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOCIE_Msk\fP   (0x1UL << ADC_CR1_JEOCIE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JEOCIE\fP   \fBADC_CR1_JEOCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN_Msk\fP   (0x1UL << ADC_CR1_SCAN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_SCAN\fP   \fBADC_CR1_SCAN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL_Msk\fP   (0x1UL << ADC_CR1_AWDSGL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDSGL\fP   \fBADC_CR1_AWDSGL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO_Msk\fP   (0x1UL << ADC_CR1_JAUTO_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAUTO\fP   \fBADC_CR1_JAUTO_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN_Msk\fP   (0x1UL << ADC_CR1_DISCEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCEN\fP   \fBADC_CR1_DISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN_Msk\fP   (0x1UL << ADC_CR1_JDISCEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JDISCEN\fP   \fBADC_CR1_JDISCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_Msk\fP   (0x7UL << ADC_CR1_DISCNUM_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM\fP   \fBADC_CR1_DISCNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_0\fP   (0x1UL << ADC_CR1_DISCNUM_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_1\fP   (0x2UL << ADC_CR1_DISCNUM_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_DISCNUM_2\fP   (0x4UL << ADC_CR1_DISCNUM_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN_Msk\fP   (0x1UL << ADC_CR1_JAWDEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_JAWDEN\fP   \fBADC_CR1_JAWDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN_Msk\fP   (0x1UL << ADC_CR1_AWDEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_AWDEN\fP   \fBADC_CR1_AWDEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES_Msk\fP   (0x3UL << ADC_CR1_RES_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES\fP   \fBADC_CR1_RES_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES_0\fP   (0x1UL << ADC_CR1_RES_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_RES_1\fP   (0x2UL << ADC_CR1_RES_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_OVRIE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBADC_CR1_OVRIE_Msk\fP   (0x1UL << ADC_CR1_OVRIE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR1_OVRIE\fP   \fBADC_CR1_OVRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON_Msk\fP   (0x1UL << ADC_CR2_ADON_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ADON\fP   \fBADC_CR2_ADON_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT_Msk\fP   (0x1UL << ADC_CR2_CONT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_CONT\fP   \fBADC_CR2_CONT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA_Msk\fP   (0x1UL << ADC_CR2_DMA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DMA\fP   \fBADC_CR2_DMA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_DDS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DDS_Msk\fP   (0x1UL << ADC_CR2_DDS_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_DDS\fP   \fBADC_CR2_DDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EOCS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EOCS_Msk\fP   (0x1UL << ADC_CR2_EOCS_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EOCS\fP   \fBADC_CR2_EOCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN_Msk\fP   (0x1UL << ADC_CR2_ALIGN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_ALIGN\fP   \fBADC_CR2_ALIGN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_Msk\fP   (0xFUL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL\fP   \fBADC_CR2_JEXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_0\fP   (0x1UL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_1\fP   (0x2UL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_2\fP   (0x4UL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTSEL_3\fP   (0x8UL << ADC_CR2_JEXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN_Msk\fP   (0x3UL << ADC_CR2_JEXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN\fP   \fBADC_CR2_JEXTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN_0\fP   (0x1UL << ADC_CR2_JEXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JEXTEN_1\fP   (0x2UL << ADC_CR2_JEXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART_Msk\fP   (0x1UL << ADC_CR2_JSWSTART_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_JSWSTART\fP   \fBADC_CR2_JSWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_Msk\fP   (0xFUL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL\fP   \fBADC_CR2_EXTSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_0\fP   (0x1UL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_1\fP   (0x2UL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_2\fP   (0x4UL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTSEL_3\fP   (0x8UL << ADC_CR2_EXTSEL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN_Msk\fP   (0x3UL << ADC_CR2_EXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN\fP   \fBADC_CR2_EXTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN_0\fP   (0x1UL << ADC_CR2_EXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_EXTEN_1\fP   (0x2UL << ADC_CR2_EXTEN_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART_Msk\fP   (0x1UL << ADC_CR2_SWSTART_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CR2_SWSTART\fP   \fBADC_CR2_SWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_Msk\fP   (0x7UL << ADC_SMPR1_SMP10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10\fP   \fBADC_SMPR1_SMP10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_0\fP   (0x1UL << ADC_SMPR1_SMP10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_1\fP   (0x2UL << ADC_SMPR1_SMP10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP10_2\fP   (0x4UL << ADC_SMPR1_SMP10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_Msk\fP   (0x7UL << ADC_SMPR1_SMP11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11\fP   \fBADC_SMPR1_SMP11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_0\fP   (0x1UL << ADC_SMPR1_SMP11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_1\fP   (0x2UL << ADC_SMPR1_SMP11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP11_2\fP   (0x4UL << ADC_SMPR1_SMP11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_Msk\fP   (0x7UL << ADC_SMPR1_SMP12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12\fP   \fBADC_SMPR1_SMP12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_0\fP   (0x1UL << ADC_SMPR1_SMP12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_1\fP   (0x2UL << ADC_SMPR1_SMP12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP12_2\fP   (0x4UL << ADC_SMPR1_SMP12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_Msk\fP   (0x7UL << ADC_SMPR1_SMP13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13\fP   \fBADC_SMPR1_SMP13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_0\fP   (0x1UL << ADC_SMPR1_SMP13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_1\fP   (0x2UL << ADC_SMPR1_SMP13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP13_2\fP   (0x4UL << ADC_SMPR1_SMP13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_Msk\fP   (0x7UL << ADC_SMPR1_SMP14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14\fP   \fBADC_SMPR1_SMP14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_0\fP   (0x1UL << ADC_SMPR1_SMP14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_1\fP   (0x2UL << ADC_SMPR1_SMP14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP14_2\fP   (0x4UL << ADC_SMPR1_SMP14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_Msk\fP   (0x7UL << ADC_SMPR1_SMP15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15\fP   \fBADC_SMPR1_SMP15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_0\fP   (0x1UL << ADC_SMPR1_SMP15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_1\fP   (0x2UL << ADC_SMPR1_SMP15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP15_2\fP   (0x4UL << ADC_SMPR1_SMP15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_Msk\fP   (0x7UL << ADC_SMPR1_SMP16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16\fP   \fBADC_SMPR1_SMP16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_0\fP   (0x1UL << ADC_SMPR1_SMP16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_1\fP   (0x2UL << ADC_SMPR1_SMP16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP16_2\fP   (0x4UL << ADC_SMPR1_SMP16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_Msk\fP   (0x7UL << ADC_SMPR1_SMP17_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17\fP   \fBADC_SMPR1_SMP17_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_0\fP   (0x1UL << ADC_SMPR1_SMP17_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_1\fP   (0x2UL << ADC_SMPR1_SMP17_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP17_2\fP   (0x4UL << ADC_SMPR1_SMP17_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_Msk\fP   (0x7UL << ADC_SMPR1_SMP18_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18\fP   \fBADC_SMPR1_SMP18_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_0\fP   (0x1UL << ADC_SMPR1_SMP18_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_1\fP   (0x2UL << ADC_SMPR1_SMP18_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR1_SMP18_2\fP   (0x4UL << ADC_SMPR1_SMP18_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_Msk\fP   (0x7UL << ADC_SMPR2_SMP0_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0\fP   \fBADC_SMPR2_SMP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_0\fP   (0x1UL << ADC_SMPR2_SMP0_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_1\fP   (0x2UL << ADC_SMPR2_SMP0_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP0_2\fP   (0x4UL << ADC_SMPR2_SMP0_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_Msk\fP   (0x7UL << ADC_SMPR2_SMP1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1\fP   \fBADC_SMPR2_SMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_0\fP   (0x1UL << ADC_SMPR2_SMP1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_1\fP   (0x2UL << ADC_SMPR2_SMP1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP1_2\fP   (0x4UL << ADC_SMPR2_SMP1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_Msk\fP   (0x7UL << ADC_SMPR2_SMP2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2\fP   \fBADC_SMPR2_SMP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_0\fP   (0x1UL << ADC_SMPR2_SMP2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_1\fP   (0x2UL << ADC_SMPR2_SMP2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP2_2\fP   (0x4UL << ADC_SMPR2_SMP2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_Msk\fP   (0x7UL << ADC_SMPR2_SMP3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3\fP   \fBADC_SMPR2_SMP3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_0\fP   (0x1UL << ADC_SMPR2_SMP3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_1\fP   (0x2UL << ADC_SMPR2_SMP3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP3_2\fP   (0x4UL << ADC_SMPR2_SMP3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_Msk\fP   (0x7UL << ADC_SMPR2_SMP4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4\fP   \fBADC_SMPR2_SMP4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_0\fP   (0x1UL << ADC_SMPR2_SMP4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_1\fP   (0x2UL << ADC_SMPR2_SMP4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP4_2\fP   (0x4UL << ADC_SMPR2_SMP4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_Msk\fP   (0x7UL << ADC_SMPR2_SMP5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5\fP   \fBADC_SMPR2_SMP5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_0\fP   (0x1UL << ADC_SMPR2_SMP5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_1\fP   (0x2UL << ADC_SMPR2_SMP5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP5_2\fP   (0x4UL << ADC_SMPR2_SMP5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_Msk\fP   (0x7UL << ADC_SMPR2_SMP6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6\fP   \fBADC_SMPR2_SMP6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_0\fP   (0x1UL << ADC_SMPR2_SMP6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_1\fP   (0x2UL << ADC_SMPR2_SMP6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP6_2\fP   (0x4UL << ADC_SMPR2_SMP6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_Msk\fP   (0x7UL << ADC_SMPR2_SMP7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7\fP   \fBADC_SMPR2_SMP7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_0\fP   (0x1UL << ADC_SMPR2_SMP7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_1\fP   (0x2UL << ADC_SMPR2_SMP7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP7_2\fP   (0x4UL << ADC_SMPR2_SMP7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_Msk\fP   (0x7UL << ADC_SMPR2_SMP8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8\fP   \fBADC_SMPR2_SMP8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_0\fP   (0x1UL << ADC_SMPR2_SMP8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_1\fP   (0x2UL << ADC_SMPR2_SMP8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP8_2\fP   (0x4UL << ADC_SMPR2_SMP8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_Msk\fP   (0x7UL << ADC_SMPR2_SMP9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9\fP   \fBADC_SMPR2_SMP9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_0\fP   (0x1UL << ADC_SMPR2_SMP9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_1\fP   (0x2UL << ADC_SMPR2_SMP9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SMPR2_SMP9_2\fP   (0x4UL << ADC_SMPR2_SMP9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1_Msk\fP   (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR1_JOFFSET1\fP   \fBADC_JOFR1_JOFFSET1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2_Msk\fP   (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR2_JOFFSET2\fP   \fBADC_JOFR2_JOFFSET2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3_Msk\fP   (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR3_JOFFSET3\fP   \fBADC_JOFR3_JOFFSET3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4_Msk\fP   (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JOFR4_JOFFSET4\fP   \fBADC_JOFR4_JOFFSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT_Msk\fP   (0xFFFUL << ADC_HTR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_HTR_HT\fP   \fBADC_HTR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT_Msk\fP   (0xFFFUL << ADC_LTR_LT_Pos)"
.br
.ti -1c
.RI "#define \fBADC_LTR_LT\fP   \fBADC_LTR_LT_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_Msk\fP   (0x1FUL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13\fP   \fBADC_SQR1_SQ13_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_0\fP   (0x01UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_1\fP   (0x02UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_2\fP   (0x04UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_3\fP   (0x08UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ13_4\fP   (0x10UL << ADC_SQR1_SQ13_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_Msk\fP   (0x1FUL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14\fP   \fBADC_SQR1_SQ14_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_0\fP   (0x01UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_1\fP   (0x02UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_2\fP   (0x04UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_3\fP   (0x08UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ14_4\fP   (0x10UL << ADC_SQR1_SQ14_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_Msk\fP   (0x1FUL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15\fP   \fBADC_SQR1_SQ15_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_0\fP   (0x01UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_1\fP   (0x02UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_2\fP   (0x04UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_3\fP   (0x08UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ15_4\fP   (0x10UL << ADC_SQR1_SQ15_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_Msk\fP   (0x1FUL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16\fP   \fBADC_SQR1_SQ16_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_0\fP   (0x01UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_1\fP   (0x02UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_2\fP   (0x04UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_3\fP   (0x08UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_SQ16_4\fP   (0x10UL << ADC_SQR1_SQ16_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_Msk\fP   (0xFUL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L\fP   \fBADC_SQR1_L_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_0\fP   (0x1UL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_1\fP   (0x2UL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_2\fP   (0x4UL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR1_L_3\fP   (0x8UL << ADC_SQR1_L_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_Msk\fP   (0x1FUL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7\fP   \fBADC_SQR2_SQ7_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_0\fP   (0x01UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_1\fP   (0x02UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_2\fP   (0x04UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_3\fP   (0x08UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ7_4\fP   (0x10UL << ADC_SQR2_SQ7_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_Msk\fP   (0x1FUL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8\fP   \fBADC_SQR2_SQ8_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_0\fP   (0x01UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_1\fP   (0x02UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_2\fP   (0x04UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_3\fP   (0x08UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ8_4\fP   (0x10UL << ADC_SQR2_SQ8_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_Msk\fP   (0x1FUL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9\fP   \fBADC_SQR2_SQ9_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_0\fP   (0x01UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_1\fP   (0x02UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_2\fP   (0x04UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_3\fP   (0x08UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ9_4\fP   (0x10UL << ADC_SQR2_SQ9_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_Msk\fP   (0x1FUL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10\fP   \fBADC_SQR2_SQ10_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_0\fP   (0x01UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_1\fP   (0x02UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_2\fP   (0x04UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_3\fP   (0x08UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ10_4\fP   (0x10UL << ADC_SQR2_SQ10_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_Msk\fP   (0x1FUL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11\fP   \fBADC_SQR2_SQ11_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_0\fP   (0x01UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_1\fP   (0x02UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_2\fP   (0x04UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_3\fP   (0x08UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ11_4\fP   (0x10UL << ADC_SQR2_SQ11_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_Msk\fP   (0x1FUL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12\fP   \fBADC_SQR2_SQ12_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_0\fP   (0x01UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_1\fP   (0x02UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_2\fP   (0x04UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_3\fP   (0x08UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR2_SQ12_4\fP   (0x10UL << ADC_SQR2_SQ12_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_Msk\fP   (0x1FUL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1\fP   \fBADC_SQR3_SQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_0\fP   (0x01UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_1\fP   (0x02UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_2\fP   (0x04UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_3\fP   (0x08UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ1_4\fP   (0x10UL << ADC_SQR3_SQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_Msk\fP   (0x1FUL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2\fP   \fBADC_SQR3_SQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_0\fP   (0x01UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_1\fP   (0x02UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_2\fP   (0x04UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_3\fP   (0x08UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ2_4\fP   (0x10UL << ADC_SQR3_SQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_Msk\fP   (0x1FUL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3\fP   \fBADC_SQR3_SQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_0\fP   (0x01UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_1\fP   (0x02UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_2\fP   (0x04UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_3\fP   (0x08UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ3_4\fP   (0x10UL << ADC_SQR3_SQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_Msk\fP   (0x1FUL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4\fP   \fBADC_SQR3_SQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_0\fP   (0x01UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_1\fP   (0x02UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_2\fP   (0x04UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_3\fP   (0x08UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ4_4\fP   (0x10UL << ADC_SQR3_SQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_Msk\fP   (0x1FUL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5\fP   \fBADC_SQR3_SQ5_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_0\fP   (0x01UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_1\fP   (0x02UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_2\fP   (0x04UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_3\fP   (0x08UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ5_4\fP   (0x10UL << ADC_SQR3_SQ5_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_Msk\fP   (0x1FUL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6\fP   \fBADC_SQR3_SQ6_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_0\fP   (0x01UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_1\fP   (0x02UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_2\fP   (0x04UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_3\fP   (0x08UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_SQR3_SQ6_4\fP   (0x10UL << ADC_SQR3_SQ6_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_Msk\fP   (0x1FUL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1\fP   \fBADC_JSQR_JSQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_0\fP   (0x01UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_1\fP   (0x02UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_2\fP   (0x04UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_3\fP   (0x08UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ1_4\fP   (0x10UL << ADC_JSQR_JSQ1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_Msk\fP   (0x1FUL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2\fP   \fBADC_JSQR_JSQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_0\fP   (0x01UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_1\fP   (0x02UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_2\fP   (0x04UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_3\fP   (0x08UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ2_4\fP   (0x10UL << ADC_JSQR_JSQ2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_Msk\fP   (0x1FUL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3\fP   \fBADC_JSQR_JSQ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_0\fP   (0x01UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_1\fP   (0x02UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_2\fP   (0x04UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_3\fP   (0x08UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ3_4\fP   (0x10UL << ADC_JSQR_JSQ3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_Msk\fP   (0x1FUL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4\fP   \fBADC_JSQR_JSQ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_0\fP   (0x01UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_1\fP   (0x02UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_2\fP   (0x04UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_3\fP   (0x08UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JSQ4_4\fP   (0x10UL << ADC_JSQR_JSQ4_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_Msk\fP   (0x3UL << ADC_JSQR_JL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL\fP   \fBADC_JSQR_JL_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_0\fP   (0x1UL << ADC_JSQR_JL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JSQR_JL_1\fP   (0x2UL << ADC_JSQR_JL_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA_Msk\fP   (0xFFFFUL << ADC_JDR1_JDATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR1_JDATA\fP   \fBADC_JDR1_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA_Msk\fP   (0xFFFFUL << ADC_JDR2_JDATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR2_JDATA\fP   \fBADC_JDR2_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA_Msk\fP   (0xFFFFUL << ADC_JDR3_JDATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR3_JDATA\fP   \fBADC_JDR3_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA_Msk\fP   (0xFFFFUL << ADC_JDR4_JDATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_JDR4_JDATA\fP   \fBADC_JDR4_JDATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA_Msk\fP   (0xFFFFUL << ADC_DR_DATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_DR_DATA\fP   \fBADC_DR_DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA_Msk\fP   (0xFFFFUL << ADC_DR_ADC2DATA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_DR_ADC2DATA\fP   \fBADC_DR_ADC2DATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD1_Msk\fP   (0x1UL << ADC_CSR_AWD1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD1\fP   \fBADC_CSR_AWD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC1_Msk\fP   (0x1UL << ADC_CSR_EOC1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC1\fP   \fBADC_CSR_EOC1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC1_Msk\fP   (0x1UL << ADC_CSR_JEOC1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC1\fP   \fBADC_CSR_JEOC1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT1_Msk\fP   (0x1UL << ADC_CSR_JSTRT1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT1\fP   \fBADC_CSR_JSTRT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT1_Msk\fP   (0x1UL << ADC_CSR_STRT1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT1\fP   \fBADC_CSR_STRT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR1_Msk\fP   (0x1UL << ADC_CSR_OVR1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR1\fP   \fBADC_CSR_OVR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD2_Msk\fP   (0x1UL << ADC_CSR_AWD2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD2\fP   \fBADC_CSR_AWD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC2_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC2_Msk\fP   (0x1UL << ADC_CSR_EOC2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC2\fP   \fBADC_CSR_EOC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC2_Msk\fP   (0x1UL << ADC_CSR_JEOC2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC2\fP   \fBADC_CSR_JEOC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT2_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT2_Msk\fP   (0x1UL << ADC_CSR_JSTRT2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT2\fP   \fBADC_CSR_JSTRT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT2_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT2_Msk\fP   (0x1UL << ADC_CSR_STRT2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT2\fP   \fBADC_CSR_STRT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR2_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR2_Msk\fP   (0x1UL << ADC_CSR_OVR2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR2\fP   \fBADC_CSR_OVR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD3_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD3_Msk\fP   (0x1UL << ADC_CSR_AWD3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_AWD3\fP   \fBADC_CSR_AWD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC3_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC3_Msk\fP   (0x1UL << ADC_CSR_EOC3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_EOC3\fP   \fBADC_CSR_EOC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC3_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC3_Msk\fP   (0x1UL << ADC_CSR_JEOC3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JEOC3\fP   \fBADC_CSR_JEOC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT3_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT3_Msk\fP   (0x1UL << ADC_CSR_JSTRT3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_JSTRT3\fP   \fBADC_CSR_JSTRT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT3_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT3_Msk\fP   (0x1UL << ADC_CSR_STRT3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_STRT3\fP   \fBADC_CSR_STRT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR3_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR3_Msk\fP   (0x1UL << ADC_CSR_OVR3_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CSR_OVR3\fP   \fBADC_CSR_OVR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_DOVR1\fP   \fBADC_CSR_OVR1\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_DOVR2\fP   \fBADC_CSR_OVR2\fP"
.br
.ti -1c
.RI "#define \fBADC_CSR_DOVR3\fP   \fBADC_CSR_OVR3\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_Msk\fP   (0x1FUL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI\fP   \fBADC_CCR_MULTI_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_0\fP   (0x01UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_1\fP   (0x02UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_2\fP   (0x04UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_3\fP   (0x08UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_MULTI_4\fP   (0x10UL << ADC_CCR_MULTI_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_Msk\fP   (0xFUL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY\fP   \fBADC_CCR_DELAY_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_0\fP   (0x1UL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_1\fP   (0x2UL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_2\fP   (0x4UL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DELAY_3\fP   (0x8UL << ADC_CCR_DELAY_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DDS_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DDS_Msk\fP   (0x1UL << ADC_CCR_DDS_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DDS\fP   \fBADC_CCR_DDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA_Msk\fP   (0x3UL << ADC_CCR_DMA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA\fP   \fBADC_CCR_DMA_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA_0\fP   (0x1UL << ADC_CCR_DMA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_DMA_1\fP   (0x2UL << ADC_CCR_DMA_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE_Msk\fP   (0x3UL << ADC_CCR_ADCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE\fP   \fBADC_CCR_ADCPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE_0\fP   (0x1UL << ADC_CCR_ADCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_ADCPRE_1\fP   (0x2UL << ADC_CCR_ADCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATE_Msk\fP   (0x1UL << ADC_CCR_VBATE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_VBATE\fP   \fBADC_CCR_VBATE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSVREFE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSVREFE_Msk\fP   (0x1UL << ADC_CCR_TSVREFE_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CCR_TSVREFE\fP   \fBADC_CCR_TSVREFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA1_Msk\fP   (0xFFFFUL << ADC_CDR_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA1\fP   \fBADC_CDR_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA2_Msk\fP   (0xFFFFUL << ADC_CDR_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBADC_CDR_DATA2\fP   \fBADC_CDR_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBADC_CDR_RDATA_MST\fP   \fBADC_CDR_DATA1\fP"
.br
.ti -1c
.RI "#define \fBADC_CDR_RDATA_SLV\fP   \fBADC_CDR_DATA2\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ_Msk\fP   (0x1UL << \fBCAN_MCR_INRQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_INRQ\fP   \fBCAN_MCR_INRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP_Msk\fP   (0x1UL << CAN_MCR_SLEEP_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_SLEEP\fP   \fBCAN_MCR_SLEEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP_Msk\fP   (0x1UL << CAN_MCR_TXFP_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TXFP\fP   \fBCAN_MCR_TXFP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM_Msk\fP   (0x1UL << CAN_MCR_RFLM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RFLM\fP   \fBCAN_MCR_RFLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART_Msk\fP   (0x1UL << CAN_MCR_NART_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_NART\fP   \fBCAN_MCR_NART_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM_Msk\fP   (0x1UL << CAN_MCR_AWUM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_AWUM\fP   \fBCAN_MCR_AWUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM_Msk\fP   (0x1UL << CAN_MCR_ABOM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_ABOM\fP   \fBCAN_MCR_ABOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM_Msk\fP   (0x1UL << CAN_MCR_TTCM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_TTCM\fP   \fBCAN_MCR_TTCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET_Msk\fP   (0x1UL << CAN_MCR_RESET_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_RESET\fP   \fBCAN_MCR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF_Msk\fP   (0x1UL << CAN_MCR_DBF_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MCR_DBF\fP   \fBCAN_MCR_DBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK_Msk\fP   (0x1UL << CAN_MSR_INAK_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_INAK\fP   \fBCAN_MSR_INAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK_Msk\fP   (0x1UL << CAN_MSR_SLAK_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAK\fP   \fBCAN_MSR_SLAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI_Msk\fP   (0x1UL << CAN_MSR_ERRI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_ERRI\fP   \fBCAN_MSR_ERRI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI_Msk\fP   (0x1UL << CAN_MSR_WKUI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_WKUI\fP   \fBCAN_MSR_WKUI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI_Msk\fP   (0x1UL << CAN_MSR_SLAKI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SLAKI\fP   \fBCAN_MSR_SLAKI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM_Msk\fP   (0x1UL << CAN_MSR_TXM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_TXM\fP   \fBCAN_MSR_TXM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM_Msk\fP   (0x1UL << CAN_MSR_RXM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RXM\fP   \fBCAN_MSR_RXM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP_Msk\fP   (0x1UL << CAN_MSR_SAMP_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_SAMP\fP   \fBCAN_MSR_SAMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX_Msk\fP   (0x1UL << CAN_MSR_RX_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_MSR_RX\fP   \fBCAN_MSR_RX_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0_Msk\fP   (0x1UL << CAN_TSR_RQCP0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP0\fP   \fBCAN_TSR_RQCP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0_Msk\fP   (0x1UL << CAN_TSR_TXOK0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK0\fP   \fBCAN_TSR_TXOK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0_Msk\fP   (0x1UL << CAN_TSR_ALST0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST0\fP   \fBCAN_TSR_ALST0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0_Msk\fP   (0x1UL << CAN_TSR_TERR0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR0\fP   \fBCAN_TSR_TERR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0_Msk\fP   (0x1UL << CAN_TSR_ABRQ0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ0\fP   \fBCAN_TSR_ABRQ0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1_Msk\fP   (0x1UL << CAN_TSR_RQCP1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP1\fP   \fBCAN_TSR_RQCP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1_Msk\fP   (0x1UL << CAN_TSR_TXOK1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK1\fP   \fBCAN_TSR_TXOK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1_Msk\fP   (0x1UL << CAN_TSR_ALST1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST1\fP   \fBCAN_TSR_ALST1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1_Msk\fP   (0x1UL << CAN_TSR_TERR1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR1\fP   \fBCAN_TSR_TERR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1_Msk\fP   (0x1UL << CAN_TSR_ABRQ1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ1\fP   \fBCAN_TSR_ABRQ1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2_Msk\fP   (0x1UL << CAN_TSR_RQCP2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_RQCP2\fP   \fBCAN_TSR_RQCP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2_Msk\fP   (0x1UL << CAN_TSR_TXOK2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TXOK2\fP   \fBCAN_TSR_TXOK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2_Msk\fP   (0x1UL << CAN_TSR_ALST2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ALST2\fP   \fBCAN_TSR_ALST2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2_Msk\fP   (0x1UL << CAN_TSR_TERR2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TERR2\fP   \fBCAN_TSR_TERR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2_Msk\fP   (0x1UL << CAN_TSR_ABRQ2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_ABRQ2\fP   \fBCAN_TSR_ABRQ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE_Msk\fP   (0x3UL << CAN_TSR_CODE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_CODE\fP   \fBCAN_TSR_CODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME_Msk\fP   (0x7UL << CAN_TSR_TME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME\fP   \fBCAN_TSR_TME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0_Msk\fP   (0x1UL << CAN_TSR_TME0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME0\fP   \fBCAN_TSR_TME0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1_Msk\fP   (0x1UL << CAN_TSR_TME1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME1\fP   \fBCAN_TSR_TME1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2_Msk\fP   (0x1UL << CAN_TSR_TME2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_TME2\fP   \fBCAN_TSR_TME2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW_Msk\fP   (0x7UL << CAN_TSR_LOW_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW\fP   \fBCAN_TSR_LOW_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0_Msk\fP   (0x1UL << CAN_TSR_LOW0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW0\fP   \fBCAN_TSR_LOW0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1_Msk\fP   (0x1UL << CAN_TSR_LOW1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW1\fP   \fBCAN_TSR_LOW1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2_Msk\fP   (0x1UL << CAN_TSR_LOW2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TSR_LOW2\fP   \fBCAN_TSR_LOW2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0_Msk\fP   (0x3UL << CAN_RF0R_FMP0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FMP0\fP   \fBCAN_RF0R_FMP0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0_Msk\fP   (0x1UL << CAN_RF0R_FULL0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FULL0\fP   \fBCAN_RF0R_FULL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0_Msk\fP   (0x1UL << CAN_RF0R_FOVR0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_FOVR0\fP   \fBCAN_RF0R_FOVR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0_Msk\fP   (0x1UL << CAN_RF0R_RFOM0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF0R_RFOM0\fP   \fBCAN_RF0R_RFOM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1_Msk\fP   (0x3UL << CAN_RF1R_FMP1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FMP1\fP   \fBCAN_RF1R_FMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1_Msk\fP   (0x1UL << CAN_RF1R_FULL1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FULL1\fP   \fBCAN_RF1R_FULL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1_Msk\fP   (0x1UL << CAN_RF1R_FOVR1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_FOVR1\fP   \fBCAN_RF1R_FOVR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1_Msk\fP   (0x1UL << CAN_RF1R_RFOM1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RF1R_RFOM1\fP   \fBCAN_RF1R_RFOM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE_Msk\fP   (0x1UL << CAN_IER_TMEIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_TMEIE\fP   \fBCAN_IER_TMEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0_Msk\fP   (0x1UL << CAN_IER_FMPIE0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE0\fP   \fBCAN_IER_FMPIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0_Msk\fP   (0x1UL << CAN_IER_FFIE0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE0\fP   \fBCAN_IER_FFIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0_Msk\fP   (0x1UL << CAN_IER_FOVIE0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE0\fP   \fBCAN_IER_FOVIE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1_Msk\fP   (0x1UL << CAN_IER_FMPIE1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FMPIE1\fP   \fBCAN_IER_FMPIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1_Msk\fP   (0x1UL << CAN_IER_FFIE1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FFIE1\fP   \fBCAN_IER_FFIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1_Msk\fP   (0x1UL << CAN_IER_FOVIE1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_FOVIE1\fP   \fBCAN_IER_FOVIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE_Msk\fP   (0x1UL << CAN_IER_EWGIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EWGIE\fP   \fBCAN_IER_EWGIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE_Msk\fP   (0x1UL << CAN_IER_EPVIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_EPVIE\fP   \fBCAN_IER_EPVIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE_Msk\fP   (0x1UL << CAN_IER_BOFIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_BOFIE\fP   \fBCAN_IER_BOFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE_Msk\fP   (0x1UL << CAN_IER_LECIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_LECIE\fP   \fBCAN_IER_LECIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE_Msk\fP   (0x1UL << CAN_IER_ERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_ERRIE\fP   \fBCAN_IER_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE_Msk\fP   (0x1UL << CAN_IER_WKUIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_WKUIE\fP   \fBCAN_IER_WKUIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE_Msk\fP   (0x1UL << CAN_IER_SLKIE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_IER_SLKIE\fP   \fBCAN_IER_SLKIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF_Msk\fP   (0x1UL << CAN_ESR_EWGF_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EWGF\fP   \fBCAN_ESR_EWGF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF_Msk\fP   (0x1UL << CAN_ESR_EPVF_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_EPVF\fP   \fBCAN_ESR_EPVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF_Msk\fP   (0x1UL << CAN_ESR_BOFF_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_BOFF\fP   \fBCAN_ESR_BOFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_Msk\fP   (0x7UL << CAN_ESR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC\fP   \fBCAN_ESR_LEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_0\fP   (0x1UL << CAN_ESR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_1\fP   (0x2UL << CAN_ESR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_LEC_2\fP   (0x4UL << CAN_ESR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC_Msk\fP   (0xFFUL << CAN_ESR_TEC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_TEC\fP   \fBCAN_ESR_TEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC_Msk\fP   (0xFFUL << CAN_ESR_REC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_ESR_REC\fP   \fBCAN_ESR_REC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP_Msk\fP   (0x3FFUL << CAN_BTR_BRP_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_BRP\fP   \fBCAN_BTR_BRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_Msk\fP   (0xFUL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1\fP   \fBCAN_BTR_TS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_0\fP   (0x1UL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_1\fP   (0x2UL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_2\fP   (0x4UL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS1_3\fP   (0x8UL << CAN_BTR_TS1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_Msk\fP   (0x7UL << CAN_BTR_TS2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2\fP   \fBCAN_BTR_TS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_0\fP   (0x1UL << CAN_BTR_TS2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_1\fP   (0x2UL << CAN_BTR_TS2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_TS2_2\fP   (0x4UL << CAN_BTR_TS2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_Msk\fP   (0x3UL << CAN_BTR_SJW_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW\fP   \fBCAN_BTR_SJW_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_0\fP   (0x1UL << CAN_BTR_SJW_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SJW_1\fP   (0x2UL << CAN_BTR_SJW_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM_Msk\fP   (0x1UL << CAN_BTR_LBKM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_LBKM\fP   \fBCAN_BTR_LBKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM_Msk\fP   (0x1UL << CAN_BTR_SILM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_BTR_SILM\fP   \fBCAN_BTR_SILM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ_Msk\fP   (0x1UL << CAN_TI0R_TXRQ_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_TXRQ\fP   \fBCAN_TI0R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR_Msk\fP   (0x1UL << CAN_TI0R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_RTR\fP   \fBCAN_TI0R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE_Msk\fP   (0x1UL << CAN_TI0R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_IDE\fP   \fBCAN_TI0R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID_Msk\fP   (0x3FFFFUL << CAN_TI0R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_EXID\fP   \fBCAN_TI0R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID_Msk\fP   (0x7FFUL << CAN_TI0R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI0R_STID\fP   \fBCAN_TI0R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC_Msk\fP   (0xFUL << CAN_TDT0R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_DLC\fP   \fBCAN_TDT0R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT_Msk\fP   (0x1UL << CAN_TDT0R_TGT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TGT\fP   \fBCAN_TDT0R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME_Msk\fP   (0xFFFFUL << CAN_TDT0R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT0R_TIME\fP   \fBCAN_TDT0R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0_Msk\fP   (0xFFUL << CAN_TDL0R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA0\fP   \fBCAN_TDL0R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1_Msk\fP   (0xFFUL << CAN_TDL0R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA1\fP   \fBCAN_TDL0R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2_Msk\fP   (0xFFUL << CAN_TDL0R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA2\fP   \fBCAN_TDL0R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3_Msk\fP   (0xFFUL << CAN_TDL0R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL0R_DATA3\fP   \fBCAN_TDL0R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4_Msk\fP   (0xFFUL << CAN_TDH0R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA4\fP   \fBCAN_TDH0R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5_Msk\fP   (0xFFUL << CAN_TDH0R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA5\fP   \fBCAN_TDH0R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6_Msk\fP   (0xFFUL << CAN_TDH0R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA6\fP   \fBCAN_TDH0R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7_Msk\fP   (0xFFUL << CAN_TDH0R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH0R_DATA7\fP   \fBCAN_TDH0R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ_Msk\fP   (0x1UL << CAN_TI1R_TXRQ_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_TXRQ\fP   \fBCAN_TI1R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR_Msk\fP   (0x1UL << CAN_TI1R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_RTR\fP   \fBCAN_TI1R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE_Msk\fP   (0x1UL << CAN_TI1R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_IDE\fP   \fBCAN_TI1R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID_Msk\fP   (0x3FFFFUL << CAN_TI1R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_EXID\fP   \fBCAN_TI1R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID_Msk\fP   (0x7FFUL << CAN_TI1R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI1R_STID\fP   \fBCAN_TI1R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC_Msk\fP   (0xFUL << CAN_TDT1R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_DLC\fP   \fBCAN_TDT1R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT_Msk\fP   (0x1UL << CAN_TDT1R_TGT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TGT\fP   \fBCAN_TDT1R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME_Msk\fP   (0xFFFFUL << CAN_TDT1R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT1R_TIME\fP   \fBCAN_TDT1R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0_Msk\fP   (0xFFUL << CAN_TDL1R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA0\fP   \fBCAN_TDL1R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1_Msk\fP   (0xFFUL << CAN_TDL1R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA1\fP   \fBCAN_TDL1R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2_Msk\fP   (0xFFUL << CAN_TDL1R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA2\fP   \fBCAN_TDL1R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3_Msk\fP   (0xFFUL << CAN_TDL1R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL1R_DATA3\fP   \fBCAN_TDL1R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4_Msk\fP   (0xFFUL << CAN_TDH1R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA4\fP   \fBCAN_TDH1R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5_Msk\fP   (0xFFUL << CAN_TDH1R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA5\fP   \fBCAN_TDH1R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6_Msk\fP   (0xFFUL << CAN_TDH1R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA6\fP   \fBCAN_TDH1R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7_Msk\fP   (0xFFUL << CAN_TDH1R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH1R_DATA7\fP   \fBCAN_TDH1R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ_Msk\fP   (0x1UL << CAN_TI2R_TXRQ_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_TXRQ\fP   \fBCAN_TI2R_TXRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR_Msk\fP   (0x1UL << CAN_TI2R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_RTR\fP   \fBCAN_TI2R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE_Msk\fP   (0x1UL << CAN_TI2R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_IDE\fP   \fBCAN_TI2R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID_Msk\fP   (0x3FFFFUL << CAN_TI2R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_EXID\fP   \fBCAN_TI2R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID_Msk\fP   (0x7FFUL << CAN_TI2R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TI2R_STID\fP   \fBCAN_TI2R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC_Msk\fP   (0xFUL << CAN_TDT2R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_DLC\fP   \fBCAN_TDT2R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT_Msk\fP   (0x1UL << CAN_TDT2R_TGT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TGT\fP   \fBCAN_TDT2R_TGT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME_Msk\fP   (0xFFFFUL << CAN_TDT2R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDT2R_TIME\fP   \fBCAN_TDT2R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0_Msk\fP   (0xFFUL << CAN_TDL2R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA0\fP   \fBCAN_TDL2R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1_Msk\fP   (0xFFUL << CAN_TDL2R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA1\fP   \fBCAN_TDL2R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2_Msk\fP   (0xFFUL << CAN_TDL2R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA2\fP   \fBCAN_TDL2R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3_Msk\fP   (0xFFUL << CAN_TDL2R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDL2R_DATA3\fP   \fBCAN_TDL2R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4_Msk\fP   (0xFFUL << CAN_TDH2R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA4\fP   \fBCAN_TDH2R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5_Msk\fP   (0xFFUL << CAN_TDH2R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA5\fP   \fBCAN_TDH2R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6_Msk\fP   (0xFFUL << CAN_TDH2R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA6\fP   \fBCAN_TDH2R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7_Msk\fP   (0xFFUL << CAN_TDH2R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_TDH2R_DATA7\fP   \fBCAN_TDH2R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR_Msk\fP   (0x1UL << CAN_RI0R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_RTR\fP   \fBCAN_RI0R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE_Msk\fP   (0x1UL << CAN_RI0R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_IDE\fP   \fBCAN_RI0R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID_Msk\fP   (0x3FFFFUL << CAN_RI0R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_EXID\fP   \fBCAN_RI0R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID_Msk\fP   (0x7FFUL << CAN_RI0R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI0R_STID\fP   \fBCAN_RI0R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC_Msk\fP   (0xFUL << CAN_RDT0R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_DLC\fP   \fBCAN_RDT0R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI_Msk\fP   (0xFFUL << CAN_RDT0R_FMI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_FMI\fP   \fBCAN_RDT0R_FMI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME_Msk\fP   (0xFFFFUL << CAN_RDT0R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT0R_TIME\fP   \fBCAN_RDT0R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0_Msk\fP   (0xFFUL << CAN_RDL0R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA0\fP   \fBCAN_RDL0R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1_Msk\fP   (0xFFUL << CAN_RDL0R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA1\fP   \fBCAN_RDL0R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2_Msk\fP   (0xFFUL << CAN_RDL0R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA2\fP   \fBCAN_RDL0R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3_Msk\fP   (0xFFUL << CAN_RDL0R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL0R_DATA3\fP   \fBCAN_RDL0R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4_Msk\fP   (0xFFUL << CAN_RDH0R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA4\fP   \fBCAN_RDH0R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5_Msk\fP   (0xFFUL << CAN_RDH0R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA5\fP   \fBCAN_RDH0R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6_Msk\fP   (0xFFUL << CAN_RDH0R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA6\fP   \fBCAN_RDH0R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7_Msk\fP   (0xFFUL << CAN_RDH0R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH0R_DATA7\fP   \fBCAN_RDH0R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR_Msk\fP   (0x1UL << CAN_RI1R_RTR_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_RTR\fP   \fBCAN_RI1R_RTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE_Msk\fP   (0x1UL << CAN_RI1R_IDE_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_IDE\fP   \fBCAN_RI1R_IDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID_Msk\fP   (0x3FFFFUL << CAN_RI1R_EXID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_EXID\fP   \fBCAN_RI1R_EXID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID_Msk\fP   (0x7FFUL << CAN_RI1R_STID_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RI1R_STID\fP   \fBCAN_RI1R_STID_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC_Msk\fP   (0xFUL << CAN_RDT1R_DLC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_DLC\fP   \fBCAN_RDT1R_DLC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI_Msk\fP   (0xFFUL << CAN_RDT1R_FMI_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_FMI\fP   \fBCAN_RDT1R_FMI_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME_Msk\fP   (0xFFFFUL << CAN_RDT1R_TIME_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDT1R_TIME\fP   \fBCAN_RDT1R_TIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0_Msk\fP   (0xFFUL << CAN_RDL1R_DATA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA0\fP   \fBCAN_RDL1R_DATA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1_Msk\fP   (0xFFUL << CAN_RDL1R_DATA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA1\fP   \fBCAN_RDL1R_DATA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2_Msk\fP   (0xFFUL << CAN_RDL1R_DATA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA2\fP   \fBCAN_RDL1R_DATA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3_Msk\fP   (0xFFUL << CAN_RDL1R_DATA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDL1R_DATA3\fP   \fBCAN_RDL1R_DATA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4_Msk\fP   (0xFFUL << CAN_RDH1R_DATA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA4\fP   \fBCAN_RDH1R_DATA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5_Msk\fP   (0xFFUL << CAN_RDH1R_DATA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA5\fP   \fBCAN_RDH1R_DATA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6_Msk\fP   (0xFFUL << CAN_RDH1R_DATA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA6\fP   \fBCAN_RDH1R_DATA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7_Msk\fP   (0xFFUL << CAN_RDH1R_DATA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_RDH1R_DATA7\fP   \fBCAN_RDH1R_DATA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT_Msk\fP   (0x1UL << CAN_FMR_FINIT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_FINIT\fP   \fBCAN_FMR_FINIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB_Msk\fP   (0x3FUL << CAN_FMR_CAN2SB_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FMR_CAN2SB\fP   \fBCAN_FMR_CAN2SB_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM_Msk\fP   (0xFFFFFFFUL << CAN_FM1R_FBM_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM\fP   \fBCAN_FM1R_FBM_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0_Msk\fP   (0x1UL << CAN_FM1R_FBM0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM0\fP   \fBCAN_FM1R_FBM0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1_Msk\fP   (0x1UL << CAN_FM1R_FBM1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM1\fP   \fBCAN_FM1R_FBM1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2_Msk\fP   (0x1UL << CAN_FM1R_FBM2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM2\fP   \fBCAN_FM1R_FBM2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3_Msk\fP   (0x1UL << CAN_FM1R_FBM3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM3\fP   \fBCAN_FM1R_FBM3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4_Msk\fP   (0x1UL << CAN_FM1R_FBM4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM4\fP   \fBCAN_FM1R_FBM4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5_Msk\fP   (0x1UL << CAN_FM1R_FBM5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM5\fP   \fBCAN_FM1R_FBM5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6_Msk\fP   (0x1UL << CAN_FM1R_FBM6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM6\fP   \fBCAN_FM1R_FBM6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7_Msk\fP   (0x1UL << CAN_FM1R_FBM7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM7\fP   \fBCAN_FM1R_FBM7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8_Msk\fP   (0x1UL << CAN_FM1R_FBM8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM8\fP   \fBCAN_FM1R_FBM8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9_Msk\fP   (0x1UL << CAN_FM1R_FBM9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM9\fP   \fBCAN_FM1R_FBM9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10_Msk\fP   (0x1UL << CAN_FM1R_FBM10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM10\fP   \fBCAN_FM1R_FBM10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11_Msk\fP   (0x1UL << CAN_FM1R_FBM11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM11\fP   \fBCAN_FM1R_FBM11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12_Msk\fP   (0x1UL << CAN_FM1R_FBM12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM12\fP   \fBCAN_FM1R_FBM12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13_Msk\fP   (0x1UL << CAN_FM1R_FBM13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM13\fP   \fBCAN_FM1R_FBM13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM14_Msk\fP   (0x1UL << CAN_FM1R_FBM14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM14\fP   \fBCAN_FM1R_FBM14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM15_Msk\fP   (0x1UL << CAN_FM1R_FBM15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM15\fP   \fBCAN_FM1R_FBM15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM16_Msk\fP   (0x1UL << CAN_FM1R_FBM16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM16\fP   \fBCAN_FM1R_FBM16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM17_Msk\fP   (0x1UL << CAN_FM1R_FBM17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM17\fP   \fBCAN_FM1R_FBM17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM18_Msk\fP   (0x1UL << CAN_FM1R_FBM18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM18\fP   \fBCAN_FM1R_FBM18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM19_Msk\fP   (0x1UL << CAN_FM1R_FBM19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM19\fP   \fBCAN_FM1R_FBM19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM20_Msk\fP   (0x1UL << CAN_FM1R_FBM20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM20\fP   \fBCAN_FM1R_FBM20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM21_Msk\fP   (0x1UL << CAN_FM1R_FBM21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM21\fP   \fBCAN_FM1R_FBM21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM22_Msk\fP   (0x1UL << CAN_FM1R_FBM22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM22\fP   \fBCAN_FM1R_FBM22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM23_Msk\fP   (0x1UL << CAN_FM1R_FBM23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM23\fP   \fBCAN_FM1R_FBM23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM24_Msk\fP   (0x1UL << CAN_FM1R_FBM24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM24\fP   \fBCAN_FM1R_FBM24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM25_Msk\fP   (0x1UL << CAN_FM1R_FBM25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM25\fP   \fBCAN_FM1R_FBM25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM26_Msk\fP   (0x1UL << CAN_FM1R_FBM26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM26\fP   \fBCAN_FM1R_FBM26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM27_Msk\fP   (0x1UL << CAN_FM1R_FBM27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FM1R_FBM27\fP   \fBCAN_FM1R_FBM27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC_Msk\fP   (0xFFFFFFFUL << CAN_FS1R_FSC_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC\fP   \fBCAN_FS1R_FSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0_Msk\fP   (0x1UL << CAN_FS1R_FSC0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC0\fP   \fBCAN_FS1R_FSC0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1_Msk\fP   (0x1UL << CAN_FS1R_FSC1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC1\fP   \fBCAN_FS1R_FSC1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2_Msk\fP   (0x1UL << CAN_FS1R_FSC2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC2\fP   \fBCAN_FS1R_FSC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3_Msk\fP   (0x1UL << CAN_FS1R_FSC3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC3\fP   \fBCAN_FS1R_FSC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4_Msk\fP   (0x1UL << CAN_FS1R_FSC4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC4\fP   \fBCAN_FS1R_FSC4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5_Msk\fP   (0x1UL << CAN_FS1R_FSC5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC5\fP   \fBCAN_FS1R_FSC5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6_Msk\fP   (0x1UL << CAN_FS1R_FSC6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC6\fP   \fBCAN_FS1R_FSC6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7_Msk\fP   (0x1UL << CAN_FS1R_FSC7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC7\fP   \fBCAN_FS1R_FSC7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8_Msk\fP   (0x1UL << CAN_FS1R_FSC8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC8\fP   \fBCAN_FS1R_FSC8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9_Msk\fP   (0x1UL << CAN_FS1R_FSC9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC9\fP   \fBCAN_FS1R_FSC9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10_Msk\fP   (0x1UL << CAN_FS1R_FSC10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC10\fP   \fBCAN_FS1R_FSC10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11_Msk\fP   (0x1UL << CAN_FS1R_FSC11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC11\fP   \fBCAN_FS1R_FSC11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12_Msk\fP   (0x1UL << CAN_FS1R_FSC12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC12\fP   \fBCAN_FS1R_FSC12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13_Msk\fP   (0x1UL << CAN_FS1R_FSC13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC13\fP   \fBCAN_FS1R_FSC13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC14_Msk\fP   (0x1UL << CAN_FS1R_FSC14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC14\fP   \fBCAN_FS1R_FSC14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC15_Msk\fP   (0x1UL << CAN_FS1R_FSC15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC15\fP   \fBCAN_FS1R_FSC15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC16_Msk\fP   (0x1UL << CAN_FS1R_FSC16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC16\fP   \fBCAN_FS1R_FSC16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC17_Msk\fP   (0x1UL << CAN_FS1R_FSC17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC17\fP   \fBCAN_FS1R_FSC17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC18_Msk\fP   (0x1UL << CAN_FS1R_FSC18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC18\fP   \fBCAN_FS1R_FSC18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC19_Msk\fP   (0x1UL << CAN_FS1R_FSC19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC19\fP   \fBCAN_FS1R_FSC19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC20_Msk\fP   (0x1UL << CAN_FS1R_FSC20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC20\fP   \fBCAN_FS1R_FSC20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC21_Msk\fP   (0x1UL << CAN_FS1R_FSC21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC21\fP   \fBCAN_FS1R_FSC21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC22_Msk\fP   (0x1UL << CAN_FS1R_FSC22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC22\fP   \fBCAN_FS1R_FSC22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC23_Msk\fP   (0x1UL << CAN_FS1R_FSC23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC23\fP   \fBCAN_FS1R_FSC23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC24_Msk\fP   (0x1UL << CAN_FS1R_FSC24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC24\fP   \fBCAN_FS1R_FSC24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC25_Msk\fP   (0x1UL << CAN_FS1R_FSC25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC25\fP   \fBCAN_FS1R_FSC25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC26_Msk\fP   (0x1UL << CAN_FS1R_FSC26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC26\fP   \fBCAN_FS1R_FSC26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC27_Msk\fP   (0x1UL << CAN_FS1R_FSC27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FS1R_FSC27\fP   \fBCAN_FS1R_FSC27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA_Msk\fP   (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA\fP   \fBCAN_FFA1R_FFA_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0_Msk\fP   (0x1UL << CAN_FFA1R_FFA0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA0\fP   \fBCAN_FFA1R_FFA0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1_Msk\fP   (0x1UL << CAN_FFA1R_FFA1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA1\fP   \fBCAN_FFA1R_FFA1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2_Msk\fP   (0x1UL << CAN_FFA1R_FFA2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA2\fP   \fBCAN_FFA1R_FFA2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3_Msk\fP   (0x1UL << CAN_FFA1R_FFA3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA3\fP   \fBCAN_FFA1R_FFA3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4_Msk\fP   (0x1UL << CAN_FFA1R_FFA4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA4\fP   \fBCAN_FFA1R_FFA4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5_Msk\fP   (0x1UL << CAN_FFA1R_FFA5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA5\fP   \fBCAN_FFA1R_FFA5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6_Msk\fP   (0x1UL << CAN_FFA1R_FFA6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA6\fP   \fBCAN_FFA1R_FFA6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7_Msk\fP   (0x1UL << CAN_FFA1R_FFA7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA7\fP   \fBCAN_FFA1R_FFA7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8_Msk\fP   (0x1UL << CAN_FFA1R_FFA8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA8\fP   \fBCAN_FFA1R_FFA8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9_Msk\fP   (0x1UL << CAN_FFA1R_FFA9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA9\fP   \fBCAN_FFA1R_FFA9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10_Msk\fP   (0x1UL << CAN_FFA1R_FFA10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA10\fP   \fBCAN_FFA1R_FFA10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11_Msk\fP   (0x1UL << CAN_FFA1R_FFA11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA11\fP   \fBCAN_FFA1R_FFA11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12_Msk\fP   (0x1UL << CAN_FFA1R_FFA12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA12\fP   \fBCAN_FFA1R_FFA12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13_Msk\fP   (0x1UL << CAN_FFA1R_FFA13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA13\fP   \fBCAN_FFA1R_FFA13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA14_Msk\fP   (0x1UL << CAN_FFA1R_FFA14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA14\fP   \fBCAN_FFA1R_FFA14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA15_Msk\fP   (0x1UL << CAN_FFA1R_FFA15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA15\fP   \fBCAN_FFA1R_FFA15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA16_Msk\fP   (0x1UL << CAN_FFA1R_FFA16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA16\fP   \fBCAN_FFA1R_FFA16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA17_Msk\fP   (0x1UL << CAN_FFA1R_FFA17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA17\fP   \fBCAN_FFA1R_FFA17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA18_Msk\fP   (0x1UL << CAN_FFA1R_FFA18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA18\fP   \fBCAN_FFA1R_FFA18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA19_Msk\fP   (0x1UL << CAN_FFA1R_FFA19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA19\fP   \fBCAN_FFA1R_FFA19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA20_Msk\fP   (0x1UL << CAN_FFA1R_FFA20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA20\fP   \fBCAN_FFA1R_FFA20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA21_Msk\fP   (0x1UL << CAN_FFA1R_FFA21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA21\fP   \fBCAN_FFA1R_FFA21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA22_Msk\fP   (0x1UL << CAN_FFA1R_FFA22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA22\fP   \fBCAN_FFA1R_FFA22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA23_Msk\fP   (0x1UL << CAN_FFA1R_FFA23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA23\fP   \fBCAN_FFA1R_FFA23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA24_Msk\fP   (0x1UL << CAN_FFA1R_FFA24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA24\fP   \fBCAN_FFA1R_FFA24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA25_Msk\fP   (0x1UL << CAN_FFA1R_FFA25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA25\fP   \fBCAN_FFA1R_FFA25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA26_Msk\fP   (0x1UL << CAN_FFA1R_FFA26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA26\fP   \fBCAN_FFA1R_FFA26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA27_Msk\fP   (0x1UL << CAN_FFA1R_FFA27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FFA1R_FFA27\fP   \fBCAN_FFA1R_FFA27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT_Msk\fP   (0xFFFFFFFUL << CAN_FA1R_FACT_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT\fP   \fBCAN_FA1R_FACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0_Msk\fP   (0x1UL << CAN_FA1R_FACT0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT0\fP   \fBCAN_FA1R_FACT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1_Msk\fP   (0x1UL << CAN_FA1R_FACT1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT1\fP   \fBCAN_FA1R_FACT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2_Msk\fP   (0x1UL << CAN_FA1R_FACT2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT2\fP   \fBCAN_FA1R_FACT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3_Msk\fP   (0x1UL << CAN_FA1R_FACT3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT3\fP   \fBCAN_FA1R_FACT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4_Msk\fP   (0x1UL << CAN_FA1R_FACT4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT4\fP   \fBCAN_FA1R_FACT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5_Msk\fP   (0x1UL << CAN_FA1R_FACT5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT5\fP   \fBCAN_FA1R_FACT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6_Msk\fP   (0x1UL << CAN_FA1R_FACT6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT6\fP   \fBCAN_FA1R_FACT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7_Msk\fP   (0x1UL << CAN_FA1R_FACT7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT7\fP   \fBCAN_FA1R_FACT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8_Msk\fP   (0x1UL << CAN_FA1R_FACT8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT8\fP   \fBCAN_FA1R_FACT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9_Msk\fP   (0x1UL << CAN_FA1R_FACT9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT9\fP   \fBCAN_FA1R_FACT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10_Msk\fP   (0x1UL << CAN_FA1R_FACT10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT10\fP   \fBCAN_FA1R_FACT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11_Msk\fP   (0x1UL << CAN_FA1R_FACT11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT11\fP   \fBCAN_FA1R_FACT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12_Msk\fP   (0x1UL << CAN_FA1R_FACT12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT12\fP   \fBCAN_FA1R_FACT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13_Msk\fP   (0x1UL << CAN_FA1R_FACT13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT13\fP   \fBCAN_FA1R_FACT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT14_Msk\fP   (0x1UL << CAN_FA1R_FACT14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT14\fP   \fBCAN_FA1R_FACT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT15_Msk\fP   (0x1UL << CAN_FA1R_FACT15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT15\fP   \fBCAN_FA1R_FACT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT16_Msk\fP   (0x1UL << CAN_FA1R_FACT16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT16\fP   \fBCAN_FA1R_FACT16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT17_Msk\fP   (0x1UL << CAN_FA1R_FACT17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT17\fP   \fBCAN_FA1R_FACT17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT18_Msk\fP   (0x1UL << CAN_FA1R_FACT18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT18\fP   \fBCAN_FA1R_FACT18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT19_Msk\fP   (0x1UL << CAN_FA1R_FACT19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT19\fP   \fBCAN_FA1R_FACT19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT20_Msk\fP   (0x1UL << CAN_FA1R_FACT20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT20\fP   \fBCAN_FA1R_FACT20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT21_Msk\fP   (0x1UL << CAN_FA1R_FACT21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT21\fP   \fBCAN_FA1R_FACT21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT22_Msk\fP   (0x1UL << CAN_FA1R_FACT22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT22\fP   \fBCAN_FA1R_FACT22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT23_Msk\fP   (0x1UL << CAN_FA1R_FACT23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT23\fP   \fBCAN_FA1R_FACT23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT24_Msk\fP   (0x1UL << CAN_FA1R_FACT24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT24\fP   \fBCAN_FA1R_FACT24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT25_Msk\fP   (0x1UL << CAN_FA1R_FACT25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT25\fP   \fBCAN_FA1R_FACT25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT26_Msk\fP   (0x1UL << CAN_FA1R_FACT26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT26\fP   \fBCAN_FA1R_FACT26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT27_Msk\fP   (0x1UL << CAN_FA1R_FACT27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_FA1R_FACT27\fP   \fBCAN_FA1R_FACT27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0_Msk\fP   (0x1UL << CAN_F0R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB0\fP   \fBCAN_F0R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1_Msk\fP   (0x1UL << CAN_F0R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB1\fP   \fBCAN_F0R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2_Msk\fP   (0x1UL << CAN_F0R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB2\fP   \fBCAN_F0R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3_Msk\fP   (0x1UL << CAN_F0R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB3\fP   \fBCAN_F0R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4_Msk\fP   (0x1UL << CAN_F0R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB4\fP   \fBCAN_F0R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5_Msk\fP   (0x1UL << CAN_F0R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB5\fP   \fBCAN_F0R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6_Msk\fP   (0x1UL << CAN_F0R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB6\fP   \fBCAN_F0R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7_Msk\fP   (0x1UL << CAN_F0R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB7\fP   \fBCAN_F0R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8_Msk\fP   (0x1UL << CAN_F0R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB8\fP   \fBCAN_F0R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9_Msk\fP   (0x1UL << CAN_F0R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB9\fP   \fBCAN_F0R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10_Msk\fP   (0x1UL << CAN_F0R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB10\fP   \fBCAN_F0R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11_Msk\fP   (0x1UL << CAN_F0R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB11\fP   \fBCAN_F0R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12_Msk\fP   (0x1UL << CAN_F0R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB12\fP   \fBCAN_F0R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13_Msk\fP   (0x1UL << CAN_F0R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB13\fP   \fBCAN_F0R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14_Msk\fP   (0x1UL << CAN_F0R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB14\fP   \fBCAN_F0R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15_Msk\fP   (0x1UL << CAN_F0R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB15\fP   \fBCAN_F0R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16_Msk\fP   (0x1UL << CAN_F0R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB16\fP   \fBCAN_F0R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17_Msk\fP   (0x1UL << CAN_F0R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB17\fP   \fBCAN_F0R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18_Msk\fP   (0x1UL << CAN_F0R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB18\fP   \fBCAN_F0R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19_Msk\fP   (0x1UL << CAN_F0R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB19\fP   \fBCAN_F0R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20_Msk\fP   (0x1UL << CAN_F0R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB20\fP   \fBCAN_F0R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21_Msk\fP   (0x1UL << CAN_F0R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB21\fP   \fBCAN_F0R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22_Msk\fP   (0x1UL << CAN_F0R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB22\fP   \fBCAN_F0R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23_Msk\fP   (0x1UL << CAN_F0R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB23\fP   \fBCAN_F0R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24_Msk\fP   (0x1UL << CAN_F0R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB24\fP   \fBCAN_F0R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25_Msk\fP   (0x1UL << CAN_F0R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB25\fP   \fBCAN_F0R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26_Msk\fP   (0x1UL << CAN_F0R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB26\fP   \fBCAN_F0R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27_Msk\fP   (0x1UL << CAN_F0R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB27\fP   \fBCAN_F0R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28_Msk\fP   (0x1UL << CAN_F0R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB28\fP   \fBCAN_F0R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29_Msk\fP   (0x1UL << CAN_F0R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB29\fP   \fBCAN_F0R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30_Msk\fP   (0x1UL << CAN_F0R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB30\fP   \fBCAN_F0R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31_Msk\fP   (0x1UL << CAN_F0R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R1_FB31\fP   \fBCAN_F0R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0_Msk\fP   (0x1UL << CAN_F1R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB0\fP   \fBCAN_F1R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1_Msk\fP   (0x1UL << CAN_F1R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB1\fP   \fBCAN_F1R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2_Msk\fP   (0x1UL << CAN_F1R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB2\fP   \fBCAN_F1R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3_Msk\fP   (0x1UL << CAN_F1R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB3\fP   \fBCAN_F1R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4_Msk\fP   (0x1UL << CAN_F1R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB4\fP   \fBCAN_F1R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5_Msk\fP   (0x1UL << CAN_F1R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB5\fP   \fBCAN_F1R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6_Msk\fP   (0x1UL << CAN_F1R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB6\fP   \fBCAN_F1R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7_Msk\fP   (0x1UL << CAN_F1R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB7\fP   \fBCAN_F1R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8_Msk\fP   (0x1UL << CAN_F1R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB8\fP   \fBCAN_F1R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9_Msk\fP   (0x1UL << CAN_F1R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB9\fP   \fBCAN_F1R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10_Msk\fP   (0x1UL << CAN_F1R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB10\fP   \fBCAN_F1R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11_Msk\fP   (0x1UL << CAN_F1R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB11\fP   \fBCAN_F1R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12_Msk\fP   (0x1UL << CAN_F1R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB12\fP   \fBCAN_F1R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13_Msk\fP   (0x1UL << CAN_F1R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB13\fP   \fBCAN_F1R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14_Msk\fP   (0x1UL << CAN_F1R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB14\fP   \fBCAN_F1R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15_Msk\fP   (0x1UL << CAN_F1R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB15\fP   \fBCAN_F1R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16_Msk\fP   (0x1UL << CAN_F1R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB16\fP   \fBCAN_F1R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17_Msk\fP   (0x1UL << CAN_F1R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB17\fP   \fBCAN_F1R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18_Msk\fP   (0x1UL << CAN_F1R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB18\fP   \fBCAN_F1R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19_Msk\fP   (0x1UL << CAN_F1R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB19\fP   \fBCAN_F1R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20_Msk\fP   (0x1UL << CAN_F1R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB20\fP   \fBCAN_F1R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21_Msk\fP   (0x1UL << CAN_F1R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB21\fP   \fBCAN_F1R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22_Msk\fP   (0x1UL << CAN_F1R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB22\fP   \fBCAN_F1R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23_Msk\fP   (0x1UL << CAN_F1R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB23\fP   \fBCAN_F1R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24_Msk\fP   (0x1UL << CAN_F1R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB24\fP   \fBCAN_F1R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25_Msk\fP   (0x1UL << CAN_F1R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB25\fP   \fBCAN_F1R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26_Msk\fP   (0x1UL << CAN_F1R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB26\fP   \fBCAN_F1R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27_Msk\fP   (0x1UL << CAN_F1R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB27\fP   \fBCAN_F1R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28_Msk\fP   (0x1UL << CAN_F1R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB28\fP   \fBCAN_F1R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29_Msk\fP   (0x1UL << CAN_F1R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB29\fP   \fBCAN_F1R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30_Msk\fP   (0x1UL << CAN_F1R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB30\fP   \fBCAN_F1R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31_Msk\fP   (0x1UL << CAN_F1R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R1_FB31\fP   \fBCAN_F1R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0_Msk\fP   (0x1UL << CAN_F2R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB0\fP   \fBCAN_F2R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1_Msk\fP   (0x1UL << CAN_F2R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB1\fP   \fBCAN_F2R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2_Msk\fP   (0x1UL << CAN_F2R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB2\fP   \fBCAN_F2R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3_Msk\fP   (0x1UL << CAN_F2R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB3\fP   \fBCAN_F2R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4_Msk\fP   (0x1UL << CAN_F2R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB4\fP   \fBCAN_F2R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5_Msk\fP   (0x1UL << CAN_F2R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB5\fP   \fBCAN_F2R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6_Msk\fP   (0x1UL << CAN_F2R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB6\fP   \fBCAN_F2R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7_Msk\fP   (0x1UL << CAN_F2R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB7\fP   \fBCAN_F2R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8_Msk\fP   (0x1UL << CAN_F2R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB8\fP   \fBCAN_F2R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9_Msk\fP   (0x1UL << CAN_F2R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB9\fP   \fBCAN_F2R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10_Msk\fP   (0x1UL << CAN_F2R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB10\fP   \fBCAN_F2R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11_Msk\fP   (0x1UL << CAN_F2R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB11\fP   \fBCAN_F2R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12_Msk\fP   (0x1UL << CAN_F2R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB12\fP   \fBCAN_F2R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13_Msk\fP   (0x1UL << CAN_F2R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB13\fP   \fBCAN_F2R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14_Msk\fP   (0x1UL << CAN_F2R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB14\fP   \fBCAN_F2R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15_Msk\fP   (0x1UL << CAN_F2R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB15\fP   \fBCAN_F2R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16_Msk\fP   (0x1UL << CAN_F2R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB16\fP   \fBCAN_F2R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17_Msk\fP   (0x1UL << CAN_F2R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB17\fP   \fBCAN_F2R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18_Msk\fP   (0x1UL << CAN_F2R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB18\fP   \fBCAN_F2R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19_Msk\fP   (0x1UL << CAN_F2R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB19\fP   \fBCAN_F2R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20_Msk\fP   (0x1UL << CAN_F2R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB20\fP   \fBCAN_F2R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21_Msk\fP   (0x1UL << CAN_F2R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB21\fP   \fBCAN_F2R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22_Msk\fP   (0x1UL << CAN_F2R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB22\fP   \fBCAN_F2R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23_Msk\fP   (0x1UL << CAN_F2R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB23\fP   \fBCAN_F2R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24_Msk\fP   (0x1UL << CAN_F2R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB24\fP   \fBCAN_F2R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25_Msk\fP   (0x1UL << CAN_F2R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB25\fP   \fBCAN_F2R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26_Msk\fP   (0x1UL << CAN_F2R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB26\fP   \fBCAN_F2R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27_Msk\fP   (0x1UL << CAN_F2R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB27\fP   \fBCAN_F2R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28_Msk\fP   (0x1UL << CAN_F2R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB28\fP   \fBCAN_F2R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29_Msk\fP   (0x1UL << CAN_F2R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB29\fP   \fBCAN_F2R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30_Msk\fP   (0x1UL << CAN_F2R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB30\fP   \fBCAN_F2R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31_Msk\fP   (0x1UL << CAN_F2R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R1_FB31\fP   \fBCAN_F2R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0_Msk\fP   (0x1UL << CAN_F3R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB0\fP   \fBCAN_F3R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1_Msk\fP   (0x1UL << CAN_F3R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB1\fP   \fBCAN_F3R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2_Msk\fP   (0x1UL << CAN_F3R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB2\fP   \fBCAN_F3R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3_Msk\fP   (0x1UL << CAN_F3R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB3\fP   \fBCAN_F3R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4_Msk\fP   (0x1UL << CAN_F3R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB4\fP   \fBCAN_F3R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5_Msk\fP   (0x1UL << CAN_F3R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB5\fP   \fBCAN_F3R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6_Msk\fP   (0x1UL << CAN_F3R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB6\fP   \fBCAN_F3R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7_Msk\fP   (0x1UL << CAN_F3R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB7\fP   \fBCAN_F3R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8_Msk\fP   (0x1UL << CAN_F3R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB8\fP   \fBCAN_F3R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9_Msk\fP   (0x1UL << CAN_F3R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB9\fP   \fBCAN_F3R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10_Msk\fP   (0x1UL << CAN_F3R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB10\fP   \fBCAN_F3R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11_Msk\fP   (0x1UL << CAN_F3R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB11\fP   \fBCAN_F3R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12_Msk\fP   (0x1UL << CAN_F3R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB12\fP   \fBCAN_F3R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13_Msk\fP   (0x1UL << CAN_F3R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB13\fP   \fBCAN_F3R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14_Msk\fP   (0x1UL << CAN_F3R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB14\fP   \fBCAN_F3R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15_Msk\fP   (0x1UL << CAN_F3R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB15\fP   \fBCAN_F3R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16_Msk\fP   (0x1UL << CAN_F3R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB16\fP   \fBCAN_F3R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17_Msk\fP   (0x1UL << CAN_F3R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB17\fP   \fBCAN_F3R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18_Msk\fP   (0x1UL << CAN_F3R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB18\fP   \fBCAN_F3R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19_Msk\fP   (0x1UL << CAN_F3R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB19\fP   \fBCAN_F3R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20_Msk\fP   (0x1UL << CAN_F3R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB20\fP   \fBCAN_F3R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21_Msk\fP   (0x1UL << CAN_F3R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB21\fP   \fBCAN_F3R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22_Msk\fP   (0x1UL << CAN_F3R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB22\fP   \fBCAN_F3R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23_Msk\fP   (0x1UL << CAN_F3R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB23\fP   \fBCAN_F3R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24_Msk\fP   (0x1UL << CAN_F3R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB24\fP   \fBCAN_F3R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25_Msk\fP   (0x1UL << CAN_F3R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB25\fP   \fBCAN_F3R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26_Msk\fP   (0x1UL << CAN_F3R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB26\fP   \fBCAN_F3R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27_Msk\fP   (0x1UL << CAN_F3R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB27\fP   \fBCAN_F3R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28_Msk\fP   (0x1UL << CAN_F3R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB28\fP   \fBCAN_F3R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29_Msk\fP   (0x1UL << CAN_F3R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB29\fP   \fBCAN_F3R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30_Msk\fP   (0x1UL << CAN_F3R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB30\fP   \fBCAN_F3R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31_Msk\fP   (0x1UL << CAN_F3R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R1_FB31\fP   \fBCAN_F3R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0_Msk\fP   (0x1UL << CAN_F4R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB0\fP   \fBCAN_F4R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1_Msk\fP   (0x1UL << CAN_F4R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB1\fP   \fBCAN_F4R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2_Msk\fP   (0x1UL << CAN_F4R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB2\fP   \fBCAN_F4R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3_Msk\fP   (0x1UL << CAN_F4R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB3\fP   \fBCAN_F4R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4_Msk\fP   (0x1UL << CAN_F4R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB4\fP   \fBCAN_F4R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5_Msk\fP   (0x1UL << CAN_F4R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB5\fP   \fBCAN_F4R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6_Msk\fP   (0x1UL << CAN_F4R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB6\fP   \fBCAN_F4R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7_Msk\fP   (0x1UL << CAN_F4R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB7\fP   \fBCAN_F4R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8_Msk\fP   (0x1UL << CAN_F4R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB8\fP   \fBCAN_F4R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9_Msk\fP   (0x1UL << CAN_F4R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB9\fP   \fBCAN_F4R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10_Msk\fP   (0x1UL << CAN_F4R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB10\fP   \fBCAN_F4R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11_Msk\fP   (0x1UL << CAN_F4R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB11\fP   \fBCAN_F4R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12_Msk\fP   (0x1UL << CAN_F4R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB12\fP   \fBCAN_F4R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13_Msk\fP   (0x1UL << CAN_F4R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB13\fP   \fBCAN_F4R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14_Msk\fP   (0x1UL << CAN_F4R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB14\fP   \fBCAN_F4R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15_Msk\fP   (0x1UL << CAN_F4R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB15\fP   \fBCAN_F4R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16_Msk\fP   (0x1UL << CAN_F4R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB16\fP   \fBCAN_F4R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17_Msk\fP   (0x1UL << CAN_F4R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB17\fP   \fBCAN_F4R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18_Msk\fP   (0x1UL << CAN_F4R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB18\fP   \fBCAN_F4R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19_Msk\fP   (0x1UL << CAN_F4R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB19\fP   \fBCAN_F4R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20_Msk\fP   (0x1UL << CAN_F4R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB20\fP   \fBCAN_F4R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21_Msk\fP   (0x1UL << CAN_F4R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB21\fP   \fBCAN_F4R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22_Msk\fP   (0x1UL << CAN_F4R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB22\fP   \fBCAN_F4R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23_Msk\fP   (0x1UL << CAN_F4R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB23\fP   \fBCAN_F4R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24_Msk\fP   (0x1UL << CAN_F4R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB24\fP   \fBCAN_F4R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25_Msk\fP   (0x1UL << CAN_F4R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB25\fP   \fBCAN_F4R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26_Msk\fP   (0x1UL << CAN_F4R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB26\fP   \fBCAN_F4R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27_Msk\fP   (0x1UL << CAN_F4R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB27\fP   \fBCAN_F4R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28_Msk\fP   (0x1UL << CAN_F4R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB28\fP   \fBCAN_F4R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29_Msk\fP   (0x1UL << CAN_F4R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB29\fP   \fBCAN_F4R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30_Msk\fP   (0x1UL << CAN_F4R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB30\fP   \fBCAN_F4R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31_Msk\fP   (0x1UL << CAN_F4R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R1_FB31\fP   \fBCAN_F4R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0_Msk\fP   (0x1UL << CAN_F5R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB0\fP   \fBCAN_F5R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1_Msk\fP   (0x1UL << CAN_F5R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB1\fP   \fBCAN_F5R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2_Msk\fP   (0x1UL << CAN_F5R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB2\fP   \fBCAN_F5R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3_Msk\fP   (0x1UL << CAN_F5R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB3\fP   \fBCAN_F5R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4_Msk\fP   (0x1UL << CAN_F5R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB4\fP   \fBCAN_F5R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5_Msk\fP   (0x1UL << CAN_F5R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB5\fP   \fBCAN_F5R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6_Msk\fP   (0x1UL << CAN_F5R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB6\fP   \fBCAN_F5R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7_Msk\fP   (0x1UL << CAN_F5R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB7\fP   \fBCAN_F5R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8_Msk\fP   (0x1UL << CAN_F5R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB8\fP   \fBCAN_F5R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9_Msk\fP   (0x1UL << CAN_F5R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB9\fP   \fBCAN_F5R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10_Msk\fP   (0x1UL << CAN_F5R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB10\fP   \fBCAN_F5R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11_Msk\fP   (0x1UL << CAN_F5R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB11\fP   \fBCAN_F5R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12_Msk\fP   (0x1UL << CAN_F5R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB12\fP   \fBCAN_F5R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13_Msk\fP   (0x1UL << CAN_F5R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB13\fP   \fBCAN_F5R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14_Msk\fP   (0x1UL << CAN_F5R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB14\fP   \fBCAN_F5R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15_Msk\fP   (0x1UL << CAN_F5R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB15\fP   \fBCAN_F5R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16_Msk\fP   (0x1UL << CAN_F5R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB16\fP   \fBCAN_F5R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17_Msk\fP   (0x1UL << CAN_F5R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB17\fP   \fBCAN_F5R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18_Msk\fP   (0x1UL << CAN_F5R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB18\fP   \fBCAN_F5R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19_Msk\fP   (0x1UL << CAN_F5R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB19\fP   \fBCAN_F5R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20_Msk\fP   (0x1UL << CAN_F5R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB20\fP   \fBCAN_F5R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21_Msk\fP   (0x1UL << CAN_F5R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB21\fP   \fBCAN_F5R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22_Msk\fP   (0x1UL << CAN_F5R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB22\fP   \fBCAN_F5R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23_Msk\fP   (0x1UL << CAN_F5R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB23\fP   \fBCAN_F5R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24_Msk\fP   (0x1UL << CAN_F5R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB24\fP   \fBCAN_F5R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25_Msk\fP   (0x1UL << CAN_F5R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB25\fP   \fBCAN_F5R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26_Msk\fP   (0x1UL << CAN_F5R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB26\fP   \fBCAN_F5R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27_Msk\fP   (0x1UL << CAN_F5R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB27\fP   \fBCAN_F5R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28_Msk\fP   (0x1UL << CAN_F5R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB28\fP   \fBCAN_F5R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29_Msk\fP   (0x1UL << CAN_F5R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB29\fP   \fBCAN_F5R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30_Msk\fP   (0x1UL << CAN_F5R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB30\fP   \fBCAN_F5R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31_Msk\fP   (0x1UL << CAN_F5R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R1_FB31\fP   \fBCAN_F5R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0_Msk\fP   (0x1UL << CAN_F6R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB0\fP   \fBCAN_F6R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1_Msk\fP   (0x1UL << CAN_F6R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB1\fP   \fBCAN_F6R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2_Msk\fP   (0x1UL << CAN_F6R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB2\fP   \fBCAN_F6R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3_Msk\fP   (0x1UL << CAN_F6R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB3\fP   \fBCAN_F6R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4_Msk\fP   (0x1UL << CAN_F6R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB4\fP   \fBCAN_F6R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5_Msk\fP   (0x1UL << CAN_F6R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB5\fP   \fBCAN_F6R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6_Msk\fP   (0x1UL << CAN_F6R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB6\fP   \fBCAN_F6R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7_Msk\fP   (0x1UL << CAN_F6R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB7\fP   \fBCAN_F6R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8_Msk\fP   (0x1UL << CAN_F6R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB8\fP   \fBCAN_F6R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9_Msk\fP   (0x1UL << CAN_F6R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB9\fP   \fBCAN_F6R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10_Msk\fP   (0x1UL << CAN_F6R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB10\fP   \fBCAN_F6R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11_Msk\fP   (0x1UL << CAN_F6R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB11\fP   \fBCAN_F6R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12_Msk\fP   (0x1UL << CAN_F6R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB12\fP   \fBCAN_F6R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13_Msk\fP   (0x1UL << CAN_F6R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB13\fP   \fBCAN_F6R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14_Msk\fP   (0x1UL << CAN_F6R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB14\fP   \fBCAN_F6R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15_Msk\fP   (0x1UL << CAN_F6R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB15\fP   \fBCAN_F6R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16_Msk\fP   (0x1UL << CAN_F6R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB16\fP   \fBCAN_F6R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17_Msk\fP   (0x1UL << CAN_F6R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB17\fP   \fBCAN_F6R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18_Msk\fP   (0x1UL << CAN_F6R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB18\fP   \fBCAN_F6R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19_Msk\fP   (0x1UL << CAN_F6R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB19\fP   \fBCAN_F6R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20_Msk\fP   (0x1UL << CAN_F6R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB20\fP   \fBCAN_F6R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21_Msk\fP   (0x1UL << CAN_F6R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB21\fP   \fBCAN_F6R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22_Msk\fP   (0x1UL << CAN_F6R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB22\fP   \fBCAN_F6R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23_Msk\fP   (0x1UL << CAN_F6R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB23\fP   \fBCAN_F6R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24_Msk\fP   (0x1UL << CAN_F6R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB24\fP   \fBCAN_F6R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25_Msk\fP   (0x1UL << CAN_F6R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB25\fP   \fBCAN_F6R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26_Msk\fP   (0x1UL << CAN_F6R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB26\fP   \fBCAN_F6R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27_Msk\fP   (0x1UL << CAN_F6R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB27\fP   \fBCAN_F6R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28_Msk\fP   (0x1UL << CAN_F6R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB28\fP   \fBCAN_F6R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29_Msk\fP   (0x1UL << CAN_F6R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB29\fP   \fBCAN_F6R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30_Msk\fP   (0x1UL << CAN_F6R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB30\fP   \fBCAN_F6R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31_Msk\fP   (0x1UL << CAN_F6R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R1_FB31\fP   \fBCAN_F6R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0_Msk\fP   (0x1UL << CAN_F7R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB0\fP   \fBCAN_F7R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1_Msk\fP   (0x1UL << CAN_F7R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB1\fP   \fBCAN_F7R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2_Msk\fP   (0x1UL << CAN_F7R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB2\fP   \fBCAN_F7R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3_Msk\fP   (0x1UL << CAN_F7R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB3\fP   \fBCAN_F7R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4_Msk\fP   (0x1UL << CAN_F7R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB4\fP   \fBCAN_F7R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5_Msk\fP   (0x1UL << CAN_F7R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB5\fP   \fBCAN_F7R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6_Msk\fP   (0x1UL << CAN_F7R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB6\fP   \fBCAN_F7R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7_Msk\fP   (0x1UL << CAN_F7R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB7\fP   \fBCAN_F7R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8_Msk\fP   (0x1UL << CAN_F7R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB8\fP   \fBCAN_F7R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9_Msk\fP   (0x1UL << CAN_F7R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB9\fP   \fBCAN_F7R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10_Msk\fP   (0x1UL << CAN_F7R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB10\fP   \fBCAN_F7R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11_Msk\fP   (0x1UL << CAN_F7R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB11\fP   \fBCAN_F7R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12_Msk\fP   (0x1UL << CAN_F7R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB12\fP   \fBCAN_F7R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13_Msk\fP   (0x1UL << CAN_F7R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB13\fP   \fBCAN_F7R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14_Msk\fP   (0x1UL << CAN_F7R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB14\fP   \fBCAN_F7R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15_Msk\fP   (0x1UL << CAN_F7R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB15\fP   \fBCAN_F7R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16_Msk\fP   (0x1UL << CAN_F7R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB16\fP   \fBCAN_F7R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17_Msk\fP   (0x1UL << CAN_F7R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB17\fP   \fBCAN_F7R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18_Msk\fP   (0x1UL << CAN_F7R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB18\fP   \fBCAN_F7R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19_Msk\fP   (0x1UL << CAN_F7R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB19\fP   \fBCAN_F7R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20_Msk\fP   (0x1UL << CAN_F7R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB20\fP   \fBCAN_F7R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21_Msk\fP   (0x1UL << CAN_F7R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB21\fP   \fBCAN_F7R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22_Msk\fP   (0x1UL << CAN_F7R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB22\fP   \fBCAN_F7R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23_Msk\fP   (0x1UL << CAN_F7R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB23\fP   \fBCAN_F7R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24_Msk\fP   (0x1UL << CAN_F7R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB24\fP   \fBCAN_F7R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25_Msk\fP   (0x1UL << CAN_F7R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB25\fP   \fBCAN_F7R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26_Msk\fP   (0x1UL << CAN_F7R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB26\fP   \fBCAN_F7R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27_Msk\fP   (0x1UL << CAN_F7R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB27\fP   \fBCAN_F7R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28_Msk\fP   (0x1UL << CAN_F7R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB28\fP   \fBCAN_F7R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29_Msk\fP   (0x1UL << CAN_F7R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB29\fP   \fBCAN_F7R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30_Msk\fP   (0x1UL << CAN_F7R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB30\fP   \fBCAN_F7R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31_Msk\fP   (0x1UL << CAN_F7R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R1_FB31\fP   \fBCAN_F7R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0_Msk\fP   (0x1UL << CAN_F8R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB0\fP   \fBCAN_F8R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1_Msk\fP   (0x1UL << CAN_F8R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB1\fP   \fBCAN_F8R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2_Msk\fP   (0x1UL << CAN_F8R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB2\fP   \fBCAN_F8R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3_Msk\fP   (0x1UL << CAN_F8R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB3\fP   \fBCAN_F8R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4_Msk\fP   (0x1UL << CAN_F8R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB4\fP   \fBCAN_F8R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5_Msk\fP   (0x1UL << CAN_F8R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB5\fP   \fBCAN_F8R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6_Msk\fP   (0x1UL << CAN_F8R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB6\fP   \fBCAN_F8R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7_Msk\fP   (0x1UL << CAN_F8R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB7\fP   \fBCAN_F8R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8_Msk\fP   (0x1UL << CAN_F8R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB8\fP   \fBCAN_F8R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9_Msk\fP   (0x1UL << CAN_F8R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB9\fP   \fBCAN_F8R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10_Msk\fP   (0x1UL << CAN_F8R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB10\fP   \fBCAN_F8R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11_Msk\fP   (0x1UL << CAN_F8R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB11\fP   \fBCAN_F8R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12_Msk\fP   (0x1UL << CAN_F8R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB12\fP   \fBCAN_F8R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13_Msk\fP   (0x1UL << CAN_F8R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB13\fP   \fBCAN_F8R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14_Msk\fP   (0x1UL << CAN_F8R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB14\fP   \fBCAN_F8R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15_Msk\fP   (0x1UL << CAN_F8R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB15\fP   \fBCAN_F8R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16_Msk\fP   (0x1UL << CAN_F8R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB16\fP   \fBCAN_F8R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17_Msk\fP   (0x1UL << CAN_F8R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB17\fP   \fBCAN_F8R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18_Msk\fP   (0x1UL << CAN_F8R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB18\fP   \fBCAN_F8R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19_Msk\fP   (0x1UL << CAN_F8R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB19\fP   \fBCAN_F8R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20_Msk\fP   (0x1UL << CAN_F8R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB20\fP   \fBCAN_F8R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21_Msk\fP   (0x1UL << CAN_F8R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB21\fP   \fBCAN_F8R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22_Msk\fP   (0x1UL << CAN_F8R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB22\fP   \fBCAN_F8R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23_Msk\fP   (0x1UL << CAN_F8R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB23\fP   \fBCAN_F8R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24_Msk\fP   (0x1UL << CAN_F8R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB24\fP   \fBCAN_F8R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25_Msk\fP   (0x1UL << CAN_F8R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB25\fP   \fBCAN_F8R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26_Msk\fP   (0x1UL << CAN_F8R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB26\fP   \fBCAN_F8R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27_Msk\fP   (0x1UL << CAN_F8R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB27\fP   \fBCAN_F8R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28_Msk\fP   (0x1UL << CAN_F8R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB28\fP   \fBCAN_F8R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29_Msk\fP   (0x1UL << CAN_F8R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB29\fP   \fBCAN_F8R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30_Msk\fP   (0x1UL << CAN_F8R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB30\fP   \fBCAN_F8R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31_Msk\fP   (0x1UL << CAN_F8R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R1_FB31\fP   \fBCAN_F8R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0_Msk\fP   (0x1UL << CAN_F9R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB0\fP   \fBCAN_F9R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1_Msk\fP   (0x1UL << CAN_F9R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB1\fP   \fBCAN_F9R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2_Msk\fP   (0x1UL << CAN_F9R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB2\fP   \fBCAN_F9R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3_Msk\fP   (0x1UL << CAN_F9R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB3\fP   \fBCAN_F9R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4_Msk\fP   (0x1UL << CAN_F9R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB4\fP   \fBCAN_F9R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5_Msk\fP   (0x1UL << CAN_F9R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB5\fP   \fBCAN_F9R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6_Msk\fP   (0x1UL << CAN_F9R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB6\fP   \fBCAN_F9R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7_Msk\fP   (0x1UL << CAN_F9R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB7\fP   \fBCAN_F9R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8_Msk\fP   (0x1UL << CAN_F9R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB8\fP   \fBCAN_F9R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9_Msk\fP   (0x1UL << CAN_F9R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB9\fP   \fBCAN_F9R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10_Msk\fP   (0x1UL << CAN_F9R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB10\fP   \fBCAN_F9R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11_Msk\fP   (0x1UL << CAN_F9R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB11\fP   \fBCAN_F9R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12_Msk\fP   (0x1UL << CAN_F9R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB12\fP   \fBCAN_F9R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13_Msk\fP   (0x1UL << CAN_F9R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB13\fP   \fBCAN_F9R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14_Msk\fP   (0x1UL << CAN_F9R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB14\fP   \fBCAN_F9R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15_Msk\fP   (0x1UL << CAN_F9R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB15\fP   \fBCAN_F9R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16_Msk\fP   (0x1UL << CAN_F9R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB16\fP   \fBCAN_F9R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17_Msk\fP   (0x1UL << CAN_F9R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB17\fP   \fBCAN_F9R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18_Msk\fP   (0x1UL << CAN_F9R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB18\fP   \fBCAN_F9R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19_Msk\fP   (0x1UL << CAN_F9R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB19\fP   \fBCAN_F9R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20_Msk\fP   (0x1UL << CAN_F9R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB20\fP   \fBCAN_F9R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21_Msk\fP   (0x1UL << CAN_F9R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB21\fP   \fBCAN_F9R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22_Msk\fP   (0x1UL << CAN_F9R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB22\fP   \fBCAN_F9R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23_Msk\fP   (0x1UL << CAN_F9R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB23\fP   \fBCAN_F9R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24_Msk\fP   (0x1UL << CAN_F9R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB24\fP   \fBCAN_F9R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25_Msk\fP   (0x1UL << CAN_F9R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB25\fP   \fBCAN_F9R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26_Msk\fP   (0x1UL << CAN_F9R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB26\fP   \fBCAN_F9R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27_Msk\fP   (0x1UL << CAN_F9R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB27\fP   \fBCAN_F9R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28_Msk\fP   (0x1UL << CAN_F9R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB28\fP   \fBCAN_F9R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29_Msk\fP   (0x1UL << CAN_F9R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB29\fP   \fBCAN_F9R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30_Msk\fP   (0x1UL << CAN_F9R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB30\fP   \fBCAN_F9R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31_Msk\fP   (0x1UL << CAN_F9R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R1_FB31\fP   \fBCAN_F9R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0_Msk\fP   (0x1UL << CAN_F10R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB0\fP   \fBCAN_F10R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1_Msk\fP   (0x1UL << CAN_F10R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB1\fP   \fBCAN_F10R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2_Msk\fP   (0x1UL << CAN_F10R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB2\fP   \fBCAN_F10R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3_Msk\fP   (0x1UL << CAN_F10R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB3\fP   \fBCAN_F10R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4_Msk\fP   (0x1UL << CAN_F10R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB4\fP   \fBCAN_F10R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5_Msk\fP   (0x1UL << CAN_F10R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB5\fP   \fBCAN_F10R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6_Msk\fP   (0x1UL << CAN_F10R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB6\fP   \fBCAN_F10R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7_Msk\fP   (0x1UL << CAN_F10R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB7\fP   \fBCAN_F10R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8_Msk\fP   (0x1UL << CAN_F10R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB8\fP   \fBCAN_F10R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9_Msk\fP   (0x1UL << CAN_F10R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB9\fP   \fBCAN_F10R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10_Msk\fP   (0x1UL << CAN_F10R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB10\fP   \fBCAN_F10R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11_Msk\fP   (0x1UL << CAN_F10R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB11\fP   \fBCAN_F10R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12_Msk\fP   (0x1UL << CAN_F10R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB12\fP   \fBCAN_F10R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13_Msk\fP   (0x1UL << CAN_F10R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB13\fP   \fBCAN_F10R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14_Msk\fP   (0x1UL << CAN_F10R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB14\fP   \fBCAN_F10R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15_Msk\fP   (0x1UL << CAN_F10R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB15\fP   \fBCAN_F10R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16_Msk\fP   (0x1UL << CAN_F10R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB16\fP   \fBCAN_F10R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17_Msk\fP   (0x1UL << CAN_F10R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB17\fP   \fBCAN_F10R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18_Msk\fP   (0x1UL << CAN_F10R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB18\fP   \fBCAN_F10R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19_Msk\fP   (0x1UL << CAN_F10R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB19\fP   \fBCAN_F10R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20_Msk\fP   (0x1UL << CAN_F10R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB20\fP   \fBCAN_F10R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21_Msk\fP   (0x1UL << CAN_F10R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB21\fP   \fBCAN_F10R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22_Msk\fP   (0x1UL << CAN_F10R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB22\fP   \fBCAN_F10R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23_Msk\fP   (0x1UL << CAN_F10R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB23\fP   \fBCAN_F10R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24_Msk\fP   (0x1UL << CAN_F10R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB24\fP   \fBCAN_F10R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25_Msk\fP   (0x1UL << CAN_F10R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB25\fP   \fBCAN_F10R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26_Msk\fP   (0x1UL << CAN_F10R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB26\fP   \fBCAN_F10R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27_Msk\fP   (0x1UL << CAN_F10R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB27\fP   \fBCAN_F10R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28_Msk\fP   (0x1UL << CAN_F10R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB28\fP   \fBCAN_F10R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29_Msk\fP   (0x1UL << CAN_F10R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB29\fP   \fBCAN_F10R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30_Msk\fP   (0x1UL << CAN_F10R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB30\fP   \fBCAN_F10R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31_Msk\fP   (0x1UL << CAN_F10R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R1_FB31\fP   \fBCAN_F10R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0_Msk\fP   (0x1UL << CAN_F11R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB0\fP   \fBCAN_F11R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1_Msk\fP   (0x1UL << CAN_F11R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB1\fP   \fBCAN_F11R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2_Msk\fP   (0x1UL << CAN_F11R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB2\fP   \fBCAN_F11R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3_Msk\fP   (0x1UL << CAN_F11R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB3\fP   \fBCAN_F11R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4_Msk\fP   (0x1UL << CAN_F11R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB4\fP   \fBCAN_F11R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5_Msk\fP   (0x1UL << CAN_F11R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB5\fP   \fBCAN_F11R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6_Msk\fP   (0x1UL << CAN_F11R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB6\fP   \fBCAN_F11R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7_Msk\fP   (0x1UL << CAN_F11R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB7\fP   \fBCAN_F11R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8_Msk\fP   (0x1UL << CAN_F11R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB8\fP   \fBCAN_F11R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9_Msk\fP   (0x1UL << CAN_F11R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB9\fP   \fBCAN_F11R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10_Msk\fP   (0x1UL << CAN_F11R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB10\fP   \fBCAN_F11R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11_Msk\fP   (0x1UL << CAN_F11R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB11\fP   \fBCAN_F11R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12_Msk\fP   (0x1UL << CAN_F11R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB12\fP   \fBCAN_F11R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13_Msk\fP   (0x1UL << CAN_F11R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB13\fP   \fBCAN_F11R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14_Msk\fP   (0x1UL << CAN_F11R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB14\fP   \fBCAN_F11R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15_Msk\fP   (0x1UL << CAN_F11R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB15\fP   \fBCAN_F11R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16_Msk\fP   (0x1UL << CAN_F11R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB16\fP   \fBCAN_F11R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17_Msk\fP   (0x1UL << CAN_F11R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB17\fP   \fBCAN_F11R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18_Msk\fP   (0x1UL << CAN_F11R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB18\fP   \fBCAN_F11R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19_Msk\fP   (0x1UL << CAN_F11R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB19\fP   \fBCAN_F11R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20_Msk\fP   (0x1UL << CAN_F11R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB20\fP   \fBCAN_F11R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21_Msk\fP   (0x1UL << CAN_F11R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB21\fP   \fBCAN_F11R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22_Msk\fP   (0x1UL << CAN_F11R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB22\fP   \fBCAN_F11R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23_Msk\fP   (0x1UL << CAN_F11R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB23\fP   \fBCAN_F11R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24_Msk\fP   (0x1UL << CAN_F11R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB24\fP   \fBCAN_F11R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25_Msk\fP   (0x1UL << CAN_F11R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB25\fP   \fBCAN_F11R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26_Msk\fP   (0x1UL << CAN_F11R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB26\fP   \fBCAN_F11R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27_Msk\fP   (0x1UL << CAN_F11R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB27\fP   \fBCAN_F11R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28_Msk\fP   (0x1UL << CAN_F11R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB28\fP   \fBCAN_F11R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29_Msk\fP   (0x1UL << CAN_F11R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB29\fP   \fBCAN_F11R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30_Msk\fP   (0x1UL << CAN_F11R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB30\fP   \fBCAN_F11R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31_Msk\fP   (0x1UL << CAN_F11R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R1_FB31\fP   \fBCAN_F11R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0_Msk\fP   (0x1UL << CAN_F12R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB0\fP   \fBCAN_F12R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1_Msk\fP   (0x1UL << CAN_F12R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB1\fP   \fBCAN_F12R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2_Msk\fP   (0x1UL << CAN_F12R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB2\fP   \fBCAN_F12R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3_Msk\fP   (0x1UL << CAN_F12R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB3\fP   \fBCAN_F12R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4_Msk\fP   (0x1UL << CAN_F12R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB4\fP   \fBCAN_F12R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5_Msk\fP   (0x1UL << CAN_F12R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB5\fP   \fBCAN_F12R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6_Msk\fP   (0x1UL << CAN_F12R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB6\fP   \fBCAN_F12R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7_Msk\fP   (0x1UL << CAN_F12R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB7\fP   \fBCAN_F12R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8_Msk\fP   (0x1UL << CAN_F12R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB8\fP   \fBCAN_F12R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9_Msk\fP   (0x1UL << CAN_F12R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB9\fP   \fBCAN_F12R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10_Msk\fP   (0x1UL << CAN_F12R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB10\fP   \fBCAN_F12R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11_Msk\fP   (0x1UL << CAN_F12R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB11\fP   \fBCAN_F12R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12_Msk\fP   (0x1UL << CAN_F12R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB12\fP   \fBCAN_F12R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13_Msk\fP   (0x1UL << CAN_F12R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB13\fP   \fBCAN_F12R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14_Msk\fP   (0x1UL << CAN_F12R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB14\fP   \fBCAN_F12R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15_Msk\fP   (0x1UL << CAN_F12R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB15\fP   \fBCAN_F12R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16_Msk\fP   (0x1UL << CAN_F12R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB16\fP   \fBCAN_F12R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17_Msk\fP   (0x1UL << CAN_F12R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB17\fP   \fBCAN_F12R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18_Msk\fP   (0x1UL << CAN_F12R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB18\fP   \fBCAN_F12R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19_Msk\fP   (0x1UL << CAN_F12R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB19\fP   \fBCAN_F12R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20_Msk\fP   (0x1UL << CAN_F12R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB20\fP   \fBCAN_F12R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21_Msk\fP   (0x1UL << CAN_F12R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB21\fP   \fBCAN_F12R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22_Msk\fP   (0x1UL << CAN_F12R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB22\fP   \fBCAN_F12R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23_Msk\fP   (0x1UL << CAN_F12R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB23\fP   \fBCAN_F12R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24_Msk\fP   (0x1UL << CAN_F12R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB24\fP   \fBCAN_F12R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25_Msk\fP   (0x1UL << CAN_F12R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB25\fP   \fBCAN_F12R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26_Msk\fP   (0x1UL << CAN_F12R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB26\fP   \fBCAN_F12R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27_Msk\fP   (0x1UL << CAN_F12R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB27\fP   \fBCAN_F12R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28_Msk\fP   (0x1UL << CAN_F12R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB28\fP   \fBCAN_F12R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29_Msk\fP   (0x1UL << CAN_F12R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB29\fP   \fBCAN_F12R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30_Msk\fP   (0x1UL << CAN_F12R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB30\fP   \fBCAN_F12R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31_Msk\fP   (0x1UL << CAN_F12R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R1_FB31\fP   \fBCAN_F12R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0_Msk\fP   (0x1UL << CAN_F13R1_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB0\fP   \fBCAN_F13R1_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1_Msk\fP   (0x1UL << CAN_F13R1_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB1\fP   \fBCAN_F13R1_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2_Msk\fP   (0x1UL << CAN_F13R1_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB2\fP   \fBCAN_F13R1_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3_Msk\fP   (0x1UL << CAN_F13R1_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB3\fP   \fBCAN_F13R1_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4_Msk\fP   (0x1UL << CAN_F13R1_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB4\fP   \fBCAN_F13R1_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5_Msk\fP   (0x1UL << CAN_F13R1_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB5\fP   \fBCAN_F13R1_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6_Msk\fP   (0x1UL << CAN_F13R1_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB6\fP   \fBCAN_F13R1_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7_Msk\fP   (0x1UL << CAN_F13R1_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB7\fP   \fBCAN_F13R1_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8_Msk\fP   (0x1UL << CAN_F13R1_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB8\fP   \fBCAN_F13R1_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9_Msk\fP   (0x1UL << CAN_F13R1_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB9\fP   \fBCAN_F13R1_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10_Msk\fP   (0x1UL << CAN_F13R1_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB10\fP   \fBCAN_F13R1_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11_Msk\fP   (0x1UL << CAN_F13R1_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB11\fP   \fBCAN_F13R1_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12_Msk\fP   (0x1UL << CAN_F13R1_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB12\fP   \fBCAN_F13R1_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13_Msk\fP   (0x1UL << CAN_F13R1_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB13\fP   \fBCAN_F13R1_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14_Msk\fP   (0x1UL << CAN_F13R1_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB14\fP   \fBCAN_F13R1_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15_Msk\fP   (0x1UL << CAN_F13R1_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB15\fP   \fBCAN_F13R1_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16_Msk\fP   (0x1UL << CAN_F13R1_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB16\fP   \fBCAN_F13R1_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17_Msk\fP   (0x1UL << CAN_F13R1_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB17\fP   \fBCAN_F13R1_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18_Msk\fP   (0x1UL << CAN_F13R1_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB18\fP   \fBCAN_F13R1_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19_Msk\fP   (0x1UL << CAN_F13R1_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB19\fP   \fBCAN_F13R1_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20_Msk\fP   (0x1UL << CAN_F13R1_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB20\fP   \fBCAN_F13R1_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21_Msk\fP   (0x1UL << CAN_F13R1_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB21\fP   \fBCAN_F13R1_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22_Msk\fP   (0x1UL << CAN_F13R1_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB22\fP   \fBCAN_F13R1_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23_Msk\fP   (0x1UL << CAN_F13R1_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB23\fP   \fBCAN_F13R1_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24_Msk\fP   (0x1UL << CAN_F13R1_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB24\fP   \fBCAN_F13R1_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25_Msk\fP   (0x1UL << CAN_F13R1_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB25\fP   \fBCAN_F13R1_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26_Msk\fP   (0x1UL << CAN_F13R1_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB26\fP   \fBCAN_F13R1_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27_Msk\fP   (0x1UL << CAN_F13R1_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB27\fP   \fBCAN_F13R1_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28_Msk\fP   (0x1UL << CAN_F13R1_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB28\fP   \fBCAN_F13R1_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29_Msk\fP   (0x1UL << CAN_F13R1_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB29\fP   \fBCAN_F13R1_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30_Msk\fP   (0x1UL << CAN_F13R1_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB30\fP   \fBCAN_F13R1_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31_Msk\fP   (0x1UL << CAN_F13R1_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R1_FB31\fP   \fBCAN_F13R1_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0_Msk\fP   (0x1UL << CAN_F0R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB0\fP   \fBCAN_F0R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1_Msk\fP   (0x1UL << CAN_F0R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB1\fP   \fBCAN_F0R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2_Msk\fP   (0x1UL << CAN_F0R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB2\fP   \fBCAN_F0R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3_Msk\fP   (0x1UL << CAN_F0R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB3\fP   \fBCAN_F0R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4_Msk\fP   (0x1UL << CAN_F0R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB4\fP   \fBCAN_F0R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5_Msk\fP   (0x1UL << CAN_F0R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB5\fP   \fBCAN_F0R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6_Msk\fP   (0x1UL << CAN_F0R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB6\fP   \fBCAN_F0R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7_Msk\fP   (0x1UL << CAN_F0R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB7\fP   \fBCAN_F0R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8_Msk\fP   (0x1UL << CAN_F0R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB8\fP   \fBCAN_F0R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9_Msk\fP   (0x1UL << CAN_F0R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB9\fP   \fBCAN_F0R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10_Msk\fP   (0x1UL << CAN_F0R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB10\fP   \fBCAN_F0R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11_Msk\fP   (0x1UL << CAN_F0R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB11\fP   \fBCAN_F0R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12_Msk\fP   (0x1UL << CAN_F0R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB12\fP   \fBCAN_F0R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13_Msk\fP   (0x1UL << CAN_F0R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB13\fP   \fBCAN_F0R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14_Msk\fP   (0x1UL << CAN_F0R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB14\fP   \fBCAN_F0R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15_Msk\fP   (0x1UL << CAN_F0R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB15\fP   \fBCAN_F0R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16_Msk\fP   (0x1UL << CAN_F0R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB16\fP   \fBCAN_F0R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17_Msk\fP   (0x1UL << CAN_F0R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB17\fP   \fBCAN_F0R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18_Msk\fP   (0x1UL << CAN_F0R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB18\fP   \fBCAN_F0R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19_Msk\fP   (0x1UL << CAN_F0R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB19\fP   \fBCAN_F0R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20_Msk\fP   (0x1UL << CAN_F0R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB20\fP   \fBCAN_F0R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21_Msk\fP   (0x1UL << CAN_F0R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB21\fP   \fBCAN_F0R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22_Msk\fP   (0x1UL << CAN_F0R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB22\fP   \fBCAN_F0R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23_Msk\fP   (0x1UL << CAN_F0R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB23\fP   \fBCAN_F0R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24_Msk\fP   (0x1UL << CAN_F0R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB24\fP   \fBCAN_F0R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25_Msk\fP   (0x1UL << CAN_F0R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB25\fP   \fBCAN_F0R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26_Msk\fP   (0x1UL << CAN_F0R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB26\fP   \fBCAN_F0R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27_Msk\fP   (0x1UL << CAN_F0R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB27\fP   \fBCAN_F0R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28_Msk\fP   (0x1UL << CAN_F0R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB28\fP   \fBCAN_F0R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29_Msk\fP   (0x1UL << CAN_F0R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB29\fP   \fBCAN_F0R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30_Msk\fP   (0x1UL << CAN_F0R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB30\fP   \fBCAN_F0R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31_Msk\fP   (0x1UL << CAN_F0R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F0R2_FB31\fP   \fBCAN_F0R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0_Msk\fP   (0x1UL << CAN_F1R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB0\fP   \fBCAN_F1R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1_Msk\fP   (0x1UL << CAN_F1R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB1\fP   \fBCAN_F1R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2_Msk\fP   (0x1UL << CAN_F1R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB2\fP   \fBCAN_F1R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3_Msk\fP   (0x1UL << CAN_F1R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB3\fP   \fBCAN_F1R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4_Msk\fP   (0x1UL << CAN_F1R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB4\fP   \fBCAN_F1R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5_Msk\fP   (0x1UL << CAN_F1R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB5\fP   \fBCAN_F1R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6_Msk\fP   (0x1UL << CAN_F1R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB6\fP   \fBCAN_F1R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7_Msk\fP   (0x1UL << CAN_F1R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB7\fP   \fBCAN_F1R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8_Msk\fP   (0x1UL << CAN_F1R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB8\fP   \fBCAN_F1R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9_Msk\fP   (0x1UL << CAN_F1R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB9\fP   \fBCAN_F1R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10_Msk\fP   (0x1UL << CAN_F1R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB10\fP   \fBCAN_F1R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11_Msk\fP   (0x1UL << CAN_F1R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB11\fP   \fBCAN_F1R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12_Msk\fP   (0x1UL << CAN_F1R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB12\fP   \fBCAN_F1R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13_Msk\fP   (0x1UL << CAN_F1R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB13\fP   \fBCAN_F1R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14_Msk\fP   (0x1UL << CAN_F1R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB14\fP   \fBCAN_F1R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15_Msk\fP   (0x1UL << CAN_F1R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB15\fP   \fBCAN_F1R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16_Msk\fP   (0x1UL << CAN_F1R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB16\fP   \fBCAN_F1R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17_Msk\fP   (0x1UL << CAN_F1R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB17\fP   \fBCAN_F1R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18_Msk\fP   (0x1UL << CAN_F1R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB18\fP   \fBCAN_F1R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19_Msk\fP   (0x1UL << CAN_F1R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB19\fP   \fBCAN_F1R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20_Msk\fP   (0x1UL << CAN_F1R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB20\fP   \fBCAN_F1R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21_Msk\fP   (0x1UL << CAN_F1R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB21\fP   \fBCAN_F1R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22_Msk\fP   (0x1UL << CAN_F1R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB22\fP   \fBCAN_F1R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23_Msk\fP   (0x1UL << CAN_F1R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB23\fP   \fBCAN_F1R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24_Msk\fP   (0x1UL << CAN_F1R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB24\fP   \fBCAN_F1R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25_Msk\fP   (0x1UL << CAN_F1R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB25\fP   \fBCAN_F1R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26_Msk\fP   (0x1UL << CAN_F1R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB26\fP   \fBCAN_F1R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27_Msk\fP   (0x1UL << CAN_F1R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB27\fP   \fBCAN_F1R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28_Msk\fP   (0x1UL << CAN_F1R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB28\fP   \fBCAN_F1R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29_Msk\fP   (0x1UL << CAN_F1R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB29\fP   \fBCAN_F1R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30_Msk\fP   (0x1UL << CAN_F1R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB30\fP   \fBCAN_F1R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31_Msk\fP   (0x1UL << CAN_F1R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F1R2_FB31\fP   \fBCAN_F1R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0_Msk\fP   (0x1UL << CAN_F2R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB0\fP   \fBCAN_F2R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1_Msk\fP   (0x1UL << CAN_F2R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB1\fP   \fBCAN_F2R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2_Msk\fP   (0x1UL << CAN_F2R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB2\fP   \fBCAN_F2R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3_Msk\fP   (0x1UL << CAN_F2R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB3\fP   \fBCAN_F2R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4_Msk\fP   (0x1UL << CAN_F2R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB4\fP   \fBCAN_F2R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5_Msk\fP   (0x1UL << CAN_F2R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB5\fP   \fBCAN_F2R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6_Msk\fP   (0x1UL << CAN_F2R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB6\fP   \fBCAN_F2R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7_Msk\fP   (0x1UL << CAN_F2R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB7\fP   \fBCAN_F2R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8_Msk\fP   (0x1UL << CAN_F2R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB8\fP   \fBCAN_F2R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9_Msk\fP   (0x1UL << CAN_F2R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB9\fP   \fBCAN_F2R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10_Msk\fP   (0x1UL << CAN_F2R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB10\fP   \fBCAN_F2R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11_Msk\fP   (0x1UL << CAN_F2R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB11\fP   \fBCAN_F2R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12_Msk\fP   (0x1UL << CAN_F2R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB12\fP   \fBCAN_F2R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13_Msk\fP   (0x1UL << CAN_F2R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB13\fP   \fBCAN_F2R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14_Msk\fP   (0x1UL << CAN_F2R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB14\fP   \fBCAN_F2R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15_Msk\fP   (0x1UL << CAN_F2R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB15\fP   \fBCAN_F2R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16_Msk\fP   (0x1UL << CAN_F2R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB16\fP   \fBCAN_F2R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17_Msk\fP   (0x1UL << CAN_F2R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB17\fP   \fBCAN_F2R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18_Msk\fP   (0x1UL << CAN_F2R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB18\fP   \fBCAN_F2R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19_Msk\fP   (0x1UL << CAN_F2R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB19\fP   \fBCAN_F2R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20_Msk\fP   (0x1UL << CAN_F2R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB20\fP   \fBCAN_F2R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21_Msk\fP   (0x1UL << CAN_F2R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB21\fP   \fBCAN_F2R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22_Msk\fP   (0x1UL << CAN_F2R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB22\fP   \fBCAN_F2R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23_Msk\fP   (0x1UL << CAN_F2R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB23\fP   \fBCAN_F2R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24_Msk\fP   (0x1UL << CAN_F2R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB24\fP   \fBCAN_F2R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25_Msk\fP   (0x1UL << CAN_F2R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB25\fP   \fBCAN_F2R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26_Msk\fP   (0x1UL << CAN_F2R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB26\fP   \fBCAN_F2R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27_Msk\fP   (0x1UL << CAN_F2R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB27\fP   \fBCAN_F2R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28_Msk\fP   (0x1UL << CAN_F2R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB28\fP   \fBCAN_F2R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29_Msk\fP   (0x1UL << CAN_F2R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB29\fP   \fBCAN_F2R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30_Msk\fP   (0x1UL << CAN_F2R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB30\fP   \fBCAN_F2R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31_Msk\fP   (0x1UL << CAN_F2R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F2R2_FB31\fP   \fBCAN_F2R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0_Msk\fP   (0x1UL << CAN_F3R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB0\fP   \fBCAN_F3R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1_Msk\fP   (0x1UL << CAN_F3R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB1\fP   \fBCAN_F3R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2_Msk\fP   (0x1UL << CAN_F3R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB2\fP   \fBCAN_F3R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3_Msk\fP   (0x1UL << CAN_F3R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB3\fP   \fBCAN_F3R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4_Msk\fP   (0x1UL << CAN_F3R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB4\fP   \fBCAN_F3R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5_Msk\fP   (0x1UL << CAN_F3R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB5\fP   \fBCAN_F3R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6_Msk\fP   (0x1UL << CAN_F3R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB6\fP   \fBCAN_F3R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7_Msk\fP   (0x1UL << CAN_F3R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB7\fP   \fBCAN_F3R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8_Msk\fP   (0x1UL << CAN_F3R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB8\fP   \fBCAN_F3R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9_Msk\fP   (0x1UL << CAN_F3R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB9\fP   \fBCAN_F3R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10_Msk\fP   (0x1UL << CAN_F3R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB10\fP   \fBCAN_F3R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11_Msk\fP   (0x1UL << CAN_F3R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB11\fP   \fBCAN_F3R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12_Msk\fP   (0x1UL << CAN_F3R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB12\fP   \fBCAN_F3R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13_Msk\fP   (0x1UL << CAN_F3R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB13\fP   \fBCAN_F3R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14_Msk\fP   (0x1UL << CAN_F3R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB14\fP   \fBCAN_F3R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15_Msk\fP   (0x1UL << CAN_F3R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB15\fP   \fBCAN_F3R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16_Msk\fP   (0x1UL << CAN_F3R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB16\fP   \fBCAN_F3R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17_Msk\fP   (0x1UL << CAN_F3R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB17\fP   \fBCAN_F3R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18_Msk\fP   (0x1UL << CAN_F3R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB18\fP   \fBCAN_F3R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19_Msk\fP   (0x1UL << CAN_F3R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB19\fP   \fBCAN_F3R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20_Msk\fP   (0x1UL << CAN_F3R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB20\fP   \fBCAN_F3R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21_Msk\fP   (0x1UL << CAN_F3R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB21\fP   \fBCAN_F3R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22_Msk\fP   (0x1UL << CAN_F3R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB22\fP   \fBCAN_F3R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23_Msk\fP   (0x1UL << CAN_F3R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB23\fP   \fBCAN_F3R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24_Msk\fP   (0x1UL << CAN_F3R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB24\fP   \fBCAN_F3R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25_Msk\fP   (0x1UL << CAN_F3R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB25\fP   \fBCAN_F3R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26_Msk\fP   (0x1UL << CAN_F3R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB26\fP   \fBCAN_F3R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27_Msk\fP   (0x1UL << CAN_F3R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB27\fP   \fBCAN_F3R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28_Msk\fP   (0x1UL << CAN_F3R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB28\fP   \fBCAN_F3R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29_Msk\fP   (0x1UL << CAN_F3R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB29\fP   \fBCAN_F3R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30_Msk\fP   (0x1UL << CAN_F3R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB30\fP   \fBCAN_F3R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31_Msk\fP   (0x1UL << CAN_F3R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F3R2_FB31\fP   \fBCAN_F3R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0_Msk\fP   (0x1UL << CAN_F4R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB0\fP   \fBCAN_F4R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1_Msk\fP   (0x1UL << CAN_F4R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB1\fP   \fBCAN_F4R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2_Msk\fP   (0x1UL << CAN_F4R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB2\fP   \fBCAN_F4R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3_Msk\fP   (0x1UL << CAN_F4R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB3\fP   \fBCAN_F4R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4_Msk\fP   (0x1UL << CAN_F4R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB4\fP   \fBCAN_F4R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5_Msk\fP   (0x1UL << CAN_F4R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB5\fP   \fBCAN_F4R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6_Msk\fP   (0x1UL << CAN_F4R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB6\fP   \fBCAN_F4R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7_Msk\fP   (0x1UL << CAN_F4R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB7\fP   \fBCAN_F4R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8_Msk\fP   (0x1UL << CAN_F4R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB8\fP   \fBCAN_F4R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9_Msk\fP   (0x1UL << CAN_F4R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB9\fP   \fBCAN_F4R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10_Msk\fP   (0x1UL << CAN_F4R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB10\fP   \fBCAN_F4R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11_Msk\fP   (0x1UL << CAN_F4R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB11\fP   \fBCAN_F4R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12_Msk\fP   (0x1UL << CAN_F4R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB12\fP   \fBCAN_F4R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13_Msk\fP   (0x1UL << CAN_F4R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB13\fP   \fBCAN_F4R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14_Msk\fP   (0x1UL << CAN_F4R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB14\fP   \fBCAN_F4R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15_Msk\fP   (0x1UL << CAN_F4R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB15\fP   \fBCAN_F4R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16_Msk\fP   (0x1UL << CAN_F4R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB16\fP   \fBCAN_F4R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17_Msk\fP   (0x1UL << CAN_F4R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB17\fP   \fBCAN_F4R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18_Msk\fP   (0x1UL << CAN_F4R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB18\fP   \fBCAN_F4R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19_Msk\fP   (0x1UL << CAN_F4R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB19\fP   \fBCAN_F4R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20_Msk\fP   (0x1UL << CAN_F4R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB20\fP   \fBCAN_F4R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21_Msk\fP   (0x1UL << CAN_F4R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB21\fP   \fBCAN_F4R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22_Msk\fP   (0x1UL << CAN_F4R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB22\fP   \fBCAN_F4R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23_Msk\fP   (0x1UL << CAN_F4R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB23\fP   \fBCAN_F4R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24_Msk\fP   (0x1UL << CAN_F4R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB24\fP   \fBCAN_F4R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25_Msk\fP   (0x1UL << CAN_F4R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB25\fP   \fBCAN_F4R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26_Msk\fP   (0x1UL << CAN_F4R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB26\fP   \fBCAN_F4R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27_Msk\fP   (0x1UL << CAN_F4R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB27\fP   \fBCAN_F4R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28_Msk\fP   (0x1UL << CAN_F4R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB28\fP   \fBCAN_F4R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29_Msk\fP   (0x1UL << CAN_F4R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB29\fP   \fBCAN_F4R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30_Msk\fP   (0x1UL << CAN_F4R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB30\fP   \fBCAN_F4R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31_Msk\fP   (0x1UL << CAN_F4R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F4R2_FB31\fP   \fBCAN_F4R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0_Msk\fP   (0x1UL << CAN_F5R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB0\fP   \fBCAN_F5R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1_Msk\fP   (0x1UL << CAN_F5R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB1\fP   \fBCAN_F5R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2_Msk\fP   (0x1UL << CAN_F5R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB2\fP   \fBCAN_F5R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3_Msk\fP   (0x1UL << CAN_F5R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB3\fP   \fBCAN_F5R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4_Msk\fP   (0x1UL << CAN_F5R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB4\fP   \fBCAN_F5R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5_Msk\fP   (0x1UL << CAN_F5R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB5\fP   \fBCAN_F5R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6_Msk\fP   (0x1UL << CAN_F5R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB6\fP   \fBCAN_F5R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7_Msk\fP   (0x1UL << CAN_F5R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB7\fP   \fBCAN_F5R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8_Msk\fP   (0x1UL << CAN_F5R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB8\fP   \fBCAN_F5R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9_Msk\fP   (0x1UL << CAN_F5R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB9\fP   \fBCAN_F5R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10_Msk\fP   (0x1UL << CAN_F5R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB10\fP   \fBCAN_F5R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11_Msk\fP   (0x1UL << CAN_F5R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB11\fP   \fBCAN_F5R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12_Msk\fP   (0x1UL << CAN_F5R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB12\fP   \fBCAN_F5R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13_Msk\fP   (0x1UL << CAN_F5R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB13\fP   \fBCAN_F5R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14_Msk\fP   (0x1UL << CAN_F5R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB14\fP   \fBCAN_F5R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15_Msk\fP   (0x1UL << CAN_F5R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB15\fP   \fBCAN_F5R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16_Msk\fP   (0x1UL << CAN_F5R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB16\fP   \fBCAN_F5R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17_Msk\fP   (0x1UL << CAN_F5R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB17\fP   \fBCAN_F5R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18_Msk\fP   (0x1UL << CAN_F5R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB18\fP   \fBCAN_F5R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19_Msk\fP   (0x1UL << CAN_F5R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB19\fP   \fBCAN_F5R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20_Msk\fP   (0x1UL << CAN_F5R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB20\fP   \fBCAN_F5R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21_Msk\fP   (0x1UL << CAN_F5R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB21\fP   \fBCAN_F5R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22_Msk\fP   (0x1UL << CAN_F5R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB22\fP   \fBCAN_F5R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23_Msk\fP   (0x1UL << CAN_F5R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB23\fP   \fBCAN_F5R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24_Msk\fP   (0x1UL << CAN_F5R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB24\fP   \fBCAN_F5R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25_Msk\fP   (0x1UL << CAN_F5R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB25\fP   \fBCAN_F5R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26_Msk\fP   (0x1UL << CAN_F5R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB26\fP   \fBCAN_F5R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27_Msk\fP   (0x1UL << CAN_F5R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB27\fP   \fBCAN_F5R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28_Msk\fP   (0x1UL << CAN_F5R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB28\fP   \fBCAN_F5R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29_Msk\fP   (0x1UL << CAN_F5R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB29\fP   \fBCAN_F5R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30_Msk\fP   (0x1UL << CAN_F5R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB30\fP   \fBCAN_F5R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31_Msk\fP   (0x1UL << CAN_F5R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F5R2_FB31\fP   \fBCAN_F5R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0_Msk\fP   (0x1UL << CAN_F6R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB0\fP   \fBCAN_F6R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1_Msk\fP   (0x1UL << CAN_F6R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB1\fP   \fBCAN_F6R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2_Msk\fP   (0x1UL << CAN_F6R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB2\fP   \fBCAN_F6R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3_Msk\fP   (0x1UL << CAN_F6R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB3\fP   \fBCAN_F6R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4_Msk\fP   (0x1UL << CAN_F6R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB4\fP   \fBCAN_F6R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5_Msk\fP   (0x1UL << CAN_F6R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB5\fP   \fBCAN_F6R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6_Msk\fP   (0x1UL << CAN_F6R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB6\fP   \fBCAN_F6R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7_Msk\fP   (0x1UL << CAN_F6R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB7\fP   \fBCAN_F6R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8_Msk\fP   (0x1UL << CAN_F6R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB8\fP   \fBCAN_F6R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9_Msk\fP   (0x1UL << CAN_F6R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB9\fP   \fBCAN_F6R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10_Msk\fP   (0x1UL << CAN_F6R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB10\fP   \fBCAN_F6R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11_Msk\fP   (0x1UL << CAN_F6R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB11\fP   \fBCAN_F6R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12_Msk\fP   (0x1UL << CAN_F6R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB12\fP   \fBCAN_F6R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13_Msk\fP   (0x1UL << CAN_F6R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB13\fP   \fBCAN_F6R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14_Msk\fP   (0x1UL << CAN_F6R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB14\fP   \fBCAN_F6R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15_Msk\fP   (0x1UL << CAN_F6R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB15\fP   \fBCAN_F6R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16_Msk\fP   (0x1UL << CAN_F6R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB16\fP   \fBCAN_F6R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17_Msk\fP   (0x1UL << CAN_F6R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB17\fP   \fBCAN_F6R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18_Msk\fP   (0x1UL << CAN_F6R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB18\fP   \fBCAN_F6R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19_Msk\fP   (0x1UL << CAN_F6R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB19\fP   \fBCAN_F6R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20_Msk\fP   (0x1UL << CAN_F6R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB20\fP   \fBCAN_F6R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21_Msk\fP   (0x1UL << CAN_F6R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB21\fP   \fBCAN_F6R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22_Msk\fP   (0x1UL << CAN_F6R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB22\fP   \fBCAN_F6R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23_Msk\fP   (0x1UL << CAN_F6R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB23\fP   \fBCAN_F6R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24_Msk\fP   (0x1UL << CAN_F6R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB24\fP   \fBCAN_F6R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25_Msk\fP   (0x1UL << CAN_F6R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB25\fP   \fBCAN_F6R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26_Msk\fP   (0x1UL << CAN_F6R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB26\fP   \fBCAN_F6R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27_Msk\fP   (0x1UL << CAN_F6R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB27\fP   \fBCAN_F6R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28_Msk\fP   (0x1UL << CAN_F6R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB28\fP   \fBCAN_F6R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29_Msk\fP   (0x1UL << CAN_F6R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB29\fP   \fBCAN_F6R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30_Msk\fP   (0x1UL << CAN_F6R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB30\fP   \fBCAN_F6R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31_Msk\fP   (0x1UL << CAN_F6R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F6R2_FB31\fP   \fBCAN_F6R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0_Msk\fP   (0x1UL << CAN_F7R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB0\fP   \fBCAN_F7R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1_Msk\fP   (0x1UL << CAN_F7R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB1\fP   \fBCAN_F7R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2_Msk\fP   (0x1UL << CAN_F7R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB2\fP   \fBCAN_F7R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3_Msk\fP   (0x1UL << CAN_F7R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB3\fP   \fBCAN_F7R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4_Msk\fP   (0x1UL << CAN_F7R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB4\fP   \fBCAN_F7R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5_Msk\fP   (0x1UL << CAN_F7R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB5\fP   \fBCAN_F7R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6_Msk\fP   (0x1UL << CAN_F7R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB6\fP   \fBCAN_F7R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7_Msk\fP   (0x1UL << CAN_F7R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB7\fP   \fBCAN_F7R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8_Msk\fP   (0x1UL << CAN_F7R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB8\fP   \fBCAN_F7R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9_Msk\fP   (0x1UL << CAN_F7R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB9\fP   \fBCAN_F7R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10_Msk\fP   (0x1UL << CAN_F7R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB10\fP   \fBCAN_F7R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11_Msk\fP   (0x1UL << CAN_F7R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB11\fP   \fBCAN_F7R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12_Msk\fP   (0x1UL << CAN_F7R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB12\fP   \fBCAN_F7R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13_Msk\fP   (0x1UL << CAN_F7R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB13\fP   \fBCAN_F7R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14_Msk\fP   (0x1UL << CAN_F7R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB14\fP   \fBCAN_F7R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15_Msk\fP   (0x1UL << CAN_F7R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB15\fP   \fBCAN_F7R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16_Msk\fP   (0x1UL << CAN_F7R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB16\fP   \fBCAN_F7R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17_Msk\fP   (0x1UL << CAN_F7R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB17\fP   \fBCAN_F7R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18_Msk\fP   (0x1UL << CAN_F7R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB18\fP   \fBCAN_F7R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19_Msk\fP   (0x1UL << CAN_F7R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB19\fP   \fBCAN_F7R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20_Msk\fP   (0x1UL << CAN_F7R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB20\fP   \fBCAN_F7R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21_Msk\fP   (0x1UL << CAN_F7R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB21\fP   \fBCAN_F7R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22_Msk\fP   (0x1UL << CAN_F7R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB22\fP   \fBCAN_F7R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23_Msk\fP   (0x1UL << CAN_F7R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB23\fP   \fBCAN_F7R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24_Msk\fP   (0x1UL << CAN_F7R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB24\fP   \fBCAN_F7R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25_Msk\fP   (0x1UL << CAN_F7R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB25\fP   \fBCAN_F7R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26_Msk\fP   (0x1UL << CAN_F7R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB26\fP   \fBCAN_F7R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27_Msk\fP   (0x1UL << CAN_F7R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB27\fP   \fBCAN_F7R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28_Msk\fP   (0x1UL << CAN_F7R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB28\fP   \fBCAN_F7R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29_Msk\fP   (0x1UL << CAN_F7R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB29\fP   \fBCAN_F7R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30_Msk\fP   (0x1UL << CAN_F7R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB30\fP   \fBCAN_F7R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31_Msk\fP   (0x1UL << CAN_F7R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F7R2_FB31\fP   \fBCAN_F7R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0_Msk\fP   (0x1UL << CAN_F8R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB0\fP   \fBCAN_F8R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1_Msk\fP   (0x1UL << CAN_F8R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB1\fP   \fBCAN_F8R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2_Msk\fP   (0x1UL << CAN_F8R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB2\fP   \fBCAN_F8R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3_Msk\fP   (0x1UL << CAN_F8R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB3\fP   \fBCAN_F8R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4_Msk\fP   (0x1UL << CAN_F8R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB4\fP   \fBCAN_F8R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5_Msk\fP   (0x1UL << CAN_F8R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB5\fP   \fBCAN_F8R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6_Msk\fP   (0x1UL << CAN_F8R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB6\fP   \fBCAN_F8R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7_Msk\fP   (0x1UL << CAN_F8R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB7\fP   \fBCAN_F8R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8_Msk\fP   (0x1UL << CAN_F8R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB8\fP   \fBCAN_F8R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9_Msk\fP   (0x1UL << CAN_F8R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB9\fP   \fBCAN_F8R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10_Msk\fP   (0x1UL << CAN_F8R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB10\fP   \fBCAN_F8R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11_Msk\fP   (0x1UL << CAN_F8R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB11\fP   \fBCAN_F8R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12_Msk\fP   (0x1UL << CAN_F8R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB12\fP   \fBCAN_F8R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13_Msk\fP   (0x1UL << CAN_F8R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB13\fP   \fBCAN_F8R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14_Msk\fP   (0x1UL << CAN_F8R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB14\fP   \fBCAN_F8R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15_Msk\fP   (0x1UL << CAN_F8R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB15\fP   \fBCAN_F8R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16_Msk\fP   (0x1UL << CAN_F8R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB16\fP   \fBCAN_F8R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17_Msk\fP   (0x1UL << CAN_F8R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB17\fP   \fBCAN_F8R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18_Msk\fP   (0x1UL << CAN_F8R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB18\fP   \fBCAN_F8R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19_Msk\fP   (0x1UL << CAN_F8R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB19\fP   \fBCAN_F8R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20_Msk\fP   (0x1UL << CAN_F8R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB20\fP   \fBCAN_F8R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21_Msk\fP   (0x1UL << CAN_F8R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB21\fP   \fBCAN_F8R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22_Msk\fP   (0x1UL << CAN_F8R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB22\fP   \fBCAN_F8R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23_Msk\fP   (0x1UL << CAN_F8R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB23\fP   \fBCAN_F8R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24_Msk\fP   (0x1UL << CAN_F8R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB24\fP   \fBCAN_F8R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25_Msk\fP   (0x1UL << CAN_F8R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB25\fP   \fBCAN_F8R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26_Msk\fP   (0x1UL << CAN_F8R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB26\fP   \fBCAN_F8R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27_Msk\fP   (0x1UL << CAN_F8R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB27\fP   \fBCAN_F8R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28_Msk\fP   (0x1UL << CAN_F8R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB28\fP   \fBCAN_F8R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29_Msk\fP   (0x1UL << CAN_F8R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB29\fP   \fBCAN_F8R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30_Msk\fP   (0x1UL << CAN_F8R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB30\fP   \fBCAN_F8R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31_Msk\fP   (0x1UL << CAN_F8R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F8R2_FB31\fP   \fBCAN_F8R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0_Msk\fP   (0x1UL << CAN_F9R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB0\fP   \fBCAN_F9R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1_Msk\fP   (0x1UL << CAN_F9R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB1\fP   \fBCAN_F9R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2_Msk\fP   (0x1UL << CAN_F9R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB2\fP   \fBCAN_F9R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3_Msk\fP   (0x1UL << CAN_F9R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB3\fP   \fBCAN_F9R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4_Msk\fP   (0x1UL << CAN_F9R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB4\fP   \fBCAN_F9R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5_Msk\fP   (0x1UL << CAN_F9R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB5\fP   \fBCAN_F9R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6_Msk\fP   (0x1UL << CAN_F9R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB6\fP   \fBCAN_F9R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7_Msk\fP   (0x1UL << CAN_F9R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB7\fP   \fBCAN_F9R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8_Msk\fP   (0x1UL << CAN_F9R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB8\fP   \fBCAN_F9R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9_Msk\fP   (0x1UL << CAN_F9R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB9\fP   \fBCAN_F9R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10_Msk\fP   (0x1UL << CAN_F9R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB10\fP   \fBCAN_F9R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11_Msk\fP   (0x1UL << CAN_F9R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB11\fP   \fBCAN_F9R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12_Msk\fP   (0x1UL << CAN_F9R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB12\fP   \fBCAN_F9R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13_Msk\fP   (0x1UL << CAN_F9R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB13\fP   \fBCAN_F9R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14_Msk\fP   (0x1UL << CAN_F9R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB14\fP   \fBCAN_F9R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15_Msk\fP   (0x1UL << CAN_F9R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB15\fP   \fBCAN_F9R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16_Msk\fP   (0x1UL << CAN_F9R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB16\fP   \fBCAN_F9R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17_Msk\fP   (0x1UL << CAN_F9R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB17\fP   \fBCAN_F9R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18_Msk\fP   (0x1UL << CAN_F9R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB18\fP   \fBCAN_F9R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19_Msk\fP   (0x1UL << CAN_F9R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB19\fP   \fBCAN_F9R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20_Msk\fP   (0x1UL << CAN_F9R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB20\fP   \fBCAN_F9R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21_Msk\fP   (0x1UL << CAN_F9R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB21\fP   \fBCAN_F9R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22_Msk\fP   (0x1UL << CAN_F9R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB22\fP   \fBCAN_F9R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23_Msk\fP   (0x1UL << CAN_F9R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB23\fP   \fBCAN_F9R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24_Msk\fP   (0x1UL << CAN_F9R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB24\fP   \fBCAN_F9R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25_Msk\fP   (0x1UL << CAN_F9R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB25\fP   \fBCAN_F9R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26_Msk\fP   (0x1UL << CAN_F9R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB26\fP   \fBCAN_F9R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27_Msk\fP   (0x1UL << CAN_F9R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB27\fP   \fBCAN_F9R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28_Msk\fP   (0x1UL << CAN_F9R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB28\fP   \fBCAN_F9R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29_Msk\fP   (0x1UL << CAN_F9R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB29\fP   \fBCAN_F9R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30_Msk\fP   (0x1UL << CAN_F9R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB30\fP   \fBCAN_F9R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31_Msk\fP   (0x1UL << CAN_F9R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F9R2_FB31\fP   \fBCAN_F9R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0_Msk\fP   (0x1UL << CAN_F10R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB0\fP   \fBCAN_F10R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1_Msk\fP   (0x1UL << CAN_F10R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB1\fP   \fBCAN_F10R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2_Msk\fP   (0x1UL << CAN_F10R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB2\fP   \fBCAN_F10R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3_Msk\fP   (0x1UL << CAN_F10R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB3\fP   \fBCAN_F10R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4_Msk\fP   (0x1UL << CAN_F10R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB4\fP   \fBCAN_F10R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5_Msk\fP   (0x1UL << CAN_F10R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB5\fP   \fBCAN_F10R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6_Msk\fP   (0x1UL << CAN_F10R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB6\fP   \fBCAN_F10R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7_Msk\fP   (0x1UL << CAN_F10R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB7\fP   \fBCAN_F10R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8_Msk\fP   (0x1UL << CAN_F10R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB8\fP   \fBCAN_F10R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9_Msk\fP   (0x1UL << CAN_F10R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB9\fP   \fBCAN_F10R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10_Msk\fP   (0x1UL << CAN_F10R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB10\fP   \fBCAN_F10R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11_Msk\fP   (0x1UL << CAN_F10R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB11\fP   \fBCAN_F10R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12_Msk\fP   (0x1UL << CAN_F10R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB12\fP   \fBCAN_F10R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13_Msk\fP   (0x1UL << CAN_F10R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB13\fP   \fBCAN_F10R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14_Msk\fP   (0x1UL << CAN_F10R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB14\fP   \fBCAN_F10R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15_Msk\fP   (0x1UL << CAN_F10R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB15\fP   \fBCAN_F10R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16_Msk\fP   (0x1UL << CAN_F10R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB16\fP   \fBCAN_F10R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17_Msk\fP   (0x1UL << CAN_F10R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB17\fP   \fBCAN_F10R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18_Msk\fP   (0x1UL << CAN_F10R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB18\fP   \fBCAN_F10R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19_Msk\fP   (0x1UL << CAN_F10R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB19\fP   \fBCAN_F10R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20_Msk\fP   (0x1UL << CAN_F10R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB20\fP   \fBCAN_F10R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21_Msk\fP   (0x1UL << CAN_F10R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB21\fP   \fBCAN_F10R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22_Msk\fP   (0x1UL << CAN_F10R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB22\fP   \fBCAN_F10R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23_Msk\fP   (0x1UL << CAN_F10R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB23\fP   \fBCAN_F10R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24_Msk\fP   (0x1UL << CAN_F10R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB24\fP   \fBCAN_F10R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25_Msk\fP   (0x1UL << CAN_F10R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB25\fP   \fBCAN_F10R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26_Msk\fP   (0x1UL << CAN_F10R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB26\fP   \fBCAN_F10R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27_Msk\fP   (0x1UL << CAN_F10R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB27\fP   \fBCAN_F10R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28_Msk\fP   (0x1UL << CAN_F10R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB28\fP   \fBCAN_F10R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29_Msk\fP   (0x1UL << CAN_F10R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB29\fP   \fBCAN_F10R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30_Msk\fP   (0x1UL << CAN_F10R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB30\fP   \fBCAN_F10R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31_Msk\fP   (0x1UL << CAN_F10R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F10R2_FB31\fP   \fBCAN_F10R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0_Msk\fP   (0x1UL << CAN_F11R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB0\fP   \fBCAN_F11R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1_Msk\fP   (0x1UL << CAN_F11R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB1\fP   \fBCAN_F11R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2_Msk\fP   (0x1UL << CAN_F11R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB2\fP   \fBCAN_F11R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3_Msk\fP   (0x1UL << CAN_F11R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB3\fP   \fBCAN_F11R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4_Msk\fP   (0x1UL << CAN_F11R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB4\fP   \fBCAN_F11R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5_Msk\fP   (0x1UL << CAN_F11R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB5\fP   \fBCAN_F11R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6_Msk\fP   (0x1UL << CAN_F11R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB6\fP   \fBCAN_F11R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7_Msk\fP   (0x1UL << CAN_F11R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB7\fP   \fBCAN_F11R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8_Msk\fP   (0x1UL << CAN_F11R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB8\fP   \fBCAN_F11R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9_Msk\fP   (0x1UL << CAN_F11R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB9\fP   \fBCAN_F11R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10_Msk\fP   (0x1UL << CAN_F11R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB10\fP   \fBCAN_F11R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11_Msk\fP   (0x1UL << CAN_F11R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB11\fP   \fBCAN_F11R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12_Msk\fP   (0x1UL << CAN_F11R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB12\fP   \fBCAN_F11R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13_Msk\fP   (0x1UL << CAN_F11R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB13\fP   \fBCAN_F11R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14_Msk\fP   (0x1UL << CAN_F11R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB14\fP   \fBCAN_F11R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15_Msk\fP   (0x1UL << CAN_F11R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB15\fP   \fBCAN_F11R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16_Msk\fP   (0x1UL << CAN_F11R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB16\fP   \fBCAN_F11R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17_Msk\fP   (0x1UL << CAN_F11R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB17\fP   \fBCAN_F11R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18_Msk\fP   (0x1UL << CAN_F11R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB18\fP   \fBCAN_F11R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19_Msk\fP   (0x1UL << CAN_F11R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB19\fP   \fBCAN_F11R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20_Msk\fP   (0x1UL << CAN_F11R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB20\fP   \fBCAN_F11R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21_Msk\fP   (0x1UL << CAN_F11R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB21\fP   \fBCAN_F11R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22_Msk\fP   (0x1UL << CAN_F11R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB22\fP   \fBCAN_F11R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23_Msk\fP   (0x1UL << CAN_F11R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB23\fP   \fBCAN_F11R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24_Msk\fP   (0x1UL << CAN_F11R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB24\fP   \fBCAN_F11R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25_Msk\fP   (0x1UL << CAN_F11R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB25\fP   \fBCAN_F11R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26_Msk\fP   (0x1UL << CAN_F11R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB26\fP   \fBCAN_F11R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27_Msk\fP   (0x1UL << CAN_F11R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB27\fP   \fBCAN_F11R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28_Msk\fP   (0x1UL << CAN_F11R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB28\fP   \fBCAN_F11R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29_Msk\fP   (0x1UL << CAN_F11R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB29\fP   \fBCAN_F11R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30_Msk\fP   (0x1UL << CAN_F11R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB30\fP   \fBCAN_F11R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31_Msk\fP   (0x1UL << CAN_F11R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F11R2_FB31\fP   \fBCAN_F11R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0_Msk\fP   (0x1UL << CAN_F12R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB0\fP   \fBCAN_F12R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1_Msk\fP   (0x1UL << CAN_F12R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB1\fP   \fBCAN_F12R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2_Msk\fP   (0x1UL << CAN_F12R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB2\fP   \fBCAN_F12R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3_Msk\fP   (0x1UL << CAN_F12R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB3\fP   \fBCAN_F12R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4_Msk\fP   (0x1UL << CAN_F12R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB4\fP   \fBCAN_F12R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5_Msk\fP   (0x1UL << CAN_F12R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB5\fP   \fBCAN_F12R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6_Msk\fP   (0x1UL << CAN_F12R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB6\fP   \fBCAN_F12R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7_Msk\fP   (0x1UL << CAN_F12R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB7\fP   \fBCAN_F12R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8_Msk\fP   (0x1UL << CAN_F12R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB8\fP   \fBCAN_F12R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9_Msk\fP   (0x1UL << CAN_F12R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB9\fP   \fBCAN_F12R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10_Msk\fP   (0x1UL << CAN_F12R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB10\fP   \fBCAN_F12R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11_Msk\fP   (0x1UL << CAN_F12R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB11\fP   \fBCAN_F12R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12_Msk\fP   (0x1UL << CAN_F12R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB12\fP   \fBCAN_F12R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13_Msk\fP   (0x1UL << CAN_F12R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB13\fP   \fBCAN_F12R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14_Msk\fP   (0x1UL << CAN_F12R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB14\fP   \fBCAN_F12R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15_Msk\fP   (0x1UL << CAN_F12R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB15\fP   \fBCAN_F12R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16_Msk\fP   (0x1UL << CAN_F12R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB16\fP   \fBCAN_F12R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17_Msk\fP   (0x1UL << CAN_F12R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB17\fP   \fBCAN_F12R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18_Msk\fP   (0x1UL << CAN_F12R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB18\fP   \fBCAN_F12R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19_Msk\fP   (0x1UL << CAN_F12R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB19\fP   \fBCAN_F12R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20_Msk\fP   (0x1UL << CAN_F12R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB20\fP   \fBCAN_F12R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21_Msk\fP   (0x1UL << CAN_F12R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB21\fP   \fBCAN_F12R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22_Msk\fP   (0x1UL << CAN_F12R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB22\fP   \fBCAN_F12R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23_Msk\fP   (0x1UL << CAN_F12R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB23\fP   \fBCAN_F12R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24_Msk\fP   (0x1UL << CAN_F12R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB24\fP   \fBCAN_F12R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25_Msk\fP   (0x1UL << CAN_F12R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB25\fP   \fBCAN_F12R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26_Msk\fP   (0x1UL << CAN_F12R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB26\fP   \fBCAN_F12R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27_Msk\fP   (0x1UL << CAN_F12R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB27\fP   \fBCAN_F12R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28_Msk\fP   (0x1UL << CAN_F12R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB28\fP   \fBCAN_F12R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29_Msk\fP   (0x1UL << CAN_F12R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB29\fP   \fBCAN_F12R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30_Msk\fP   (0x1UL << CAN_F12R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB30\fP   \fBCAN_F12R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31_Msk\fP   (0x1UL << CAN_F12R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F12R2_FB31\fP   \fBCAN_F12R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0_Msk\fP   (0x1UL << CAN_F13R2_FB0_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB0\fP   \fBCAN_F13R2_FB0_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1_Msk\fP   (0x1UL << CAN_F13R2_FB1_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB1\fP   \fBCAN_F13R2_FB1_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2_Msk\fP   (0x1UL << CAN_F13R2_FB2_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB2\fP   \fBCAN_F13R2_FB2_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3_Msk\fP   (0x1UL << CAN_F13R2_FB3_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB3\fP   \fBCAN_F13R2_FB3_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4_Msk\fP   (0x1UL << CAN_F13R2_FB4_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB4\fP   \fBCAN_F13R2_FB4_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5_Msk\fP   (0x1UL << CAN_F13R2_FB5_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB5\fP   \fBCAN_F13R2_FB5_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6_Msk\fP   (0x1UL << CAN_F13R2_FB6_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB6\fP   \fBCAN_F13R2_FB6_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7_Msk\fP   (0x1UL << CAN_F13R2_FB7_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB7\fP   \fBCAN_F13R2_FB7_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8_Msk\fP   (0x1UL << CAN_F13R2_FB8_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB8\fP   \fBCAN_F13R2_FB8_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9_Msk\fP   (0x1UL << CAN_F13R2_FB9_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB9\fP   \fBCAN_F13R2_FB9_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10_Msk\fP   (0x1UL << CAN_F13R2_FB10_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB10\fP   \fBCAN_F13R2_FB10_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11_Msk\fP   (0x1UL << CAN_F13R2_FB11_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB11\fP   \fBCAN_F13R2_FB11_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12_Msk\fP   (0x1UL << CAN_F13R2_FB12_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB12\fP   \fBCAN_F13R2_FB12_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13_Msk\fP   (0x1UL << CAN_F13R2_FB13_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB13\fP   \fBCAN_F13R2_FB13_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14_Msk\fP   (0x1UL << CAN_F13R2_FB14_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB14\fP   \fBCAN_F13R2_FB14_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15_Msk\fP   (0x1UL << CAN_F13R2_FB15_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB15\fP   \fBCAN_F13R2_FB15_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16_Msk\fP   (0x1UL << CAN_F13R2_FB16_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB16\fP   \fBCAN_F13R2_FB16_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17_Msk\fP   (0x1UL << CAN_F13R2_FB17_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB17\fP   \fBCAN_F13R2_FB17_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18_Msk\fP   (0x1UL << CAN_F13R2_FB18_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB18\fP   \fBCAN_F13R2_FB18_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19_Msk\fP   (0x1UL << CAN_F13R2_FB19_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB19\fP   \fBCAN_F13R2_FB19_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20_Msk\fP   (0x1UL << CAN_F13R2_FB20_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB20\fP   \fBCAN_F13R2_FB20_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21_Msk\fP   (0x1UL << CAN_F13R2_FB21_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB21\fP   \fBCAN_F13R2_FB21_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22_Msk\fP   (0x1UL << CAN_F13R2_FB22_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB22\fP   \fBCAN_F13R2_FB22_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23_Msk\fP   (0x1UL << CAN_F13R2_FB23_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB23\fP   \fBCAN_F13R2_FB23_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24_Msk\fP   (0x1UL << CAN_F13R2_FB24_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB24\fP   \fBCAN_F13R2_FB24_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25_Msk\fP   (0x1UL << CAN_F13R2_FB25_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB25\fP   \fBCAN_F13R2_FB25_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26_Msk\fP   (0x1UL << CAN_F13R2_FB26_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB26\fP   \fBCAN_F13R2_FB26_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27_Msk\fP   (0x1UL << CAN_F13R2_FB27_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB27\fP   \fBCAN_F13R2_FB27_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28_Msk\fP   (0x1UL << CAN_F13R2_FB28_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB28\fP   \fBCAN_F13R2_FB28_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29_Msk\fP   (0x1UL << CAN_F13R2_FB29_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB29\fP   \fBCAN_F13R2_FB29_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30_Msk\fP   (0x1UL << CAN_F13R2_FB30_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB30\fP   \fBCAN_F13R2_FB30_Msk\fP"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31_Msk\fP   (0x1UL << CAN_F13R2_FB31_Pos)"
.br
.ti -1c
.RI "#define \fBCAN_F13R2_FB31\fP   \fBCAN_F13R2_FB31_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR_Msk\fP   (0xFFFFFFFFUL << CRC_DR_DR_Pos)"
.br
.ti -1c
.RI "#define \fBCRC_DR_DR\fP   \fBCRC_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR_Msk\fP   (0xFFUL << CRC_IDR_IDR_Pos)"
.br
.ti -1c
.RI "#define \fBCRC_IDR_IDR\fP   \fBCRC_IDR_IDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET_Msk\fP   (0x1UL << CRC_CR_RESET_Pos)"
.br
.ti -1c
.RI "#define \fBCRC_CR_RESET\fP   \fBCRC_CR_RESET_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CHANNEL2_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN1_Msk\fP   (0x1UL << DAC_CR_EN1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN1\fP   \fBDAC_CR_EN1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF1_Msk\fP   (0x1UL << DAC_CR_BOFF1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF1\fP   \fBDAC_CR_BOFF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN1_Msk\fP   (0x1UL << DAC_CR_TEN1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN1\fP   \fBDAC_CR_TEN1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_Msk\fP   (0x7UL << DAC_CR_TSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1\fP   \fBDAC_CR_TSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_0\fP   (0x1UL << DAC_CR_TSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_1\fP   (0x2UL << DAC_CR_TSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL1_2\fP   (0x4UL << DAC_CR_TSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1_Msk\fP   (0x3UL << DAC_CR_WAVE1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1\fP   \fBDAC_CR_WAVE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1_0\fP   (0x1UL << DAC_CR_WAVE1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE1_1\fP   (0x2UL << DAC_CR_WAVE1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_Msk\fP   (0xFUL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1\fP   \fBDAC_CR_MAMP1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_0\fP   (0x1UL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_1\fP   (0x2UL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_2\fP   (0x4UL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP1_3\fP   (0x8UL << DAC_CR_MAMP1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN1_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN1_Msk\fP   (0x1UL << DAC_CR_DMAEN1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN1\fP   \fBDAC_CR_DMAEN1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE1_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE1_Msk\fP   (0x1UL << DAC_CR_DMAUDRIE1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE1\fP   \fBDAC_CR_DMAUDRIE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN2_Msk\fP   (0x1UL << DAC_CR_EN2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_EN2\fP   \fBDAC_CR_EN2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF2_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF2_Msk\fP   (0x1UL << DAC_CR_BOFF2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_BOFF2\fP   \fBDAC_CR_BOFF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN2_Msk\fP   (0x1UL << DAC_CR_TEN2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TEN2\fP   \fBDAC_CR_TEN2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_Msk\fP   (0x7UL << DAC_CR_TSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2\fP   \fBDAC_CR_TSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_0\fP   (0x1UL << DAC_CR_TSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_1\fP   (0x2UL << DAC_CR_TSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_TSEL2_2\fP   (0x4UL << DAC_CR_TSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2_Msk\fP   (0x3UL << DAC_CR_WAVE2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2\fP   \fBDAC_CR_WAVE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2_0\fP   (0x1UL << DAC_CR_WAVE2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_WAVE2_1\fP   (0x2UL << DAC_CR_WAVE2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_Msk\fP   (0xFUL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2\fP   \fBDAC_CR_MAMP2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_0\fP   (0x1UL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_1\fP   (0x2UL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_2\fP   (0x4UL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_MAMP2_3\fP   (0x8UL << DAC_CR_MAMP2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN2_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN2_Msk\fP   (0x1UL << DAC_CR_DMAEN2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAEN2\fP   \fBDAC_CR_DMAEN2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE2_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE2_Msk\fP   (0x1UL << DAC_CR_DMAUDRIE2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_CR_DMAUDRIE2\fP   \fBDAC_CR_DMAUDRIE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG1_Msk\fP   (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG1\fP   \fBDAC_SWTRIGR_SWTRIG1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG2_Msk\fP   (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_SWTRIGR_SWTRIG2\fP   \fBDAC_SWTRIGR_SWTRIG2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R1_DACC1DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R1_DACC1DHR_Msk\fP   (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R1_DACC1DHR\fP   \fBDAC_DHR12R1_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L1_DACC1DHR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L1_DACC1DHR_Msk\fP   (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L1_DACC1DHR\fP   \fBDAC_DHR12L1_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R1_DACC1DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R1_DACC1DHR_Msk\fP   (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R1_DACC1DHR\fP   \fBDAC_DHR8R1_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R2_DACC2DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R2_DACC2DHR_Msk\fP   (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12R2_DACC2DHR\fP   \fBDAC_DHR12R2_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L2_DACC2DHR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L2_DACC2DHR_Msk\fP   (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12L2_DACC2DHR\fP   \fBDAC_DHR12L2_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R2_DACC2DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R2_DACC2DHR_Msk\fP   (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8R2_DACC2DHR\fP   \fBDAC_DHR8R2_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC1DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC1DHR_Msk\fP   (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC1DHR\fP   \fBDAC_DHR12RD_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC2DHR_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC2DHR_Msk\fP   (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12RD_DACC2DHR\fP   \fBDAC_DHR12RD_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC1DHR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC1DHR_Msk\fP   (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC1DHR\fP   \fBDAC_DHR12LD_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC2DHR_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC2DHR_Msk\fP   (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR12LD_DACC2DHR\fP   \fBDAC_DHR12LD_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC1DHR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC1DHR_Msk\fP   (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC1DHR\fP   \fBDAC_DHR8RD_DACC1DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC2DHR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC2DHR_Msk\fP   (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DHR8RD_DACC2DHR\fP   \fBDAC_DHR8RD_DACC2DHR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DOR1_DACC1DOR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DOR1_DACC1DOR_Msk\fP   (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DOR1_DACC1DOR\fP   \fBDAC_DOR1_DACC1DOR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_DOR2_DACC2DOR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDAC_DOR2_DACC2DOR_Msk\fP   (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_DOR2_DACC2DOR\fP   \fBDAC_DOR2_DACC2DOR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR1_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR1_Msk\fP   (0x1UL << DAC_SR_DMAUDR1_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR1\fP   \fBDAC_SR_DMAUDR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR2_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR2_Msk\fP   (0x1UL << DAC_SR_DMAUDR2_Pos)"
.br
.ti -1c
.RI "#define \fBDAC_SR_DMAUDR2\fP   \fBDAC_SR_DMAUDR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CAPTURE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CAPTURE_Msk\fP   (0x1UL << DCMI_CR_CAPTURE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CAPTURE\fP   \fBDCMI_CR_CAPTURE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CM_Msk\fP   (0x1UL << DCMI_CR_CM_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CM\fP   \fBDCMI_CR_CM_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CROP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CROP_Msk\fP   (0x1UL << DCMI_CR_CROP_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CROP\fP   \fBDCMI_CR_CROP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_JPEG_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_JPEG_Msk\fP   (0x1UL << DCMI_CR_JPEG_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_JPEG\fP   \fBDCMI_CR_JPEG_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ESS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ESS_Msk\fP   (0x1UL << DCMI_CR_ESS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ESS\fP   \fBDCMI_CR_ESS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_PCKPOL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_PCKPOL_Msk\fP   (0x1UL << DCMI_CR_PCKPOL_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_PCKPOL\fP   \fBDCMI_CR_PCKPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_HSPOL_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_HSPOL_Msk\fP   (0x1UL << DCMI_CR_HSPOL_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_HSPOL\fP   \fBDCMI_CR_HSPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_VSPOL_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_VSPOL_Msk\fP   (0x1UL << DCMI_CR_VSPOL_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_VSPOL\fP   \fBDCMI_CR_VSPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_FCRC_0\fP   0x00000100U"
.br
.ti -1c
.RI "#define \fBDCMI_CR_FCRC_1\fP   0x00000200U"
.br
.ti -1c
.RI "#define \fBDCMI_CR_EDM_0\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBDCMI_CR_EDM_1\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CRE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CRE_Msk\fP   (0x1UL << DCMI_CR_CRE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_CRE\fP   \fBDCMI_CR_CRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ENABLE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ENABLE_Msk\fP   (0x1UL << DCMI_CR_ENABLE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CR_ENABLE\fP   \fBDCMI_CR_ENABLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_SR_HSYNC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_HSYNC_Msk\fP   (0x1UL << DCMI_SR_HSYNC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_HSYNC\fP   \fBDCMI_SR_HSYNC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_SR_VSYNC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_VSYNC_Msk\fP   (0x1UL << DCMI_SR_VSYNC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_VSYNC\fP   \fBDCMI_SR_VSYNC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_SR_FNE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_FNE_Msk\fP   (0x1UL << DCMI_SR_FNE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_SR_FNE\fP   \fBDCMI_SR_FNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_FRAME_RIS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_FRAME_RIS_Msk\fP   (0x1UL << DCMI_RIS_FRAME_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_FRAME_RIS\fP   \fBDCMI_RIS_FRAME_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_OVR_RIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_OVR_RIS_Msk\fP   (0x1UL << DCMI_RIS_OVR_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_OVR_RIS\fP   \fBDCMI_RIS_OVR_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_ERR_RIS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_ERR_RIS_Msk\fP   (0x1UL << DCMI_RIS_ERR_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_ERR_RIS\fP   \fBDCMI_RIS_ERR_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_VSYNC_RIS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_VSYNC_RIS_Msk\fP   (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_VSYNC_RIS\fP   \fBDCMI_RIS_VSYNC_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_LINE_RIS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_LINE_RIS_Msk\fP   (0x1UL << DCMI_RIS_LINE_RIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_RIS_LINE_RIS\fP   \fBDCMI_RIS_LINE_RIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_FRAME_RIS\fP   DCMI_RIS_FRAME_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_OVR_RIS\fP   DCMI_RIS_OVR_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_ERR_RIS\fP   DCMI_RIS_ERR_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_VSYNC_RIS\fP   DCMI_RIS_VSYNC_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_LINE_RIS\fP   DCMI_RIS_LINE_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_RISR_OVF_RIS\fP   DCMI_RIS_OVR_RIS"
.br
.ti -1c
.RI "#define \fBDCMI_IER_FRAME_IE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_FRAME_IE_Msk\fP   (0x1UL << DCMI_IER_FRAME_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_FRAME_IE\fP   \fBDCMI_IER_FRAME_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_OVR_IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_OVR_IE_Msk\fP   (0x1UL << DCMI_IER_OVR_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_OVR_IE\fP   \fBDCMI_IER_OVR_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_ERR_IE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_ERR_IE_Msk\fP   (0x1UL << DCMI_IER_ERR_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_ERR_IE\fP   \fBDCMI_IER_ERR_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_VSYNC_IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_VSYNC_IE_Msk\fP   (0x1UL << DCMI_IER_VSYNC_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_VSYNC_IE\fP   \fBDCMI_IER_VSYNC_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_LINE_IE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_LINE_IE_Msk\fP   (0x1UL << DCMI_IER_LINE_IE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_IER_LINE_IE\fP   \fBDCMI_IER_LINE_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_IER_OVF_IE\fP   DCMI_IER_OVR_IE"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_FRAME_MIS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_FRAME_MIS_Msk\fP   (0x1UL << DCMI_MIS_FRAME_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_FRAME_MIS\fP   \fBDCMI_MIS_FRAME_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_OVR_MIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_OVR_MIS_Msk\fP   (0x1UL << DCMI_MIS_OVR_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_OVR_MIS\fP   \fBDCMI_MIS_OVR_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_ERR_MIS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_ERR_MIS_Msk\fP   (0x1UL << DCMI_MIS_ERR_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_ERR_MIS\fP   \fBDCMI_MIS_ERR_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_VSYNC_MIS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_VSYNC_MIS_Msk\fP   (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_VSYNC_MIS\fP   \fBDCMI_MIS_VSYNC_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_LINE_MIS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_LINE_MIS_Msk\fP   (0x1UL << DCMI_MIS_LINE_MIS_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_MIS_LINE_MIS\fP   \fBDCMI_MIS_LINE_MIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_FRAME_MIS\fP   DCMI_MIS_FRAME_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_OVF_MIS\fP   DCMI_MIS_OVR_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_ERR_MIS\fP   DCMI_MIS_ERR_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_VSYNC_MIS\fP   DCMI_MIS_VSYNC_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_MISR_LINE_MIS\fP   DCMI_MIS_LINE_MIS"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_FRAME_ISC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_FRAME_ISC_Msk\fP   (0x1UL << DCMI_ICR_FRAME_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_FRAME_ISC\fP   \fBDCMI_ICR_FRAME_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_OVR_ISC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_OVR_ISC_Msk\fP   (0x1UL << DCMI_ICR_OVR_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_OVR_ISC\fP   \fBDCMI_ICR_OVR_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_ERR_ISC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_ERR_ISC_Msk\fP   (0x1UL << DCMI_ICR_ERR_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_ERR_ISC\fP   \fBDCMI_ICR_ERR_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_VSYNC_ISC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_VSYNC_ISC_Msk\fP   (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_VSYNC_ISC\fP   \fBDCMI_ICR_VSYNC_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_LINE_ISC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_LINE_ISC_Msk\fP   (0x1UL << DCMI_ICR_LINE_ISC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_LINE_ISC\fP   \fBDCMI_ICR_LINE_ISC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ICR_OVF_ISC\fP   DCMI_ICR_OVR_ISC"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FSC_Msk\fP   (0xFFUL << DCMI_ESCR_FSC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FSC\fP   \fBDCMI_ESCR_FSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LSC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LSC_Msk\fP   (0xFFUL << DCMI_ESCR_LSC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LSC\fP   \fBDCMI_ESCR_LSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LEC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LEC_Msk\fP   (0xFFUL << DCMI_ESCR_LEC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_LEC\fP   \fBDCMI_ESCR_LEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FEC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FEC_Msk\fP   (0xFFUL << DCMI_ESCR_FEC_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESCR_FEC\fP   \fBDCMI_ESCR_FEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FSU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FSU_Msk\fP   (0xFFUL << DCMI_ESUR_FSU_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FSU\fP   \fBDCMI_ESUR_FSU_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LSU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LSU_Msk\fP   (0xFFUL << DCMI_ESUR_LSU_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LSU\fP   \fBDCMI_ESUR_LSU_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LEU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LEU_Msk\fP   (0xFFUL << DCMI_ESUR_LEU_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_LEU\fP   \fBDCMI_ESUR_LEU_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FEU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FEU_Msk\fP   (0xFFUL << DCMI_ESUR_FEU_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_ESUR_FEU\fP   \fBDCMI_ESUR_FEU_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_HOFFCNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_HOFFCNT_Msk\fP   (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_HOFFCNT\fP   \fBDCMI_CWSTRT_HOFFCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_VST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_VST_Msk\fP   (0x1FFFUL << DCMI_CWSTRT_VST_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSTRT_VST\fP   \fBDCMI_CWSTRT_VST_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_CAPCNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_CAPCNT_Msk\fP   (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_CAPCNT\fP   \fBDCMI_CWSIZE_CAPCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_VLINE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_VLINE_Msk\fP   (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_CWSIZE_VLINE\fP   \fBDCMI_CWSIZE_VLINE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE0_Msk\fP   (0xFFUL << DCMI_DR_BYTE0_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE0\fP   \fBDCMI_DR_BYTE0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE1_Msk\fP   (0xFFUL << DCMI_DR_BYTE1_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE1\fP   \fBDCMI_DR_BYTE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE2_Msk\fP   (0xFFUL << DCMI_DR_BYTE2_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE2\fP   \fBDCMI_DR_BYTE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE3_Msk\fP   (0xFFUL << DCMI_DR_BYTE3_Pos)"
.br
.ti -1c
.RI "#define \fBDCMI_DR_BYTE3\fP   \fBDCMI_DR_BYTE3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_Msk\fP   (0x7UL << DMA_SxCR_CHSEL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL\fP   \fBDMA_SxCR_CHSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_0\fP   0x02000000U"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_1\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CHSEL_2\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST_Msk\fP   (0x3UL << DMA_SxCR_MBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST\fP   \fBDMA_SxCR_MBURST_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST_0\fP   (0x1UL << DMA_SxCR_MBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MBURST_1\fP   (0x2UL << DMA_SxCR_MBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST_Msk\fP   (0x3UL << DMA_SxCR_PBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST\fP   \fBDMA_SxCR_PBURST_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST_0\fP   (0x1UL << DMA_SxCR_PBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PBURST_1\fP   (0x2UL << DMA_SxCR_PBURST_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CT_Msk\fP   (0x1UL << DMA_SxCR_CT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CT\fP   \fBDMA_SxCR_CT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DBM_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DBM_Msk\fP   (0x1UL << DMA_SxCR_DBM_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DBM\fP   \fBDMA_SxCR_DBM_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL_Msk\fP   (0x3UL << DMA_SxCR_PL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL\fP   \fBDMA_SxCR_PL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL_0\fP   (0x1UL << DMA_SxCR_PL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PL_1\fP   (0x2UL << DMA_SxCR_PL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINCOS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINCOS_Msk\fP   (0x1UL << DMA_SxCR_PINCOS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINCOS\fP   \fBDMA_SxCR_PINCOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE_Msk\fP   (0x3UL << DMA_SxCR_MSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE\fP   \fBDMA_SxCR_MSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE_0\fP   (0x1UL << DMA_SxCR_MSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MSIZE_1\fP   (0x2UL << DMA_SxCR_MSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE_Msk\fP   (0x3UL << DMA_SxCR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE\fP   \fBDMA_SxCR_PSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE_0\fP   (0x1UL << DMA_SxCR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PSIZE_1\fP   (0x2UL << DMA_SxCR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MINC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MINC_Msk\fP   (0x1UL << DMA_SxCR_MINC_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_MINC\fP   \fBDMA_SxCR_MINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINC_Msk\fP   (0x1UL << DMA_SxCR_PINC_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PINC\fP   \fBDMA_SxCR_PINC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CIRC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CIRC_Msk\fP   (0x1UL << DMA_SxCR_CIRC_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_CIRC\fP   \fBDMA_SxCR_CIRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR_Msk\fP   (0x3UL << DMA_SxCR_DIR_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR\fP   \fBDMA_SxCR_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR_0\fP   (0x1UL << DMA_SxCR_DIR_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DIR_1\fP   (0x2UL << DMA_SxCR_DIR_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PFCTRL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PFCTRL_Msk\fP   (0x1UL << DMA_SxCR_PFCTRL_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_PFCTRL\fP   \fBDMA_SxCR_PFCTRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TCIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TCIE_Msk\fP   (0x1UL << DMA_SxCR_TCIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TCIE\fP   \fBDMA_SxCR_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_HTIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_HTIE_Msk\fP   (0x1UL << DMA_SxCR_HTIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_HTIE\fP   \fBDMA_SxCR_HTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TEIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TEIE_Msk\fP   (0x1UL << DMA_SxCR_TEIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_TEIE\fP   \fBDMA_SxCR_TEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DMEIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DMEIE_Msk\fP   (0x1UL << DMA_SxCR_DMEIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_DMEIE\fP   \fBDMA_SxCR_DMEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_EN_Msk\fP   (0x1UL << DMA_SxCR_EN_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_EN\fP   \fBDMA_SxCR_EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_ACK_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_ACK_Msk\fP   (0x1UL << DMA_SxCR_ACK_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxCR_ACK\fP   \fBDMA_SxCR_ACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_Msk\fP   (0xFFFFUL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT\fP   \fBDMA_SxNDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_0\fP   (0x0001UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_1\fP   (0x0002UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_2\fP   (0x0004UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_3\fP   (0x0008UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_4\fP   (0x0010UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_5\fP   (0x0020UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_6\fP   (0x0040UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_7\fP   (0x0080UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_8\fP   (0x0100UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_9\fP   (0x0200UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_10\fP   (0x0400UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_11\fP   (0x0800UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_12\fP   (0x1000UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_13\fP   (0x2000UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_14\fP   (0x4000UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxNDT_15\fP   (0x8000UL << DMA_SxNDT_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FEIE_Msk\fP   (0x1UL << DMA_SxFCR_FEIE_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FEIE\fP   \fBDMA_SxFCR_FEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_Msk\fP   (0x7UL << DMA_SxFCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS\fP   \fBDMA_SxFCR_FS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_0\fP   (0x1UL << DMA_SxFCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_1\fP   (0x2UL << DMA_SxFCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FS_2\fP   (0x4UL << DMA_SxFCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_DMDIS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_DMDIS_Msk\fP   (0x1UL << DMA_SxFCR_DMDIS_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_DMDIS\fP   \fBDMA_SxFCR_DMDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH_Msk\fP   (0x3UL << DMA_SxFCR_FTH_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH\fP   \fBDMA_SxFCR_FTH_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH_0\fP   (0x1UL << DMA_SxFCR_FTH_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxFCR_FTH_1\fP   (0x2UL << DMA_SxFCR_FTH_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF3_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF3_Msk\fP   (0x1UL << DMA_LISR_TCIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF3\fP   \fBDMA_LISR_TCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF3_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF3_Msk\fP   (0x1UL << DMA_LISR_HTIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF3\fP   \fBDMA_LISR_HTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF3_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF3_Msk\fP   (0x1UL << DMA_LISR_TEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF3\fP   \fBDMA_LISR_TEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF3_Msk\fP   (0x1UL << DMA_LISR_DMEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF3\fP   \fBDMA_LISR_DMEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF3_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF3_Msk\fP   (0x1UL << DMA_LISR_FEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF3\fP   \fBDMA_LISR_FEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF2_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF2_Msk\fP   (0x1UL << DMA_LISR_TCIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF2\fP   \fBDMA_LISR_TCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF2_Msk\fP   (0x1UL << DMA_LISR_HTIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF2\fP   \fBDMA_LISR_HTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF2_Msk\fP   (0x1UL << DMA_LISR_TEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF2\fP   \fBDMA_LISR_TEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF2_Msk\fP   (0x1UL << DMA_LISR_DMEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF2\fP   \fBDMA_LISR_DMEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF2_Msk\fP   (0x1UL << DMA_LISR_FEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF2\fP   \fBDMA_LISR_FEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF1_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF1_Msk\fP   (0x1UL << DMA_LISR_TCIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF1\fP   \fBDMA_LISR_TCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF1_Msk\fP   (0x1UL << DMA_LISR_HTIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF1\fP   \fBDMA_LISR_HTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF1_Msk\fP   (0x1UL << DMA_LISR_TEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF1\fP   \fBDMA_LISR_TEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF1_Msk\fP   (0x1UL << DMA_LISR_DMEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF1\fP   \fBDMA_LISR_DMEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF1_Msk\fP   (0x1UL << DMA_LISR_FEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF1\fP   \fBDMA_LISR_FEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF0_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF0_Msk\fP   (0x1UL << DMA_LISR_TCIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TCIF0\fP   \fBDMA_LISR_TCIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF0_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF0_Msk\fP   (0x1UL << DMA_LISR_HTIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_HTIF0\fP   \fBDMA_LISR_HTIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF0_Msk\fP   (0x1UL << DMA_LISR_TEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_TEIF0\fP   \fBDMA_LISR_TEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF0_Msk\fP   (0x1UL << DMA_LISR_DMEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_DMEIF0\fP   \fBDMA_LISR_DMEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF0_Msk\fP   (0x1UL << DMA_LISR_FEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LISR_FEIF0\fP   \fBDMA_LISR_FEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF7_Msk\fP   (0x1UL << DMA_HISR_TCIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF7\fP   \fBDMA_HISR_TCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF7_Msk\fP   (0x1UL << DMA_HISR_HTIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF7\fP   \fBDMA_HISR_HTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF7_Msk\fP   (0x1UL << DMA_HISR_TEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF7\fP   \fBDMA_HISR_TEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF7_Msk\fP   (0x1UL << DMA_HISR_DMEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF7\fP   \fBDMA_HISR_DMEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF7_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF7_Msk\fP   (0x1UL << DMA_HISR_FEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF7\fP   \fBDMA_HISR_FEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF6_Msk\fP   (0x1UL << DMA_HISR_TCIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF6\fP   \fBDMA_HISR_TCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF6_Msk\fP   (0x1UL << DMA_HISR_HTIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF6\fP   \fBDMA_HISR_HTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF6_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF6_Msk\fP   (0x1UL << DMA_HISR_TEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF6\fP   \fBDMA_HISR_TEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF6_Msk\fP   (0x1UL << DMA_HISR_DMEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF6\fP   \fBDMA_HISR_DMEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF6_Msk\fP   (0x1UL << DMA_HISR_FEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF6\fP   \fBDMA_HISR_FEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF5_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF5_Msk\fP   (0x1UL << DMA_HISR_TCIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF5\fP   \fBDMA_HISR_TCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF5_Msk\fP   (0x1UL << DMA_HISR_HTIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF5\fP   \fBDMA_HISR_HTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF5_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF5_Msk\fP   (0x1UL << DMA_HISR_TEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF5\fP   \fBDMA_HISR_TEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF5_Msk\fP   (0x1UL << DMA_HISR_DMEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF5\fP   \fBDMA_HISR_DMEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF5_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF5_Msk\fP   (0x1UL << DMA_HISR_FEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF5\fP   \fBDMA_HISR_FEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF4_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF4_Msk\fP   (0x1UL << DMA_HISR_TCIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TCIF4\fP   \fBDMA_HISR_TCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF4_Msk\fP   (0x1UL << DMA_HISR_HTIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_HTIF4\fP   \fBDMA_HISR_HTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF4_Msk\fP   (0x1UL << DMA_HISR_TEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_TEIF4\fP   \fBDMA_HISR_TEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF4_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF4_Msk\fP   (0x1UL << DMA_HISR_DMEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_DMEIF4\fP   \fBDMA_HISR_DMEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF4_Msk\fP   (0x1UL << DMA_HISR_FEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HISR_FEIF4\fP   \fBDMA_HISR_FEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF3_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF3_Msk\fP   (0x1UL << DMA_LIFCR_CTCIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF3\fP   \fBDMA_LIFCR_CTCIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF3_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF3_Msk\fP   (0x1UL << DMA_LIFCR_CHTIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF3\fP   \fBDMA_LIFCR_CHTIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF3_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF3_Msk\fP   (0x1UL << DMA_LIFCR_CTEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF3\fP   \fBDMA_LIFCR_CTEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF3_Msk\fP   (0x1UL << DMA_LIFCR_CDMEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF3\fP   \fBDMA_LIFCR_CDMEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF3_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF3_Msk\fP   (0x1UL << DMA_LIFCR_CFEIF3_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF3\fP   \fBDMA_LIFCR_CFEIF3_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF2_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF2_Msk\fP   (0x1UL << DMA_LIFCR_CTCIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF2\fP   \fBDMA_LIFCR_CTCIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF2_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF2_Msk\fP   (0x1UL << DMA_LIFCR_CHTIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF2\fP   \fBDMA_LIFCR_CHTIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF2_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF2_Msk\fP   (0x1UL << DMA_LIFCR_CTEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF2\fP   \fBDMA_LIFCR_CTEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF2_Msk\fP   (0x1UL << DMA_LIFCR_CDMEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF2\fP   \fBDMA_LIFCR_CDMEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF2_Msk\fP   (0x1UL << DMA_LIFCR_CFEIF2_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF2\fP   \fBDMA_LIFCR_CFEIF2_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF1_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF1_Msk\fP   (0x1UL << DMA_LIFCR_CTCIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF1\fP   \fBDMA_LIFCR_CTCIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF1_Msk\fP   (0x1UL << DMA_LIFCR_CHTIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF1\fP   \fBDMA_LIFCR_CHTIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF1_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF1_Msk\fP   (0x1UL << DMA_LIFCR_CTEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF1\fP   \fBDMA_LIFCR_CTEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF1_Msk\fP   (0x1UL << DMA_LIFCR_CDMEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF1\fP   \fBDMA_LIFCR_CDMEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF1_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF1_Msk\fP   (0x1UL << DMA_LIFCR_CFEIF1_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF1\fP   \fBDMA_LIFCR_CFEIF1_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF0_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF0_Msk\fP   (0x1UL << DMA_LIFCR_CTCIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTCIF0\fP   \fBDMA_LIFCR_CTCIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF0_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF0_Msk\fP   (0x1UL << DMA_LIFCR_CHTIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CHTIF0\fP   \fBDMA_LIFCR_CHTIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF0_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF0_Msk\fP   (0x1UL << DMA_LIFCR_CTEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CTEIF0\fP   \fBDMA_LIFCR_CTEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF0_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF0_Msk\fP   (0x1UL << DMA_LIFCR_CDMEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CDMEIF0\fP   \fBDMA_LIFCR_CDMEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF0_Msk\fP   (0x1UL << DMA_LIFCR_CFEIF0_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_LIFCR_CFEIF0\fP   \fBDMA_LIFCR_CFEIF0_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF7_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF7_Msk\fP   (0x1UL << DMA_HIFCR_CTCIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF7\fP   \fBDMA_HIFCR_CTCIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF7_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF7_Msk\fP   (0x1UL << DMA_HIFCR_CHTIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF7\fP   \fBDMA_HIFCR_CHTIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF7_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF7_Msk\fP   (0x1UL << DMA_HIFCR_CTEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF7\fP   \fBDMA_HIFCR_CTEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF7_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF7_Msk\fP   (0x1UL << DMA_HIFCR_CDMEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF7\fP   \fBDMA_HIFCR_CDMEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF7_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF7_Msk\fP   (0x1UL << DMA_HIFCR_CFEIF7_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF7\fP   \fBDMA_HIFCR_CFEIF7_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF6_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF6_Msk\fP   (0x1UL << DMA_HIFCR_CTCIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF6\fP   \fBDMA_HIFCR_CTCIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF6_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF6_Msk\fP   (0x1UL << DMA_HIFCR_CHTIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF6\fP   \fBDMA_HIFCR_CHTIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF6_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF6_Msk\fP   (0x1UL << DMA_HIFCR_CTEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF6\fP   \fBDMA_HIFCR_CTEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF6_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF6_Msk\fP   (0x1UL << DMA_HIFCR_CDMEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF6\fP   \fBDMA_HIFCR_CDMEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF6_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF6_Msk\fP   (0x1UL << DMA_HIFCR_CFEIF6_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF6\fP   \fBDMA_HIFCR_CFEIF6_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF5_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF5_Msk\fP   (0x1UL << DMA_HIFCR_CTCIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF5\fP   \fBDMA_HIFCR_CTCIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF5_Msk\fP   (0x1UL << DMA_HIFCR_CHTIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF5\fP   \fBDMA_HIFCR_CHTIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF5_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF5_Msk\fP   (0x1UL << DMA_HIFCR_CTEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF5\fP   \fBDMA_HIFCR_CTEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF5_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF5_Msk\fP   (0x1UL << DMA_HIFCR_CDMEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF5\fP   \fBDMA_HIFCR_CDMEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF5_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF5_Msk\fP   (0x1UL << DMA_HIFCR_CFEIF5_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF5\fP   \fBDMA_HIFCR_CFEIF5_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF4_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF4_Msk\fP   (0x1UL << DMA_HIFCR_CTCIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTCIF4\fP   \fBDMA_HIFCR_CTCIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF4_Msk\fP   (0x1UL << DMA_HIFCR_CHTIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CHTIF4\fP   \fBDMA_HIFCR_CHTIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF4_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF4_Msk\fP   (0x1UL << DMA_HIFCR_CTEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CTEIF4\fP   \fBDMA_HIFCR_CTEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF4_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF4_Msk\fP   (0x1UL << DMA_HIFCR_CDMEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CDMEIF4\fP   \fBDMA_HIFCR_CDMEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF4_Msk\fP   (0x1UL << DMA_HIFCR_CFEIF4_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_HIFCR_CFEIF4\fP   \fBDMA_HIFCR_CFEIF4_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxPAR_PA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxPAR_PA_Msk\fP   (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxPAR_PA\fP   \fBDMA_SxPAR_PA_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxM0AR_M0A_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxM0AR_M0A_Msk\fP   (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxM0AR_M0A\fP   \fBDMA_SxM0AR_M0A_Msk\fP"
.br
.ti -1c
.RI "#define \fBDMA_SxM1AR_M1A_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDMA_SxM1AR_M1A_Msk\fP   (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)"
.br
.ti -1c
.RI "#define \fBDMA_SxM1AR_M1A\fP   \fBDMA_SxM1AR_M1A_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0_Msk\fP   (0x1UL << EXTI_IMR_MR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR0\fP   \fBEXTI_IMR_MR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1_Msk\fP   (0x1UL << EXTI_IMR_MR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR1\fP   \fBEXTI_IMR_MR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2_Msk\fP   (0x1UL << EXTI_IMR_MR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR2\fP   \fBEXTI_IMR_MR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3_Msk\fP   (0x1UL << EXTI_IMR_MR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR3\fP   \fBEXTI_IMR_MR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4_Msk\fP   (0x1UL << EXTI_IMR_MR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR4\fP   \fBEXTI_IMR_MR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5_Msk\fP   (0x1UL << EXTI_IMR_MR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR5\fP   \fBEXTI_IMR_MR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6_Msk\fP   (0x1UL << EXTI_IMR_MR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR6\fP   \fBEXTI_IMR_MR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7_Msk\fP   (0x1UL << EXTI_IMR_MR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR7\fP   \fBEXTI_IMR_MR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8_Msk\fP   (0x1UL << EXTI_IMR_MR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR8\fP   \fBEXTI_IMR_MR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9_Msk\fP   (0x1UL << EXTI_IMR_MR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR9\fP   \fBEXTI_IMR_MR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10_Msk\fP   (0x1UL << EXTI_IMR_MR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR10\fP   \fBEXTI_IMR_MR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11_Msk\fP   (0x1UL << EXTI_IMR_MR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR11\fP   \fBEXTI_IMR_MR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12_Msk\fP   (0x1UL << EXTI_IMR_MR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR12\fP   \fBEXTI_IMR_MR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13_Msk\fP   (0x1UL << EXTI_IMR_MR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR13\fP   \fBEXTI_IMR_MR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14_Msk\fP   (0x1UL << EXTI_IMR_MR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR14\fP   \fBEXTI_IMR_MR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15_Msk\fP   (0x1UL << EXTI_IMR_MR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR15\fP   \fBEXTI_IMR_MR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16_Msk\fP   (0x1UL << EXTI_IMR_MR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR16\fP   \fBEXTI_IMR_MR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17_Msk\fP   (0x1UL << EXTI_IMR_MR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR17\fP   \fBEXTI_IMR_MR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18_Msk\fP   (0x1UL << EXTI_IMR_MR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR18\fP   \fBEXTI_IMR_MR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR19_Msk\fP   (0x1UL << EXTI_IMR_MR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR19\fP   \fBEXTI_IMR_MR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR20_Msk\fP   (0x1UL << EXTI_IMR_MR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR20\fP   \fBEXTI_IMR_MR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR21_Msk\fP   (0x1UL << EXTI_IMR_MR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR21\fP   \fBEXTI_IMR_MR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR22_Msk\fP   (0x1UL << EXTI_IMR_MR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_MR22\fP   \fBEXTI_IMR_MR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM0\fP   \fBEXTI_IMR_MR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM1\fP   \fBEXTI_IMR_MR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM2\fP   \fBEXTI_IMR_MR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM3\fP   \fBEXTI_IMR_MR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM4\fP   \fBEXTI_IMR_MR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM5\fP   \fBEXTI_IMR_MR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM6\fP   \fBEXTI_IMR_MR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM7\fP   \fBEXTI_IMR_MR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM8\fP   \fBEXTI_IMR_MR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM9\fP   \fBEXTI_IMR_MR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM10\fP   \fBEXTI_IMR_MR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM11\fP   \fBEXTI_IMR_MR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM12\fP   \fBEXTI_IMR_MR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM13\fP   \fBEXTI_IMR_MR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM14\fP   \fBEXTI_IMR_MR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM15\fP   \fBEXTI_IMR_MR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM16\fP   \fBEXTI_IMR_MR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM17\fP   \fBEXTI_IMR_MR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM18\fP   \fBEXTI_IMR_MR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM19\fP   \fBEXTI_IMR_MR19\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM20\fP   \fBEXTI_IMR_MR20\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM21\fP   \fBEXTI_IMR_MR21\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM22\fP   \fBEXTI_IMR_MR22\fP"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM_Msk\fP   (0x7FFFFFUL << EXTI_IMR_IM_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_IMR_IM\fP   \fBEXTI_IMR_IM_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0_Msk\fP   (0x1UL << EXTI_EMR_MR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR0\fP   \fBEXTI_EMR_MR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1_Msk\fP   (0x1UL << EXTI_EMR_MR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR1\fP   \fBEXTI_EMR_MR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2_Msk\fP   (0x1UL << EXTI_EMR_MR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR2\fP   \fBEXTI_EMR_MR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3_Msk\fP   (0x1UL << EXTI_EMR_MR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR3\fP   \fBEXTI_EMR_MR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4_Msk\fP   (0x1UL << EXTI_EMR_MR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR4\fP   \fBEXTI_EMR_MR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5_Msk\fP   (0x1UL << EXTI_EMR_MR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR5\fP   \fBEXTI_EMR_MR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6_Msk\fP   (0x1UL << EXTI_EMR_MR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR6\fP   \fBEXTI_EMR_MR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7_Msk\fP   (0x1UL << EXTI_EMR_MR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR7\fP   \fBEXTI_EMR_MR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8_Msk\fP   (0x1UL << EXTI_EMR_MR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR8\fP   \fBEXTI_EMR_MR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9_Msk\fP   (0x1UL << EXTI_EMR_MR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR9\fP   \fBEXTI_EMR_MR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10_Msk\fP   (0x1UL << EXTI_EMR_MR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR10\fP   \fBEXTI_EMR_MR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11_Msk\fP   (0x1UL << EXTI_EMR_MR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR11\fP   \fBEXTI_EMR_MR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12_Msk\fP   (0x1UL << EXTI_EMR_MR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR12\fP   \fBEXTI_EMR_MR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13_Msk\fP   (0x1UL << EXTI_EMR_MR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR13\fP   \fBEXTI_EMR_MR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14_Msk\fP   (0x1UL << EXTI_EMR_MR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR14\fP   \fBEXTI_EMR_MR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15_Msk\fP   (0x1UL << EXTI_EMR_MR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR15\fP   \fBEXTI_EMR_MR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16_Msk\fP   (0x1UL << EXTI_EMR_MR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR16\fP   \fBEXTI_EMR_MR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17_Msk\fP   (0x1UL << EXTI_EMR_MR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR17\fP   \fBEXTI_EMR_MR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18_Msk\fP   (0x1UL << EXTI_EMR_MR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR18\fP   \fBEXTI_EMR_MR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR19_Msk\fP   (0x1UL << EXTI_EMR_MR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR19\fP   \fBEXTI_EMR_MR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR20_Msk\fP   (0x1UL << EXTI_EMR_MR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR20\fP   \fBEXTI_EMR_MR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR21_Msk\fP   (0x1UL << EXTI_EMR_MR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR21\fP   \fBEXTI_EMR_MR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR22_Msk\fP   (0x1UL << EXTI_EMR_MR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_MR22\fP   \fBEXTI_EMR_MR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM0\fP   \fBEXTI_EMR_MR0\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM1\fP   \fBEXTI_EMR_MR1\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM2\fP   \fBEXTI_EMR_MR2\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM3\fP   \fBEXTI_EMR_MR3\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM4\fP   \fBEXTI_EMR_MR4\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM5\fP   \fBEXTI_EMR_MR5\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM6\fP   \fBEXTI_EMR_MR6\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM7\fP   \fBEXTI_EMR_MR7\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM8\fP   \fBEXTI_EMR_MR8\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM9\fP   \fBEXTI_EMR_MR9\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM10\fP   \fBEXTI_EMR_MR10\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM11\fP   \fBEXTI_EMR_MR11\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM12\fP   \fBEXTI_EMR_MR12\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM13\fP   \fBEXTI_EMR_MR13\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM14\fP   \fBEXTI_EMR_MR14\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM15\fP   \fBEXTI_EMR_MR15\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM16\fP   \fBEXTI_EMR_MR16\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM17\fP   \fBEXTI_EMR_MR17\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM18\fP   \fBEXTI_EMR_MR18\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM19\fP   \fBEXTI_EMR_MR19\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM20\fP   \fBEXTI_EMR_MR20\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM21\fP   \fBEXTI_EMR_MR21\fP"
.br
.ti -1c
.RI "#define \fBEXTI_EMR_EM22\fP   \fBEXTI_EMR_MR22\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0_Msk\fP   (0x1UL << EXTI_RTSR_TR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR0\fP   \fBEXTI_RTSR_TR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1_Msk\fP   (0x1UL << EXTI_RTSR_TR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR1\fP   \fBEXTI_RTSR_TR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2_Msk\fP   (0x1UL << EXTI_RTSR_TR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR2\fP   \fBEXTI_RTSR_TR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3_Msk\fP   (0x1UL << EXTI_RTSR_TR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR3\fP   \fBEXTI_RTSR_TR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4_Msk\fP   (0x1UL << EXTI_RTSR_TR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR4\fP   \fBEXTI_RTSR_TR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5_Msk\fP   (0x1UL << EXTI_RTSR_TR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR5\fP   \fBEXTI_RTSR_TR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6_Msk\fP   (0x1UL << EXTI_RTSR_TR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR6\fP   \fBEXTI_RTSR_TR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7_Msk\fP   (0x1UL << EXTI_RTSR_TR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR7\fP   \fBEXTI_RTSR_TR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8_Msk\fP   (0x1UL << EXTI_RTSR_TR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR8\fP   \fBEXTI_RTSR_TR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9_Msk\fP   (0x1UL << EXTI_RTSR_TR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR9\fP   \fBEXTI_RTSR_TR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10_Msk\fP   (0x1UL << EXTI_RTSR_TR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR10\fP   \fBEXTI_RTSR_TR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11_Msk\fP   (0x1UL << EXTI_RTSR_TR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR11\fP   \fBEXTI_RTSR_TR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12_Msk\fP   (0x1UL << EXTI_RTSR_TR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR12\fP   \fBEXTI_RTSR_TR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13_Msk\fP   (0x1UL << EXTI_RTSR_TR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR13\fP   \fBEXTI_RTSR_TR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14_Msk\fP   (0x1UL << EXTI_RTSR_TR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR14\fP   \fBEXTI_RTSR_TR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15_Msk\fP   (0x1UL << EXTI_RTSR_TR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR15\fP   \fBEXTI_RTSR_TR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16_Msk\fP   (0x1UL << EXTI_RTSR_TR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR16\fP   \fBEXTI_RTSR_TR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17_Msk\fP   (0x1UL << EXTI_RTSR_TR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR17\fP   \fBEXTI_RTSR_TR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18_Msk\fP   (0x1UL << EXTI_RTSR_TR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR18\fP   \fBEXTI_RTSR_TR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR19_Msk\fP   (0x1UL << EXTI_RTSR_TR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR19\fP   \fBEXTI_RTSR_TR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR20_Msk\fP   (0x1UL << EXTI_RTSR_TR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR20\fP   \fBEXTI_RTSR_TR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR21_Msk\fP   (0x1UL << EXTI_RTSR_TR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR21\fP   \fBEXTI_RTSR_TR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR22_Msk\fP   (0x1UL << EXTI_RTSR_TR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_RTSR_TR22\fP   \fBEXTI_RTSR_TR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0_Msk\fP   (0x1UL << EXTI_FTSR_TR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR0\fP   \fBEXTI_FTSR_TR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1_Msk\fP   (0x1UL << EXTI_FTSR_TR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR1\fP   \fBEXTI_FTSR_TR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2_Msk\fP   (0x1UL << EXTI_FTSR_TR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR2\fP   \fBEXTI_FTSR_TR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3_Msk\fP   (0x1UL << EXTI_FTSR_TR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR3\fP   \fBEXTI_FTSR_TR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4_Msk\fP   (0x1UL << EXTI_FTSR_TR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR4\fP   \fBEXTI_FTSR_TR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5_Msk\fP   (0x1UL << EXTI_FTSR_TR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR5\fP   \fBEXTI_FTSR_TR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6_Msk\fP   (0x1UL << EXTI_FTSR_TR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR6\fP   \fBEXTI_FTSR_TR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7_Msk\fP   (0x1UL << EXTI_FTSR_TR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR7\fP   \fBEXTI_FTSR_TR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8_Msk\fP   (0x1UL << EXTI_FTSR_TR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR8\fP   \fBEXTI_FTSR_TR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9_Msk\fP   (0x1UL << EXTI_FTSR_TR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR9\fP   \fBEXTI_FTSR_TR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10_Msk\fP   (0x1UL << EXTI_FTSR_TR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR10\fP   \fBEXTI_FTSR_TR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11_Msk\fP   (0x1UL << EXTI_FTSR_TR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR11\fP   \fBEXTI_FTSR_TR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12_Msk\fP   (0x1UL << EXTI_FTSR_TR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR12\fP   \fBEXTI_FTSR_TR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13_Msk\fP   (0x1UL << EXTI_FTSR_TR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR13\fP   \fBEXTI_FTSR_TR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14_Msk\fP   (0x1UL << EXTI_FTSR_TR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR14\fP   \fBEXTI_FTSR_TR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15_Msk\fP   (0x1UL << EXTI_FTSR_TR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR15\fP   \fBEXTI_FTSR_TR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16_Msk\fP   (0x1UL << EXTI_FTSR_TR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR16\fP   \fBEXTI_FTSR_TR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17_Msk\fP   (0x1UL << EXTI_FTSR_TR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR17\fP   \fBEXTI_FTSR_TR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18_Msk\fP   (0x1UL << EXTI_FTSR_TR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR18\fP   \fBEXTI_FTSR_TR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR19_Msk\fP   (0x1UL << EXTI_FTSR_TR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR19\fP   \fBEXTI_FTSR_TR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR20_Msk\fP   (0x1UL << EXTI_FTSR_TR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR20\fP   \fBEXTI_FTSR_TR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR21_Msk\fP   (0x1UL << EXTI_FTSR_TR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR21\fP   \fBEXTI_FTSR_TR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR22_Msk\fP   (0x1UL << EXTI_FTSR_TR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_FTSR_TR22\fP   \fBEXTI_FTSR_TR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0_Msk\fP   (0x1UL << EXTI_SWIER_SWIER0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER0\fP   \fBEXTI_SWIER_SWIER0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1_Msk\fP   (0x1UL << EXTI_SWIER_SWIER1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER1\fP   \fBEXTI_SWIER_SWIER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2_Msk\fP   (0x1UL << EXTI_SWIER_SWIER2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER2\fP   \fBEXTI_SWIER_SWIER2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3_Msk\fP   (0x1UL << EXTI_SWIER_SWIER3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER3\fP   \fBEXTI_SWIER_SWIER3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4_Msk\fP   (0x1UL << EXTI_SWIER_SWIER4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER4\fP   \fBEXTI_SWIER_SWIER4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5_Msk\fP   (0x1UL << EXTI_SWIER_SWIER5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER5\fP   \fBEXTI_SWIER_SWIER5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6_Msk\fP   (0x1UL << EXTI_SWIER_SWIER6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER6\fP   \fBEXTI_SWIER_SWIER6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7_Msk\fP   (0x1UL << EXTI_SWIER_SWIER7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER7\fP   \fBEXTI_SWIER_SWIER7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8_Msk\fP   (0x1UL << EXTI_SWIER_SWIER8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER8\fP   \fBEXTI_SWIER_SWIER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9_Msk\fP   (0x1UL << EXTI_SWIER_SWIER9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER9\fP   \fBEXTI_SWIER_SWIER9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10_Msk\fP   (0x1UL << EXTI_SWIER_SWIER10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER10\fP   \fBEXTI_SWIER_SWIER10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11_Msk\fP   (0x1UL << EXTI_SWIER_SWIER11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER11\fP   \fBEXTI_SWIER_SWIER11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12_Msk\fP   (0x1UL << EXTI_SWIER_SWIER12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER12\fP   \fBEXTI_SWIER_SWIER12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13_Msk\fP   (0x1UL << EXTI_SWIER_SWIER13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER13\fP   \fBEXTI_SWIER_SWIER13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14_Msk\fP   (0x1UL << EXTI_SWIER_SWIER14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER14\fP   \fBEXTI_SWIER_SWIER14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15_Msk\fP   (0x1UL << EXTI_SWIER_SWIER15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER15\fP   \fBEXTI_SWIER_SWIER15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16_Msk\fP   (0x1UL << EXTI_SWIER_SWIER16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER16\fP   \fBEXTI_SWIER_SWIER16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17_Msk\fP   (0x1UL << EXTI_SWIER_SWIER17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER17\fP   \fBEXTI_SWIER_SWIER17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18_Msk\fP   (0x1UL << EXTI_SWIER_SWIER18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER18\fP   \fBEXTI_SWIER_SWIER18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER19_Msk\fP   (0x1UL << EXTI_SWIER_SWIER19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER19\fP   \fBEXTI_SWIER_SWIER19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER20_Msk\fP   (0x1UL << EXTI_SWIER_SWIER20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER20\fP   \fBEXTI_SWIER_SWIER20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER21_Msk\fP   (0x1UL << EXTI_SWIER_SWIER21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER21\fP   \fBEXTI_SWIER_SWIER21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER22_Msk\fP   (0x1UL << EXTI_SWIER_SWIER22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_SWIER_SWIER22\fP   \fBEXTI_SWIER_SWIER22_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0_Msk\fP   (0x1UL << EXTI_PR_PR0_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR0\fP   \fBEXTI_PR_PR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1_Msk\fP   (0x1UL << EXTI_PR_PR1_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR1\fP   \fBEXTI_PR_PR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2_Msk\fP   (0x1UL << EXTI_PR_PR2_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR2\fP   \fBEXTI_PR_PR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3_Msk\fP   (0x1UL << EXTI_PR_PR3_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR3\fP   \fBEXTI_PR_PR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4_Msk\fP   (0x1UL << EXTI_PR_PR4_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR4\fP   \fBEXTI_PR_PR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5_Msk\fP   (0x1UL << EXTI_PR_PR5_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR5\fP   \fBEXTI_PR_PR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6_Msk\fP   (0x1UL << EXTI_PR_PR6_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR6\fP   \fBEXTI_PR_PR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7_Msk\fP   (0x1UL << EXTI_PR_PR7_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR7\fP   \fBEXTI_PR_PR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8_Msk\fP   (0x1UL << EXTI_PR_PR8_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR8\fP   \fBEXTI_PR_PR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9_Msk\fP   (0x1UL << EXTI_PR_PR9_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR9\fP   \fBEXTI_PR_PR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10_Msk\fP   (0x1UL << EXTI_PR_PR10_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR10\fP   \fBEXTI_PR_PR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11_Msk\fP   (0x1UL << EXTI_PR_PR11_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR11\fP   \fBEXTI_PR_PR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12_Msk\fP   (0x1UL << EXTI_PR_PR12_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR12\fP   \fBEXTI_PR_PR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13_Msk\fP   (0x1UL << EXTI_PR_PR13_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR13\fP   \fBEXTI_PR_PR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14_Msk\fP   (0x1UL << EXTI_PR_PR14_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR14\fP   \fBEXTI_PR_PR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15_Msk\fP   (0x1UL << EXTI_PR_PR15_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR15\fP   \fBEXTI_PR_PR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16_Msk\fP   (0x1UL << EXTI_PR_PR16_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR16\fP   \fBEXTI_PR_PR16_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17_Msk\fP   (0x1UL << EXTI_PR_PR17_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR17\fP   \fBEXTI_PR_PR17_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18_Msk\fP   (0x1UL << EXTI_PR_PR18_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR18\fP   \fBEXTI_PR_PR18_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR19_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR19_Msk\fP   (0x1UL << EXTI_PR_PR19_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR19\fP   \fBEXTI_PR_PR19_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR20_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR20_Msk\fP   (0x1UL << EXTI_PR_PR20_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR20\fP   \fBEXTI_PR_PR20_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR21_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR21_Msk\fP   (0x1UL << EXTI_PR_PR21_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR21\fP   \fBEXTI_PR_PR21_Msk\fP"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR22_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR22_Msk\fP   (0x1UL << EXTI_PR_PR22_Pos)"
.br
.ti -1c
.RI "#define \fBEXTI_PR_PR22\fP   \fBEXTI_PR_PR22_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_Msk\fP   (0x7UL << FLASH_ACR_LATENCY_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY\fP   \fBFLASH_ACR_LATENCY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_0WS\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_1WS\fP   0x00000001U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_2WS\fP   0x00000002U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_3WS\fP   0x00000003U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_4WS\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_5WS\fP   0x00000005U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_6WS\fP   0x00000006U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_LATENCY_7WS\fP   0x00000007U"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN_Msk\fP   (0x1UL << FLASH_ACR_PRFTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_PRFTEN\fP   \fBFLASH_ACR_PRFTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN_Msk\fP   (0x1UL << FLASH_ACR_ICEN_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICEN\fP   \fBFLASH_ACR_ICEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCEN_Msk\fP   (0x1UL << FLASH_ACR_DCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCEN\fP   \fBFLASH_ACR_DCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST_Msk\fP   (0x1UL << FLASH_ACR_ICRST_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_ICRST\fP   \fBFLASH_ACR_ICRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCRST_Msk\fP   (0x1UL << FLASH_ACR_DCRST_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_DCRST\fP   \fBFLASH_ACR_DCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE0_ADDRESS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE0_ADDRESS_Msk\fP   (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE0_ADDRESS\fP   \fBFLASH_ACR_BYTE0_ADDRESS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE2_ADDRESS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE2_ADDRESS_Msk\fP   (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_ACR_BYTE2_ADDRESS\fP   \fBFLASH_ACR_BYTE2_ADDRESS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP_Msk\fP   (0x1UL << FLASH_SR_EOP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_EOP\fP   \fBFLASH_SR_EOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SOP_Msk\fP   (0x1UL << FLASH_SR_SOP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_SOP\fP   \fBFLASH_SR_SOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR_Msk\fP   (0x1UL << FLASH_SR_WRPERR_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_WRPERR\fP   \fBFLASH_SR_WRPERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR_Msk\fP   (0x1UL << FLASH_SR_PGAERR_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGAERR\fP   \fBFLASH_SR_PGAERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGPERR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGPERR_Msk\fP   (0x1UL << FLASH_SR_PGPERR_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGPERR\fP   \fBFLASH_SR_PGPERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR_Msk\fP   (0x1UL << FLASH_SR_PGSERR_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_PGSERR\fP   \fBFLASH_SR_PGSERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY_Msk\fP   (0x1UL << FLASH_SR_BSY_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_SR_BSY\fP   \fBFLASH_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG_Msk\fP   (0x1UL << FLASH_CR_PG_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PG\fP   \fBFLASH_CR_PG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SER_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SER_Msk\fP   (0x1UL << FLASH_CR_SER_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SER\fP   \fBFLASH_CR_SER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER_Msk\fP   (0x1UL << FLASH_CR_MER_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_MER\fP   \fBFLASH_CR_MER_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_Msk\fP   (0x1FUL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB\fP   \fBFLASH_CR_SNB_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_0\fP   (0x01UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_1\fP   (0x02UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_2\fP   (0x04UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_3\fP   (0x08UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_SNB_4\fP   (0x10UL << FLASH_CR_SNB_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE_Msk\fP   (0x3UL << FLASH_CR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE\fP   \fBFLASH_CR_PSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE_0\fP   (0x1UL << FLASH_CR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_PSIZE_1\fP   (0x2UL << FLASH_CR_PSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT_Msk\fP   (0x1UL << FLASH_CR_STRT_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_STRT\fP   \fBFLASH_CR_STRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE_Msk\fP   (0x1UL << FLASH_CR_EOPIE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_EOPIE\fP   \fBFLASH_CR_EOPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE_Msk\fP   (0x1UL << FLASH_CR_ERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_ERRIE\fP   FLASH_CR_ERRIE_Msk"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK_Msk\fP   (0x1UL << FLASH_CR_LOCK_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_CR_LOCK\fP   \fBFLASH_CR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTLOCK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTLOCK_Msk\fP   (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTLOCK\fP   \fBFLASH_OPTCR_OPTLOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTSTRT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTSTRT_Msk\fP   (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_OPTSTRT\fP   \fBFLASH_OPTCR_OPTSTRT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV_0\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV_1\fP   0x00000008U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV_Msk\fP   (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_BOR_LEV\fP   \fBFLASH_OPTCR_BOR_LEV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_WDG_SW_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_WDG_SW_Msk\fP   (0x1UL << FLASH_OPTCR_WDG_SW_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_WDG_SW\fP   \fBFLASH_OPTCR_WDG_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STOP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STOP_Msk\fP   (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STOP\fP   \fBFLASH_OPTCR_nRST_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STDBY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STDBY_Msk\fP   (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nRST_STDBY\fP   \fBFLASH_OPTCR_nRST_STDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_Msk\fP   (0xFFUL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP\fP   \fBFLASH_OPTCR_RDP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_0\fP   (0x01UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_1\fP   (0x02UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_2\fP   (0x04UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_3\fP   (0x08UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_4\fP   (0x10UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_5\fP   (0x20UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_6\fP   (0x40UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_RDP_7\fP   (0x80UL << FLASH_OPTCR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_Msk\fP   (0xFFFUL << FLASH_OPTCR_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP\fP   \fBFLASH_OPTCR_nWRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_0\fP   0x00010000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_1\fP   0x00020000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_2\fP   0x00040000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_3\fP   0x00080000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_4\fP   0x00100000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_5\fP   0x00200000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_6\fP   0x00400000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_7\fP   0x00800000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_8\fP   0x01000000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_9\fP   0x02000000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_10\fP   0x04000000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR_nWRP_11\fP   0x08000000U"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_Msk\fP   (0xFFFUL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP\fP   \fBFLASH_OPTCR1_nWRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_0\fP   (0x001UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_1\fP   (0x002UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_2\fP   (0x004UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_3\fP   (0x008UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_4\fP   (0x010UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_5\fP   (0x020UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_6\fP   (0x040UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_7\fP   (0x080UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_8\fP   (0x100UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_9\fP   (0x200UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_10\fP   (0x400UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFLASH_OPTCR1_nWRP_11\fP   (0x800UL << FLASH_OPTCR1_nWRP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MBKEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MBKEN_Msk\fP   (0x1UL << FSMC_BCR1_MBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MBKEN\fP   \fBFSMC_BCR1_MBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MUXEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MUXEN_Msk\fP   (0x1UL << FSMC_BCR1_MUXEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MUXEN\fP   \fBFSMC_BCR1_MUXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP_Msk\fP   (0x3UL << FSMC_BCR1_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP\fP   \fBFSMC_BCR1_MTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP_0\fP   (0x1UL << FSMC_BCR1_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MTYP_1\fP   (0x2UL << FSMC_BCR1_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID_Msk\fP   (0x3UL << FSMC_BCR1_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID\fP   \fBFSMC_BCR1_MWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID_0\fP   (0x1UL << FSMC_BCR1_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_MWID_1\fP   (0x2UL << FSMC_BCR1_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_FACCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_FACCEN_Msk\fP   (0x1UL << FSMC_BCR1_FACCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_FACCEN\fP   \fBFSMC_BCR1_FACCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_BURSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_BURSTEN_Msk\fP   (0x1UL << FSMC_BCR1_BURSTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_BURSTEN\fP   \fBFSMC_BCR1_BURSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITPOL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITPOL_Msk\fP   (0x1UL << FSMC_BCR1_WAITPOL_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITPOL\fP   \fBFSMC_BCR1_WAITPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WRAPMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WRAPMOD_Msk\fP   (0x1UL << FSMC_BCR1_WRAPMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WRAPMOD\fP   \fBFSMC_BCR1_WRAPMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITCFG_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITCFG_Msk\fP   (0x1UL << FSMC_BCR1_WAITCFG_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITCFG\fP   \fBFSMC_BCR1_WAITCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WREN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WREN_Msk\fP   (0x1UL << FSMC_BCR1_WREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WREN\fP   \fBFSMC_BCR1_WREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITEN_Msk\fP   (0x1UL << FSMC_BCR1_WAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_WAITEN\fP   \fBFSMC_BCR1_WAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_EXTMOD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_EXTMOD_Msk\fP   (0x1UL << FSMC_BCR1_EXTMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_EXTMOD\fP   \fBFSMC_BCR1_EXTMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_ASYNCWAIT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_ASYNCWAIT_Msk\fP   (0x1UL << FSMC_BCR1_ASYNCWAIT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_ASYNCWAIT\fP   \fBFSMC_BCR1_ASYNCWAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_Msk\fP   (0x7UL << FSMC_BCR1_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE\fP   \fBFSMC_BCR1_CPSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_0\fP   (0x1UL << FSMC_BCR1_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_1\fP   (0x2UL << FSMC_BCR1_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CPSIZE_2\fP   (0x4UL << FSMC_BCR1_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CBURSTRW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CBURSTRW_Msk\fP   (0x1UL << FSMC_BCR1_CBURSTRW_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR1_CBURSTRW\fP   \fBFSMC_BCR1_CBURSTRW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MBKEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MBKEN_Msk\fP   (0x1UL << FSMC_BCR2_MBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MBKEN\fP   \fBFSMC_BCR2_MBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MUXEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MUXEN_Msk\fP   (0x1UL << FSMC_BCR2_MUXEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MUXEN\fP   \fBFSMC_BCR2_MUXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP_Msk\fP   (0x3UL << FSMC_BCR2_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP\fP   \fBFSMC_BCR2_MTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP_0\fP   (0x1UL << FSMC_BCR2_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MTYP_1\fP   (0x2UL << FSMC_BCR2_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID_Msk\fP   (0x3UL << FSMC_BCR2_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID\fP   \fBFSMC_BCR2_MWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID_0\fP   (0x1UL << FSMC_BCR2_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_MWID_1\fP   (0x2UL << FSMC_BCR2_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_FACCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_FACCEN_Msk\fP   (0x1UL << FSMC_BCR2_FACCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_FACCEN\fP   \fBFSMC_BCR2_FACCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_BURSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_BURSTEN_Msk\fP   (0x1UL << FSMC_BCR2_BURSTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_BURSTEN\fP   \fBFSMC_BCR2_BURSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITPOL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITPOL_Msk\fP   (0x1UL << FSMC_BCR2_WAITPOL_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITPOL\fP   \fBFSMC_BCR2_WAITPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WRAPMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WRAPMOD_Msk\fP   (0x1UL << FSMC_BCR2_WRAPMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WRAPMOD\fP   \fBFSMC_BCR2_WRAPMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITCFG_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITCFG_Msk\fP   (0x1UL << FSMC_BCR2_WAITCFG_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITCFG\fP   \fBFSMC_BCR2_WAITCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WREN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WREN_Msk\fP   (0x1UL << FSMC_BCR2_WREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WREN\fP   \fBFSMC_BCR2_WREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITEN_Msk\fP   (0x1UL << FSMC_BCR2_WAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_WAITEN\fP   \fBFSMC_BCR2_WAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_EXTMOD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_EXTMOD_Msk\fP   (0x1UL << FSMC_BCR2_EXTMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_EXTMOD\fP   \fBFSMC_BCR2_EXTMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_ASYNCWAIT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_ASYNCWAIT_Msk\fP   (0x1UL << FSMC_BCR2_ASYNCWAIT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_ASYNCWAIT\fP   \fBFSMC_BCR2_ASYNCWAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_Msk\fP   (0x7UL << FSMC_BCR2_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE\fP   \fBFSMC_BCR2_CPSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_0\fP   (0x1UL << FSMC_BCR2_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_1\fP   (0x2UL << FSMC_BCR2_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CPSIZE_2\fP   (0x4UL << FSMC_BCR2_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CBURSTRW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CBURSTRW_Msk\fP   (0x1UL << FSMC_BCR2_CBURSTRW_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR2_CBURSTRW\fP   \fBFSMC_BCR2_CBURSTRW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MBKEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MBKEN_Msk\fP   (0x1UL << FSMC_BCR3_MBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MBKEN\fP   \fBFSMC_BCR3_MBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MUXEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MUXEN_Msk\fP   (0x1UL << FSMC_BCR3_MUXEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MUXEN\fP   \fBFSMC_BCR3_MUXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP_Msk\fP   (0x3UL << FSMC_BCR3_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP\fP   \fBFSMC_BCR3_MTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP_0\fP   (0x1UL << FSMC_BCR3_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MTYP_1\fP   (0x2UL << FSMC_BCR3_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID_Msk\fP   (0x3UL << FSMC_BCR3_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID\fP   \fBFSMC_BCR3_MWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID_0\fP   (0x1UL << FSMC_BCR3_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_MWID_1\fP   (0x2UL << FSMC_BCR3_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_FACCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_FACCEN_Msk\fP   (0x1UL << FSMC_BCR3_FACCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_FACCEN\fP   \fBFSMC_BCR3_FACCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_BURSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_BURSTEN_Msk\fP   (0x1UL << FSMC_BCR3_BURSTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_BURSTEN\fP   \fBFSMC_BCR3_BURSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITPOL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITPOL_Msk\fP   (0x1UL << FSMC_BCR3_WAITPOL_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITPOL\fP   \fBFSMC_BCR3_WAITPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WRAPMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WRAPMOD_Msk\fP   (0x1UL << FSMC_BCR3_WRAPMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WRAPMOD\fP   \fBFSMC_BCR3_WRAPMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITCFG_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITCFG_Msk\fP   (0x1UL << FSMC_BCR3_WAITCFG_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITCFG\fP   \fBFSMC_BCR3_WAITCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WREN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WREN_Msk\fP   (0x1UL << FSMC_BCR3_WREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WREN\fP   \fBFSMC_BCR3_WREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITEN_Msk\fP   (0x1UL << FSMC_BCR3_WAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_WAITEN\fP   \fBFSMC_BCR3_WAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_EXTMOD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_EXTMOD_Msk\fP   (0x1UL << FSMC_BCR3_EXTMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_EXTMOD\fP   \fBFSMC_BCR3_EXTMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_ASYNCWAIT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_ASYNCWAIT_Msk\fP   (0x1UL << FSMC_BCR3_ASYNCWAIT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_ASYNCWAIT\fP   \fBFSMC_BCR3_ASYNCWAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_Msk\fP   (0x7UL << FSMC_BCR3_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE\fP   \fBFSMC_BCR3_CPSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_0\fP   (0x1UL << FSMC_BCR3_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_1\fP   (0x2UL << FSMC_BCR3_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CPSIZE_2\fP   (0x4UL << FSMC_BCR3_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CBURSTRW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CBURSTRW_Msk\fP   (0x1UL << FSMC_BCR3_CBURSTRW_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR3_CBURSTRW\fP   \fBFSMC_BCR3_CBURSTRW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MBKEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MBKEN_Msk\fP   (0x1UL << FSMC_BCR4_MBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MBKEN\fP   \fBFSMC_BCR4_MBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MUXEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MUXEN_Msk\fP   (0x1UL << FSMC_BCR4_MUXEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MUXEN\fP   \fBFSMC_BCR4_MUXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP_Msk\fP   (0x3UL << FSMC_BCR4_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP\fP   \fBFSMC_BCR4_MTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP_0\fP   (0x1UL << FSMC_BCR4_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MTYP_1\fP   (0x2UL << FSMC_BCR4_MTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID_Msk\fP   (0x3UL << FSMC_BCR4_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID\fP   \fBFSMC_BCR4_MWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID_0\fP   (0x1UL << FSMC_BCR4_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_MWID_1\fP   (0x2UL << FSMC_BCR4_MWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_FACCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_FACCEN_Msk\fP   (0x1UL << FSMC_BCR4_FACCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_FACCEN\fP   \fBFSMC_BCR4_FACCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_BURSTEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_BURSTEN_Msk\fP   (0x1UL << FSMC_BCR4_BURSTEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_BURSTEN\fP   \fBFSMC_BCR4_BURSTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITPOL_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITPOL_Msk\fP   (0x1UL << FSMC_BCR4_WAITPOL_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITPOL\fP   \fBFSMC_BCR4_WAITPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WRAPMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WRAPMOD_Msk\fP   (0x1UL << FSMC_BCR4_WRAPMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WRAPMOD\fP   \fBFSMC_BCR4_WRAPMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITCFG_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITCFG_Msk\fP   (0x1UL << FSMC_BCR4_WAITCFG_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITCFG\fP   \fBFSMC_BCR4_WAITCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WREN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WREN_Msk\fP   (0x1UL << FSMC_BCR4_WREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WREN\fP   \fBFSMC_BCR4_WREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITEN_Msk\fP   (0x1UL << FSMC_BCR4_WAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_WAITEN\fP   \fBFSMC_BCR4_WAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_EXTMOD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_EXTMOD_Msk\fP   (0x1UL << FSMC_BCR4_EXTMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_EXTMOD\fP   \fBFSMC_BCR4_EXTMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_ASYNCWAIT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_ASYNCWAIT_Msk\fP   (0x1UL << FSMC_BCR4_ASYNCWAIT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_ASYNCWAIT\fP   \fBFSMC_BCR4_ASYNCWAIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_Msk\fP   (0x7UL << FSMC_BCR4_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE\fP   \fBFSMC_BCR4_CPSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_0\fP   (0x1UL << FSMC_BCR4_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_1\fP   (0x2UL << FSMC_BCR4_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CPSIZE_2\fP   (0x4UL << FSMC_BCR4_CPSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CBURSTRW_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CBURSTRW_Msk\fP   (0x1UL << FSMC_BCR4_CBURSTRW_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BCR4_CBURSTRW\fP   \fBFSMC_BCR4_CBURSTRW_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_Msk\fP   (0xFUL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET\fP   \fBFSMC_BTR1_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_0\fP   (0x1UL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_1\fP   (0x2UL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_2\fP   (0x4UL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDSET_3\fP   (0x8UL << FSMC_BTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_Msk\fP   (0xFUL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD\fP   \fBFSMC_BTR1_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_0\fP   (0x1UL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_1\fP   (0x2UL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_2\fP   (0x4UL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ADDHLD_3\fP   (0x8UL << FSMC_BTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_Msk\fP   (0xFFUL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST\fP   \fBFSMC_BTR1_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_0\fP   (0x01UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_1\fP   (0x02UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_2\fP   (0x04UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_3\fP   (0x08UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_4\fP   (0x10UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_5\fP   (0x20UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_6\fP   (0x40UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATAST_7\fP   (0x80UL << FSMC_BTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_Msk\fP   (0xFUL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN\fP   \fBFSMC_BTR1_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_0\fP   (0x1UL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_1\fP   (0x2UL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_2\fP   (0x4UL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_BUSTURN_3\fP   (0x8UL << FSMC_BTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_Msk\fP   (0xFUL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV\fP   \fBFSMC_BTR1_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_0\fP   (0x1UL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_1\fP   (0x2UL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_2\fP   (0x4UL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_CLKDIV_3\fP   (0x8UL << FSMC_BTR1_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_Msk\fP   (0xFUL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT\fP   \fBFSMC_BTR1_DATLAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_0\fP   (0x1UL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_1\fP   (0x2UL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_2\fP   (0x4UL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_DATLAT_3\fP   (0x8UL << FSMC_BTR1_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD_Msk\fP   (0x3UL << FSMC_BTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD\fP   \fBFSMC_BTR1_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD_0\fP   (0x1UL << FSMC_BTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR1_ACCMOD_1\fP   (0x2UL << FSMC_BTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_Msk\fP   (0xFUL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET\fP   \fBFSMC_BTR2_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_0\fP   (0x1UL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_1\fP   (0x2UL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_2\fP   (0x4UL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDSET_3\fP   (0x8UL << FSMC_BTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_Msk\fP   (0xFUL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD\fP   \fBFSMC_BTR2_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_0\fP   (0x1UL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_1\fP   (0x2UL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_2\fP   (0x4UL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ADDHLD_3\fP   (0x8UL << FSMC_BTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_Msk\fP   (0xFFUL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST\fP   \fBFSMC_BTR2_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_0\fP   (0x01UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_1\fP   (0x02UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_2\fP   (0x04UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_3\fP   (0x08UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_4\fP   (0x10UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_5\fP   (0x20UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_6\fP   (0x40UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATAST_7\fP   (0x80UL << FSMC_BTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_Msk\fP   (0xFUL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN\fP   \fBFSMC_BTR2_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_0\fP   (0x1UL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_1\fP   (0x2UL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_2\fP   (0x4UL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_BUSTURN_3\fP   (0x8UL << FSMC_BTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_Msk\fP   (0xFUL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV\fP   \fBFSMC_BTR2_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_0\fP   (0x1UL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_1\fP   (0x2UL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_2\fP   (0x4UL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_CLKDIV_3\fP   (0x8UL << FSMC_BTR2_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_Msk\fP   (0xFUL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT\fP   \fBFSMC_BTR2_DATLAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_0\fP   (0x1UL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_1\fP   (0x2UL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_2\fP   (0x4UL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_DATLAT_3\fP   (0x8UL << FSMC_BTR2_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD_Msk\fP   (0x3UL << FSMC_BTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD\fP   \fBFSMC_BTR2_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD_0\fP   (0x1UL << FSMC_BTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR2_ACCMOD_1\fP   (0x2UL << FSMC_BTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_Msk\fP   (0xFUL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET\fP   \fBFSMC_BTR3_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_0\fP   (0x1UL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_1\fP   (0x2UL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_2\fP   (0x4UL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDSET_3\fP   (0x8UL << FSMC_BTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_Msk\fP   (0xFUL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD\fP   \fBFSMC_BTR3_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_0\fP   (0x1UL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_1\fP   (0x2UL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_2\fP   (0x4UL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ADDHLD_3\fP   (0x8UL << FSMC_BTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_Msk\fP   (0xFFUL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST\fP   \fBFSMC_BTR3_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_0\fP   (0x01UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_1\fP   (0x02UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_2\fP   (0x04UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_3\fP   (0x08UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_4\fP   (0x10UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_5\fP   (0x20UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_6\fP   (0x40UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATAST_7\fP   (0x80UL << FSMC_BTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_Msk\fP   (0xFUL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN\fP   \fBFSMC_BTR3_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_0\fP   (0x1UL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_1\fP   (0x2UL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_2\fP   (0x4UL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_BUSTURN_3\fP   (0x8UL << FSMC_BTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_Msk\fP   (0xFUL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV\fP   \fBFSMC_BTR3_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_0\fP   (0x1UL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_1\fP   (0x2UL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_2\fP   (0x4UL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_CLKDIV_3\fP   (0x8UL << FSMC_BTR3_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_Msk\fP   (0xFUL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT\fP   \fBFSMC_BTR3_DATLAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_0\fP   (0x1UL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_1\fP   (0x2UL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_2\fP   (0x4UL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_DATLAT_3\fP   (0x8UL << FSMC_BTR3_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD_Msk\fP   (0x3UL << FSMC_BTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD\fP   \fBFSMC_BTR3_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD_0\fP   (0x1UL << FSMC_BTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR3_ACCMOD_1\fP   (0x2UL << FSMC_BTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_Msk\fP   (0xFUL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET\fP   \fBFSMC_BTR4_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_0\fP   (0x1UL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_1\fP   (0x2UL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_2\fP   (0x4UL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDSET_3\fP   (0x8UL << FSMC_BTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_Msk\fP   (0xFUL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD\fP   \fBFSMC_BTR4_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_0\fP   (0x1UL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_1\fP   (0x2UL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_2\fP   (0x4UL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ADDHLD_3\fP   (0x8UL << FSMC_BTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_Msk\fP   (0xFFUL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST\fP   \fBFSMC_BTR4_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_0\fP   (0x01UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_1\fP   (0x02UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_2\fP   (0x04UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_3\fP   (0x08UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_4\fP   (0x10UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_5\fP   (0x20UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_6\fP   (0x40UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATAST_7\fP   (0x80UL << FSMC_BTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_Msk\fP   (0xFUL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN\fP   \fBFSMC_BTR4_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_0\fP   (0x1UL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_1\fP   (0x2UL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_2\fP   (0x4UL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_BUSTURN_3\fP   (0x8UL << FSMC_BTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_Msk\fP   (0xFUL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV\fP   \fBFSMC_BTR4_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_0\fP   (0x1UL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_1\fP   (0x2UL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_2\fP   (0x4UL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_CLKDIV_3\fP   (0x8UL << FSMC_BTR4_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_Msk\fP   (0xFUL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT\fP   \fBFSMC_BTR4_DATLAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_0\fP   (0x1UL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_1\fP   (0x2UL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_2\fP   (0x4UL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_DATLAT_3\fP   (0x8UL << FSMC_BTR4_DATLAT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD_Msk\fP   (0x3UL << FSMC_BTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD\fP   \fBFSMC_BTR4_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD_0\fP   (0x1UL << FSMC_BTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BTR4_ACCMOD_1\fP   (0x2UL << FSMC_BTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_Msk\fP   (0xFUL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET\fP   \fBFSMC_BWTR1_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_0\fP   (0x1UL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_1\fP   (0x2UL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_2\fP   (0x4UL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDSET_3\fP   (0x8UL << FSMC_BWTR1_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_Msk\fP   (0xFUL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD\fP   \fBFSMC_BWTR1_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_0\fP   (0x1UL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_1\fP   (0x2UL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_2\fP   (0x4UL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ADDHLD_3\fP   (0x8UL << FSMC_BWTR1_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_Msk\fP   (0xFFUL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST\fP   \fBFSMC_BWTR1_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_0\fP   (0x01UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_1\fP   (0x02UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_2\fP   (0x04UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_3\fP   (0x08UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_4\fP   (0x10UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_5\fP   (0x20UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_6\fP   (0x40UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_DATAST_7\fP   (0x80UL << FSMC_BWTR1_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_Msk\fP   (0xFUL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN\fP   \fBFSMC_BWTR1_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_0\fP   (0x1UL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_1\fP   (0x2UL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_2\fP   (0x4UL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_BUSTURN_3\fP   (0x8UL << FSMC_BWTR1_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD_Msk\fP   (0x3UL << FSMC_BWTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD\fP   \fBFSMC_BWTR1_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD_0\fP   (0x1UL << FSMC_BWTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR1_ACCMOD_1\fP   (0x2UL << FSMC_BWTR1_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_Msk\fP   (0xFUL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET\fP   \fBFSMC_BWTR2_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_0\fP   (0x1UL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_1\fP   (0x2UL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_2\fP   (0x4UL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDSET_3\fP   (0x8UL << FSMC_BWTR2_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_Msk\fP   (0xFUL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD\fP   \fBFSMC_BWTR2_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_0\fP   (0x1UL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_1\fP   (0x2UL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_2\fP   (0x4UL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ADDHLD_3\fP   (0x8UL << FSMC_BWTR2_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_Msk\fP   (0xFFUL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST\fP   \fBFSMC_BWTR2_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_0\fP   (0x01UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_1\fP   (0x02UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_2\fP   (0x04UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_3\fP   (0x08UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_4\fP   (0x10UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_5\fP   (0x20UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_6\fP   (0x40UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_DATAST_7\fP   (0x80UL << FSMC_BWTR2_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_Msk\fP   (0xFUL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN\fP   \fBFSMC_BWTR2_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_0\fP   (0x1UL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_1\fP   (0x2UL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_2\fP   (0x4UL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_BUSTURN_3\fP   (0x8UL << FSMC_BWTR2_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD_Msk\fP   (0x3UL << FSMC_BWTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD\fP   \fBFSMC_BWTR2_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD_0\fP   (0x1UL << FSMC_BWTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR2_ACCMOD_1\fP   (0x2UL << FSMC_BWTR2_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_Msk\fP   (0xFUL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET\fP   \fBFSMC_BWTR3_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_0\fP   (0x1UL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_1\fP   (0x2UL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_2\fP   (0x4UL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDSET_3\fP   (0x8UL << FSMC_BWTR3_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_Msk\fP   (0xFUL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD\fP   \fBFSMC_BWTR3_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_0\fP   (0x1UL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_1\fP   (0x2UL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_2\fP   (0x4UL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ADDHLD_3\fP   (0x8UL << FSMC_BWTR3_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_Msk\fP   (0xFFUL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST\fP   \fBFSMC_BWTR3_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_0\fP   (0x01UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_1\fP   (0x02UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_2\fP   (0x04UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_3\fP   (0x08UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_4\fP   (0x10UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_5\fP   (0x20UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_6\fP   (0x40UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_DATAST_7\fP   (0x80UL << FSMC_BWTR3_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_Msk\fP   (0xFUL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN\fP   \fBFSMC_BWTR3_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_0\fP   (0x1UL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_1\fP   (0x2UL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_2\fP   (0x4UL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_BUSTURN_3\fP   (0x8UL << FSMC_BWTR3_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD_Msk\fP   (0x3UL << FSMC_BWTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD\fP   \fBFSMC_BWTR3_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD_0\fP   (0x1UL << FSMC_BWTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR3_ACCMOD_1\fP   (0x2UL << FSMC_BWTR3_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_Msk\fP   (0xFUL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET\fP   \fBFSMC_BWTR4_ADDSET_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_0\fP   (0x1UL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_1\fP   (0x2UL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_2\fP   (0x4UL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDSET_3\fP   (0x8UL << FSMC_BWTR4_ADDSET_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_Msk\fP   (0xFUL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD\fP   \fBFSMC_BWTR4_ADDHLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_0\fP   (0x1UL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_1\fP   (0x2UL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_2\fP   (0x4UL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ADDHLD_3\fP   (0x8UL << FSMC_BWTR4_ADDHLD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_Msk\fP   (0xFFUL << FSMC_BWTR4_DATAST_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST\fP   \fBFSMC_BWTR4_DATAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_0\fP   0x00000100U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_1\fP   0x00000200U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_2\fP   0x00000400U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_3\fP   0x00000800U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_4\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_5\fP   0x00002000U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_6\fP   0x00004000U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_DATAST_7\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_Msk\fP   (0xFUL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN\fP   \fBFSMC_BWTR4_BUSTURN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_0\fP   (0x1UL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_1\fP   (0x2UL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_2\fP   (0x4UL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_BUSTURN_3\fP   (0x8UL << FSMC_BWTR4_BUSTURN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD_Msk\fP   (0x3UL << FSMC_BWTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD\fP   \fBFSMC_BWTR4_ACCMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD_0\fP   (0x1UL << FSMC_BWTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_BWTR4_ACCMOD_1\fP   (0x2UL << FSMC_BWTR4_ACCMOD_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWAITEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWAITEN_Msk\fP   (0x1UL << FSMC_PCR2_PWAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWAITEN\fP   \fBFSMC_PCR2_PWAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PBKEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PBKEN_Msk\fP   (0x1UL << FSMC_PCR2_PBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PBKEN\fP   \fBFSMC_PCR2_PBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PTYP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PTYP_Msk\fP   (0x1UL << FSMC_PCR2_PTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PTYP\fP   \fBFSMC_PCR2_PTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID_Msk\fP   (0x3UL << FSMC_PCR2_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID\fP   \fBFSMC_PCR2_PWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID_0\fP   (0x1UL << FSMC_PCR2_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_PWID_1\fP   (0x2UL << FSMC_PCR2_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCEN_Msk\fP   (0x1UL << FSMC_PCR2_ECCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCEN\fP   \fBFSMC_PCR2_ECCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_Msk\fP   (0xFUL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR\fP   \fBFSMC_PCR2_TCLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_0\fP   (0x1UL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_1\fP   (0x2UL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_2\fP   (0x4UL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TCLR_3\fP   (0x8UL << FSMC_PCR2_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_Msk\fP   (0xFUL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR\fP   \fBFSMC_PCR2_TAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_0\fP   (0x1UL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_1\fP   (0x2UL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_2\fP   (0x4UL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_TAR_3\fP   (0x8UL << FSMC_PCR2_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_Msk\fP   (0x7UL << FSMC_PCR2_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS\fP   \fBFSMC_PCR2_ECCPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_0\fP   (0x1UL << FSMC_PCR2_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_1\fP   (0x2UL << FSMC_PCR2_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR2_ECCPS_2\fP   (0x4UL << FSMC_PCR2_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWAITEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWAITEN_Msk\fP   (0x1UL << FSMC_PCR3_PWAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWAITEN\fP   \fBFSMC_PCR3_PWAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PBKEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PBKEN_Msk\fP   (0x1UL << FSMC_PCR3_PBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PBKEN\fP   \fBFSMC_PCR3_PBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PTYP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PTYP_Msk\fP   (0x1UL << FSMC_PCR3_PTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PTYP\fP   \fBFSMC_PCR3_PTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID_Msk\fP   (0x3UL << FSMC_PCR3_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID\fP   \fBFSMC_PCR3_PWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID_0\fP   (0x1UL << FSMC_PCR3_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_PWID_1\fP   (0x2UL << FSMC_PCR3_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCEN_Msk\fP   (0x1UL << FSMC_PCR3_ECCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCEN\fP   \fBFSMC_PCR3_ECCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_Msk\fP   (0xFUL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR\fP   \fBFSMC_PCR3_TCLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_0\fP   (0x1UL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_1\fP   (0x2UL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_2\fP   (0x4UL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TCLR_3\fP   (0x8UL << FSMC_PCR3_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_Msk\fP   (0xFUL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR\fP   \fBFSMC_PCR3_TAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_0\fP   (0x1UL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_1\fP   (0x2UL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_2\fP   (0x4UL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_TAR_3\fP   (0x8UL << FSMC_PCR3_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_Msk\fP   (0x7UL << FSMC_PCR3_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS\fP   \fBFSMC_PCR3_ECCPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_0\fP   (0x1UL << FSMC_PCR3_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_1\fP   (0x2UL << FSMC_PCR3_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR3_ECCPS_2\fP   (0x4UL << FSMC_PCR3_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWAITEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWAITEN_Msk\fP   (0x1UL << FSMC_PCR4_PWAITEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWAITEN\fP   \fBFSMC_PCR4_PWAITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PBKEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PBKEN_Msk\fP   (0x1UL << FSMC_PCR4_PBKEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PBKEN\fP   \fBFSMC_PCR4_PBKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PTYP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PTYP_Msk\fP   (0x1UL << FSMC_PCR4_PTYP_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PTYP\fP   \fBFSMC_PCR4_PTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID_Msk\fP   (0x3UL << FSMC_PCR4_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID\fP   \fBFSMC_PCR4_PWID_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID_0\fP   (0x1UL << FSMC_PCR4_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_PWID_1\fP   (0x2UL << FSMC_PCR4_PWID_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCEN_Msk\fP   (0x1UL << FSMC_PCR4_ECCEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCEN\fP   \fBFSMC_PCR4_ECCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_Msk\fP   (0xFUL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR\fP   \fBFSMC_PCR4_TCLR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_0\fP   (0x1UL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_1\fP   (0x2UL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_2\fP   (0x4UL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TCLR_3\fP   (0x8UL << FSMC_PCR4_TCLR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_Msk\fP   (0xFUL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR\fP   \fBFSMC_PCR4_TAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_0\fP   (0x1UL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_1\fP   (0x2UL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_2\fP   (0x4UL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_TAR_3\fP   (0x8UL << FSMC_PCR4_TAR_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_Msk\fP   (0x7UL << FSMC_PCR4_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS\fP   \fBFSMC_PCR4_ECCPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_0\fP   (0x1UL << FSMC_PCR4_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_1\fP   (0x2UL << FSMC_PCR4_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PCR4_ECCPS_2\fP   (0x4UL << FSMC_PCR4_ECCPS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IRS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IRS_Msk\fP   (0x1UL << FSMC_SR2_IRS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IRS\fP   \fBFSMC_SR2_IRS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILS_Msk\fP   (0x1UL << FSMC_SR2_ILS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILS\fP   \fBFSMC_SR2_ILS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFS_Msk\fP   (0x1UL << FSMC_SR2_IFS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFS\fP   \fBFSMC_SR2_IFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IREN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IREN_Msk\fP   (0x1UL << FSMC_SR2_IREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IREN\fP   \fBFSMC_SR2_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILEN_Msk\fP   (0x1UL << FSMC_SR2_ILEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_ILEN\fP   \fBFSMC_SR2_ILEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFEN_Msk\fP   (0x1UL << FSMC_SR2_IFEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_IFEN\fP   \fBFSMC_SR2_IFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_FEMPT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_FEMPT_Msk\fP   (0x1UL << FSMC_SR2_FEMPT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR2_FEMPT\fP   \fBFSMC_SR2_FEMPT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IRS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IRS_Msk\fP   (0x1UL << FSMC_SR3_IRS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IRS\fP   \fBFSMC_SR3_IRS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILS_Msk\fP   (0x1UL << FSMC_SR3_ILS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILS\fP   \fBFSMC_SR3_ILS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFS_Msk\fP   (0x1UL << FSMC_SR3_IFS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFS\fP   \fBFSMC_SR3_IFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IREN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IREN_Msk\fP   (0x1UL << FSMC_SR3_IREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IREN\fP   \fBFSMC_SR3_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILEN_Msk\fP   (0x1UL << FSMC_SR3_ILEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_ILEN\fP   \fBFSMC_SR3_ILEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFEN_Msk\fP   (0x1UL << FSMC_SR3_IFEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_IFEN\fP   \fBFSMC_SR3_IFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_FEMPT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_FEMPT_Msk\fP   (0x1UL << FSMC_SR3_FEMPT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR3_FEMPT\fP   \fBFSMC_SR3_FEMPT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IRS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IRS_Msk\fP   (0x1UL << FSMC_SR4_IRS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IRS\fP   \fBFSMC_SR4_IRS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILS_Msk\fP   (0x1UL << FSMC_SR4_ILS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILS\fP   \fBFSMC_SR4_ILS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFS_Msk\fP   (0x1UL << FSMC_SR4_IFS_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFS\fP   \fBFSMC_SR4_IFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IREN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IREN_Msk\fP   (0x1UL << FSMC_SR4_IREN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IREN\fP   \fBFSMC_SR4_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILEN_Msk\fP   (0x1UL << FSMC_SR4_ILEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_ILEN\fP   \fBFSMC_SR4_ILEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFEN_Msk\fP   (0x1UL << FSMC_SR4_IFEN_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_IFEN\fP   \fBFSMC_SR4_IFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_FEMPT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_FEMPT_Msk\fP   (0x1UL << FSMC_SR4_FEMPT_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_SR4_FEMPT\fP   \fBFSMC_SR4_FEMPT_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_Msk\fP   (0xFFUL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2\fP   \fBFSMC_PMEM2_MEMSET2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_0\fP   (0x01UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_1\fP   (0x02UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_2\fP   (0x04UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_3\fP   (0x08UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_4\fP   (0x10UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_5\fP   (0x20UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_6\fP   (0x40UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMSET2_7\fP   (0x80UL << FSMC_PMEM2_MEMSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_Msk\fP   (0xFFUL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2\fP   \fBFSMC_PMEM2_MEMWAIT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_0\fP   (0x01UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_1\fP   (0x02UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_2\fP   (0x04UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_3\fP   (0x08UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_4\fP   (0x10UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_5\fP   (0x20UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_6\fP   (0x40UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMWAIT2_7\fP   (0x80UL << FSMC_PMEM2_MEMWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_Msk\fP   (0xFFUL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2\fP   \fBFSMC_PMEM2_MEMHOLD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_0\fP   (0x01UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_1\fP   (0x02UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_2\fP   (0x04UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_3\fP   (0x08UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_4\fP   (0x10UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_5\fP   (0x20UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_6\fP   (0x40UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHOLD2_7\fP   (0x80UL << FSMC_PMEM2_MEMHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_Msk\fP   (0xFFUL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2\fP   \fBFSMC_PMEM2_MEMHIZ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_0\fP   (0x01UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_1\fP   (0x02UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_2\fP   (0x04UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_3\fP   (0x08UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_4\fP   (0x10UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_5\fP   (0x20UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_6\fP   (0x40UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM2_MEMHIZ2_7\fP   (0x80UL << FSMC_PMEM2_MEMHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_Msk\fP   (0xFFUL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3\fP   \fBFSMC_PMEM3_MEMSET3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_0\fP   (0x01UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_1\fP   (0x02UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_2\fP   (0x04UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_3\fP   (0x08UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_4\fP   (0x10UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_5\fP   (0x20UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_6\fP   (0x40UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMSET3_7\fP   (0x80UL << FSMC_PMEM3_MEMSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_Msk\fP   (0xFFUL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3\fP   \fBFSMC_PMEM3_MEMWAIT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_0\fP   (0x01UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_1\fP   (0x02UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_2\fP   (0x04UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_3\fP   (0x08UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_4\fP   (0x10UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_5\fP   (0x20UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_6\fP   (0x40UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMWAIT3_7\fP   (0x80UL << FSMC_PMEM3_MEMWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_Msk\fP   (0xFFUL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3\fP   \fBFSMC_PMEM3_MEMHOLD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_0\fP   (0x01UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_1\fP   (0x02UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_2\fP   (0x04UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_3\fP   (0x08UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_4\fP   (0x10UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_5\fP   (0x20UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_6\fP   (0x40UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHOLD3_7\fP   (0x80UL << FSMC_PMEM3_MEMHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_Msk\fP   (0xFFUL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3\fP   \fBFSMC_PMEM3_MEMHIZ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_0\fP   (0x01UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_1\fP   (0x02UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_2\fP   (0x04UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_3\fP   (0x08UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_4\fP   (0x10UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_5\fP   (0x20UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_6\fP   (0x40UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM3_MEMHIZ3_7\fP   (0x80UL << FSMC_PMEM3_MEMHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_Msk\fP   (0xFFUL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4\fP   \fBFSMC_PMEM4_MEMSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_0\fP   (0x01UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_1\fP   (0x02UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_2\fP   (0x04UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_3\fP   (0x08UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_4\fP   (0x10UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_5\fP   (0x20UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_6\fP   (0x40UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMSET4_7\fP   (0x80UL << FSMC_PMEM4_MEMSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_Msk\fP   (0xFFUL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4\fP   \fBFSMC_PMEM4_MEMWAIT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_0\fP   (0x01UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_1\fP   (0x02UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_2\fP   (0x04UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_3\fP   (0x08UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_4\fP   (0x10UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_5\fP   (0x20UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_6\fP   (0x40UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMWAIT4_7\fP   (0x80UL << FSMC_PMEM4_MEMWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_Msk\fP   (0xFFUL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4\fP   \fBFSMC_PMEM4_MEMHOLD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_0\fP   (0x01UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_1\fP   (0x02UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_2\fP   (0x04UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_3\fP   (0x08UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_4\fP   (0x10UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_5\fP   (0x20UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_6\fP   (0x40UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHOLD4_7\fP   (0x80UL << FSMC_PMEM4_MEMHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_Msk\fP   (0xFFUL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4\fP   \fBFSMC_PMEM4_MEMHIZ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_0\fP   (0x01UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_1\fP   (0x02UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_2\fP   (0x04UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_3\fP   (0x08UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_4\fP   (0x10UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_5\fP   (0x20UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_6\fP   (0x40UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PMEM4_MEMHIZ4_7\fP   (0x80UL << FSMC_PMEM4_MEMHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_Msk\fP   (0xFFUL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2\fP   \fBFSMC_PATT2_ATTSET2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_0\fP   (0x01UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_1\fP   (0x02UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_2\fP   (0x04UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_3\fP   (0x08UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_4\fP   (0x10UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_5\fP   (0x20UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_6\fP   (0x40UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTSET2_7\fP   (0x80UL << FSMC_PATT2_ATTSET2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_Msk\fP   (0xFFUL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2\fP   \fBFSMC_PATT2_ATTWAIT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_0\fP   (0x01UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_1\fP   (0x02UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_2\fP   (0x04UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_3\fP   (0x08UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_4\fP   (0x10UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_5\fP   (0x20UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_6\fP   (0x40UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTWAIT2_7\fP   (0x80UL << FSMC_PATT2_ATTWAIT2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_Msk\fP   (0xFFUL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2\fP   \fBFSMC_PATT2_ATTHOLD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_0\fP   (0x01UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_1\fP   (0x02UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_2\fP   (0x04UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_3\fP   (0x08UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_4\fP   (0x10UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_5\fP   (0x20UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_6\fP   (0x40UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHOLD2_7\fP   (0x80UL << FSMC_PATT2_ATTHOLD2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_Msk\fP   (0xFFUL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2\fP   \fBFSMC_PATT2_ATTHIZ2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_0\fP   (0x01UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_1\fP   (0x02UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_2\fP   (0x04UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_3\fP   (0x08UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_4\fP   (0x10UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_5\fP   (0x20UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_6\fP   (0x40UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT2_ATTHIZ2_7\fP   (0x80UL << FSMC_PATT2_ATTHIZ2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_Msk\fP   (0xFFUL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3\fP   \fBFSMC_PATT3_ATTSET3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_0\fP   (0x01UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_1\fP   (0x02UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_2\fP   (0x04UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_3\fP   (0x08UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_4\fP   (0x10UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_5\fP   (0x20UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_6\fP   (0x40UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTSET3_7\fP   (0x80UL << FSMC_PATT3_ATTSET3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_Msk\fP   (0xFFUL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3\fP   \fBFSMC_PATT3_ATTWAIT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_0\fP   (0x01UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_1\fP   (0x02UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_2\fP   (0x04UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_3\fP   (0x08UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_4\fP   (0x10UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_5\fP   (0x20UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_6\fP   (0x40UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTWAIT3_7\fP   (0x80UL << FSMC_PATT3_ATTWAIT3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_Msk\fP   (0xFFUL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3\fP   \fBFSMC_PATT3_ATTHOLD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_0\fP   (0x01UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_1\fP   (0x02UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_2\fP   (0x04UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_3\fP   (0x08UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_4\fP   (0x10UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_5\fP   (0x20UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_6\fP   (0x40UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHOLD3_7\fP   (0x80UL << FSMC_PATT3_ATTHOLD3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_Msk\fP   (0xFFUL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3\fP   \fBFSMC_PATT3_ATTHIZ3_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_0\fP   (0x01UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_1\fP   (0x02UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_2\fP   (0x04UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_3\fP   (0x08UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_4\fP   (0x10UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_5\fP   (0x20UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_6\fP   (0x40UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT3_ATTHIZ3_7\fP   (0x80UL << FSMC_PATT3_ATTHIZ3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_Msk\fP   (0xFFUL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4\fP   \fBFSMC_PATT4_ATTSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_0\fP   (0x01UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_1\fP   (0x02UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_2\fP   (0x04UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_3\fP   (0x08UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_4\fP   (0x10UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_5\fP   (0x20UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_6\fP   (0x40UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTSET4_7\fP   (0x80UL << FSMC_PATT4_ATTSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_Msk\fP   (0xFFUL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4\fP   \fBFSMC_PATT4_ATTWAIT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_0\fP   (0x01UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_1\fP   (0x02UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_2\fP   (0x04UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_3\fP   (0x08UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_4\fP   (0x10UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_5\fP   (0x20UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_6\fP   (0x40UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTWAIT4_7\fP   (0x80UL << FSMC_PATT4_ATTWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_Msk\fP   (0xFFUL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4\fP   \fBFSMC_PATT4_ATTHOLD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_0\fP   (0x01UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_1\fP   (0x02UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_2\fP   (0x04UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_3\fP   (0x08UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_4\fP   (0x10UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_5\fP   (0x20UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_6\fP   (0x40UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHOLD4_7\fP   (0x80UL << FSMC_PATT4_ATTHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_Msk\fP   (0xFFUL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4\fP   \fBFSMC_PATT4_ATTHIZ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_0\fP   (0x01UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_1\fP   (0x02UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_2\fP   (0x04UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_3\fP   (0x08UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_4\fP   (0x10UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_5\fP   (0x20UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_6\fP   (0x40UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PATT4_ATTHIZ4_7\fP   (0x80UL << FSMC_PATT4_ATTHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_Msk\fP   (0xFFUL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4\fP   \fBFSMC_PIO4_IOSET4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_0\fP   (0x01UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_1\fP   (0x02UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_2\fP   (0x04UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_3\fP   (0x08UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_4\fP   (0x10UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_5\fP   (0x20UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_6\fP   (0x40UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOSET4_7\fP   (0x80UL << FSMC_PIO4_IOSET4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_Msk\fP   (0xFFUL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4\fP   \fBFSMC_PIO4_IOWAIT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_0\fP   (0x01UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_1\fP   (0x02UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_2\fP   (0x04UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_3\fP   (0x08UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_4\fP   (0x10UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_5\fP   (0x20UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_6\fP   (0x40UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOWAIT4_7\fP   (0x80UL << FSMC_PIO4_IOWAIT4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_Msk\fP   (0xFFUL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4\fP   \fBFSMC_PIO4_IOHOLD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_0\fP   (0x01UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_1\fP   (0x02UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_2\fP   (0x04UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_3\fP   (0x08UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_4\fP   (0x10UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_5\fP   (0x20UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_6\fP   (0x40UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHOLD4_7\fP   (0x80UL << FSMC_PIO4_IOHOLD4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_Msk\fP   (0xFFUL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4\fP   \fBFSMC_PIO4_IOHIZ4_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_0\fP   (0x01UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_1\fP   (0x02UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_2\fP   (0x04UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_3\fP   (0x08UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_4\fP   (0x10UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_5\fP   (0x20UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_6\fP   (0x40UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_PIO4_IOHIZ4_7\fP   (0x80UL << FSMC_PIO4_IOHIZ4_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR2_ECC2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR2_ECC2_Msk\fP   (0xFFFFFFFFUL << FSMC_ECCR2_ECC2_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR2_ECC2\fP   \fBFSMC_ECCR2_ECC2_Msk\fP"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR3_ECC3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR3_ECC3_Msk\fP   (0xFFFFFFFFUL << FSMC_ECCR3_ECC3_Pos)"
.br
.ti -1c
.RI "#define \fBFSMC_ECCR3_ECC3\fP   \fBFSMC_ECCR3_ECC3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0_Msk\fP   (0x3UL << GPIO_MODER_MODER0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0\fP   \fBGPIO_MODER_MODER0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0_0\fP   (0x1UL << GPIO_MODER_MODER0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER0_1\fP   (0x2UL << GPIO_MODER_MODER0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1_Msk\fP   (0x3UL << GPIO_MODER_MODER1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1\fP   \fBGPIO_MODER_MODER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1_0\fP   (0x1UL << GPIO_MODER_MODER1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER1_1\fP   (0x2UL << GPIO_MODER_MODER1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2_Msk\fP   (0x3UL << GPIO_MODER_MODER2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2\fP   \fBGPIO_MODER_MODER2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2_0\fP   (0x1UL << GPIO_MODER_MODER2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER2_1\fP   (0x2UL << GPIO_MODER_MODER2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3_Msk\fP   (0x3UL << GPIO_MODER_MODER3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3\fP   \fBGPIO_MODER_MODER3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3_0\fP   (0x1UL << GPIO_MODER_MODER3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER3_1\fP   (0x2UL << GPIO_MODER_MODER3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4_Msk\fP   (0x3UL << GPIO_MODER_MODER4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4\fP   \fBGPIO_MODER_MODER4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4_0\fP   (0x1UL << GPIO_MODER_MODER4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER4_1\fP   (0x2UL << GPIO_MODER_MODER4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5_Msk\fP   (0x3UL << GPIO_MODER_MODER5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5\fP   \fBGPIO_MODER_MODER5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5_0\fP   (0x1UL << GPIO_MODER_MODER5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER5_1\fP   (0x2UL << GPIO_MODER_MODER5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6_Msk\fP   (0x3UL << GPIO_MODER_MODER6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6\fP   \fBGPIO_MODER_MODER6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6_0\fP   (0x1UL << GPIO_MODER_MODER6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER6_1\fP   (0x2UL << GPIO_MODER_MODER6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7_Msk\fP   (0x3UL << GPIO_MODER_MODER7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7\fP   \fBGPIO_MODER_MODER7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7_0\fP   (0x1UL << GPIO_MODER_MODER7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER7_1\fP   (0x2UL << GPIO_MODER_MODER7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8_Msk\fP   (0x3UL << GPIO_MODER_MODER8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8\fP   \fBGPIO_MODER_MODER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8_0\fP   (0x1UL << GPIO_MODER_MODER8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER8_1\fP   (0x2UL << GPIO_MODER_MODER8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9_Msk\fP   (0x3UL << GPIO_MODER_MODER9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9\fP   \fBGPIO_MODER_MODER9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9_0\fP   (0x1UL << GPIO_MODER_MODER9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER9_1\fP   (0x2UL << GPIO_MODER_MODER9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10_Msk\fP   (0x3UL << GPIO_MODER_MODER10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10\fP   \fBGPIO_MODER_MODER10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10_0\fP   (0x1UL << GPIO_MODER_MODER10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER10_1\fP   (0x2UL << GPIO_MODER_MODER10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11_Msk\fP   (0x3UL << GPIO_MODER_MODER11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11\fP   \fBGPIO_MODER_MODER11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11_0\fP   (0x1UL << GPIO_MODER_MODER11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER11_1\fP   (0x2UL << GPIO_MODER_MODER11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12_Msk\fP   (0x3UL << GPIO_MODER_MODER12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12\fP   \fBGPIO_MODER_MODER12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12_0\fP   (0x1UL << GPIO_MODER_MODER12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER12_1\fP   (0x2UL << GPIO_MODER_MODER12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13_Msk\fP   (0x3UL << GPIO_MODER_MODER13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13\fP   \fBGPIO_MODER_MODER13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13_0\fP   (0x1UL << GPIO_MODER_MODER13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER13_1\fP   (0x2UL << GPIO_MODER_MODER13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14_Msk\fP   (0x3UL << GPIO_MODER_MODER14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14\fP   \fBGPIO_MODER_MODER14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14_0\fP   (0x1UL << GPIO_MODER_MODER14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER14_1\fP   (0x2UL << GPIO_MODER_MODER14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15_Msk\fP   (0x3UL << GPIO_MODER_MODER15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15\fP   \fBGPIO_MODER_MODER15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15_0\fP   (0x1UL << GPIO_MODER_MODER15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODER15_1\fP   (0x2UL << GPIO_MODER_MODER15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_Pos\fP   GPIO_MODER_MODER0_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_Msk\fP   \fBGPIO_MODER_MODER0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0\fP   GPIO_MODER_MODER0"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_0\fP   \fBGPIO_MODER_MODER0_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE0_1\fP   \fBGPIO_MODER_MODER0_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_Pos\fP   GPIO_MODER_MODER1_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_Msk\fP   \fBGPIO_MODER_MODER1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1\fP   GPIO_MODER_MODER1"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_0\fP   \fBGPIO_MODER_MODER1_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE1_1\fP   \fBGPIO_MODER_MODER1_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_Pos\fP   GPIO_MODER_MODER2_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_Msk\fP   \fBGPIO_MODER_MODER2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2\fP   GPIO_MODER_MODER2"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_0\fP   \fBGPIO_MODER_MODER2_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE2_1\fP   \fBGPIO_MODER_MODER2_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_Pos\fP   GPIO_MODER_MODER3_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_Msk\fP   \fBGPIO_MODER_MODER3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3\fP   GPIO_MODER_MODER3"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_0\fP   \fBGPIO_MODER_MODER3_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE3_1\fP   \fBGPIO_MODER_MODER3_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_Pos\fP   GPIO_MODER_MODER4_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_Msk\fP   \fBGPIO_MODER_MODER4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4\fP   GPIO_MODER_MODER4"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_0\fP   \fBGPIO_MODER_MODER4_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE4_1\fP   \fBGPIO_MODER_MODER4_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_Pos\fP   GPIO_MODER_MODER5_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_Msk\fP   \fBGPIO_MODER_MODER5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5\fP   GPIO_MODER_MODER5"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_0\fP   \fBGPIO_MODER_MODER5_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE5_1\fP   \fBGPIO_MODER_MODER5_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_Pos\fP   GPIO_MODER_MODER6_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_Msk\fP   \fBGPIO_MODER_MODER6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6\fP   GPIO_MODER_MODER6"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_0\fP   \fBGPIO_MODER_MODER6_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE6_1\fP   \fBGPIO_MODER_MODER6_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_Pos\fP   GPIO_MODER_MODER7_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_Msk\fP   \fBGPIO_MODER_MODER7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7\fP   GPIO_MODER_MODER7"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_0\fP   \fBGPIO_MODER_MODER7_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE7_1\fP   \fBGPIO_MODER_MODER7_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_Pos\fP   GPIO_MODER_MODER8_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_Msk\fP   \fBGPIO_MODER_MODER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8\fP   GPIO_MODER_MODER8"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_0\fP   \fBGPIO_MODER_MODER8_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE8_1\fP   \fBGPIO_MODER_MODER8_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_Pos\fP   GPIO_MODER_MODER9_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_Msk\fP   \fBGPIO_MODER_MODER9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9\fP   GPIO_MODER_MODER9"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_0\fP   \fBGPIO_MODER_MODER9_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE9_1\fP   \fBGPIO_MODER_MODER9_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_Pos\fP   GPIO_MODER_MODER10_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_Msk\fP   \fBGPIO_MODER_MODER10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10\fP   GPIO_MODER_MODER10"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_0\fP   \fBGPIO_MODER_MODER10_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE10_1\fP   \fBGPIO_MODER_MODER10_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_Pos\fP   GPIO_MODER_MODER11_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_Msk\fP   \fBGPIO_MODER_MODER11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11\fP   GPIO_MODER_MODER11"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_0\fP   \fBGPIO_MODER_MODER11_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE11_1\fP   \fBGPIO_MODER_MODER11_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_Pos\fP   GPIO_MODER_MODER12_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_Msk\fP   \fBGPIO_MODER_MODER12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12\fP   GPIO_MODER_MODER12"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_0\fP   \fBGPIO_MODER_MODER12_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE12_1\fP   \fBGPIO_MODER_MODER12_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_Pos\fP   GPIO_MODER_MODER13_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_Msk\fP   \fBGPIO_MODER_MODER13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13\fP   GPIO_MODER_MODER13"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_0\fP   \fBGPIO_MODER_MODER13_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE13_1\fP   \fBGPIO_MODER_MODER13_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_Pos\fP   GPIO_MODER_MODER14_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_Msk\fP   \fBGPIO_MODER_MODER14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14\fP   GPIO_MODER_MODER14"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_0\fP   \fBGPIO_MODER_MODER14_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE14_1\fP   \fBGPIO_MODER_MODER14_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_Pos\fP   GPIO_MODER_MODER15_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_Msk\fP   \fBGPIO_MODER_MODER15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15\fP   GPIO_MODER_MODER15"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_0\fP   \fBGPIO_MODER_MODER15_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_MODER_MODE15_1\fP   \fBGPIO_MODER_MODER15_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0_Msk\fP   (0x1UL << GPIO_OTYPER_OT0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT0\fP   \fBGPIO_OTYPER_OT0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1_Msk\fP   (0x1UL << GPIO_OTYPER_OT1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT1\fP   \fBGPIO_OTYPER_OT1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2_Msk\fP   (0x1UL << GPIO_OTYPER_OT2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT2\fP   \fBGPIO_OTYPER_OT2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3_Msk\fP   (0x1UL << GPIO_OTYPER_OT3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT3\fP   \fBGPIO_OTYPER_OT3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4_Msk\fP   (0x1UL << GPIO_OTYPER_OT4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT4\fP   \fBGPIO_OTYPER_OT4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5_Msk\fP   (0x1UL << GPIO_OTYPER_OT5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT5\fP   \fBGPIO_OTYPER_OT5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6_Msk\fP   (0x1UL << GPIO_OTYPER_OT6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT6\fP   \fBGPIO_OTYPER_OT6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7_Msk\fP   (0x1UL << GPIO_OTYPER_OT7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT7\fP   \fBGPIO_OTYPER_OT7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8_Msk\fP   (0x1UL << GPIO_OTYPER_OT8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT8\fP   \fBGPIO_OTYPER_OT8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9_Msk\fP   (0x1UL << GPIO_OTYPER_OT9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT9\fP   \fBGPIO_OTYPER_OT9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10_Msk\fP   (0x1UL << GPIO_OTYPER_OT10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT10\fP   \fBGPIO_OTYPER_OT10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11_Msk\fP   (0x1UL << GPIO_OTYPER_OT11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT11\fP   \fBGPIO_OTYPER_OT11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12_Msk\fP   (0x1UL << GPIO_OTYPER_OT12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT12\fP   \fBGPIO_OTYPER_OT12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13_Msk\fP   (0x1UL << GPIO_OTYPER_OT13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT13\fP   \fBGPIO_OTYPER_OT13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14_Msk\fP   (0x1UL << GPIO_OTYPER_OT14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT14\fP   \fBGPIO_OTYPER_OT14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15_Msk\fP   (0x1UL << GPIO_OTYPER_OT15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT15\fP   \fBGPIO_OTYPER_OT15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_0\fP   GPIO_OTYPER_OT0"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_1\fP   GPIO_OTYPER_OT1"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_2\fP   GPIO_OTYPER_OT2"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_3\fP   GPIO_OTYPER_OT3"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_4\fP   GPIO_OTYPER_OT4"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_5\fP   GPIO_OTYPER_OT5"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_6\fP   GPIO_OTYPER_OT6"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_7\fP   GPIO_OTYPER_OT7"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_8\fP   GPIO_OTYPER_OT8"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_9\fP   GPIO_OTYPER_OT9"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_10\fP   GPIO_OTYPER_OT10"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_11\fP   GPIO_OTYPER_OT11"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_12\fP   GPIO_OTYPER_OT12"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_13\fP   GPIO_OTYPER_OT13"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_14\fP   GPIO_OTYPER_OT14"
.br
.ti -1c
.RI "#define \fBGPIO_OTYPER_OT_15\fP   GPIO_OTYPER_OT15"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0\fP   \fBGPIO_OSPEEDR_OSPEED0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED0_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1\fP   \fBGPIO_OSPEEDR_OSPEED1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED1_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2\fP   \fBGPIO_OSPEEDR_OSPEED2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED2_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3\fP   \fBGPIO_OSPEEDR_OSPEED3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED3_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4\fP   \fBGPIO_OSPEEDR_OSPEED4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED4_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5\fP   \fBGPIO_OSPEEDR_OSPEED5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED5_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6\fP   \fBGPIO_OSPEEDR_OSPEED6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED6_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7\fP   \fBGPIO_OSPEEDR_OSPEED7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED7_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8\fP   \fBGPIO_OSPEEDR_OSPEED8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED8_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9\fP   \fBGPIO_OSPEEDR_OSPEED9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED9_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10\fP   \fBGPIO_OSPEEDR_OSPEED10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED10_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11\fP   \fBGPIO_OSPEEDR_OSPEED11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED11_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12\fP   \fBGPIO_OSPEEDR_OSPEED12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED12_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13\fP   \fBGPIO_OSPEEDR_OSPEED13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED13_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14\fP   \fBGPIO_OSPEEDR_OSPEED14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED14_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_Msk\fP   (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15\fP   \fBGPIO_OSPEEDR_OSPEED15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_0\fP   (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDR_OSPEED15_1\fP   (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR0\fP   GPIO_OSPEEDR_OSPEED0"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR0_0\fP   \fBGPIO_OSPEEDR_OSPEED0_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR0_1\fP   \fBGPIO_OSPEEDR_OSPEED0_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR1\fP   GPIO_OSPEEDR_OSPEED1"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR1_0\fP   \fBGPIO_OSPEEDR_OSPEED1_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR1_1\fP   \fBGPIO_OSPEEDR_OSPEED1_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR2\fP   GPIO_OSPEEDR_OSPEED2"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR2_0\fP   \fBGPIO_OSPEEDR_OSPEED2_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR2_1\fP   \fBGPIO_OSPEEDR_OSPEED2_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR3\fP   GPIO_OSPEEDR_OSPEED3"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR3_0\fP   \fBGPIO_OSPEEDR_OSPEED3_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR3_1\fP   \fBGPIO_OSPEEDR_OSPEED3_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR4\fP   GPIO_OSPEEDR_OSPEED4"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR4_0\fP   \fBGPIO_OSPEEDR_OSPEED4_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR4_1\fP   \fBGPIO_OSPEEDR_OSPEED4_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR5\fP   GPIO_OSPEEDR_OSPEED5"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR5_0\fP   \fBGPIO_OSPEEDR_OSPEED5_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR5_1\fP   \fBGPIO_OSPEEDR_OSPEED5_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR6\fP   GPIO_OSPEEDR_OSPEED6"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR6_0\fP   \fBGPIO_OSPEEDR_OSPEED6_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR6_1\fP   \fBGPIO_OSPEEDR_OSPEED6_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR7\fP   GPIO_OSPEEDR_OSPEED7"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR7_0\fP   \fBGPIO_OSPEEDR_OSPEED7_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR7_1\fP   \fBGPIO_OSPEEDR_OSPEED7_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR8\fP   GPIO_OSPEEDR_OSPEED8"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR8_0\fP   \fBGPIO_OSPEEDR_OSPEED8_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR8_1\fP   \fBGPIO_OSPEEDR_OSPEED8_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR9\fP   GPIO_OSPEEDR_OSPEED9"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR9_0\fP   \fBGPIO_OSPEEDR_OSPEED9_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR9_1\fP   \fBGPIO_OSPEEDR_OSPEED9_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR10\fP   GPIO_OSPEEDR_OSPEED10"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR10_0\fP   \fBGPIO_OSPEEDR_OSPEED10_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR10_1\fP   \fBGPIO_OSPEEDR_OSPEED10_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR11\fP   GPIO_OSPEEDR_OSPEED11"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR11_0\fP   \fBGPIO_OSPEEDR_OSPEED11_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR11_1\fP   \fBGPIO_OSPEEDR_OSPEED11_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR12\fP   GPIO_OSPEEDR_OSPEED12"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR12_0\fP   \fBGPIO_OSPEEDR_OSPEED12_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR12_1\fP   \fBGPIO_OSPEEDR_OSPEED12_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR13\fP   GPIO_OSPEEDR_OSPEED13"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR13_0\fP   \fBGPIO_OSPEEDR_OSPEED13_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR13_1\fP   \fBGPIO_OSPEEDR_OSPEED13_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR14\fP   GPIO_OSPEEDR_OSPEED14"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR14_0\fP   \fBGPIO_OSPEEDR_OSPEED14_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR14_1\fP   \fBGPIO_OSPEEDR_OSPEED14_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR15\fP   GPIO_OSPEEDR_OSPEED15"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR15_0\fP   \fBGPIO_OSPEEDR_OSPEED15_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_OSPEEDER_OSPEEDR15_1\fP   \fBGPIO_OSPEEDR_OSPEED15_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0\fP   \fBGPIO_PUPDR_PUPD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_0\fP   (0x1UL << GPIO_PUPDR_PUPD0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD0_1\fP   (0x2UL << GPIO_PUPDR_PUPD0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1\fP   \fBGPIO_PUPDR_PUPD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_0\fP   (0x1UL << GPIO_PUPDR_PUPD1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD1_1\fP   (0x2UL << GPIO_PUPDR_PUPD1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2\fP   \fBGPIO_PUPDR_PUPD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_0\fP   (0x1UL << GPIO_PUPDR_PUPD2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD2_1\fP   (0x2UL << GPIO_PUPDR_PUPD2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3\fP   \fBGPIO_PUPDR_PUPD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_0\fP   (0x1UL << GPIO_PUPDR_PUPD3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD3_1\fP   (0x2UL << GPIO_PUPDR_PUPD3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4\fP   \fBGPIO_PUPDR_PUPD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_0\fP   (0x1UL << GPIO_PUPDR_PUPD4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD4_1\fP   (0x2UL << GPIO_PUPDR_PUPD4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5\fP   \fBGPIO_PUPDR_PUPD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_0\fP   (0x1UL << GPIO_PUPDR_PUPD5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD5_1\fP   (0x2UL << GPIO_PUPDR_PUPD5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6\fP   \fBGPIO_PUPDR_PUPD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_0\fP   (0x1UL << GPIO_PUPDR_PUPD6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD6_1\fP   (0x2UL << GPIO_PUPDR_PUPD6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7\fP   \fBGPIO_PUPDR_PUPD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_0\fP   (0x1UL << GPIO_PUPDR_PUPD7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD7_1\fP   (0x2UL << GPIO_PUPDR_PUPD7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8\fP   \fBGPIO_PUPDR_PUPD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_0\fP   (0x1UL << GPIO_PUPDR_PUPD8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD8_1\fP   (0x2UL << GPIO_PUPDR_PUPD8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9\fP   \fBGPIO_PUPDR_PUPD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_0\fP   (0x1UL << GPIO_PUPDR_PUPD9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD9_1\fP   (0x2UL << GPIO_PUPDR_PUPD9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10\fP   \fBGPIO_PUPDR_PUPD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_0\fP   (0x1UL << GPIO_PUPDR_PUPD10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD10_1\fP   (0x2UL << GPIO_PUPDR_PUPD10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11\fP   \fBGPIO_PUPDR_PUPD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_0\fP   (0x1UL << GPIO_PUPDR_PUPD11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD11_1\fP   (0x2UL << GPIO_PUPDR_PUPD11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12\fP   \fBGPIO_PUPDR_PUPD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_0\fP   (0x1UL << GPIO_PUPDR_PUPD12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD12_1\fP   (0x2UL << GPIO_PUPDR_PUPD12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13\fP   \fBGPIO_PUPDR_PUPD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_0\fP   (0x1UL << GPIO_PUPDR_PUPD13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD13_1\fP   (0x2UL << GPIO_PUPDR_PUPD13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14\fP   \fBGPIO_PUPDR_PUPD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_0\fP   (0x1UL << GPIO_PUPDR_PUPD14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD14_1\fP   (0x2UL << GPIO_PUPDR_PUPD14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_Msk\fP   (0x3UL << GPIO_PUPDR_PUPD15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15\fP   \fBGPIO_PUPDR_PUPD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_0\fP   (0x1UL << GPIO_PUPDR_PUPD15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPD15_1\fP   (0x2UL << GPIO_PUPDR_PUPD15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR0\fP   GPIO_PUPDR_PUPD0"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR0_0\fP   \fBGPIO_PUPDR_PUPD0_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR0_1\fP   \fBGPIO_PUPDR_PUPD0_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR1\fP   GPIO_PUPDR_PUPD1"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR1_0\fP   \fBGPIO_PUPDR_PUPD1_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR1_1\fP   \fBGPIO_PUPDR_PUPD1_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR2\fP   GPIO_PUPDR_PUPD2"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR2_0\fP   \fBGPIO_PUPDR_PUPD2_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR2_1\fP   \fBGPIO_PUPDR_PUPD2_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR3\fP   GPIO_PUPDR_PUPD3"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR3_0\fP   \fBGPIO_PUPDR_PUPD3_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR3_1\fP   \fBGPIO_PUPDR_PUPD3_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR4\fP   GPIO_PUPDR_PUPD4"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR4_0\fP   \fBGPIO_PUPDR_PUPD4_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR4_1\fP   \fBGPIO_PUPDR_PUPD4_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR5\fP   GPIO_PUPDR_PUPD5"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR5_0\fP   \fBGPIO_PUPDR_PUPD5_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR5_1\fP   \fBGPIO_PUPDR_PUPD5_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR6\fP   GPIO_PUPDR_PUPD6"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR6_0\fP   \fBGPIO_PUPDR_PUPD6_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR6_1\fP   \fBGPIO_PUPDR_PUPD6_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR7\fP   GPIO_PUPDR_PUPD7"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR7_0\fP   \fBGPIO_PUPDR_PUPD7_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR7_1\fP   \fBGPIO_PUPDR_PUPD7_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR8\fP   GPIO_PUPDR_PUPD8"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR8_0\fP   \fBGPIO_PUPDR_PUPD8_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR8_1\fP   \fBGPIO_PUPDR_PUPD8_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR9\fP   GPIO_PUPDR_PUPD9"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR9_0\fP   \fBGPIO_PUPDR_PUPD9_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR9_1\fP   \fBGPIO_PUPDR_PUPD9_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR10\fP   GPIO_PUPDR_PUPD10"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR10_0\fP   \fBGPIO_PUPDR_PUPD10_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR10_1\fP   \fBGPIO_PUPDR_PUPD10_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR11\fP   GPIO_PUPDR_PUPD11"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR11_0\fP   \fBGPIO_PUPDR_PUPD11_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR11_1\fP   \fBGPIO_PUPDR_PUPD11_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR12\fP   GPIO_PUPDR_PUPD12"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR12_0\fP   \fBGPIO_PUPDR_PUPD12_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR12_1\fP   \fBGPIO_PUPDR_PUPD12_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR13\fP   GPIO_PUPDR_PUPD13"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR13_0\fP   \fBGPIO_PUPDR_PUPD13_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR13_1\fP   \fBGPIO_PUPDR_PUPD13_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR14\fP   GPIO_PUPDR_PUPD14"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR14_0\fP   \fBGPIO_PUPDR_PUPD14_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR14_1\fP   \fBGPIO_PUPDR_PUPD14_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR15\fP   GPIO_PUPDR_PUPD15"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR15_0\fP   \fBGPIO_PUPDR_PUPD15_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_PUPDR_PUPDR15_1\fP   \fBGPIO_PUPDR_PUPD15_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0_Msk\fP   (0x1UL << GPIO_IDR_ID0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID0\fP   \fBGPIO_IDR_ID0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1_Msk\fP   (0x1UL << GPIO_IDR_ID1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID1\fP   \fBGPIO_IDR_ID1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2_Msk\fP   (0x1UL << GPIO_IDR_ID2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID2\fP   \fBGPIO_IDR_ID2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3_Msk\fP   (0x1UL << GPIO_IDR_ID3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID3\fP   \fBGPIO_IDR_ID3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4_Msk\fP   (0x1UL << GPIO_IDR_ID4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID4\fP   \fBGPIO_IDR_ID4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5_Msk\fP   (0x1UL << GPIO_IDR_ID5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID5\fP   \fBGPIO_IDR_ID5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6_Msk\fP   (0x1UL << GPIO_IDR_ID6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID6\fP   \fBGPIO_IDR_ID6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7_Msk\fP   (0x1UL << GPIO_IDR_ID7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID7\fP   \fBGPIO_IDR_ID7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8_Msk\fP   (0x1UL << GPIO_IDR_ID8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID8\fP   \fBGPIO_IDR_ID8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9_Msk\fP   (0x1UL << GPIO_IDR_ID9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID9\fP   \fBGPIO_IDR_ID9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10_Msk\fP   (0x1UL << GPIO_IDR_ID10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID10\fP   \fBGPIO_IDR_ID10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11_Msk\fP   (0x1UL << GPIO_IDR_ID11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID11\fP   \fBGPIO_IDR_ID11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12_Msk\fP   (0x1UL << GPIO_IDR_ID12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID12\fP   \fBGPIO_IDR_ID12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13_Msk\fP   (0x1UL << GPIO_IDR_ID13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID13\fP   \fBGPIO_IDR_ID13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14_Msk\fP   (0x1UL << GPIO_IDR_ID14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID14\fP   \fBGPIO_IDR_ID14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15_Msk\fP   (0x1UL << GPIO_IDR_ID15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_ID15\fP   \fBGPIO_IDR_ID15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_0\fP   GPIO_IDR_ID0"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_1\fP   GPIO_IDR_ID1"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_2\fP   GPIO_IDR_ID2"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_3\fP   GPIO_IDR_ID3"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_4\fP   GPIO_IDR_ID4"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_5\fP   GPIO_IDR_ID5"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_6\fP   GPIO_IDR_ID6"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_7\fP   GPIO_IDR_ID7"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_8\fP   GPIO_IDR_ID8"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_9\fP   GPIO_IDR_ID9"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_10\fP   GPIO_IDR_ID10"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_11\fP   GPIO_IDR_ID11"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_12\fP   GPIO_IDR_ID12"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_13\fP   GPIO_IDR_ID13"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_14\fP   GPIO_IDR_ID14"
.br
.ti -1c
.RI "#define \fBGPIO_IDR_IDR_15\fP   GPIO_IDR_ID15"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0_Msk\fP   (0x1UL << GPIO_ODR_OD0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD0\fP   \fBGPIO_ODR_OD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1_Msk\fP   (0x1UL << GPIO_ODR_OD1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD1\fP   \fBGPIO_ODR_OD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2_Msk\fP   (0x1UL << GPIO_ODR_OD2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD2\fP   \fBGPIO_ODR_OD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3_Msk\fP   (0x1UL << GPIO_ODR_OD3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD3\fP   \fBGPIO_ODR_OD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4_Msk\fP   (0x1UL << GPIO_ODR_OD4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD4\fP   \fBGPIO_ODR_OD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5_Msk\fP   (0x1UL << GPIO_ODR_OD5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD5\fP   \fBGPIO_ODR_OD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6_Msk\fP   (0x1UL << GPIO_ODR_OD6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD6\fP   \fBGPIO_ODR_OD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7_Msk\fP   (0x1UL << GPIO_ODR_OD7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD7\fP   \fBGPIO_ODR_OD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8_Msk\fP   (0x1UL << GPIO_ODR_OD8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD8\fP   \fBGPIO_ODR_OD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9_Msk\fP   (0x1UL << GPIO_ODR_OD9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD9\fP   \fBGPIO_ODR_OD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10_Msk\fP   (0x1UL << GPIO_ODR_OD10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD10\fP   \fBGPIO_ODR_OD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11_Msk\fP   (0x1UL << GPIO_ODR_OD11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD11\fP   \fBGPIO_ODR_OD11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12_Msk\fP   (0x1UL << GPIO_ODR_OD12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD12\fP   \fBGPIO_ODR_OD12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13_Msk\fP   (0x1UL << GPIO_ODR_OD13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD13\fP   \fBGPIO_ODR_OD13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14_Msk\fP   (0x1UL << GPIO_ODR_OD14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD14\fP   \fBGPIO_ODR_OD14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15_Msk\fP   (0x1UL << GPIO_ODR_OD15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_OD15\fP   \fBGPIO_ODR_OD15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_0\fP   GPIO_ODR_OD0"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_1\fP   GPIO_ODR_OD1"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_2\fP   GPIO_ODR_OD2"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_3\fP   GPIO_ODR_OD3"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_4\fP   GPIO_ODR_OD4"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_5\fP   GPIO_ODR_OD5"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_6\fP   GPIO_ODR_OD6"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_7\fP   GPIO_ODR_OD7"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_8\fP   GPIO_ODR_OD8"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_9\fP   GPIO_ODR_OD9"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_10\fP   GPIO_ODR_OD10"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_11\fP   GPIO_ODR_OD11"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_12\fP   GPIO_ODR_OD12"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_13\fP   GPIO_ODR_OD13"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_14\fP   GPIO_ODR_OD14"
.br
.ti -1c
.RI "#define \fBGPIO_ODR_ODR_15\fP   GPIO_ODR_OD15"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0_Msk\fP   (0x1UL << GPIO_BSRR_BS0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS0\fP   \fBGPIO_BSRR_BS0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1_Msk\fP   (0x1UL << GPIO_BSRR_BS1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS1\fP   \fBGPIO_BSRR_BS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2_Msk\fP   (0x1UL << GPIO_BSRR_BS2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS2\fP   \fBGPIO_BSRR_BS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3_Msk\fP   (0x1UL << GPIO_BSRR_BS3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS3\fP   \fBGPIO_BSRR_BS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4_Msk\fP   (0x1UL << GPIO_BSRR_BS4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS4\fP   \fBGPIO_BSRR_BS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5_Msk\fP   (0x1UL << GPIO_BSRR_BS5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS5\fP   \fBGPIO_BSRR_BS5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6_Msk\fP   (0x1UL << GPIO_BSRR_BS6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS6\fP   \fBGPIO_BSRR_BS6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7_Msk\fP   (0x1UL << GPIO_BSRR_BS7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS7\fP   \fBGPIO_BSRR_BS7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8_Msk\fP   (0x1UL << GPIO_BSRR_BS8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS8\fP   \fBGPIO_BSRR_BS8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9_Msk\fP   (0x1UL << GPIO_BSRR_BS9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS9\fP   \fBGPIO_BSRR_BS9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10_Msk\fP   (0x1UL << GPIO_BSRR_BS10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS10\fP   \fBGPIO_BSRR_BS10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11_Msk\fP   (0x1UL << GPIO_BSRR_BS11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS11\fP   \fBGPIO_BSRR_BS11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12_Msk\fP   (0x1UL << GPIO_BSRR_BS12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS12\fP   \fBGPIO_BSRR_BS12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13_Msk\fP   (0x1UL << GPIO_BSRR_BS13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS13\fP   \fBGPIO_BSRR_BS13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14_Msk\fP   (0x1UL << GPIO_BSRR_BS14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS14\fP   \fBGPIO_BSRR_BS14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15_Msk\fP   (0x1UL << GPIO_BSRR_BS15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS15\fP   \fBGPIO_BSRR_BS15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0_Msk\fP   (0x1UL << GPIO_BSRR_BR0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR0\fP   \fBGPIO_BSRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1_Msk\fP   (0x1UL << GPIO_BSRR_BR1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR1\fP   \fBGPIO_BSRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2_Msk\fP   (0x1UL << GPIO_BSRR_BR2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR2\fP   \fBGPIO_BSRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3_Msk\fP   (0x1UL << GPIO_BSRR_BR3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR3\fP   \fBGPIO_BSRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4_Msk\fP   (0x1UL << GPIO_BSRR_BR4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR4\fP   \fBGPIO_BSRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5_Msk\fP   (0x1UL << GPIO_BSRR_BR5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR5\fP   \fBGPIO_BSRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6_Msk\fP   (0x1UL << GPIO_BSRR_BR6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR6\fP   \fBGPIO_BSRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7_Msk\fP   (0x1UL << GPIO_BSRR_BR7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR7\fP   \fBGPIO_BSRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8_Msk\fP   (0x1UL << GPIO_BSRR_BR8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR8\fP   \fBGPIO_BSRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9_Msk\fP   (0x1UL << GPIO_BSRR_BR9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR9\fP   \fBGPIO_BSRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10_Msk\fP   (0x1UL << GPIO_BSRR_BR10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR10\fP   \fBGPIO_BSRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11_Msk\fP   (0x1UL << GPIO_BSRR_BR11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR11\fP   \fBGPIO_BSRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12_Msk\fP   (0x1UL << GPIO_BSRR_BR12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR12\fP   \fBGPIO_BSRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13_Msk\fP   (0x1UL << GPIO_BSRR_BR13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR13\fP   \fBGPIO_BSRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14_Msk\fP   (0x1UL << GPIO_BSRR_BR14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR14\fP   \fBGPIO_BSRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15_Msk\fP   (0x1UL << GPIO_BSRR_BR15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR15\fP   \fBGPIO_BSRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_0\fP   GPIO_BSRR_BS0"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_1\fP   GPIO_BSRR_BS1"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_2\fP   GPIO_BSRR_BS2"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_3\fP   GPIO_BSRR_BS3"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_4\fP   GPIO_BSRR_BS4"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_5\fP   GPIO_BSRR_BS5"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_6\fP   GPIO_BSRR_BS6"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_7\fP   GPIO_BSRR_BS7"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_8\fP   GPIO_BSRR_BS8"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_9\fP   GPIO_BSRR_BS9"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_10\fP   GPIO_BSRR_BS10"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_11\fP   GPIO_BSRR_BS11"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_12\fP   GPIO_BSRR_BS12"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_13\fP   GPIO_BSRR_BS13"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_14\fP   GPIO_BSRR_BS14"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BS_15\fP   GPIO_BSRR_BS15"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_0\fP   GPIO_BSRR_BR0"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_1\fP   GPIO_BSRR_BR1"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_2\fP   GPIO_BSRR_BR2"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_3\fP   GPIO_BSRR_BR3"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_4\fP   GPIO_BSRR_BR4"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_5\fP   GPIO_BSRR_BR5"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_6\fP   GPIO_BSRR_BR6"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_7\fP   GPIO_BSRR_BR7"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_8\fP   GPIO_BSRR_BR8"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_9\fP   GPIO_BSRR_BR9"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_10\fP   GPIO_BSRR_BR10"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_11\fP   GPIO_BSRR_BR11"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_12\fP   GPIO_BSRR_BR12"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_13\fP   GPIO_BSRR_BR13"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_14\fP   GPIO_BSRR_BR14"
.br
.ti -1c
.RI "#define \fBGPIO_BSRR_BR_15\fP   GPIO_BSRR_BR15"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0\fP   GPIO_BSRR_BR0"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Pos\fP   GPIO_BSRR_BR0_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR0_Msk\fP   \fBGPIO_BSRR_BR0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1\fP   GPIO_BSRR_BR1"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Pos\fP   GPIO_BSRR_BR1_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR1_Msk\fP   \fBGPIO_BSRR_BR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2\fP   GPIO_BSRR_BR2"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Pos\fP   GPIO_BSRR_BR2_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR2_Msk\fP   \fBGPIO_BSRR_BR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3\fP   GPIO_BSRR_BR3"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Pos\fP   GPIO_BSRR_BR3_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR3_Msk\fP   \fBGPIO_BSRR_BR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4\fP   GPIO_BSRR_BR4"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Pos\fP   GPIO_BSRR_BR4_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR4_Msk\fP   \fBGPIO_BSRR_BR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5\fP   GPIO_BSRR_BR5"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Pos\fP   GPIO_BSRR_BR5_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR5_Msk\fP   \fBGPIO_BSRR_BR5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6\fP   GPIO_BSRR_BR6"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Pos\fP   GPIO_BSRR_BR6_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR6_Msk\fP   \fBGPIO_BSRR_BR6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7\fP   GPIO_BSRR_BR7"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Pos\fP   GPIO_BSRR_BR7_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR7_Msk\fP   \fBGPIO_BSRR_BR7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8\fP   GPIO_BSRR_BR8"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Pos\fP   GPIO_BSRR_BR8_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR8_Msk\fP   \fBGPIO_BSRR_BR8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9\fP   GPIO_BSRR_BR9"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Pos\fP   GPIO_BSRR_BR9_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR9_Msk\fP   \fBGPIO_BSRR_BR9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10\fP   GPIO_BSRR_BR10"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Pos\fP   GPIO_BSRR_BR10_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR10_Msk\fP   \fBGPIO_BSRR_BR10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11\fP   GPIO_BSRR_BR11"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Pos\fP   GPIO_BSRR_BR11_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR11_Msk\fP   \fBGPIO_BSRR_BR11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12\fP   GPIO_BSRR_BR12"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Pos\fP   GPIO_BSRR_BR12_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR12_Msk\fP   \fBGPIO_BSRR_BR12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13\fP   GPIO_BSRR_BR13"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Pos\fP   GPIO_BSRR_BR13_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR13_Msk\fP   \fBGPIO_BSRR_BR13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14\fP   GPIO_BSRR_BR14"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Pos\fP   GPIO_BSRR_BR14_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR14_Msk\fP   \fBGPIO_BSRR_BR14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15\fP   GPIO_BSRR_BR15"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Pos\fP   GPIO_BSRR_BR15_Pos"
.br
.ti -1c
.RI "#define \fBGPIO_BRR_BR15_Msk\fP   \fBGPIO_BSRR_BR15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0_Msk\fP   (0x1UL << GPIO_LCKR_LCK0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK0\fP   \fBGPIO_LCKR_LCK0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1_Msk\fP   (0x1UL << GPIO_LCKR_LCK1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK1\fP   \fBGPIO_LCKR_LCK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2_Msk\fP   (0x1UL << GPIO_LCKR_LCK2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK2\fP   \fBGPIO_LCKR_LCK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3_Msk\fP   (0x1UL << GPIO_LCKR_LCK3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK3\fP   \fBGPIO_LCKR_LCK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4_Msk\fP   (0x1UL << GPIO_LCKR_LCK4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK4\fP   \fBGPIO_LCKR_LCK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5_Msk\fP   (0x1UL << GPIO_LCKR_LCK5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK5\fP   \fBGPIO_LCKR_LCK5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6_Msk\fP   (0x1UL << GPIO_LCKR_LCK6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK6\fP   \fBGPIO_LCKR_LCK6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7_Msk\fP   (0x1UL << GPIO_LCKR_LCK7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK7\fP   \fBGPIO_LCKR_LCK7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8_Msk\fP   (0x1UL << GPIO_LCKR_LCK8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK8\fP   \fBGPIO_LCKR_LCK8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9_Msk\fP   (0x1UL << GPIO_LCKR_LCK9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK9\fP   \fBGPIO_LCKR_LCK9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10_Msk\fP   (0x1UL << GPIO_LCKR_LCK10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK10\fP   \fBGPIO_LCKR_LCK10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11_Msk\fP   (0x1UL << GPIO_LCKR_LCK11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK11\fP   \fBGPIO_LCKR_LCK11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12_Msk\fP   (0x1UL << GPIO_LCKR_LCK12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK12\fP   \fBGPIO_LCKR_LCK12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13_Msk\fP   (0x1UL << GPIO_LCKR_LCK13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK13\fP   \fBGPIO_LCKR_LCK13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14_Msk\fP   (0x1UL << GPIO_LCKR_LCK14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK14\fP   \fBGPIO_LCKR_LCK14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15_Msk\fP   (0x1UL << GPIO_LCKR_LCK15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCK15\fP   \fBGPIO_LCKR_LCK15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK_Msk\fP   (0x1UL << GPIO_LCKR_LCKK_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_LCKR_LCKK\fP   \fBGPIO_LCKR_LCKK_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0\fP   \fBGPIO_AFRL_AFSEL0_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_0\fP   (0x1UL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_1\fP   (0x2UL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_2\fP   (0x4UL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL0_3\fP   (0x8UL << GPIO_AFRL_AFSEL0_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1\fP   \fBGPIO_AFRL_AFSEL1_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_0\fP   (0x1UL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_1\fP   (0x2UL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_2\fP   (0x4UL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL1_3\fP   (0x8UL << GPIO_AFRL_AFSEL1_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2\fP   \fBGPIO_AFRL_AFSEL2_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_0\fP   (0x1UL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_1\fP   (0x2UL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_2\fP   (0x4UL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL2_3\fP   (0x8UL << GPIO_AFRL_AFSEL2_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3\fP   \fBGPIO_AFRL_AFSEL3_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_0\fP   (0x1UL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_1\fP   (0x2UL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_2\fP   (0x4UL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL3_3\fP   (0x8UL << GPIO_AFRL_AFSEL3_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4\fP   \fBGPIO_AFRL_AFSEL4_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_0\fP   (0x1UL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_1\fP   (0x2UL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_2\fP   (0x4UL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL4_3\fP   (0x8UL << GPIO_AFRL_AFSEL4_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5\fP   \fBGPIO_AFRL_AFSEL5_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_0\fP   (0x1UL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_1\fP   (0x2UL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_2\fP   (0x4UL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL5_3\fP   (0x8UL << GPIO_AFRL_AFSEL5_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6\fP   \fBGPIO_AFRL_AFSEL6_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_0\fP   (0x1UL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_1\fP   (0x2UL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_2\fP   (0x4UL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL6_3\fP   (0x8UL << GPIO_AFRL_AFSEL6_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_Msk\fP   (0xFUL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7\fP   \fBGPIO_AFRL_AFSEL7_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_0\fP   (0x1UL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_1\fP   (0x2UL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_2\fP   (0x4UL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFSEL7_3\fP   (0x8UL << GPIO_AFRL_AFSEL7_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0\fP   GPIO_AFRL_AFSEL0"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0_0\fP   \fBGPIO_AFRL_AFSEL0_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0_1\fP   \fBGPIO_AFRL_AFSEL0_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0_2\fP   \fBGPIO_AFRL_AFSEL0_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL0_3\fP   \fBGPIO_AFRL_AFSEL0_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1\fP   GPIO_AFRL_AFSEL1"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1_0\fP   \fBGPIO_AFRL_AFSEL1_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1_1\fP   \fBGPIO_AFRL_AFSEL1_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1_2\fP   \fBGPIO_AFRL_AFSEL1_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL1_3\fP   \fBGPIO_AFRL_AFSEL1_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2\fP   GPIO_AFRL_AFSEL2"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2_0\fP   \fBGPIO_AFRL_AFSEL2_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2_1\fP   \fBGPIO_AFRL_AFSEL2_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2_2\fP   \fBGPIO_AFRL_AFSEL2_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL2_3\fP   \fBGPIO_AFRL_AFSEL2_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3\fP   GPIO_AFRL_AFSEL3"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3_0\fP   \fBGPIO_AFRL_AFSEL3_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3_1\fP   \fBGPIO_AFRL_AFSEL3_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3_2\fP   \fBGPIO_AFRL_AFSEL3_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL3_3\fP   \fBGPIO_AFRL_AFSEL3_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4\fP   GPIO_AFRL_AFSEL4"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4_0\fP   \fBGPIO_AFRL_AFSEL4_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4_1\fP   \fBGPIO_AFRL_AFSEL4_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4_2\fP   \fBGPIO_AFRL_AFSEL4_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL4_3\fP   \fBGPIO_AFRL_AFSEL4_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5\fP   GPIO_AFRL_AFSEL5"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5_0\fP   \fBGPIO_AFRL_AFSEL5_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5_1\fP   \fBGPIO_AFRL_AFSEL5_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5_2\fP   \fBGPIO_AFRL_AFSEL5_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL5_3\fP   \fBGPIO_AFRL_AFSEL5_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6\fP   GPIO_AFRL_AFSEL6"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6_0\fP   \fBGPIO_AFRL_AFSEL6_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6_1\fP   \fBGPIO_AFRL_AFSEL6_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6_2\fP   \fBGPIO_AFRL_AFSEL6_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL6_3\fP   \fBGPIO_AFRL_AFSEL6_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7\fP   GPIO_AFRL_AFSEL7"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7_0\fP   \fBGPIO_AFRL_AFSEL7_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7_1\fP   \fBGPIO_AFRL_AFSEL7_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7_2\fP   \fBGPIO_AFRL_AFSEL7_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRL_AFRL7_3\fP   \fBGPIO_AFRL_AFSEL7_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8\fP   \fBGPIO_AFRH_AFSEL8_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_0\fP   (0x1UL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_1\fP   (0x2UL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_2\fP   (0x4UL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL8_3\fP   (0x8UL << GPIO_AFRH_AFSEL8_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9\fP   \fBGPIO_AFRH_AFSEL9_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_0\fP   (0x1UL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_1\fP   (0x2UL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_2\fP   (0x4UL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL9_3\fP   (0x8UL << GPIO_AFRH_AFSEL9_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10\fP   \fBGPIO_AFRH_AFSEL10_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_0\fP   (0x1UL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_1\fP   (0x2UL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_2\fP   (0x4UL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL10_3\fP   (0x8UL << GPIO_AFRH_AFSEL10_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11\fP   \fBGPIO_AFRH_AFSEL11_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_0\fP   (0x1UL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_1\fP   (0x2UL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_2\fP   (0x4UL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL11_3\fP   (0x8UL << GPIO_AFRH_AFSEL11_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12\fP   \fBGPIO_AFRH_AFSEL12_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_0\fP   (0x1UL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_1\fP   (0x2UL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_2\fP   (0x4UL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL12_3\fP   (0x8UL << GPIO_AFRH_AFSEL12_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13\fP   \fBGPIO_AFRH_AFSEL13_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_0\fP   (0x1UL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_1\fP   (0x2UL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_2\fP   (0x4UL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL13_3\fP   (0x8UL << GPIO_AFRH_AFSEL13_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14\fP   \fBGPIO_AFRH_AFSEL14_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_0\fP   (0x1UL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_1\fP   (0x2UL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_2\fP   (0x4UL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL14_3\fP   (0x8UL << GPIO_AFRH_AFSEL14_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_Msk\fP   (0xFUL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15\fP   \fBGPIO_AFRH_AFSEL15_Msk\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_0\fP   (0x1UL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_1\fP   (0x2UL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_2\fP   (0x4UL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFSEL15_3\fP   (0x8UL << GPIO_AFRH_AFSEL15_Pos)"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0\fP   GPIO_AFRH_AFSEL8"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0_0\fP   \fBGPIO_AFRH_AFSEL8_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0_1\fP   \fBGPIO_AFRH_AFSEL8_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0_2\fP   \fBGPIO_AFRH_AFSEL8_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH0_3\fP   \fBGPIO_AFRH_AFSEL8_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1\fP   GPIO_AFRH_AFSEL9"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1_0\fP   \fBGPIO_AFRH_AFSEL9_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1_1\fP   \fBGPIO_AFRH_AFSEL9_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1_2\fP   \fBGPIO_AFRH_AFSEL9_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH1_3\fP   \fBGPIO_AFRH_AFSEL9_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2\fP   GPIO_AFRH_AFSEL10"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2_0\fP   \fBGPIO_AFRH_AFSEL10_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2_1\fP   \fBGPIO_AFRH_AFSEL10_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2_2\fP   \fBGPIO_AFRH_AFSEL10_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH2_3\fP   \fBGPIO_AFRH_AFSEL10_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3\fP   GPIO_AFRH_AFSEL11"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3_0\fP   \fBGPIO_AFRH_AFSEL11_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3_1\fP   \fBGPIO_AFRH_AFSEL11_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3_2\fP   \fBGPIO_AFRH_AFSEL11_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH3_3\fP   \fBGPIO_AFRH_AFSEL11_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4\fP   GPIO_AFRH_AFSEL12"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4_0\fP   \fBGPIO_AFRH_AFSEL12_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4_1\fP   \fBGPIO_AFRH_AFSEL12_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4_2\fP   \fBGPIO_AFRH_AFSEL12_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH4_3\fP   \fBGPIO_AFRH_AFSEL12_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5\fP   GPIO_AFRH_AFSEL13"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5_0\fP   \fBGPIO_AFRH_AFSEL13_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5_1\fP   \fBGPIO_AFRH_AFSEL13_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5_2\fP   \fBGPIO_AFRH_AFSEL13_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH5_3\fP   \fBGPIO_AFRH_AFSEL13_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6\fP   GPIO_AFRH_AFSEL14"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6_0\fP   \fBGPIO_AFRH_AFSEL14_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6_1\fP   \fBGPIO_AFRH_AFSEL14_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6_2\fP   \fBGPIO_AFRH_AFSEL14_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH6_3\fP   \fBGPIO_AFRH_AFSEL14_3\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7\fP   GPIO_AFRH_AFSEL15"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7_0\fP   \fBGPIO_AFRH_AFSEL15_0\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7_1\fP   \fBGPIO_AFRH_AFSEL15_1\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7_2\fP   \fBGPIO_AFRH_AFSEL15_2\fP"
.br
.ti -1c
.RI "#define \fBGPIO_AFRH_AFRH7_3\fP   \fBGPIO_AFRH_AFSEL15_3\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE_Msk\fP   (0x1UL << I2C_CR1_PE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PE\fP   \fBI2C_CR1_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS_Msk\fP   (0x1UL << I2C_CR1_SMBUS_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBUS\fP   \fBI2C_CR1_SMBUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE_Msk\fP   (0x1UL << I2C_CR1_SMBTYPE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SMBTYPE\fP   \fBI2C_CR1_SMBTYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP_Msk\fP   (0x1UL << I2C_CR1_ENARP_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENARP\fP   \fBI2C_CR1_ENARP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC_Msk\fP   (0x1UL << I2C_CR1_ENPEC_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENPEC\fP   \fBI2C_CR1_ENPEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC_Msk\fP   (0x1UL << I2C_CR1_ENGC_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ENGC\fP   \fBI2C_CR1_ENGC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH_Msk\fP   (0x1UL << I2C_CR1_NOSTRETCH_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_NOSTRETCH\fP   \fBI2C_CR1_NOSTRETCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START_Msk\fP   (0x1UL << I2C_CR1_START_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_START\fP   \fBI2C_CR1_START_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP_Msk\fP   (0x1UL << I2C_CR1_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_STOP\fP   \fBI2C_CR1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK_Msk\fP   (0x1UL << I2C_CR1_ACK_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ACK\fP   \fBI2C_CR1_ACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS_Msk\fP   (0x1UL << I2C_CR1_POS_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_POS\fP   \fBI2C_CR1_POS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC_Msk\fP   (0x1UL << I2C_CR1_PEC_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_PEC\fP   \fBI2C_CR1_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT_Msk\fP   (0x1UL << I2C_CR1_ALERT_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_ALERT\fP   \fBI2C_CR1_ALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST_Msk\fP   (0x1UL << I2C_CR1_SWRST_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR1_SWRST\fP   \fBI2C_CR1_SWRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_Msk\fP   (0x3FUL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ\fP   \fBI2C_CR2_FREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_0\fP   (0x01UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_1\fP   (0x02UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_2\fP   (0x04UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_3\fP   (0x08UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_4\fP   (0x10UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_FREQ_5\fP   (0x20UL << I2C_CR2_FREQ_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN_Msk\fP   (0x1UL << I2C_CR2_ITERREN_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITERREN\fP   \fBI2C_CR2_ITERREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN_Msk\fP   (0x1UL << I2C_CR2_ITEVTEN_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITEVTEN\fP   \fBI2C_CR2_ITEVTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN_Msk\fP   (0x1UL << I2C_CR2_ITBUFEN_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_ITBUFEN\fP   \fBI2C_CR2_ITBUFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN_Msk\fP   (0x1UL << I2C_CR2_DMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_DMAEN\fP   \fBI2C_CR2_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST_Msk\fP   (0x1UL << I2C_CR2_LAST_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CR2_LAST\fP   \fBI2C_CR2_LAST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_7\fP   0x000000FEU"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_9\fP   0x00000300U"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0_Msk\fP   (0x1UL << I2C_OAR1_ADD0_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD0\fP   \fBI2C_OAR1_ADD0_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1_Msk\fP   (0x1UL << I2C_OAR1_ADD1_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD1\fP   \fBI2C_OAR1_ADD1_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2_Msk\fP   (0x1UL << I2C_OAR1_ADD2_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD2\fP   \fBI2C_OAR1_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3_Msk\fP   (0x1UL << I2C_OAR1_ADD3_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD3\fP   \fBI2C_OAR1_ADD3_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4_Msk\fP   (0x1UL << I2C_OAR1_ADD4_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD4\fP   \fBI2C_OAR1_ADD4_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5_Msk\fP   (0x1UL << I2C_OAR1_ADD5_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD5\fP   \fBI2C_OAR1_ADD5_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6_Msk\fP   (0x1UL << I2C_OAR1_ADD6_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD6\fP   \fBI2C_OAR1_ADD6_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7_Msk\fP   (0x1UL << I2C_OAR1_ADD7_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD7\fP   \fBI2C_OAR1_ADD7_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8_Msk\fP   (0x1UL << I2C_OAR1_ADD8_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD8\fP   \fBI2C_OAR1_ADD8_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9_Msk\fP   (0x1UL << I2C_OAR1_ADD9_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADD9\fP   \fBI2C_OAR1_ADD9_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE_Msk\fP   (0x1UL << I2C_OAR1_ADDMODE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR1_ADDMODE\fP   \fBI2C_OAR1_ADDMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL_Msk\fP   (0x1UL << I2C_OAR2_ENDUAL_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ENDUAL\fP   \fBI2C_OAR2_ENDUAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2_Msk\fP   (0x7FUL << I2C_OAR2_ADD2_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_OAR2_ADD2\fP   \fBI2C_OAR2_ADD2_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR_Msk\fP   (0xFFUL << I2C_DR_DR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_DR_DR\fP   \fBI2C_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB_Msk\fP   (0x1UL << I2C_SR1_SB_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SB\fP   \fBI2C_SR1_SB_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR_Msk\fP   (0x1UL << I2C_SR1_ADDR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADDR\fP   \fBI2C_SR1_ADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF_Msk\fP   (0x1UL << I2C_SR1_BTF_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BTF\fP   \fBI2C_SR1_BTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10_Msk\fP   (0x1UL << I2C_SR1_ADD10_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ADD10\fP   \fBI2C_SR1_ADD10_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF_Msk\fP   (0x1UL << I2C_SR1_STOPF_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_STOPF\fP   \fBI2C_SR1_STOPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE_Msk\fP   (0x1UL << I2C_SR1_RXNE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_RXNE\fP   \fBI2C_SR1_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE_Msk\fP   (0x1UL << I2C_SR1_TXE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TXE\fP   \fBI2C_SR1_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR_Msk\fP   (0x1UL << I2C_SR1_BERR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_BERR\fP   \fBI2C_SR1_BERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO_Msk\fP   (0x1UL << I2C_SR1_ARLO_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_ARLO\fP   \fBI2C_SR1_ARLO_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF_Msk\fP   (0x1UL << I2C_SR1_AF_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_AF\fP   \fBI2C_SR1_AF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR_Msk\fP   (0x1UL << I2C_SR1_OVR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_OVR\fP   \fBI2C_SR1_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR_Msk\fP   (0x1UL << I2C_SR1_PECERR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_PECERR\fP   \fBI2C_SR1_PECERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT_Msk\fP   (0x1UL << I2C_SR1_TIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_TIMEOUT\fP   \fBI2C_SR1_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT_Msk\fP   (0x1UL << I2C_SR1_SMBALERT_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR1_SMBALERT\fP   \fBI2C_SR1_SMBALERT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL_Msk\fP   (0x1UL << I2C_SR2_MSL_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_MSL\fP   \fBI2C_SR2_MSL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY_Msk\fP   (0x1UL << I2C_SR2_BUSY_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_BUSY\fP   \fBI2C_SR2_BUSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA_Msk\fP   (0x1UL << I2C_SR2_TRA_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_TRA\fP   \fBI2C_SR2_TRA_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL_Msk\fP   (0x1UL << I2C_SR2_GENCALL_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_GENCALL\fP   \fBI2C_SR2_GENCALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT_Msk\fP   (0x1UL << I2C_SR2_SMBDEFAULT_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBDEFAULT\fP   \fBI2C_SR2_SMBDEFAULT_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST_Msk\fP   (0x1UL << I2C_SR2_SMBHOST_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_SMBHOST\fP   \fBI2C_SR2_SMBHOST_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF_Msk\fP   (0x1UL << I2C_SR2_DUALF_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_DUALF\fP   \fBI2C_SR2_DUALF_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC_Msk\fP   (0xFFUL << I2C_SR2_PEC_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_SR2_PEC\fP   \fBI2C_SR2_PEC_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR_Msk\fP   (0xFFFUL << I2C_CCR_CCR_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_CCR\fP   \fBI2C_CCR_CCR_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY_Msk\fP   (0x1UL << I2C_CCR_DUTY_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_DUTY\fP   \fBI2C_CCR_DUTY_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS_Msk\fP   (0x1UL << I2C_CCR_FS_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_CCR_FS\fP   \fBI2C_CCR_FS_Msk\fP"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE_Msk\fP   (0x3FUL << I2C_TRISE_TRISE_Pos)"
.br
.ti -1c
.RI "#define \fBI2C_TRISE_TRISE\fP   \fBI2C_TRISE_TRISE_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY_Msk\fP   (0xFFFFUL << IWDG_KR_KEY_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_KR_KEY\fP   \fBIWDG_KR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_Msk\fP   (0x7UL << IWDG_PR_PR_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR\fP   \fBIWDG_PR_PR_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_0\fP   (0x1UL << IWDG_PR_PR_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_1\fP   (0x2UL << IWDG_PR_PR_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_PR_PR_2\fP   (0x4UL << IWDG_PR_PR_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL_Msk\fP   (0xFFFUL << IWDG_RLR_RL_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_RLR_RL\fP   \fBIWDG_RLR_RL_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU_Msk\fP   (0x1UL << IWDG_SR_PVU_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_PVU\fP   \fBIWDG_SR_PVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU_Msk\fP   (0x1UL << IWDG_SR_RVU_Pos)"
.br
.ti -1c
.RI "#define \fBIWDG_SR_RVU\fP   \fBIWDG_SR_RVU_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS_Msk\fP   (0x1UL << PWR_CR_LPDS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_LPDS\fP   \fBPWR_CR_LPDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS_Msk\fP   (0x1UL << PWR_CR_PDDS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PDDS\fP   \fBPWR_CR_PDDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF_Msk\fP   (0x1UL << PWR_CR_CWUF_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CWUF\fP   \fBPWR_CR_CWUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF_Msk\fP   (0x1UL << PWR_CR_CSBF_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_CSBF\fP   \fBPWR_CR_CSBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE_Msk\fP   (0x1UL << PWR_CR_PVDE_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PVDE\fP   \fBPWR_CR_PVDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_Msk\fP   (0x7UL << PWR_CR_PLS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS\fP   \fBPWR_CR_PLS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_0\fP   (0x1UL << PWR_CR_PLS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_1\fP   (0x2UL << PWR_CR_PLS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_2\fP   (0x4UL << PWR_CR_PLS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV0\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV1\fP   0x00000020U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV2\fP   0x00000040U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV3\fP   0x00000060U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV4\fP   0x00000080U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV5\fP   0x000000A0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV6\fP   0x000000C0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_PLS_LEV7\fP   0x000000E0U"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP_Msk\fP   (0x1UL << PWR_CR_DBP_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_DBP\fP   \fBPWR_CR_DBP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_FPDS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_FPDS_Msk\fP   (0x1UL << PWR_CR_FPDS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_FPDS\fP   \fBPWR_CR_FPDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_VOS_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_CR_VOS_Msk\fP   (0x1UL << PWR_CR_VOS_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CR_VOS\fP   \fBPWR_CR_VOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CR_PMODE\fP   \fBPWR_CR_VOS\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF_Msk\fP   (0x1UL << PWR_CSR_WUF_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_WUF\fP   \fBPWR_CSR_WUF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF_Msk\fP   (0x1UL << PWR_CSR_SBF_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_SBF\fP   \fBPWR_CSR_SBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO_Msk\fP   (0x1UL << PWR_CSR_PVDO_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_PVDO\fP   \fBPWR_CSR_PVDO_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRR_Msk\fP   (0x1UL << PWR_CSR_BRR_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRR\fP   \fBPWR_CSR_BRR_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP_Msk\fP   (0x1UL << PWR_CSR_EWUP_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_EWUP\fP   \fBPWR_CSR_EWUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRE_Msk\fP   (0x1UL << PWR_CSR_BRE_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_BRE\fP   \fBPWR_CSR_BRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_VOSRDY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_VOSRDY_Msk\fP   (0x1UL << PWR_CSR_VOSRDY_Pos)"
.br
.ti -1c
.RI "#define \fBPWR_CSR_VOSRDY\fP   \fBPWR_CSR_VOSRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBPWR_CSR_REGRDY\fP   \fBPWR_CSR_VOSRDY\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION_Msk\fP   (0x1UL << RCC_CR_HSION_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSION\fP   \fBRCC_CR_HSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY_Msk\fP   (0x1UL << RCC_CR_HSIRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSIRDY\fP   \fBRCC_CR_HSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_Msk\fP   (0x1FUL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM\fP   \fBRCC_CR_HSITRIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_0\fP   (0x01UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_1\fP   (0x02UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_2\fP   (0x04UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_3\fP   (0x08UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSITRIM_4\fP   (0x10UL << RCC_CR_HSITRIM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_Msk\fP   (0xFFUL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL\fP   \fBRCC_CR_HSICAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_0\fP   (0x01UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_1\fP   (0x02UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_2\fP   (0x04UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_3\fP   (0x08UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_4\fP   (0x10UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_5\fP   (0x20UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_6\fP   (0x40UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSICAL_7\fP   (0x80UL << RCC_CR_HSICAL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON_Msk\fP   (0x1UL << RCC_CR_HSEON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEON\fP   \fBRCC_CR_HSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY_Msk\fP   (0x1UL << RCC_CR_HSERDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSERDY\fP   \fBRCC_CR_HSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP_Msk\fP   (0x1UL << RCC_CR_HSEBYP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_HSEBYP\fP   \fBRCC_CR_HSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON_Msk\fP   (0x1UL << RCC_CR_CSSON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_CSSON\fP   \fBRCC_CR_CSSON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON_Msk\fP   (0x1UL << RCC_CR_PLLON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLON\fP   \fBRCC_CR_PLLON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY_Msk\fP   (0x1UL << RCC_CR_PLLRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLRDY\fP   \fBRCC_CR_PLLRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2S_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SON_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SON_Msk\fP   (0x1UL << RCC_CR_PLLI2SON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SON\fP   \fBRCC_CR_PLLI2SON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SRDY_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SRDY_Msk\fP   (0x1UL << RCC_CR_PLLI2SRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CR_PLLI2SRDY\fP   \fBRCC_CR_PLLI2SRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_Msk\fP   (0x3FUL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM\fP   \fBRCC_PLLCFGR_PLLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_0\fP   (0x01UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_1\fP   (0x02UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_2\fP   (0x04UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_3\fP   (0x08UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_4\fP   (0x10UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLM_5\fP   (0x20UL << RCC_PLLCFGR_PLLM_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_Msk\fP   (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN\fP   \fBRCC_PLLCFGR_PLLN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_0\fP   (0x001UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_1\fP   (0x002UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_2\fP   (0x004UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_3\fP   (0x008UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_4\fP   (0x010UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_5\fP   (0x020UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_6\fP   (0x040UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_7\fP   (0x080UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLN_8\fP   (0x100UL << RCC_PLLCFGR_PLLN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_Msk\fP   (0x3UL << RCC_PLLCFGR_PLLP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP\fP   \fBRCC_PLLCFGR_PLLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_0\fP   (0x1UL << RCC_PLLCFGR_PLLP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLP_1\fP   (0x2UL << RCC_PLLCFGR_PLLP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_Msk\fP   (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC\fP   \fBRCC_PLLCFGR_PLLSRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP   (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSE\fP   \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLSRC_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_Msk\fP   (0xFUL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ\fP   \fBRCC_PLLCFGR_PLLQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_0\fP   (0x1UL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_1\fP   (0x2UL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_2\fP   (0x4UL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLCFGR_PLLQ_3\fP   (0x8UL << RCC_PLLCFGR_PLLQ_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_Msk\fP   (0x3UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW\fP   \fBRCC_CFGR_SW_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_0\fP   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_1\fP   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_HSE\fP   0x00000001U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SW_PLL\fP   0x00000002U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_Msk\fP   (0x3UL << RCC_CFGR_SWS_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS\fP   \fBRCC_CFGR_SWS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_0\fP   (0x1UL << RCC_CFGR_SWS_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_1\fP   (0x2UL << RCC_CFGR_SWS_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_HSI\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_HSE\fP   0x00000004U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_SWS_PLL\fP   0x00000008U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_Msk\fP   (0xFUL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE\fP   \fBRCC_CFGR_HPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_0\fP   (0x1UL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_1\fP   (0x2UL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_2\fP   (0x4UL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_3\fP   (0x8UL << RCC_CFGR_HPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV2\fP   0x00000080U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV4\fP   0x00000090U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV8\fP   0x000000A0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV16\fP   0x000000B0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV64\fP   0x000000C0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV128\fP   0x000000D0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV256\fP   0x000000E0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_HPRE_DIV512\fP   0x000000F0U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_Msk\fP   (0x7UL << RCC_CFGR_PPRE1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1\fP   \fBRCC_CFGR_PPRE1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_0\fP   (0x1UL << RCC_CFGR_PPRE1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_1\fP   (0x2UL << RCC_CFGR_PPRE1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_2\fP   (0x4UL << RCC_CFGR_PPRE1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV2\fP   0x00001000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV4\fP   0x00001400U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV8\fP   0x00001800U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE1_DIV16\fP   0x00001C00U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_Msk\fP   (0x7UL << RCC_CFGR_PPRE2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2\fP   \fBRCC_CFGR_PPRE2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_0\fP   (0x1UL << RCC_CFGR_PPRE2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_1\fP   (0x2UL << RCC_CFGR_PPRE2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_2\fP   (0x4UL << RCC_CFGR_PPRE2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV1\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV2\fP   0x00008000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV4\fP   0x0000A000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV8\fP   0x0000C000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_PPRE2_DIV16\fP   0x0000E000U"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_Msk\fP   (0x1FUL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE\fP   \fBRCC_CFGR_RTCPRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_0\fP   (0x01UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_1\fP   (0x02UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_2\fP   (0x04UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_3\fP   (0x08UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_RTCPRE_4\fP   (0x10UL << RCC_CFGR_RTCPRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1_Msk\fP   (0x3UL << RCC_CFGR_MCO1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1\fP   \fBRCC_CFGR_MCO1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1_0\fP   (0x1UL << RCC_CFGR_MCO1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1_1\fP   (0x2UL << RCC_CFGR_MCO1_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_I2SSRC_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_I2SSRC_Msk\fP   (0x1UL << RCC_CFGR_I2SSRC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_I2SSRC\fP   \fBRCC_CFGR_I2SSRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_Msk\fP   (0x7UL << RCC_CFGR_MCO1PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE\fP   \fBRCC_CFGR_MCO1PRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_0\fP   (0x1UL << RCC_CFGR_MCO1PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_1\fP   (0x2UL << RCC_CFGR_MCO1PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO1PRE_2\fP   (0x4UL << RCC_CFGR_MCO1PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_Msk\fP   (0x7UL << RCC_CFGR_MCO2PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE\fP   \fBRCC_CFGR_MCO2PRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_0\fP   (0x1UL << RCC_CFGR_MCO2PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_1\fP   (0x2UL << RCC_CFGR_MCO2PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2PRE_2\fP   (0x4UL << RCC_CFGR_MCO2PRE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2_Msk\fP   (0x3UL << RCC_CFGR_MCO2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2\fP   \fBRCC_CFGR_MCO2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2_0\fP   (0x1UL << RCC_CFGR_MCO2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CFGR_MCO2_1\fP   (0x2UL << RCC_CFGR_MCO2_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF_Msk\fP   (0x1UL << RCC_CIR_LSIRDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYF\fP   \fBRCC_CIR_LSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF_Msk\fP   (0x1UL << RCC_CIR_LSERDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYF\fP   \fBRCC_CIR_LSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF_Msk\fP   (0x1UL << RCC_CIR_HSIRDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYF\fP   \fBRCC_CIR_HSIRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF_Msk\fP   (0x1UL << RCC_CIR_HSERDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYF\fP   \fBRCC_CIR_HSERDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF_Msk\fP   (0x1UL << RCC_CIR_PLLRDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYF\fP   \fBRCC_CIR_PLLRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYF_Msk\fP   (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYF\fP   \fBRCC_CIR_PLLI2SRDYF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF_Msk\fP   (0x1UL << RCC_CIR_CSSF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSF\fP   \fBRCC_CIR_CSSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE_Msk\fP   (0x1UL << RCC_CIR_LSIRDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYIE\fP   \fBRCC_CIR_LSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE_Msk\fP   (0x1UL << RCC_CIR_LSERDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYIE\fP   \fBRCC_CIR_LSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE_Msk\fP   (0x1UL << RCC_CIR_HSIRDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYIE\fP   \fBRCC_CIR_HSIRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE_Msk\fP   (0x1UL << RCC_CIR_HSERDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYIE\fP   \fBRCC_CIR_HSERDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE_Msk\fP   (0x1UL << RCC_CIR_PLLRDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYIE\fP   \fBRCC_CIR_PLLRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYIE_Msk\fP   (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYIE\fP   \fBRCC_CIR_PLLI2SRDYIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC_Msk\fP   (0x1UL << RCC_CIR_LSIRDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSIRDYC\fP   \fBRCC_CIR_LSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC_Msk\fP   (0x1UL << RCC_CIR_LSERDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_LSERDYC\fP   \fBRCC_CIR_LSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC_Msk\fP   (0x1UL << RCC_CIR_HSIRDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSIRDYC\fP   \fBRCC_CIR_HSIRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC_Msk\fP   (0x1UL << RCC_CIR_HSERDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_HSERDYC\fP   \fBRCC_CIR_HSERDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC_Msk\fP   (0x1UL << RCC_CIR_PLLRDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLRDYC\fP   \fBRCC_CIR_PLLRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYC_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYC_Msk\fP   (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_PLLI2SRDYC\fP   \fBRCC_CIR_PLLI2SRDYC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC_Msk\fP   (0x1UL << RCC_CIR_CSSC_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CIR_CSSC\fP   \fBRCC_CIR_CSSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOARST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOARST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOARST\fP   \fBRCC_AHB1RSTR_GPIOARST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOBRST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOBRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOBRST\fP   \fBRCC_AHB1RSTR_GPIOBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOCRST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOCRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOCRST\fP   \fBRCC_AHB1RSTR_GPIOCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIODRST_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIODRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIODRST\fP   \fBRCC_AHB1RSTR_GPIODRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOERST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOERST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOERST\fP   \fBRCC_AHB1RSTR_GPIOERST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOFRST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOFRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOFRST\fP   \fBRCC_AHB1RSTR_GPIOFRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOGRST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOGRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOGRST\fP   \fBRCC_AHB1RSTR_GPIOGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOHRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOHRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOHRST\fP   \fBRCC_AHB1RSTR_GPIOHRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOIRST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOIRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_GPIOIRST\fP   \fBRCC_AHB1RSTR_GPIOIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_CRCRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_CRCRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_CRCRST\fP   \fBRCC_AHB1RSTR_CRCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA1RST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA1RST_Msk\fP   (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA1RST\fP   \fBRCC_AHB1RSTR_DMA1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA2RST_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA2RST_Msk\fP   (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_DMA2RST\fP   \fBRCC_AHB1RSTR_DMA2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_ETHMACRST_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_ETHMACRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_ETHMACRST\fP   \fBRCC_AHB1RSTR_ETHMACRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_OTGHRST_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_OTGHRST_Msk\fP   (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1RSTR_OTGHRST\fP   \fBRCC_AHB1RSTR_OTGHRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_DCMIRST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_DCMIRST_Msk\fP   (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_DCMIRST\fP   \fBRCC_AHB2RSTR_DCMIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_RNGRST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_RNGRST_Msk\fP   (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_RNGRST\fP   \fBRCC_AHB2RSTR_RNGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_OTGFSRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_OTGFSRST_Msk\fP   (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2RSTR_OTGFSRST\fP   \fBRCC_AHB2RSTR_OTGFSRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB3RSTR_FSMCRST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3RSTR_FSMCRST_Msk\fP   (0x1UL << RCC_AHB3RSTR_FSMCRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3RSTR_FSMCRST\fP   \fBRCC_AHB3RSTR_FSMCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM2RST\fP   \fBRCC_APB1RSTR_TIM2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM3RST\fP   \fBRCC_APB1RSTR_TIM3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM4RST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM4RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM4RST\fP   \fBRCC_APB1RSTR_TIM4RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM5RST_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM5RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM5RST\fP   \fBRCC_APB1RSTR_TIM5RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM6RST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM6RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM6RST\fP   \fBRCC_APB1RSTR_TIM6RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM7RST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM7RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM7RST\fP   \fBRCC_APB1RSTR_TIM7RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM12RST_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM12RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM12RST\fP   \fBRCC_APB1RSTR_TIM12RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM13RST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM13RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM13RST\fP   \fBRCC_APB1RSTR_TIM13RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM14RST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM14RST_Msk\fP   (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_TIM14RST\fP   \fBRCC_APB1RSTR_TIM14RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST_Msk\fP   (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_WWDGRST\fP   \fBRCC_APB1RSTR_WWDGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI2RST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI2RST\fP   \fBRCC_APB1RSTR_SPI2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI3RST_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI3RST_Msk\fP   (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_SPI3RST\fP   \fBRCC_APB1RSTR_SPI3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_USART2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART2RST\fP   \fBRCC_APB1RSTR_USART2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART3RST_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART3RST_Msk\fP   (0x1UL << RCC_APB1RSTR_USART3RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_USART3RST\fP   \fBRCC_APB1RSTR_USART3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART4RST_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART4RST_Msk\fP   (0x1UL << RCC_APB1RSTR_UART4RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART4RST\fP   \fBRCC_APB1RSTR_UART4RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART5RST_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART5RST_Msk\fP   (0x1UL << RCC_APB1RSTR_UART5RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_UART5RST\fP   \fBRCC_APB1RSTR_UART5RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST_Msk\fP   (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C1RST\fP   \fBRCC_APB1RSTR_I2C1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C2RST_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C2RST\fP   \fBRCC_APB1RSTR_I2C2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C3RST_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C3RST_Msk\fP   (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_I2C3RST\fP   \fBRCC_APB1RSTR_I2C3RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST_Msk\fP   (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN1RST\fP   \fBRCC_APB1RSTR_CAN1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN2RST_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN2RST_Msk\fP   (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_CAN2RST\fP   \fBRCC_APB1RSTR_CAN2RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST_Msk\fP   (0x1UL << RCC_APB1RSTR_PWRRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_PWRRST\fP   \fBRCC_APB1RSTR_PWRRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_DACRST_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_DACRST_Msk\fP   (0x1UL << RCC_APB1RSTR_DACRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1RSTR_DACRST\fP   \fBRCC_APB1RSTR_DACRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM1RST\fP   \fBRCC_APB2RSTR_TIM1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM8RST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM8RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM8RST\fP   \fBRCC_APB2RSTR_TIM8RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST_Msk\fP   (0x1UL << RCC_APB2RSTR_USART1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART1RST\fP   \fBRCC_APB2RSTR_USART1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART6RST_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART6RST_Msk\fP   (0x1UL << RCC_APB2RSTR_USART6RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_USART6RST\fP   \fBRCC_APB2RSTR_USART6RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADCRST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADCRST_Msk\fP   (0x1UL << RCC_APB2RSTR_ADCRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_ADCRST\fP   \fBRCC_APB2RSTR_ADCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SDIORST_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SDIORST_Msk\fP   (0x1UL << RCC_APB2RSTR_SDIORST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SDIORST\fP   \fBRCC_APB2RSTR_SDIORST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST_Msk\fP   (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1RST\fP   \fBRCC_APB2RSTR_SPI1RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SYSCFGRST_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SYSCFGRST_Msk\fP   (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SYSCFGRST\fP   \fBRCC_APB2RSTR_SYSCFGRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM9RST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM9RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM9RST\fP   \fBRCC_APB2RSTR_TIM9RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM10RST_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM10RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM10RST\fP   \fBRCC_APB2RSTR_TIM10RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM11RST_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM11RST_Msk\fP   (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_TIM11RST\fP   \fBRCC_APB2RSTR_TIM11RST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2RSTR_SPI1\fP   RCC_APB2RSTR_SPI1RST"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOAEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOAEN\fP   \fBRCC_AHB1ENR_GPIOAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOBEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOBEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOBEN\fP   \fBRCC_AHB1ENR_GPIOBEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOCEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOCEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOCEN\fP   \fBRCC_AHB1ENR_GPIOCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIODEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIODEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIODEN\fP   \fBRCC_AHB1ENR_GPIODEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOEEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOEEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOEEN\fP   \fBRCC_AHB1ENR_GPIOEEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOFEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOFEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOFEN\fP   \fBRCC_AHB1ENR_GPIOFEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOGEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOGEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOGEN\fP   \fBRCC_AHB1ENR_GPIOGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOHEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOHEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOHEN\fP   \fBRCC_AHB1ENR_GPIOHEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOIEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOIEN_Msk\fP   (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_GPIOIEN\fP   \fBRCC_AHB1ENR_GPIOIEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CRCEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CRCEN_Msk\fP   (0x1UL << RCC_AHB1ENR_CRCEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CRCEN\fP   \fBRCC_AHB1ENR_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_BKPSRAMEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_BKPSRAMEN_Msk\fP   (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_BKPSRAMEN\fP   \fBRCC_AHB1ENR_BKPSRAMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CCMDATARAMEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CCMDATARAMEN_Msk\fP   (0x1UL << RCC_AHB1ENR_CCMDATARAMEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_CCMDATARAMEN\fP   \fBRCC_AHB1ENR_CCMDATARAMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA1EN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA1EN_Msk\fP   (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA1EN\fP   \fBRCC_AHB1ENR_DMA1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA2EN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA2EN_Msk\fP   (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_DMA2EN\fP   \fBRCC_AHB1ENR_DMA2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACEN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACEN_Msk\fP   (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACEN\fP   \fBRCC_AHB1ENR_ETHMACEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACTXEN_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACTXEN_Msk\fP   (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACTXEN\fP   \fBRCC_AHB1ENR_ETHMACTXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACRXEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACRXEN_Msk\fP   (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACRXEN\fP   \fBRCC_AHB1ENR_ETHMACRXEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACPTPEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACPTPEN_Msk\fP   (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_ETHMACPTPEN\fP   \fBRCC_AHB1ENR_ETHMACPTPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSEN_Msk\fP   (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSEN\fP   \fBRCC_AHB1ENR_OTGHSEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSULPIEN_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSULPIEN_Msk\fP   (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1ENR_OTGHSULPIEN\fP   \fBRCC_AHB1ENR_OTGHSULPIEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_DCMIEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_DCMIEN_Msk\fP   (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_DCMIEN\fP   \fBRCC_AHB2ENR_DCMIEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_RNGEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_RNGEN_Msk\fP   (0x1UL << RCC_AHB2ENR_RNGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_RNGEN\fP   \fBRCC_AHB2ENR_RNGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_OTGFSEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_OTGFSEN_Msk\fP   (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2ENR_OTGFSEN\fP   \fBRCC_AHB2ENR_OTGFSEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB3_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB3ENR_FSMCEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3ENR_FSMCEN_Msk\fP   (0x1UL << RCC_AHB3ENR_FSMCEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3ENR_FSMCEN\fP   \fBRCC_AHB3ENR_FSMCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM2EN\fP   \fBRCC_APB1ENR_TIM2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM3EN\fP   \fBRCC_APB1ENR_TIM3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM4EN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM4EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM4EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM4EN\fP   \fBRCC_APB1ENR_TIM4EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM5EN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM5EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM5EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM5EN\fP   \fBRCC_APB1ENR_TIM5EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM6EN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM6EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM6EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM6EN\fP   \fBRCC_APB1ENR_TIM6EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM7EN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM7EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM7EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM7EN\fP   \fBRCC_APB1ENR_TIM7EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM12EN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM12EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM12EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM12EN\fP   \fBRCC_APB1ENR_TIM12EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM13EN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM13EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM13EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM13EN\fP   \fBRCC_APB1ENR_TIM13EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM14EN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM14EN_Msk\fP   (0x1UL << RCC_APB1ENR_TIM14EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_TIM14EN\fP   \fBRCC_APB1ENR_TIM14EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN_Msk\fP   (0x1UL << RCC_APB1ENR_WWDGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_WWDGEN\fP   \fBRCC_APB1ENR_WWDGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI2EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI2EN_Msk\fP   (0x1UL << RCC_APB1ENR_SPI2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI2EN\fP   \fBRCC_APB1ENR_SPI2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI3EN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI3EN_Msk\fP   (0x1UL << RCC_APB1ENR_SPI3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_SPI3EN\fP   \fBRCC_APB1ENR_SPI3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN_Msk\fP   (0x1UL << RCC_APB1ENR_USART2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART2EN\fP   \fBRCC_APB1ENR_USART2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART3EN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART3EN_Msk\fP   (0x1UL << RCC_APB1ENR_USART3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_USART3EN\fP   \fBRCC_APB1ENR_USART3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART4EN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART4EN_Msk\fP   (0x1UL << RCC_APB1ENR_UART4EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART4EN\fP   \fBRCC_APB1ENR_UART4EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART5EN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART5EN_Msk\fP   (0x1UL << RCC_APB1ENR_UART5EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_UART5EN\fP   \fBRCC_APB1ENR_UART5EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN_Msk\fP   (0x1UL << RCC_APB1ENR_I2C1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C1EN\fP   \fBRCC_APB1ENR_I2C1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C2EN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C2EN_Msk\fP   (0x1UL << RCC_APB1ENR_I2C2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C2EN\fP   \fBRCC_APB1ENR_I2C2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C3EN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C3EN_Msk\fP   (0x1UL << RCC_APB1ENR_I2C3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_I2C3EN\fP   \fBRCC_APB1ENR_I2C3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN_Msk\fP   (0x1UL << RCC_APB1ENR_CAN1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN1EN\fP   \fBRCC_APB1ENR_CAN1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN2EN_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN2EN_Msk\fP   (0x1UL << RCC_APB1ENR_CAN2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_CAN2EN\fP   \fBRCC_APB1ENR_CAN2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN_Msk\fP   (0x1UL << RCC_APB1ENR_PWREN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_PWREN\fP   \fBRCC_APB1ENR_PWREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_DACEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_DACEN_Msk\fP   (0x1UL << RCC_APB1ENR_DACEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1ENR_DACEN\fP   \fBRCC_APB1ENR_DACEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM1EN\fP   \fBRCC_APB2ENR_TIM1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM8EN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM8EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM8EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM8EN\fP   \fBRCC_APB2ENR_TIM8EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN_Msk\fP   (0x1UL << RCC_APB2ENR_USART1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART1EN\fP   \fBRCC_APB2ENR_USART1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART6EN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART6EN_Msk\fP   (0x1UL << RCC_APB2ENR_USART6EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_USART6EN\fP   \fBRCC_APB2ENR_USART6EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN_Msk\fP   (0x1UL << RCC_APB2ENR_ADC1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC1EN\fP   \fBRCC_APB2ENR_ADC1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN_Msk\fP   (0x1UL << RCC_APB2ENR_ADC2EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC2EN\fP   \fBRCC_APB2ENR_ADC2EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC3EN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC3EN_Msk\fP   (0x1UL << RCC_APB2ENR_ADC3EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_ADC3EN\fP   \fBRCC_APB2ENR_ADC3EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SDIOEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SDIOEN_Msk\fP   (0x1UL << RCC_APB2ENR_SDIOEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SDIOEN\fP   \fBRCC_APB2ENR_SDIOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN_Msk\fP   (0x1UL << RCC_APB2ENR_SPI1EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SPI1EN\fP   \fBRCC_APB2ENR_SPI1EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SYSCFGEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SYSCFGEN_Msk\fP   (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_SYSCFGEN\fP   \fBRCC_APB2ENR_SYSCFGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM9EN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM9EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM9EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM9EN\fP   \fBRCC_APB2ENR_TIM9EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM10EN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM10EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM10EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM10EN\fP   \fBRCC_APB2ENR_TIM10EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM11EN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM11EN_Msk\fP   (0x1UL << RCC_APB2ENR_TIM11EN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2ENR_TIM11EN\fP   \fBRCC_APB2ENR_TIM11EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOALPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOALPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOALPEN\fP   \fBRCC_AHB1LPENR_GPIOALPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOBLPEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOBLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOBLPEN\fP   \fBRCC_AHB1LPENR_GPIOBLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOCLPEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOCLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOCLPEN\fP   \fBRCC_AHB1LPENR_GPIOCLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIODLPEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIODLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIODLPEN\fP   \fBRCC_AHB1LPENR_GPIODLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOELPEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOELPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOELPEN\fP   \fBRCC_AHB1LPENR_GPIOELPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOFLPEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOFLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOFLPEN\fP   \fBRCC_AHB1LPENR_GPIOFLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOGLPEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOGLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOGLPEN\fP   \fBRCC_AHB1LPENR_GPIOGLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOHLPEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOHLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOHLPEN\fP   \fBRCC_AHB1LPENR_GPIOHLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOILPEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOILPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_GPIOILPEN\fP   \fBRCC_AHB1LPENR_GPIOILPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_CRCLPEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_CRCLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_CRCLPEN\fP   \fBRCC_AHB1LPENR_CRCLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_FLITFLPEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_FLITFLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_FLITFLPEN\fP   \fBRCC_AHB1LPENR_FLITFLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM1LPEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM1LPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM1LPEN\fP   \fBRCC_AHB1LPENR_SRAM1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM2LPEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM2LPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_SRAM2LPEN\fP   \fBRCC_AHB1LPENR_SRAM2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_BKPSRAMLPEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_BKPSRAMLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_BKPSRAMLPEN\fP   \fBRCC_AHB1LPENR_BKPSRAMLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA1LPEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA1LPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA1LPEN\fP   \fBRCC_AHB1LPENR_DMA1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA2LPEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA2LPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_DMA2LPEN\fP   \fBRCC_AHB1LPENR_DMA2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACLPEN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACLPEN\fP   \fBRCC_AHB1LPENR_ETHMACLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACTXLPEN_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACTXLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACTXLPEN\fP   \fBRCC_AHB1LPENR_ETHMACTXLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACRXLPEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACRXLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACRXLPEN\fP   \fBRCC_AHB1LPENR_ETHMACRXLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACPTPLPEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACPTPLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_ETHMACPTPLPEN\fP   \fBRCC_AHB1LPENR_ETHMACPTPLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSLPEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSLPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSLPEN\fP   \fBRCC_AHB1LPENR_OTGHSLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSULPILPEN_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSULPILPEN_Msk\fP   (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB1LPENR_OTGHSULPILPEN\fP   \fBRCC_AHB1LPENR_OTGHSULPILPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_DCMILPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_DCMILPEN_Msk\fP   (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_DCMILPEN\fP   \fBRCC_AHB2LPENR_DCMILPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_RNGLPEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_RNGLPEN_Msk\fP   (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_RNGLPEN\fP   \fBRCC_AHB2LPENR_RNGLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_OTGFSLPEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_OTGFSLPEN_Msk\fP   (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB2LPENR_OTGFSLPEN\fP   \fBRCC_AHB2LPENR_OTGFSLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_AHB3LPENR_FSMCLPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3LPENR_FSMCLPEN_Msk\fP   (0x1UL << RCC_AHB3LPENR_FSMCLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_AHB3LPENR_FSMCLPEN\fP   \fBRCC_AHB3LPENR_FSMCLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM2LPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM2LPEN\fP   \fBRCC_APB1LPENR_TIM2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM3LPEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM3LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM3LPEN\fP   \fBRCC_APB1LPENR_TIM3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM4LPEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM4LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM4LPEN\fP   \fBRCC_APB1LPENR_TIM4LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM5LPEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM5LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM5LPEN\fP   \fBRCC_APB1LPENR_TIM5LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM6LPEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM6LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM6LPEN\fP   \fBRCC_APB1LPENR_TIM6LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM7LPEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM7LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM7LPEN\fP   \fBRCC_APB1LPENR_TIM7LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM12LPEN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM12LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM12LPEN\fP   \fBRCC_APB1LPENR_TIM12LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM13LPEN_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM13LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM13LPEN\fP   \fBRCC_APB1LPENR_TIM13LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM14LPEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM14LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_TIM14LPEN\fP   \fBRCC_APB1LPENR_TIM14LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_WWDGLPEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_WWDGLPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_WWDGLPEN\fP   \fBRCC_APB1LPENR_WWDGLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI2LPEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI2LPEN\fP   \fBRCC_APB1LPENR_SPI2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI3LPEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI3LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_SPI3LPEN\fP   \fBRCC_APB1LPENR_SPI3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART2LPEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART2LPEN\fP   \fBRCC_APB1LPENR_USART2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART3LPEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART3LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_USART3LPEN\fP   \fBRCC_APB1LPENR_USART3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART4LPEN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART4LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART4LPEN\fP   \fBRCC_APB1LPENR_UART4LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART5LPEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART5LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_UART5LPEN\fP   \fBRCC_APB1LPENR_UART5LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C1LPEN_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C1LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C1LPEN\fP   \fBRCC_APB1LPENR_I2C1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C2LPEN_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C2LPEN\fP   \fBRCC_APB1LPENR_I2C2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C3LPEN_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C3LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_I2C3LPEN\fP   \fBRCC_APB1LPENR_I2C3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN1LPEN_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN1LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN1LPEN\fP   \fBRCC_APB1LPENR_CAN1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN2LPEN_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN2LPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_CAN2LPEN\fP   \fBRCC_APB1LPENR_CAN2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_PWRLPEN_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_PWRLPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_PWRLPEN\fP   \fBRCC_APB1LPENR_PWRLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_DACLPEN_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_DACLPEN_Msk\fP   (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB1LPENR_DACLPEN\fP   \fBRCC_APB1LPENR_DACLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM1LPEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM1LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM1LPEN\fP   \fBRCC_APB2LPENR_TIM1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM8LPEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM8LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM8LPEN\fP   \fBRCC_APB2LPENR_TIM8LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART1LPEN_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART1LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART1LPEN\fP   \fBRCC_APB2LPENR_USART1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART6LPEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART6LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_USART6LPEN\fP   \fBRCC_APB2LPENR_USART6LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC1LPEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC1LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC1LPEN\fP   \fBRCC_APB2LPENR_ADC1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC2LPEN_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC2LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC2LPEN\fP   \fBRCC_APB2LPENR_ADC2LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC3LPEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC3LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_ADC3LPEN\fP   \fBRCC_APB2LPENR_ADC3LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SDIOLPEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SDIOLPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SDIOLPEN\fP   \fBRCC_APB2LPENR_SDIOLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SPI1LPEN_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SPI1LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SPI1LPEN\fP   \fBRCC_APB2LPENR_SPI1LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SYSCFGLPEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SYSCFGLPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_SYSCFGLPEN\fP   \fBRCC_APB2LPENR_SYSCFGLPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM9LPEN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM9LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM9LPEN\fP   \fBRCC_APB2LPENR_TIM9LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM10LPEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM10LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM10LPEN\fP   \fBRCC_APB2LPENR_TIM10LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM11LPEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM11LPEN_Msk\fP   (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_APB2LPENR_TIM11LPEN\fP   \fBRCC_APB2LPENR_TIM11LPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON_Msk\fP   (0x1UL << RCC_BDCR_LSEON_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEON\fP   \fBRCC_BDCR_LSEON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY_Msk\fP   (0x1UL << RCC_BDCR_LSERDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSERDY\fP   \fBRCC_BDCR_LSERDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP_Msk\fP   (0x1UL << RCC_BDCR_LSEBYP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_LSEBYP\fP   \fBRCC_BDCR_LSEBYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_Msk\fP   (0x3UL << RCC_BDCR_RTCSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL\fP   \fBRCC_BDCR_RTCSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_0\fP   (0x1UL << RCC_BDCR_RTCSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCSEL_1\fP   (0x2UL << RCC_BDCR_RTCSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN_Msk\fP   (0x1UL << RCC_BDCR_RTCEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_RTCEN\fP   \fBRCC_BDCR_RTCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST_Msk\fP   (0x1UL << RCC_BDCR_BDRST_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_BDCR_BDRST\fP   \fBRCC_BDCR_BDRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION_Msk\fP   (0x1UL << RCC_CSR_LSION_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSION\fP   \fBRCC_CSR_LSION_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY_Msk\fP   (0x1UL << RCC_CSR_LSIRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LSIRDY\fP   \fBRCC_CSR_LSIRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF_Msk\fP   (0x1UL << RCC_CSR_RMVF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_RMVF\fP   \fBRCC_CSR_RMVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_BORRSTF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_BORRSTF_Msk\fP   (0x1UL << RCC_CSR_BORRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_BORRSTF\fP   \fBRCC_CSR_BORRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF_Msk\fP   (0x1UL << RCC_CSR_PINRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PINRSTF\fP   \fBRCC_CSR_PINRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF_Msk\fP   (0x1UL << RCC_CSR_PORRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PORRSTF\fP   \fBRCC_CSR_PORRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF_Msk\fP   (0x1UL << RCC_CSR_SFTRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_SFTRSTF\fP   \fBRCC_CSR_SFTRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF_Msk\fP   (0x1UL << RCC_CSR_IWDGRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_IWDGRSTF\fP   \fBRCC_CSR_IWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF_Msk\fP   (0x1UL << RCC_CSR_WWDGRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WWDGRSTF\fP   \fBRCC_CSR_WWDGRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF_Msk\fP   (0x1UL << RCC_CSR_LPWRRSTF_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_CSR_LPWRRSTF\fP   \fBRCC_CSR_LPWRRSTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_CSR_PADRSTF\fP   RCC_CSR_PINRSTF"
.br
.ti -1c
.RI "#define \fBRCC_CSR_WDGRSTF\fP   RCC_CSR_IWDGRSTF"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_MODPER_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_MODPER_Msk\fP   (0x1FFFUL << RCC_SSCGR_MODPER_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_MODPER\fP   \fBRCC_SSCGR_MODPER_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_INCSTEP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_INCSTEP_Msk\fP   (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_INCSTEP\fP   \fBRCC_SSCGR_INCSTEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SPREADSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SPREADSEL_Msk\fP   (0x1UL << RCC_SSCGR_SPREADSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SPREADSEL\fP   \fBRCC_SSCGR_SPREADSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SSCGEN_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SSCGEN_Msk\fP   (0x1UL << RCC_SSCGR_SSCGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_SSCGR_SSCGEN\fP   \fBRCC_SSCGR_SSCGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_Msk\fP   (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN\fP   \fBRCC_PLLI2SCFGR_PLLI2SN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_0\fP   (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_1\fP   (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_2\fP   (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_3\fP   (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_4\fP   (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_5\fP   (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_6\fP   (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_7\fP   (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SN_8\fP   (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_Msk\fP   (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR\fP   \fBRCC_PLLI2SCFGR_PLLI2SR_Msk\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_0\fP   (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_1\fP   (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
.br
.ti -1c
.RI "#define \fBRCC_PLLI2SCFGR_PLLI2SR_2\fP   (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_CR_RNGEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRNG_CR_RNGEN_Msk\fP   (0x1UL << RNG_CR_RNGEN_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_CR_RNGEN\fP   \fBRNG_CR_RNGEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_CR_IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRNG_CR_IE_Msk\fP   (0x1UL << RNG_CR_IE_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_CR_IE\fP   \fBRNG_CR_IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_DRDY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_DRDY_Msk\fP   (0x1UL << RNG_SR_DRDY_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_DRDY\fP   \fBRNG_SR_DRDY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_CECS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_CECS_Msk\fP   (0x1UL << RNG_SR_CECS_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_CECS\fP   \fBRNG_SR_CECS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_SECS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_SECS_Msk\fP   (0x1UL << RNG_SR_SECS_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_SECS\fP   \fBRNG_SR_SECS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_CEIS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_CEIS_Msk\fP   (0x1UL << RNG_SR_CEIS_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_CEIS\fP   \fBRNG_SR_CEIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRNG_SR_SEIS_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRNG_SR_SEIS_Msk\fP   (0x1UL << RNG_SR_SEIS_Pos)"
.br
.ti -1c
.RI "#define \fBRNG_SR_SEIS\fP   \fBRNG_SR_SEIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAMPER2_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRTC_AF2_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM_Msk\fP   (0x1UL << RTC_TR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_PM\fP   \fBRTC_TR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_Msk\fP   (0x3UL << RTC_TR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT\fP   \fBRTC_TR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_0\fP   (0x1UL << RTC_TR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HT_1\fP   (0x2UL << RTC_TR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_Msk\fP   (0xFUL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU\fP   \fBRTC_TR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_0\fP   (0x1UL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_1\fP   (0x2UL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_2\fP   (0x4UL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_HU_3\fP   (0x8UL << RTC_TR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_Msk\fP   (0x7UL << RTC_TR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT\fP   \fBRTC_TR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_0\fP   (0x1UL << RTC_TR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_1\fP   (0x2UL << RTC_TR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNT_2\fP   (0x4UL << RTC_TR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_Msk\fP   (0xFUL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU\fP   \fBRTC_TR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_0\fP   (0x1UL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_1\fP   (0x2UL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_2\fP   (0x4UL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_MNU_3\fP   (0x8UL << RTC_TR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_Msk\fP   (0x7UL << RTC_TR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST\fP   \fBRTC_TR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_0\fP   (0x1UL << RTC_TR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_1\fP   (0x2UL << RTC_TR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_ST_2\fP   (0x4UL << RTC_TR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_Msk\fP   (0xFUL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU\fP   \fBRTC_TR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_0\fP   (0x1UL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_1\fP   (0x2UL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_2\fP   (0x4UL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TR_SU_3\fP   (0x8UL << RTC_TR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_Msk\fP   (0xFUL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT\fP   \fBRTC_DR_YT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_0\fP   (0x1UL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_1\fP   (0x2UL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_2\fP   (0x4UL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YT_3\fP   (0x8UL << RTC_DR_YT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_Msk\fP   (0xFUL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU\fP   \fBRTC_DR_YU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_0\fP   (0x1UL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_1\fP   (0x2UL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_2\fP   (0x4UL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_YU_3\fP   (0x8UL << RTC_DR_YU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_Msk\fP   (0x7UL << RTC_DR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU\fP   \fBRTC_DR_WDU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_0\fP   (0x1UL << RTC_DR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_1\fP   (0x2UL << RTC_DR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_WDU_2\fP   (0x4UL << RTC_DR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT_Msk\fP   (0x1UL << RTC_DR_MT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MT\fP   \fBRTC_DR_MT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_Msk\fP   (0xFUL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU\fP   \fBRTC_DR_MU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_0\fP   (0x1UL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_1\fP   (0x2UL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_2\fP   (0x4UL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_MU_3\fP   (0x8UL << RTC_DR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_Msk\fP   (0x3UL << RTC_DR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT\fP   \fBRTC_DR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_0\fP   (0x1UL << RTC_DR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DT_1\fP   (0x2UL << RTC_DR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_Msk\fP   (0xFUL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU\fP   \fBRTC_DR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_0\fP   (0x1UL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_1\fP   (0x2UL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_2\fP   (0x4UL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_DR_DU_3\fP   (0x8UL << RTC_DR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE_Msk\fP   (0x1UL << RTC_CR_COE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COE\fP   \fBRTC_CR_COE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_Msk\fP   (0x3UL << RTC_CR_OSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL\fP   \fBRTC_CR_OSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_0\fP   (0x1UL << RTC_CR_OSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_OSEL_1\fP   (0x2UL << RTC_CR_OSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL_Msk\fP   (0x1UL << RTC_CR_POL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_POL\fP   \fBRTC_CR_POL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL_Msk\fP   (0x1UL << RTC_CR_COSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_COSEL\fP   \fBRTC_CR_COSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP_Msk\fP   (0x1UL << RTC_CR_BKP_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BKP\fP   \fBRTC_CR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H_Msk\fP   (0x1UL << RTC_CR_SUB1H_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_SUB1H\fP   \fBRTC_CR_SUB1H_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H_Msk\fP   (0x1UL << RTC_CR_ADD1H_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ADD1H\fP   \fBRTC_CR_ADD1H_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE_Msk\fP   (0x1UL << RTC_CR_TSIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSIE\fP   \fBRTC_CR_TSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE_Msk\fP   (0x1UL << RTC_CR_WUTIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTIE\fP   \fBRTC_CR_WUTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE_Msk\fP   (0x1UL << RTC_CR_ALRBIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBIE\fP   \fBRTC_CR_ALRBIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE_Msk\fP   (0x1UL << RTC_CR_ALRAIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAIE\fP   \fBRTC_CR_ALRAIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE_Msk\fP   (0x1UL << RTC_CR_TSE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSE\fP   \fBRTC_CR_TSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE_Msk\fP   (0x1UL << RTC_CR_WUTE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUTE\fP   \fBRTC_CR_WUTE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE_Msk\fP   (0x1UL << RTC_CR_ALRBE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRBE\fP   \fBRTC_CR_ALRBE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE_Msk\fP   (0x1UL << RTC_CR_ALRAE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_ALRAE\fP   \fBRTC_CR_ALRAE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_DCE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_DCE_Msk\fP   (0x1UL << RTC_CR_DCE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_DCE\fP   \fBRTC_CR_DCE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT_Msk\fP   (0x1UL << RTC_CR_FMT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_FMT\fP   \fBRTC_CR_FMT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD_Msk\fP   (0x1UL << RTC_CR_BYPSHAD_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BYPSHAD\fP   \fBRTC_CR_BYPSHAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON_Msk\fP   (0x1UL << RTC_CR_REFCKON_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_REFCKON\fP   \fBRTC_CR_REFCKON_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE_Msk\fP   (0x1UL << RTC_CR_TSEDGE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_TSEDGE\fP   \fBRTC_CR_TSEDGE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_Msk\fP   (0x7UL << RTC_CR_WUCKSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL\fP   \fBRTC_CR_WUCKSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_0\fP   (0x1UL << RTC_CR_WUCKSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_1\fP   (0x2UL << RTC_CR_WUCKSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_WUCKSEL_2\fP   (0x4UL << RTC_CR_WUCKSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CR_BCK\fP   RTC_CR_BKP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RECALPF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RECALPF_Msk\fP   (0x1UL << RTC_ISR_RECALPF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RECALPF\fP   \fBRTC_ISR_RECALPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP1F_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP1F_Msk\fP   (0x1UL << RTC_ISR_TAMP1F_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP1F\fP   \fBRTC_ISR_TAMP1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP2F_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP2F_Msk\fP   (0x1UL << RTC_ISR_TAMP2F_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TAMP2F\fP   \fBRTC_ISR_TAMP2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSOVF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSOVF_Msk\fP   (0x1UL << RTC_ISR_TSOVF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSOVF\fP   \fBRTC_ISR_TSOVF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSF_Msk\fP   (0x1UL << RTC_ISR_TSF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_TSF\fP   \fBRTC_ISR_TSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTF_Msk\fP   (0x1UL << RTC_ISR_WUTF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTF\fP   \fBRTC_ISR_WUTF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBF_Msk\fP   (0x1UL << RTC_ISR_ALRBF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBF\fP   \fBRTC_ISR_ALRBF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAF_Msk\fP   (0x1UL << RTC_ISR_ALRAF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAF\fP   \fBRTC_ISR_ALRAF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INIT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INIT_Msk\fP   (0x1UL << RTC_ISR_INIT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INIT\fP   \fBRTC_ISR_INIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITF_Msk\fP   (0x1UL << RTC_ISR_INITF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITF\fP   \fBRTC_ISR_INITF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RSF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RSF_Msk\fP   (0x1UL << RTC_ISR_RSF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_RSF\fP   \fBRTC_ISR_RSF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITS_Msk\fP   (0x1UL << RTC_ISR_INITS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_INITS\fP   \fBRTC_ISR_INITS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_SHPF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_SHPF_Msk\fP   (0x1UL << RTC_ISR_SHPF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_SHPF\fP   \fBRTC_ISR_SHPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTWF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTWF_Msk\fP   (0x1UL << RTC_ISR_WUTWF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_WUTWF\fP   \fBRTC_ISR_WUTWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBWF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBWF_Msk\fP   (0x1UL << RTC_ISR_ALRBWF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRBWF\fP   \fBRTC_ISR_ALRBWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAWF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAWF_Msk\fP   (0x1UL << RTC_ISR_ALRAWF_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ISR_ALRAWF\fP   \fBRTC_ISR_ALRAWF_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A_Msk\fP   (0x7FUL << RTC_PRER_PREDIV_A_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_A\fP   \fBRTC_PRER_PREDIV_A_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S_Msk\fP   (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_PRER_PREDIV_S\fP   \fBRTC_PRER_PREDIV_S_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT_Msk\fP   (0xFFFFUL << RTC_WUTR_WUT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_WUTR_WUT\fP   \fBRTC_WUTR_WUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DCS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DCS_Msk\fP   (0x1UL << RTC_CALIBR_DCS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DCS\fP   \fBRTC_CALIBR_DCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DC_Msk\fP   (0x1FUL << RTC_CALIBR_DC_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALIBR_DC\fP   \fBRTC_CALIBR_DC_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4_Msk\fP   (0x1UL << RTC_ALRMAR_MSK4_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK4\fP   \fBRTC_ALRMAR_MSK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL_Msk\fP   (0x1UL << RTC_ALRMAR_WDSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_WDSEL\fP   \fBRTC_ALRMAR_WDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_Msk\fP   (0x3UL << RTC_ALRMAR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT\fP   \fBRTC_ALRMAR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_0\fP   (0x1UL << RTC_ALRMAR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DT_1\fP   (0x2UL << RTC_ALRMAR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_Msk\fP   (0xFUL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU\fP   \fBRTC_ALRMAR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_0\fP   (0x1UL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_1\fP   (0x2UL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_2\fP   (0x4UL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_DU_3\fP   (0x8UL << RTC_ALRMAR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3_Msk\fP   (0x1UL << RTC_ALRMAR_MSK3_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK3\fP   \fBRTC_ALRMAR_MSK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM_Msk\fP   (0x1UL << RTC_ALRMAR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_PM\fP   \fBRTC_ALRMAR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_Msk\fP   (0x3UL << RTC_ALRMAR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT\fP   \fBRTC_ALRMAR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_0\fP   (0x1UL << RTC_ALRMAR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HT_1\fP   (0x2UL << RTC_ALRMAR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_Msk\fP   (0xFUL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU\fP   \fBRTC_ALRMAR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_0\fP   (0x1UL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_1\fP   (0x2UL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_2\fP   (0x4UL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_HU_3\fP   (0x8UL << RTC_ALRMAR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2_Msk\fP   (0x1UL << RTC_ALRMAR_MSK2_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK2\fP   \fBRTC_ALRMAR_MSK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_Msk\fP   (0x7UL << RTC_ALRMAR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT\fP   \fBRTC_ALRMAR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_0\fP   (0x1UL << RTC_ALRMAR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_1\fP   (0x2UL << RTC_ALRMAR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNT_2\fP   (0x4UL << RTC_ALRMAR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_Msk\fP   (0xFUL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU\fP   \fBRTC_ALRMAR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_0\fP   (0x1UL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_1\fP   (0x2UL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_2\fP   (0x4UL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MNU_3\fP   (0x8UL << RTC_ALRMAR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1_Msk\fP   (0x1UL << RTC_ALRMAR_MSK1_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_MSK1\fP   \fBRTC_ALRMAR_MSK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_Msk\fP   (0x7UL << RTC_ALRMAR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST\fP   \fBRTC_ALRMAR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_0\fP   (0x1UL << RTC_ALRMAR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_1\fP   (0x2UL << RTC_ALRMAR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_ST_2\fP   (0x4UL << RTC_ALRMAR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_Msk\fP   (0xFUL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU\fP   \fBRTC_ALRMAR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_0\fP   (0x1UL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_1\fP   (0x2UL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_2\fP   (0x4UL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMAR_SU_3\fP   (0x8UL << RTC_ALRMAR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4_Msk\fP   (0x1UL << RTC_ALRMBR_MSK4_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK4\fP   \fBRTC_ALRMBR_MSK4_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL_Msk\fP   (0x1UL << RTC_ALRMBR_WDSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_WDSEL\fP   \fBRTC_ALRMBR_WDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_Msk\fP   (0x3UL << RTC_ALRMBR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT\fP   \fBRTC_ALRMBR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_0\fP   (0x1UL << RTC_ALRMBR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DT_1\fP   (0x2UL << RTC_ALRMBR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_Msk\fP   (0xFUL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU\fP   \fBRTC_ALRMBR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_0\fP   (0x1UL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_1\fP   (0x2UL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_2\fP   (0x4UL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_DU_3\fP   (0x8UL << RTC_ALRMBR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3_Msk\fP   (0x1UL << RTC_ALRMBR_MSK3_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK3\fP   \fBRTC_ALRMBR_MSK3_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM_Msk\fP   (0x1UL << RTC_ALRMBR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_PM\fP   \fBRTC_ALRMBR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_Msk\fP   (0x3UL << RTC_ALRMBR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT\fP   \fBRTC_ALRMBR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_0\fP   (0x1UL << RTC_ALRMBR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HT_1\fP   (0x2UL << RTC_ALRMBR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_Msk\fP   (0xFUL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU\fP   \fBRTC_ALRMBR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_0\fP   (0x1UL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_1\fP   (0x2UL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_2\fP   (0x4UL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_HU_3\fP   (0x8UL << RTC_ALRMBR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2_Msk\fP   (0x1UL << RTC_ALRMBR_MSK2_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK2\fP   \fBRTC_ALRMBR_MSK2_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_Msk\fP   (0x7UL << RTC_ALRMBR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT\fP   \fBRTC_ALRMBR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_0\fP   (0x1UL << RTC_ALRMBR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_1\fP   (0x2UL << RTC_ALRMBR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNT_2\fP   (0x4UL << RTC_ALRMBR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_Msk\fP   (0xFUL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU\fP   \fBRTC_ALRMBR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_0\fP   (0x1UL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_1\fP   (0x2UL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_2\fP   (0x4UL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MNU_3\fP   (0x8UL << RTC_ALRMBR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1_Msk\fP   (0x1UL << RTC_ALRMBR_MSK1_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_MSK1\fP   \fBRTC_ALRMBR_MSK1_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_Msk\fP   (0x7UL << RTC_ALRMBR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST\fP   \fBRTC_ALRMBR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_0\fP   (0x1UL << RTC_ALRMBR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_1\fP   (0x2UL << RTC_ALRMBR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_ST_2\fP   (0x4UL << RTC_ALRMBR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_Msk\fP   (0xFUL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU\fP   \fBRTC_ALRMBR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_0\fP   (0x1UL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_1\fP   (0x2UL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_2\fP   (0x4UL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBR_SU_3\fP   (0x8UL << RTC_ALRMBR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY_Msk\fP   (0xFFUL << RTC_WPR_KEY_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_WPR_KEY\fP   \fBRTC_WPR_KEY_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS_Msk\fP   (0xFFFFUL << RTC_SSR_SS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_SSR_SS\fP   \fBRTC_SSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS_Msk\fP   (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_SUBFS\fP   \fBRTC_SHIFTR_SUBFS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S_Msk\fP   (0x1UL << RTC_SHIFTR_ADD1S_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_SHIFTR_ADD1S\fP   \fBRTC_SHIFTR_ADD1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM_Msk\fP   (0x1UL << RTC_TSTR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_PM\fP   \fBRTC_TSTR_PM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_Msk\fP   (0x3UL << RTC_TSTR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT\fP   \fBRTC_TSTR_HT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_0\fP   (0x1UL << RTC_TSTR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HT_1\fP   (0x2UL << RTC_TSTR_HT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_Msk\fP   (0xFUL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU\fP   \fBRTC_TSTR_HU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_0\fP   (0x1UL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_1\fP   (0x2UL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_2\fP   (0x4UL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_HU_3\fP   (0x8UL << RTC_TSTR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_Msk\fP   (0x7UL << RTC_TSTR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT\fP   \fBRTC_TSTR_MNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_0\fP   (0x1UL << RTC_TSTR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_1\fP   (0x2UL << RTC_TSTR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNT_2\fP   (0x4UL << RTC_TSTR_MNT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_Msk\fP   (0xFUL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU\fP   \fBRTC_TSTR_MNU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_0\fP   (0x1UL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_1\fP   (0x2UL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_2\fP   (0x4UL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_MNU_3\fP   (0x8UL << RTC_TSTR_MNU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_Msk\fP   (0x7UL << RTC_TSTR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST\fP   \fBRTC_TSTR_ST_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_0\fP   (0x1UL << RTC_TSTR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_1\fP   (0x2UL << RTC_TSTR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_ST_2\fP   (0x4UL << RTC_TSTR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_Msk\fP   (0xFUL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU\fP   \fBRTC_TSTR_SU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_0\fP   (0x1UL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_1\fP   (0x2UL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_2\fP   (0x4UL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSTR_SU_3\fP   (0x8UL << RTC_TSTR_SU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_Msk\fP   (0x7UL << RTC_TSDR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU\fP   \fBRTC_TSDR_WDU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_0\fP   (0x1UL << RTC_TSDR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_1\fP   (0x2UL << RTC_TSDR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_WDU_2\fP   (0x4UL << RTC_TSDR_WDU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT_Msk\fP   (0x1UL << RTC_TSDR_MT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MT\fP   \fBRTC_TSDR_MT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_Msk\fP   (0xFUL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU\fP   \fBRTC_TSDR_MU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_0\fP   (0x1UL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_1\fP   (0x2UL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_2\fP   (0x4UL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_MU_3\fP   (0x8UL << RTC_TSDR_MU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_Msk\fP   (0x3UL << RTC_TSDR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT\fP   \fBRTC_TSDR_DT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_0\fP   (0x1UL << RTC_TSDR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DT_1\fP   (0x2UL << RTC_TSDR_DT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_Msk\fP   (0xFUL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU\fP   \fBRTC_TSDR_DU_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_0\fP   (0x1UL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_1\fP   (0x2UL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_2\fP   (0x4UL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSDR_DU_3\fP   (0x8UL << RTC_TSDR_DU_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS_Msk\fP   (0xFFFFUL << RTC_TSSSR_SS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TSSSR_SS\fP   \fBRTC_TSSSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP_Msk\fP   (0x1UL << RTC_CALR_CALP_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALP\fP   \fBRTC_CALR_CALP_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8_Msk\fP   (0x1UL << RTC_CALR_CALW8_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW8\fP   \fBRTC_CALR_CALW8_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16_Msk\fP   (0x1UL << RTC_CALR_CALW16_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALW16\fP   \fBRTC_CALR_CALW16_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_Msk\fP   (0x1FFUL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM\fP   \fBRTC_CALR_CALM_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_0\fP   (0x001UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_1\fP   (0x002UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_2\fP   (0x004UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_3\fP   (0x008UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_4\fP   (0x010UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_5\fP   (0x020UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_6\fP   (0x040UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_7\fP   (0x080UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_CALR_CALM_8\fP   (0x100UL << RTC_CALR_CALM_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_ALARMOUTTYPE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_ALARMOUTTYPE_Msk\fP   (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_ALARMOUTTYPE\fP   \fBRTC_TAFCR_ALARMOUTTYPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TSINSEL_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TSINSEL_Msk\fP   (0x1UL << RTC_TAFCR_TSINSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TSINSEL\fP   \fBRTC_TAFCR_TSINSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1INSEL_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1INSEL_Msk\fP   (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1INSEL\fP   \fBRTC_TAFCR_TAMP1INSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPUDIS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPUDIS_Msk\fP   (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPUDIS\fP   \fBRTC_TAFCR_TAMPPUDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH_Msk\fP   (0x3UL << RTC_TAFCR_TAMPPRCH_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH\fP   \fBRTC_TAFCR_TAMPPRCH_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH_0\fP   (0x1UL << RTC_TAFCR_TAMPPRCH_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPPRCH_1\fP   (0x2UL << RTC_TAFCR_TAMPPRCH_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT_Msk\fP   (0x3UL << RTC_TAFCR_TAMPFLT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT\fP   \fBRTC_TAFCR_TAMPFLT_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT_0\fP   (0x1UL << RTC_TAFCR_TAMPFLT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFLT_1\fP   (0x2UL << RTC_TAFCR_TAMPFLT_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_Msk\fP   (0x7UL << RTC_TAFCR_TAMPFREQ_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ\fP   \fBRTC_TAFCR_TAMPFREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_0\fP   (0x1UL << RTC_TAFCR_TAMPFREQ_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_1\fP   (0x2UL << RTC_TAFCR_TAMPFREQ_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPFREQ_2\fP   (0x4UL << RTC_TAFCR_TAMPFREQ_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPTS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPTS_Msk\fP   (0x1UL << RTC_TAFCR_TAMPTS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPTS\fP   \fBRTC_TAFCR_TAMPTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2TRG_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2TRG_Msk\fP   (0x1UL << RTC_TAFCR_TAMP2TRG_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2TRG\fP   \fBRTC_TAFCR_TAMP2TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2E_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2E_Msk\fP   (0x1UL << RTC_TAFCR_TAMP2E_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP2E\fP   \fBRTC_TAFCR_TAMP2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPIE_Msk\fP   (0x1UL << RTC_TAFCR_TAMPIE_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPIE\fP   \fBRTC_TAFCR_TAMPIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1TRG_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1TRG_Msk\fP   (0x1UL << RTC_TAFCR_TAMP1TRG_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1TRG\fP   \fBRTC_TAFCR_TAMP1TRG_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1E_Msk\fP   (0x1UL << RTC_TAFCR_TAMP1E_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMP1E\fP   \fBRTC_TAFCR_TAMP1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAFCR_TAMPINSEL\fP   RTC_TAFCR_TAMP1INSEL"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_Msk\fP   (0xFUL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS\fP   \fBRTC_ALRMASSR_MASKSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_0\fP   (0x1UL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_1\fP   (0x2UL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_2\fP   (0x4UL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_MASKSS_3\fP   (0x8UL << RTC_ALRMASSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS_Msk\fP   (0x7FFFUL << RTC_ALRMASSR_SS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMASSR_SS\fP   \fBRTC_ALRMASSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_Msk\fP   (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS\fP   \fBRTC_ALRMBSSR_MASKSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_0\fP   (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_1\fP   (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_2\fP   (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_MASKSS_3\fP   (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS_Msk\fP   (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_ALRMBSSR_SS\fP   \fBRTC_ALRMBSSR_SS_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP0R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP0R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP0R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP0R\fP   \fBRTC_BKP0R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP1R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP1R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP1R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP1R\fP   \fBRTC_BKP1R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP2R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP2R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP2R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP2R\fP   \fBRTC_BKP2R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP3R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP3R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP3R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP3R\fP   \fBRTC_BKP3R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP4R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP4R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP4R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP4R\fP   \fBRTC_BKP4R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP5R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP5R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP5R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP5R\fP   \fBRTC_BKP5R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP6R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP6R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP6R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP6R\fP   \fBRTC_BKP6R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP7R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP7R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP7R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP7R\fP   \fBRTC_BKP7R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP8R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP8R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP8R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP8R\fP   \fBRTC_BKP8R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP9R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP9R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP9R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP9R\fP   \fBRTC_BKP9R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP10R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP10R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP10R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP10R\fP   \fBRTC_BKP10R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP11R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP11R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP11R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP11R\fP   \fBRTC_BKP11R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP12R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP12R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP12R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP12R\fP   \fBRTC_BKP12R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP13R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP13R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP13R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP13R\fP   \fBRTC_BKP13R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP14R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP14R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP14R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP14R\fP   \fBRTC_BKP14R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP15R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP15R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP15R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP15R\fP   \fBRTC_BKP15R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP16R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP16R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP16R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP16R\fP   \fBRTC_BKP16R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP17R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP17R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP17R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP17R\fP   \fBRTC_BKP17R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP18R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP18R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP18R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP18R\fP   \fBRTC_BKP18R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP19R_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBRTC_BKP19R_Msk\fP   (0xFFFFFFFFUL << RTC_BKP19R_Pos)"
.br
.ti -1c
.RI "#define \fBRTC_BKP19R\fP   \fBRTC_BKP19R_Msk\fP"
.br
.ti -1c
.RI "#define \fBRTC_BKP_NUMBER\fP   0x000000014U"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL_Msk\fP   (0x3UL << SDIO_POWER_PWRCTRL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL\fP   \fBSDIO_POWER_PWRCTRL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL_0\fP   (0x1UL << SDIO_POWER_PWRCTRL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_POWER_PWRCTRL_1\fP   (0x2UL << SDIO_POWER_PWRCTRL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKDIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKDIV_Msk\fP   (0xFFUL << SDIO_CLKCR_CLKDIV_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKDIV\fP   \fBSDIO_CLKCR_CLKDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKEN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKEN_Msk\fP   (0x1UL << SDIO_CLKCR_CLKEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_CLKEN\fP   \fBSDIO_CLKCR_CLKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_PWRSAV_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_PWRSAV_Msk\fP   (0x1UL << SDIO_CLKCR_PWRSAV_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_PWRSAV\fP   \fBSDIO_CLKCR_PWRSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_BYPASS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_BYPASS_Msk\fP   (0x1UL << SDIO_CLKCR_BYPASS_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_BYPASS\fP   \fBSDIO_CLKCR_BYPASS_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS_Msk\fP   (0x3UL << SDIO_CLKCR_WIDBUS_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS\fP   \fBSDIO_CLKCR_WIDBUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS_0\fP   (0x1UL << SDIO_CLKCR_WIDBUS_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_WIDBUS_1\fP   (0x2UL << SDIO_CLKCR_WIDBUS_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_NEGEDGE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_NEGEDGE_Msk\fP   (0x1UL << SDIO_CLKCR_NEGEDGE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_NEGEDGE\fP   \fBSDIO_CLKCR_NEGEDGE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_HWFC_EN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_HWFC_EN_Msk\fP   (0x1UL << SDIO_CLKCR_HWFC_EN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CLKCR_HWFC_EN\fP   \fBSDIO_CLKCR_HWFC_EN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ARG_CMDARG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_ARG_CMDARG_Msk\fP   (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ARG_CMDARG\fP   \fBSDIO_ARG_CMDARG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CMDINDEX_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CMDINDEX_Msk\fP   (0x3FUL << SDIO_CMD_CMDINDEX_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CMDINDEX\fP   \fBSDIO_CMD_CMDINDEX_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP_Msk\fP   (0x3UL << SDIO_CMD_WAITRESP_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP\fP   \fBSDIO_CMD_WAITRESP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP_0\fP   (0x1UL << SDIO_CMD_WAITRESP_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITRESP_1\fP   (0x2UL << SDIO_CMD_WAITRESP_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITINT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITINT_Msk\fP   (0x1UL << SDIO_CMD_WAITINT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITINT\fP   \fBSDIO_CMD_WAITINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITPEND_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITPEND_Msk\fP   (0x1UL << SDIO_CMD_WAITPEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_WAITPEND\fP   \fBSDIO_CMD_WAITPEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CPSMEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CPSMEN_Msk\fP   (0x1UL << SDIO_CMD_CPSMEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CPSMEN\fP   \fBSDIO_CMD_CPSMEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_SDIOSUSPEND_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_SDIOSUSPEND_Msk\fP   (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_SDIOSUSPEND\fP   \fBSDIO_CMD_SDIOSUSPEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_ENCMDCOMPL_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_ENCMDCOMPL_Msk\fP   (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_ENCMDCOMPL\fP   \fBSDIO_CMD_ENCMDCOMPL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_NIEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_NIEN_Msk\fP   (0x1UL << SDIO_CMD_NIEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_NIEN\fP   \fBSDIO_CMD_NIEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CEATACMD_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CEATACMD_Msk\fP   (0x1UL << SDIO_CMD_CEATACMD_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_CMD_CEATACMD\fP   \fBSDIO_CMD_CEATACMD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESPCMD_RESPCMD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESPCMD_RESPCMD_Msk\fP   (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESPCMD_RESPCMD\fP   \fBSDIO_RESPCMD_RESPCMD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP0_CARDSTATUS0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP0_CARDSTATUS0_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP0_CARDSTATUS0\fP   \fBSDIO_RESP0_CARDSTATUS0_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP1_CARDSTATUS1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP1_CARDSTATUS1_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP1_CARDSTATUS1\fP   \fBSDIO_RESP1_CARDSTATUS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP2_CARDSTATUS2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP2_CARDSTATUS2_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP2_CARDSTATUS2\fP   \fBSDIO_RESP2_CARDSTATUS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP3_CARDSTATUS3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP3_CARDSTATUS3_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP3_CARDSTATUS3\fP   \fBSDIO_RESP3_CARDSTATUS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_RESP4_CARDSTATUS4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP4_CARDSTATUS4_Msk\fP   (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_RESP4_CARDSTATUS4\fP   \fBSDIO_RESP4_CARDSTATUS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DTIMER_DATATIME_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_DTIMER_DATATIME_Msk\fP   (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DTIMER_DATATIME\fP   \fBSDIO_DTIMER_DATATIME_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DLEN_DATALENGTH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_DLEN_DATALENGTH_Msk\fP   (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DLEN_DATALENGTH\fP   \fBSDIO_DLEN_DATALENGTH_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTEN_Msk\fP   (0x1UL << SDIO_DCTRL_DTEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTEN\fP   \fBSDIO_DCTRL_DTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTDIR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTDIR_Msk\fP   (0x1UL << SDIO_DCTRL_DTDIR_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTDIR\fP   \fBSDIO_DCTRL_DTDIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTMODE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTMODE_Msk\fP   (0x1UL << SDIO_DCTRL_DTMODE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DTMODE\fP   \fBSDIO_DCTRL_DTMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DMAEN_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DMAEN_Msk\fP   (0x1UL << SDIO_DCTRL_DMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DMAEN\fP   \fBSDIO_DCTRL_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_Msk\fP   (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE\fP   \fBSDIO_DCTRL_DBLOCKSIZE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_0\fP   (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_1\fP   (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_2\fP   (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_DBLOCKSIZE_3\fP   (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTART_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTART_Msk\fP   (0x1UL << SDIO_DCTRL_RWSTART_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTART\fP   \fBSDIO_DCTRL_RWSTART_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTOP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTOP_Msk\fP   (0x1UL << SDIO_DCTRL_RWSTOP_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWSTOP\fP   \fBSDIO_DCTRL_RWSTOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWMOD_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWMOD_Msk\fP   (0x1UL << SDIO_DCTRL_RWMOD_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_RWMOD\fP   \fBSDIO_DCTRL_RWMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_SDIOEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_SDIOEN_Msk\fP   (0x1UL << SDIO_DCTRL_SDIOEN_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCTRL_SDIOEN\fP   \fBSDIO_DCTRL_SDIOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_DCOUNT_DATACOUNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_DCOUNT_DATACOUNT_Msk\fP   (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_DCOUNT_DATACOUNT\fP   \fBSDIO_DCOUNT_DATACOUNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CCRCFAIL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CCRCFAIL_Msk\fP   (0x1UL << SDIO_STA_CCRCFAIL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CCRCFAIL\fP   \fBSDIO_STA_CCRCFAIL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DCRCFAIL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DCRCFAIL_Msk\fP   (0x1UL << SDIO_STA_DCRCFAIL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DCRCFAIL\fP   \fBSDIO_STA_DCRCFAIL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CTIMEOUT_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CTIMEOUT_Msk\fP   (0x1UL << SDIO_STA_CTIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CTIMEOUT\fP   \fBSDIO_STA_CTIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DTIMEOUT_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DTIMEOUT_Msk\fP   (0x1UL << SDIO_STA_DTIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DTIMEOUT\fP   \fBSDIO_STA_DTIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXUNDERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXUNDERR_Msk\fP   (0x1UL << SDIO_STA_TXUNDERR_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXUNDERR\fP   \fBSDIO_STA_TXUNDERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXOVERR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXOVERR_Msk\fP   (0x1UL << SDIO_STA_RXOVERR_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXOVERR\fP   \fBSDIO_STA_RXOVERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDREND_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDREND_Msk\fP   (0x1UL << SDIO_STA_CMDREND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDREND\fP   \fBSDIO_STA_CMDREND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDSENT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDSENT_Msk\fP   (0x1UL << SDIO_STA_CMDSENT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDSENT\fP   \fBSDIO_STA_CMDSENT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DATAEND_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DATAEND_Msk\fP   (0x1UL << SDIO_STA_DATAEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DATAEND\fP   \fBSDIO_STA_DATAEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_STBITERR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_STBITERR_Msk\fP   (0x1UL << SDIO_STA_STBITERR_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_STBITERR\fP   \fBSDIO_STA_STBITERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DBCKEND_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DBCKEND_Msk\fP   (0x1UL << SDIO_STA_DBCKEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_DBCKEND\fP   \fBSDIO_STA_DBCKEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDACT_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDACT_Msk\fP   (0x1UL << SDIO_STA_CMDACT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CMDACT\fP   \fBSDIO_STA_CMDACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXACT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXACT_Msk\fP   (0x1UL << SDIO_STA_TXACT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXACT\fP   \fBSDIO_STA_TXACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXACT_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXACT_Msk\fP   (0x1UL << SDIO_STA_RXACT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXACT\fP   \fBSDIO_STA_RXACT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOHE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOHE_Msk\fP   (0x1UL << SDIO_STA_TXFIFOHE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOHE\fP   \fBSDIO_STA_TXFIFOHE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOHF_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOHF_Msk\fP   (0x1UL << SDIO_STA_RXFIFOHF_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOHF\fP   \fBSDIO_STA_RXFIFOHF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOF_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOF_Msk\fP   (0x1UL << SDIO_STA_TXFIFOF_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOF\fP   \fBSDIO_STA_TXFIFOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOF_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOF_Msk\fP   (0x1UL << SDIO_STA_RXFIFOF_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOF\fP   \fBSDIO_STA_RXFIFOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOE_Msk\fP   (0x1UL << SDIO_STA_TXFIFOE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXFIFOE\fP   \fBSDIO_STA_TXFIFOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOE_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOE_Msk\fP   (0x1UL << SDIO_STA_RXFIFOE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXFIFOE\fP   \fBSDIO_STA_RXFIFOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXDAVL_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXDAVL_Msk\fP   (0x1UL << SDIO_STA_TXDAVL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_TXDAVL\fP   \fBSDIO_STA_TXDAVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXDAVL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXDAVL_Msk\fP   (0x1UL << SDIO_STA_RXDAVL_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_RXDAVL\fP   \fBSDIO_STA_RXDAVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_SDIOIT_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_SDIOIT_Msk\fP   (0x1UL << SDIO_STA_SDIOIT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_SDIOIT\fP   \fBSDIO_STA_SDIOIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CEATAEND_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CEATAEND_Msk\fP   (0x1UL << SDIO_STA_CEATAEND_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_STA_CEATAEND\fP   \fBSDIO_STA_CEATAEND_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CCRCFAILC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CCRCFAILC_Msk\fP   (0x1UL << SDIO_ICR_CCRCFAILC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CCRCFAILC\fP   \fBSDIO_ICR_CCRCFAILC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DCRCFAILC_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DCRCFAILC_Msk\fP   (0x1UL << SDIO_ICR_DCRCFAILC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DCRCFAILC\fP   \fBSDIO_ICR_DCRCFAILC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CTIMEOUTC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CTIMEOUTC_Msk\fP   (0x1UL << SDIO_ICR_CTIMEOUTC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CTIMEOUTC\fP   \fBSDIO_ICR_CTIMEOUTC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DTIMEOUTC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DTIMEOUTC_Msk\fP   (0x1UL << SDIO_ICR_DTIMEOUTC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DTIMEOUTC\fP   \fBSDIO_ICR_DTIMEOUTC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_TXUNDERRC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_TXUNDERRC_Msk\fP   (0x1UL << SDIO_ICR_TXUNDERRC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_TXUNDERRC\fP   \fBSDIO_ICR_TXUNDERRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_RXOVERRC_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_RXOVERRC_Msk\fP   (0x1UL << SDIO_ICR_RXOVERRC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_RXOVERRC\fP   \fBSDIO_ICR_RXOVERRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDRENDC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDRENDC_Msk\fP   (0x1UL << SDIO_ICR_CMDRENDC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDRENDC\fP   \fBSDIO_ICR_CMDRENDC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDSENTC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDSENTC_Msk\fP   (0x1UL << SDIO_ICR_CMDSENTC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CMDSENTC\fP   \fBSDIO_ICR_CMDSENTC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DATAENDC_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DATAENDC_Msk\fP   (0x1UL << SDIO_ICR_DATAENDC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DATAENDC\fP   \fBSDIO_ICR_DATAENDC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_STBITERRC_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_STBITERRC_Msk\fP   (0x1UL << SDIO_ICR_STBITERRC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_STBITERRC\fP   \fBSDIO_ICR_STBITERRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DBCKENDC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DBCKENDC_Msk\fP   (0x1UL << SDIO_ICR_DBCKENDC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_DBCKENDC\fP   \fBSDIO_ICR_DBCKENDC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_SDIOITC_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_SDIOITC_Msk\fP   (0x1UL << SDIO_ICR_SDIOITC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_SDIOITC\fP   \fBSDIO_ICR_SDIOITC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CEATAENDC_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CEATAENDC_Msk\fP   (0x1UL << SDIO_ICR_CEATAENDC_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_ICR_CEATAENDC\fP   \fBSDIO_ICR_CEATAENDC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CCRCFAILIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CCRCFAILIE_Msk\fP   (0x1UL << SDIO_MASK_CCRCFAILIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CCRCFAILIE\fP   \fBSDIO_MASK_CCRCFAILIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DCRCFAILIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DCRCFAILIE_Msk\fP   (0x1UL << SDIO_MASK_DCRCFAILIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DCRCFAILIE\fP   \fBSDIO_MASK_DCRCFAILIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CTIMEOUTIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CTIMEOUTIE_Msk\fP   (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CTIMEOUTIE\fP   \fBSDIO_MASK_CTIMEOUTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DTIMEOUTIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DTIMEOUTIE_Msk\fP   (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DTIMEOUTIE\fP   \fBSDIO_MASK_DTIMEOUTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXUNDERRIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXUNDERRIE_Msk\fP   (0x1UL << SDIO_MASK_TXUNDERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXUNDERRIE\fP   \fBSDIO_MASK_TXUNDERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXOVERRIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXOVERRIE_Msk\fP   (0x1UL << SDIO_MASK_RXOVERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXOVERRIE\fP   \fBSDIO_MASK_RXOVERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDRENDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDRENDIE_Msk\fP   (0x1UL << SDIO_MASK_CMDRENDIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDRENDIE\fP   \fBSDIO_MASK_CMDRENDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDSENTIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDSENTIE_Msk\fP   (0x1UL << SDIO_MASK_CMDSENTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDSENTIE\fP   \fBSDIO_MASK_CMDSENTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DATAENDIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DATAENDIE_Msk\fP   (0x1UL << SDIO_MASK_DATAENDIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DATAENDIE\fP   \fBSDIO_MASK_DATAENDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_STBITERRIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_STBITERRIE_Msk\fP   (0x1UL << SDIO_MASK_STBITERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_STBITERRIE\fP   \fBSDIO_MASK_STBITERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DBCKENDIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DBCKENDIE_Msk\fP   (0x1UL << SDIO_MASK_DBCKENDIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_DBCKENDIE\fP   \fBSDIO_MASK_DBCKENDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDACTIE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDACTIE_Msk\fP   (0x1UL << SDIO_MASK_CMDACTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CMDACTIE\fP   \fBSDIO_MASK_CMDACTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXACTIE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXACTIE_Msk\fP   (0x1UL << SDIO_MASK_TXACTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXACTIE\fP   \fBSDIO_MASK_TXACTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXACTIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXACTIE_Msk\fP   (0x1UL << SDIO_MASK_RXACTIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXACTIE\fP   \fBSDIO_MASK_RXACTIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOHEIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOHEIE_Msk\fP   (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOHEIE\fP   \fBSDIO_MASK_TXFIFOHEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOHFIE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOHFIE_Msk\fP   (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOHFIE\fP   \fBSDIO_MASK_RXFIFOHFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOFIE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOFIE_Msk\fP   (0x1UL << SDIO_MASK_TXFIFOFIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOFIE\fP   \fBSDIO_MASK_TXFIFOFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOFIE_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOFIE_Msk\fP   (0x1UL << SDIO_MASK_RXFIFOFIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOFIE\fP   \fBSDIO_MASK_RXFIFOFIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOEIE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOEIE_Msk\fP   (0x1UL << SDIO_MASK_TXFIFOEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXFIFOEIE\fP   \fBSDIO_MASK_TXFIFOEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOEIE_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOEIE_Msk\fP   (0x1UL << SDIO_MASK_RXFIFOEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXFIFOEIE\fP   \fBSDIO_MASK_RXFIFOEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXDAVLIE_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXDAVLIE_Msk\fP   (0x1UL << SDIO_MASK_TXDAVLIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_TXDAVLIE\fP   \fBSDIO_MASK_TXDAVLIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXDAVLIE_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXDAVLIE_Msk\fP   (0x1UL << SDIO_MASK_RXDAVLIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_RXDAVLIE\fP   \fBSDIO_MASK_RXDAVLIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_SDIOITIE_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_SDIOITIE_Msk\fP   (0x1UL << SDIO_MASK_SDIOITIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_SDIOITIE\fP   \fBSDIO_MASK_SDIOITIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CEATAENDIE_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CEATAENDIE_Msk\fP   (0x1UL << SDIO_MASK_CEATAENDIE_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_MASK_CEATAENDIE\fP   \fBSDIO_MASK_CEATAENDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_FIFOCNT_FIFOCOUNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_FIFOCNT_FIFOCOUNT_Msk\fP   (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_FIFOCNT_FIFOCOUNT\fP   \fBSDIO_FIFOCNT_FIFOCOUNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSDIO_FIFO_FIFODATA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDIO_FIFO_FIFODATA_Msk\fP   (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos)"
.br
.ti -1c
.RI "#define \fBSDIO_FIFO_FIFODATA\fP   \fBSDIO_FIFO_FIFODATA_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2S_FULLDUPLEX_SUPPORT\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA_Msk\fP   (0x1UL << SPI_CR1_CPHA_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPHA\fP   \fBSPI_CR1_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL_Msk\fP   (0x1UL << SPI_CR1_CPOL_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CPOL\fP   \fBSPI_CR1_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR_Msk\fP   (0x1UL << SPI_CR1_MSTR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_MSTR\fP   \fBSPI_CR1_MSTR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_Msk\fP   (0x7UL << SPI_CR1_BR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR\fP   \fBSPI_CR1_BR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_0\fP   (0x1UL << SPI_CR1_BR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_1\fP   (0x2UL << SPI_CR1_BR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BR_2\fP   (0x4UL << SPI_CR1_BR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE_Msk\fP   (0x1UL << SPI_CR1_SPE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SPE\fP   \fBSPI_CR1_SPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST_Msk\fP   (0x1UL << SPI_CR1_LSBFIRST_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_LSBFIRST\fP   \fBSPI_CR1_LSBFIRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI_Msk\fP   (0x1UL << SPI_CR1_SSI_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSI\fP   \fBSPI_CR1_SSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM_Msk\fP   (0x1UL << SPI_CR1_SSM_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_SSM\fP   \fBSPI_CR1_SSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY_Msk\fP   (0x1UL << SPI_CR1_RXONLY_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_RXONLY\fP   \fBSPI_CR1_RXONLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF_Msk\fP   (0x1UL << SPI_CR1_DFF_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_DFF\fP   \fBSPI_CR1_DFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT_Msk\fP   (0x1UL << SPI_CR1_CRCNEXT_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCNEXT\fP   \fBSPI_CR1_CRCNEXT_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN_Msk\fP   (0x1UL << SPI_CR1_CRCEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_CRCEN\fP   \fBSPI_CR1_CRCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE_Msk\fP   (0x1UL << SPI_CR1_BIDIOE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIOE\fP   \fBSPI_CR1_BIDIOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE_Msk\fP   (0x1UL << SPI_CR1_BIDIMODE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR1_BIDIMODE\fP   \fBSPI_CR1_BIDIMODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN_Msk\fP   (0x1UL << SPI_CR2_RXDMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXDMAEN\fP   \fBSPI_CR2_RXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN_Msk\fP   (0x1UL << SPI_CR2_TXDMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXDMAEN\fP   \fBSPI_CR2_TXDMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE_Msk\fP   (0x1UL << SPI_CR2_SSOE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_SSOE\fP   \fBSPI_CR2_SSOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF_Msk\fP   (0x1UL << SPI_CR2_FRF_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_FRF\fP   \fBSPI_CR2_FRF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE_Msk\fP   (0x1UL << SPI_CR2_ERRIE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_ERRIE\fP   \fBSPI_CR2_ERRIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE_Msk\fP   (0x1UL << SPI_CR2_RXNEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_RXNEIE\fP   \fBSPI_CR2_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE_Msk\fP   (0x1UL << SPI_CR2_TXEIE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CR2_TXEIE\fP   \fBSPI_CR2_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE_Msk\fP   (0x1UL << SPI_SR_RXNE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_RXNE\fP   \fBSPI_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE_Msk\fP   (0x1UL << SPI_SR_TXE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_TXE\fP   \fBSPI_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE_Msk\fP   (0x1UL << SPI_SR_CHSIDE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CHSIDE\fP   \fBSPI_SR_CHSIDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR_Msk\fP   (0x1UL << SPI_SR_UDR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_UDR\fP   \fBSPI_SR_UDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR_Msk\fP   (0x1UL << SPI_SR_CRCERR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_CRCERR\fP   \fBSPI_SR_CRCERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF_Msk\fP   (0x1UL << SPI_SR_MODF_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_MODF\fP   \fBSPI_SR_MODF_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR_Msk\fP   (0x1UL << SPI_SR_OVR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_OVR\fP   \fBSPI_SR_OVR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY_Msk\fP   (0x1UL << SPI_SR_BSY_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_BSY\fP   \fBSPI_SR_BSY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE_Msk\fP   (0x1UL << SPI_SR_FRE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_SR_FRE\fP   \fBSPI_SR_FRE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR_Msk\fP   (0xFFFFUL << SPI_DR_DR_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_DR_DR\fP   \fBSPI_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY_Msk\fP   (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_CRCPR_CRCPOLY\fP   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC_Msk\fP   (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_RXCRCR_RXCRC\fP   \fBSPI_RXCRCR_RXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC_Msk\fP   (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_TXCRCR_TXCRC\fP   \fBSPI_TXCRCR_TXCRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN_Msk\fP   (0x1UL << SPI_I2SCFGR_CHLEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CHLEN\fP   \fBSPI_I2SCFGR_CHLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_Msk\fP   (0x3UL << SPI_I2SCFGR_DATLEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN\fP   \fBSPI_I2SCFGR_DATLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_0\fP   (0x1UL << SPI_I2SCFGR_DATLEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_DATLEN_1\fP   (0x2UL << SPI_I2SCFGR_DATLEN_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL_Msk\fP   (0x1UL << SPI_I2SCFGR_CKPOL_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_CKPOL\fP   \fBSPI_I2SCFGR_CKPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_Msk\fP   (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD\fP   \fBSPI_I2SCFGR_I2SSTD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_0\fP   (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SSTD_1\fP   (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC_Msk\fP   (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_PCMSYNC\fP   \fBSPI_I2SCFGR_PCMSYNC_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_Msk\fP   (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG\fP   \fBSPI_I2SCFGR_I2SCFG_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_0\fP   (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SCFG_1\fP   (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE_Msk\fP   (0x1UL << SPI_I2SCFGR_I2SE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SE\fP   \fBSPI_I2SCFGR_I2SE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD_Msk\fP   (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SCFGR_I2SMOD\fP   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV_Msk\fP   (0xFFUL << SPI_I2SPR_I2SDIV_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_I2SDIV\fP   \fBSPI_I2SPR_I2SDIV_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD_Msk\fP   (0x1UL << SPI_I2SPR_ODD_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_ODD\fP   \fBSPI_I2SPR_ODD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE_Msk\fP   (0x1UL << SPI_I2SPR_MCKOE_Pos)"
.br
.ti -1c
.RI "#define \fBSPI_I2SPR_MCKOE\fP   \fBSPI_I2SPR_MCKOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE_Msk\fP   (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE\fP   \fBSYSCFG_MEMRMP_MEM_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE_0\fP   (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_MEMRMP_MEM_MODE_1\fP   (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_PMC_MII_RMII_SEL_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_PMC_MII_RMII_SEL_Msk\fP   (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_PMC_MII_RMII_SEL\fP   \fBSYSCFG_PMC_MII_RMII_SEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_PMC_MII_RMII\fP   \fBSYSCFG_PMC_MII_RMII_SEL\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_Msk\fP   (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0\fP   \fBSYSCFG_EXTICR1_EXTI0_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_Msk\fP   (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1\fP   \fBSYSCFG_EXTICR1_EXTI1_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_Msk\fP   (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2\fP   \fBSYSCFG_EXTICR1_EXTI2_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_Msk\fP   (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3\fP   \fBSYSCFG_EXTICR1_EXTI3_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PA\fP   0x0000U"
.br
.RI "EXTI0 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PB\fP   0x0001U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PC\fP   0x0002U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PD\fP   0x0003U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PE\fP   0x0004U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PF\fP   0x0005U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PG\fP   0x0006U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PH\fP   0x0007U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI0_PI\fP   0x0008U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PA\fP   0x0000U"
.br
.RI "EXTI1 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PB\fP   0x0010U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PC\fP   0x0020U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PD\fP   0x0030U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PE\fP   0x0040U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PF\fP   0x0050U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PG\fP   0x0060U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PH\fP   0x0070U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI1_PI\fP   0x0080U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PA\fP   0x0000U"
.br
.RI "EXTI2 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PB\fP   0x0100U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PC\fP   0x0200U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PD\fP   0x0300U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PE\fP   0x0400U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PF\fP   0x0500U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PG\fP   0x0600U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PH\fP   0x0700U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI2_PI\fP   0x0800U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PA\fP   0x0000U"
.br
.RI "EXTI3 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PB\fP   0x1000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PC\fP   0x2000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PD\fP   0x3000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PE\fP   0x4000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PF\fP   0x5000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PG\fP   0x6000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PH\fP   0x7000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR1_EXTI3_PI\fP   0x8000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_Msk\fP   (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4\fP   \fBSYSCFG_EXTICR2_EXTI4_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_Msk\fP   (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5\fP   \fBSYSCFG_EXTICR2_EXTI5_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_Msk\fP   (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6\fP   \fBSYSCFG_EXTICR2_EXTI6_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_Msk\fP   (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7\fP   \fBSYSCFG_EXTICR2_EXTI7_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PA\fP   0x0000U"
.br
.RI "EXTI4 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PB\fP   0x0001U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PC\fP   0x0002U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PD\fP   0x0003U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PE\fP   0x0004U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PF\fP   0x0005U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PG\fP   0x0006U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PH\fP   0x0007U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI4_PI\fP   0x0008U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PA\fP   0x0000U"
.br
.RI "EXTI5 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PB\fP   0x0010U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PC\fP   0x0020U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PD\fP   0x0030U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PE\fP   0x0040U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PF\fP   0x0050U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PG\fP   0x0060U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PH\fP   0x0070U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI5_PI\fP   0x0080U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PA\fP   0x0000U"
.br
.RI "EXTI6 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PB\fP   0x0100U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PC\fP   0x0200U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PD\fP   0x0300U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PE\fP   0x0400U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PF\fP   0x0500U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PG\fP   0x0600U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PH\fP   0x0700U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI6_PI\fP   0x0800U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PA\fP   0x0000U"
.br
.RI "EXTI7 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PB\fP   0x1000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PC\fP   0x2000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PD\fP   0x3000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PE\fP   0x4000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PF\fP   0x5000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PG\fP   0x6000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PH\fP   0x7000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR2_EXTI7_PI\fP   0x8000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_Msk\fP   (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8\fP   \fBSYSCFG_EXTICR3_EXTI8_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_Msk\fP   (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9\fP   \fBSYSCFG_EXTICR3_EXTI9_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_Msk\fP   (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10\fP   \fBSYSCFG_EXTICR3_EXTI10_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_Msk\fP   (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11\fP   \fBSYSCFG_EXTICR3_EXTI11_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PA\fP   0x0000U"
.br
.RI "EXTI8 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PB\fP   0x0001U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PC\fP   0x0002U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PD\fP   0x0003U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PE\fP   0x0004U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PF\fP   0x0005U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PG\fP   0x0006U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PH\fP   0x0007U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI8_PI\fP   0x0008U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PA\fP   0x0000U"
.br
.RI "EXTI9 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PB\fP   0x0010U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PC\fP   0x0020U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PD\fP   0x0030U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PE\fP   0x0040U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PF\fP   0x0050U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PG\fP   0x0060U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PH\fP   0x0070U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI9_PI\fP   0x0080U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PA\fP   0x0000U"
.br
.RI "EXTI10 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PB\fP   0x0100U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PC\fP   0x0200U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PD\fP   0x0300U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PE\fP   0x0400U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PF\fP   0x0500U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PG\fP   0x0600U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PH\fP   0x0700U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI10_PI\fP   0x0800U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PA\fP   0x0000U"
.br
.RI "EXTI11 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PB\fP   0x1000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PC\fP   0x2000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PD\fP   0x3000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PE\fP   0x4000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PF\fP   0x5000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PG\fP   0x6000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PH\fP   0x7000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR3_EXTI11_PI\fP   0x8000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_Msk\fP   (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12\fP   \fBSYSCFG_EXTICR4_EXTI12_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_Msk\fP   (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13\fP   \fBSYSCFG_EXTICR4_EXTI13_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_Msk\fP   (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14\fP   \fBSYSCFG_EXTICR4_EXTI14_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_Msk\fP   (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15\fP   \fBSYSCFG_EXTICR4_EXTI15_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PA\fP   0x0000U"
.br
.RI "EXTI12 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PB\fP   0x0001U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PC\fP   0x0002U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PD\fP   0x0003U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PE\fP   0x0004U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PF\fP   0x0005U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PG\fP   0x0006U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI12_PH\fP   0x0007U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PA\fP   0x0000U"
.br
.RI "EXTI13 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PB\fP   0x0010U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PC\fP   0x0020U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PD\fP   0x0030U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PE\fP   0x0040U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PF\fP   0x0050U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PG\fP   0x0060U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI13_PH\fP   0x0070U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PA\fP   0x0000U"
.br
.RI "EXTI14 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PB\fP   0x0100U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PC\fP   0x0200U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PD\fP   0x0300U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PE\fP   0x0400U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PF\fP   0x0500U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PG\fP   0x0600U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI14_PH\fP   0x0700U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PA\fP   0x0000U"
.br
.RI "EXTI15 configuration\&. "
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PB\fP   0x1000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PC\fP   0x2000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PD\fP   0x3000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PE\fP   0x4000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PF\fP   0x5000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PG\fP   0x6000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_EXTICR4_EXTI15_PH\fP   0x7000U"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_CMP_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_CMP_PD_Msk\fP   (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_CMP_PD\fP   \fBSYSCFG_CMPCR_CMP_PD_Msk\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_READY_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_READY_Msk\fP   (0x1UL << SYSCFG_CMPCR_READY_Pos)"
.br
.ti -1c
.RI "#define \fBSYSCFG_CMPCR_READY\fP   \fBSYSCFG_CMPCR_READY_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN_Msk\fP   (0x1UL << TIM_CR1_CEN_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CEN\fP   \fBTIM_CR1_CEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS_Msk\fP   (0x1UL << TIM_CR1_UDIS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_UDIS\fP   \fBTIM_CR1_UDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS_Msk\fP   (0x1UL << TIM_CR1_URS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_URS\fP   \fBTIM_CR1_URS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM_Msk\fP   (0x1UL << TIM_CR1_OPM_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_OPM\fP   \fBTIM_CR1_OPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR_Msk\fP   (0x1UL << TIM_CR1_DIR_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_DIR\fP   \fBTIM_CR1_DIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_Msk\fP   (0x3UL << TIM_CR1_CMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS\fP   \fBTIM_CR1_CMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_0\fP   (0x1UL << TIM_CR1_CMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CMS_1\fP   (0x2UL << TIM_CR1_CMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE_Msk\fP   (0x1UL << TIM_CR1_ARPE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_ARPE\fP   \fBTIM_CR1_ARPE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_Msk\fP   (0x3UL << TIM_CR1_CKD_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD\fP   \fBTIM_CR1_CKD_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_0\fP   (0x1UL << TIM_CR1_CKD_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR1_CKD_1\fP   (0x2UL << TIM_CR1_CKD_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC_Msk\fP   (0x1UL << TIM_CR2_CCPC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCPC\fP   \fBTIM_CR2_CCPC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS_Msk\fP   (0x1UL << TIM_CR2_CCUS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCUS\fP   \fBTIM_CR2_CCUS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS_Msk\fP   (0x1UL << TIM_CR2_CCDS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_CCDS\fP   \fBTIM_CR2_CCDS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_Msk\fP   (0x7UL << TIM_CR2_MMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS\fP   \fBTIM_CR2_MMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_0\fP   (0x1UL << TIM_CR2_MMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_1\fP   (0x2UL << TIM_CR2_MMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_MMS_2\fP   (0x4UL << TIM_CR2_MMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S_Msk\fP   (0x1UL << TIM_CR2_TI1S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_TI1S\fP   \fBTIM_CR2_TI1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1_Msk\fP   (0x1UL << TIM_CR2_OIS1_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1\fP   \fBTIM_CR2_OIS1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N_Msk\fP   (0x1UL << TIM_CR2_OIS1N_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS1N\fP   \fBTIM_CR2_OIS1N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2_Msk\fP   (0x1UL << TIM_CR2_OIS2_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2\fP   \fBTIM_CR2_OIS2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N_Msk\fP   (0x1UL << TIM_CR2_OIS2N_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS2N\fP   \fBTIM_CR2_OIS2N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3_Msk\fP   (0x1UL << TIM_CR2_OIS3_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3\fP   \fBTIM_CR2_OIS3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N_Msk\fP   (0x1UL << TIM_CR2_OIS3N_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS3N\fP   \fBTIM_CR2_OIS3N_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4_Msk\fP   (0x1UL << TIM_CR2_OIS4_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CR2_OIS4\fP   \fBTIM_CR2_OIS4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_Msk\fP   (0x7UL << TIM_SMCR_SMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS\fP   \fBTIM_SMCR_SMS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_0\fP   (0x1UL << TIM_SMCR_SMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_1\fP   (0x2UL << TIM_SMCR_SMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_SMS_2\fP   (0x4UL << TIM_SMCR_SMS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_Msk\fP   (0x7UL << TIM_SMCR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS\fP   \fBTIM_SMCR_TS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_0\fP   (0x1UL << TIM_SMCR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_1\fP   (0x2UL << TIM_SMCR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_TS_2\fP   (0x4UL << TIM_SMCR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM_Msk\fP   (0x1UL << TIM_SMCR_MSM_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_MSM\fP   \fBTIM_SMCR_MSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_Msk\fP   (0xFUL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF\fP   \fBTIM_SMCR_ETF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_0\fP   (0x1UL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_1\fP   (0x2UL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_2\fP   (0x4UL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETF_3\fP   (0x8UL << TIM_SMCR_ETF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_Msk\fP   (0x3UL << TIM_SMCR_ETPS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS\fP   \fBTIM_SMCR_ETPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_0\fP   (0x1UL << TIM_SMCR_ETPS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETPS_1\fP   (0x2UL << TIM_SMCR_ETPS_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE_Msk\fP   (0x1UL << TIM_SMCR_ECE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ECE\fP   \fBTIM_SMCR_ECE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP_Msk\fP   (0x1UL << TIM_SMCR_ETP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SMCR_ETP\fP   \fBTIM_SMCR_ETP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE_Msk\fP   (0x1UL << TIM_DIER_UIE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UIE\fP   \fBTIM_DIER_UIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE_Msk\fP   (0x1UL << TIM_DIER_CC1IE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1IE\fP   \fBTIM_DIER_CC1IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE_Msk\fP   (0x1UL << TIM_DIER_CC2IE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2IE\fP   \fBTIM_DIER_CC2IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE_Msk\fP   (0x1UL << TIM_DIER_CC3IE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3IE\fP   \fBTIM_DIER_CC3IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE_Msk\fP   (0x1UL << TIM_DIER_CC4IE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4IE\fP   \fBTIM_DIER_CC4IE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE_Msk\fP   (0x1UL << TIM_DIER_COMIE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMIE\fP   \fBTIM_DIER_COMIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE_Msk\fP   (0x1UL << TIM_DIER_TIE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TIE\fP   \fBTIM_DIER_TIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE_Msk\fP   (0x1UL << TIM_DIER_BIE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_BIE\fP   \fBTIM_DIER_BIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE_Msk\fP   (0x1UL << TIM_DIER_UDE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_UDE\fP   \fBTIM_DIER_UDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE_Msk\fP   (0x1UL << TIM_DIER_CC1DE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC1DE\fP   \fBTIM_DIER_CC1DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE_Msk\fP   (0x1UL << TIM_DIER_CC2DE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC2DE\fP   \fBTIM_DIER_CC2DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE_Msk\fP   (0x1UL << TIM_DIER_CC3DE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC3DE\fP   \fBTIM_DIER_CC3DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE_Msk\fP   (0x1UL << TIM_DIER_CC4DE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_CC4DE\fP   \fBTIM_DIER_CC4DE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE_Msk\fP   (0x1UL << TIM_DIER_COMDE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_COMDE\fP   \fBTIM_DIER_COMDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE_Msk\fP   (0x1UL << TIM_DIER_TDE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DIER_TDE\fP   \fBTIM_DIER_TDE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF_Msk\fP   (0x1UL << TIM_SR_UIF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_UIF\fP   \fBTIM_SR_UIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF_Msk\fP   (0x1UL << TIM_SR_CC1IF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1IF\fP   \fBTIM_SR_CC1IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF_Msk\fP   (0x1UL << TIM_SR_CC2IF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2IF\fP   \fBTIM_SR_CC2IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF_Msk\fP   (0x1UL << TIM_SR_CC3IF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3IF\fP   \fBTIM_SR_CC3IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF_Msk\fP   (0x1UL << TIM_SR_CC4IF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4IF\fP   \fBTIM_SR_CC4IF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF_Msk\fP   (0x1UL << TIM_SR_COMIF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_COMIF\fP   \fBTIM_SR_COMIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF_Msk\fP   (0x1UL << TIM_SR_TIF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_TIF\fP   \fBTIM_SR_TIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF_Msk\fP   (0x1UL << TIM_SR_BIF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_BIF\fP   \fBTIM_SR_BIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF_Msk\fP   (0x1UL << TIM_SR_CC1OF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC1OF\fP   \fBTIM_SR_CC1OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF_Msk\fP   (0x1UL << TIM_SR_CC2OF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC2OF\fP   \fBTIM_SR_CC2OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF_Msk\fP   (0x1UL << TIM_SR_CC3OF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC3OF\fP   \fBTIM_SR_CC3OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF_Msk\fP   (0x1UL << TIM_SR_CC4OF_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_SR_CC4OF\fP   \fBTIM_SR_CC4OF_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG_Msk\fP   (0x1UL << TIM_EGR_UG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_UG\fP   \fBTIM_EGR_UG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G_Msk\fP   (0x1UL << TIM_EGR_CC1G_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC1G\fP   \fBTIM_EGR_CC1G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G_Msk\fP   (0x1UL << TIM_EGR_CC2G_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC2G\fP   \fBTIM_EGR_CC2G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G_Msk\fP   (0x1UL << TIM_EGR_CC3G_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC3G\fP   \fBTIM_EGR_CC3G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G_Msk\fP   (0x1UL << TIM_EGR_CC4G_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_CC4G\fP   \fBTIM_EGR_CC4G_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG_Msk\fP   (0x1UL << TIM_EGR_COMG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_COMG\fP   \fBTIM_EGR_COMG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG_Msk\fP   (0x1UL << TIM_EGR_TG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_TG\fP   \fBTIM_EGR_TG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG_Msk\fP   (0x1UL << TIM_EGR_BG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_EGR_BG\fP   \fBTIM_EGR_BG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_Msk\fP   (0x3UL << TIM_CCMR1_CC1S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S\fP   \fBTIM_CCMR1_CC1S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_0\fP   (0x1UL << TIM_CCMR1_CC1S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC1S_1\fP   (0x2UL << TIM_CCMR1_CC1S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE_Msk\fP   (0x1UL << TIM_CCMR1_OC1FE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1FE\fP   \fBTIM_CCMR1_OC1FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE_Msk\fP   (0x1UL << TIM_CCMR1_OC1PE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1PE\fP   \fBTIM_CCMR1_OC1PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_Msk\fP   (0x7UL << TIM_CCMR1_OC1M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M\fP   \fBTIM_CCMR1_OC1M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_0\fP   (0x1UL << TIM_CCMR1_OC1M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_1\fP   (0x2UL << TIM_CCMR1_OC1M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1M_2\fP   (0x4UL << TIM_CCMR1_OC1M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE_Msk\fP   (0x1UL << TIM_CCMR1_OC1CE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC1CE\fP   \fBTIM_CCMR1_OC1CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_Msk\fP   (0x3UL << TIM_CCMR1_CC2S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S\fP   \fBTIM_CCMR1_CC2S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_0\fP   (0x1UL << TIM_CCMR1_CC2S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_CC2S_1\fP   (0x2UL << TIM_CCMR1_CC2S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE_Msk\fP   (0x1UL << TIM_CCMR1_OC2FE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2FE\fP   \fBTIM_CCMR1_OC2FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE_Msk\fP   (0x1UL << TIM_CCMR1_OC2PE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2PE\fP   \fBTIM_CCMR1_OC2PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_Msk\fP   (0x7UL << TIM_CCMR1_OC2M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M\fP   \fBTIM_CCMR1_OC2M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_0\fP   (0x1UL << TIM_CCMR1_OC2M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_1\fP   (0x2UL << TIM_CCMR1_OC2M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2M_2\fP   (0x4UL << TIM_CCMR1_OC2M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE_Msk\fP   (0x1UL << TIM_CCMR1_OC2CE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_OC2CE\fP   \fBTIM_CCMR1_OC2CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_Msk\fP   (0x3UL << TIM_CCMR1_IC1PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC\fP   \fBTIM_CCMR1_IC1PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_0\fP   (0x1UL << TIM_CCMR1_IC1PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1PSC_1\fP   (0x2UL << TIM_CCMR1_IC1PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_Msk\fP   (0xFUL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F\fP   \fBTIM_CCMR1_IC1F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_0\fP   (0x1UL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_1\fP   (0x2UL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_2\fP   (0x4UL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC1F_3\fP   (0x8UL << TIM_CCMR1_IC1F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_Msk\fP   (0x3UL << TIM_CCMR1_IC2PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC\fP   \fBTIM_CCMR1_IC2PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_0\fP   (0x1UL << TIM_CCMR1_IC2PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2PSC_1\fP   (0x2UL << TIM_CCMR1_IC2PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_Msk\fP   (0xFUL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F\fP   \fBTIM_CCMR1_IC2F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_0\fP   (0x1UL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_1\fP   (0x2UL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_2\fP   (0x4UL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR1_IC2F_3\fP   (0x8UL << TIM_CCMR1_IC2F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_Msk\fP   (0x3UL << TIM_CCMR2_CC3S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S\fP   \fBTIM_CCMR2_CC3S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_0\fP   (0x1UL << TIM_CCMR2_CC3S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC3S_1\fP   (0x2UL << TIM_CCMR2_CC3S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE_Msk\fP   (0x1UL << TIM_CCMR2_OC3FE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3FE\fP   \fBTIM_CCMR2_OC3FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE_Msk\fP   (0x1UL << TIM_CCMR2_OC3PE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3PE\fP   \fBTIM_CCMR2_OC3PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_Msk\fP   (0x7UL << TIM_CCMR2_OC3M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M\fP   \fBTIM_CCMR2_OC3M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_0\fP   (0x1UL << TIM_CCMR2_OC3M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_1\fP   (0x2UL << TIM_CCMR2_OC3M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3M_2\fP   (0x4UL << TIM_CCMR2_OC3M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE_Msk\fP   (0x1UL << TIM_CCMR2_OC3CE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC3CE\fP   \fBTIM_CCMR2_OC3CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_Msk\fP   (0x3UL << TIM_CCMR2_CC4S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S\fP   \fBTIM_CCMR2_CC4S_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_0\fP   (0x1UL << TIM_CCMR2_CC4S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_CC4S_1\fP   (0x2UL << TIM_CCMR2_CC4S_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE_Msk\fP   (0x1UL << TIM_CCMR2_OC4FE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4FE\fP   \fBTIM_CCMR2_OC4FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE_Msk\fP   (0x1UL << TIM_CCMR2_OC4PE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4PE\fP   \fBTIM_CCMR2_OC4PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_Msk\fP   (0x7UL << TIM_CCMR2_OC4M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M\fP   \fBTIM_CCMR2_OC4M_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_0\fP   (0x1UL << TIM_CCMR2_OC4M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_1\fP   (0x2UL << TIM_CCMR2_OC4M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4M_2\fP   (0x4UL << TIM_CCMR2_OC4M_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE_Msk\fP   (0x1UL << TIM_CCMR2_OC4CE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_OC4CE\fP   \fBTIM_CCMR2_OC4CE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_Msk\fP   (0x3UL << TIM_CCMR2_IC3PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC\fP   \fBTIM_CCMR2_IC3PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_0\fP   (0x1UL << TIM_CCMR2_IC3PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3PSC_1\fP   (0x2UL << TIM_CCMR2_IC3PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_Msk\fP   (0xFUL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F\fP   \fBTIM_CCMR2_IC3F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_0\fP   (0x1UL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_1\fP   (0x2UL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_2\fP   (0x4UL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC3F_3\fP   (0x8UL << TIM_CCMR2_IC3F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_Msk\fP   (0x3UL << TIM_CCMR2_IC4PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC\fP   \fBTIM_CCMR2_IC4PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_0\fP   (0x1UL << TIM_CCMR2_IC4PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4PSC_1\fP   (0x2UL << TIM_CCMR2_IC4PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_Msk\fP   (0xFUL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F\fP   \fBTIM_CCMR2_IC4F_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_0\fP   (0x1UL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_1\fP   (0x2UL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_2\fP   (0x4UL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCMR2_IC4F_3\fP   (0x8UL << TIM_CCMR2_IC4F_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E_Msk\fP   (0x1UL << TIM_CCER_CC1E_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1E\fP   \fBTIM_CCER_CC1E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P_Msk\fP   (0x1UL << TIM_CCER_CC1P_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1P\fP   \fBTIM_CCER_CC1P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE_Msk\fP   (0x1UL << TIM_CCER_CC1NE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NE\fP   \fBTIM_CCER_CC1NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP_Msk\fP   (0x1UL << TIM_CCER_CC1NP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC1NP\fP   \fBTIM_CCER_CC1NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E_Msk\fP   (0x1UL << TIM_CCER_CC2E_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2E\fP   \fBTIM_CCER_CC2E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P_Msk\fP   (0x1UL << TIM_CCER_CC2P_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2P\fP   \fBTIM_CCER_CC2P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE_Msk\fP   (0x1UL << TIM_CCER_CC2NE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NE\fP   \fBTIM_CCER_CC2NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP_Msk\fP   (0x1UL << TIM_CCER_CC2NP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC2NP\fP   \fBTIM_CCER_CC2NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E_Msk\fP   (0x1UL << TIM_CCER_CC3E_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3E\fP   \fBTIM_CCER_CC3E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P_Msk\fP   (0x1UL << TIM_CCER_CC3P_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3P\fP   \fBTIM_CCER_CC3P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE_Msk\fP   (0x1UL << TIM_CCER_CC3NE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NE\fP   \fBTIM_CCER_CC3NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP_Msk\fP   (0x1UL << TIM_CCER_CC3NP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC3NP\fP   \fBTIM_CCER_CC3NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E_Msk\fP   (0x1UL << TIM_CCER_CC4E_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4E\fP   \fBTIM_CCER_CC4E_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P_Msk\fP   (0x1UL << TIM_CCER_CC4P_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4P\fP   \fBTIM_CCER_CC4P_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP_Msk\fP   (0x1UL << TIM_CCER_CC4NP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCER_CC4NP\fP   \fBTIM_CCER_CC4NP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT_Msk\fP   (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CNT_CNT\fP   \fBTIM_CNT_CNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC_Msk\fP   (0xFFFFUL << TIM_PSC_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_PSC_PSC\fP   \fBTIM_PSC_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR_Msk\fP   (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_ARR_ARR\fP   \fBTIM_ARR_ARR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP_Msk\fP   (0xFFUL << TIM_RCR_REP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_RCR_REP\fP   \fBTIM_RCR_REP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1_Msk\fP   (0xFFFFUL << TIM_CCR1_CCR1_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCR1_CCR1\fP   \fBTIM_CCR1_CCR1_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2_Msk\fP   (0xFFFFUL << TIM_CCR2_CCR2_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCR2_CCR2\fP   \fBTIM_CCR2_CCR2_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3_Msk\fP   (0xFFFFUL << TIM_CCR3_CCR3_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCR3_CCR3\fP   \fBTIM_CCR3_CCR3_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4_Msk\fP   (0xFFFFUL << TIM_CCR4_CCR4_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_CCR4_CCR4\fP   \fBTIM_CCR4_CCR4_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_Msk\fP   (0xFFUL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG\fP   \fBTIM_BDTR_DTG_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_0\fP   (0x01UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_1\fP   (0x02UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_2\fP   (0x04UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_3\fP   (0x08UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_4\fP   (0x10UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_5\fP   (0x20UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_6\fP   (0x40UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_DTG_7\fP   (0x80UL << TIM_BDTR_DTG_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_Msk\fP   (0x3UL << TIM_BDTR_LOCK_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK\fP   \fBTIM_BDTR_LOCK_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_0\fP   (0x1UL << TIM_BDTR_LOCK_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_LOCK_1\fP   (0x2UL << TIM_BDTR_LOCK_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI_Msk\fP   (0x1UL << TIM_BDTR_OSSI_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSI\fP   \fBTIM_BDTR_OSSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR_Msk\fP   (0x1UL << TIM_BDTR_OSSR_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_OSSR\fP   \fBTIM_BDTR_OSSR_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE_Msk\fP   (0x1UL << TIM_BDTR_BKE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKE\fP   \fBTIM_BDTR_BKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP_Msk\fP   (0x1UL << TIM_BDTR_BKP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_BKP\fP   \fBTIM_BDTR_BKP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE_Msk\fP   (0x1UL << TIM_BDTR_AOE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_AOE\fP   \fBTIM_BDTR_AOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE_Msk\fP   (0x1UL << TIM_BDTR_MOE_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_BDTR_MOE\fP   \fBTIM_BDTR_MOE_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_Msk\fP   (0x1FUL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA\fP   \fBTIM_DCR_DBA_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_0\fP   (0x01UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_1\fP   (0x02UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_2\fP   (0x04UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_3\fP   (0x08UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBA_4\fP   (0x10UL << TIM_DCR_DBA_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_Msk\fP   (0x1FUL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL\fP   \fBTIM_DCR_DBL_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_0\fP   (0x01UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_1\fP   (0x02UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_2\fP   (0x04UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_3\fP   (0x08UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DCR_DBL_4\fP   (0x10UL << TIM_DCR_DBL_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB_Msk\fP   (0xFFFFUL << TIM_DMAR_DMAB_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_DMAR_DMAB\fP   \fBTIM_DMAR_DMAB_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP_Msk\fP   (0x3UL << TIM_OR_TI1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP\fP   \fBTIM_OR_TI1_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP_0\fP   (0x1UL << TIM_OR_TI1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI1_RMP_1\fP   (0x2UL << TIM_OR_TI1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP_Msk\fP   (0x3UL << TIM_OR_TI4_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP\fP   \fBTIM_OR_TI4_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP_0\fP   (0x1UL << TIM_OR_TI4_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_TI4_RMP_1\fP   (0x2UL << TIM_OR_TI4_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP_Msk\fP   (0x3UL << TIM_OR_ITR1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP\fP   \fBTIM_OR_ITR1_RMP_Msk\fP"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP_0\fP   (0x1UL << TIM_OR_ITR1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBTIM_OR_ITR1_RMP_1\fP   (0x2UL << TIM_OR_ITR1_RMP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE_Msk\fP   (0x1UL << USART_SR_PE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_PE\fP   \fBUSART_SR_PE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE_Msk\fP   (0x1UL << USART_SR_FE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_FE\fP   \fBUSART_SR_FE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE_Msk\fP   (0x1UL << USART_SR_NE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_NE\fP   \fBUSART_SR_NE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE_Msk\fP   (0x1UL << USART_SR_ORE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_ORE\fP   \fBUSART_SR_ORE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE_Msk\fP   (0x1UL << USART_SR_IDLE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_IDLE\fP   \fBUSART_SR_IDLE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE_Msk\fP   (0x1UL << USART_SR_RXNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_RXNE\fP   \fBUSART_SR_RXNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC_Msk\fP   (0x1UL << USART_SR_TC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TC\fP   \fBUSART_SR_TC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE_Msk\fP   (0x1UL << USART_SR_TXE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_TXE\fP   \fBUSART_SR_TXE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD_Msk\fP   (0x1UL << USART_SR_LBD_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_LBD\fP   \fBUSART_SR_LBD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS_Msk\fP   (0x1UL << USART_SR_CTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_SR_CTS\fP   \fBUSART_SR_CTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR_Msk\fP   (0x1FFUL << USART_DR_DR_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_DR_DR\fP   \fBUSART_DR_DR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction_Msk\fP   (0xFUL << USART_BRR_DIV_Fraction_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Fraction\fP   \fBUSART_BRR_DIV_Fraction_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa_Msk\fP   (0xFFFUL << USART_BRR_DIV_Mantissa_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_BRR_DIV_Mantissa\fP   \fBUSART_BRR_DIV_Mantissa_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK_Msk\fP   (0x1UL << USART_CR1_SBK_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_SBK\fP   \fBUSART_CR1_SBK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU_Msk\fP   (0x1UL << USART_CR1_RWU_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RWU\fP   \fBUSART_CR1_RWU_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE_Msk\fP   (0x1UL << USART_CR1_RE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RE\fP   \fBUSART_CR1_RE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE_Msk\fP   (0x1UL << USART_CR1_TE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TE\fP   \fBUSART_CR1_TE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE_Msk\fP   (0x1UL << USART_CR1_IDLEIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_IDLEIE\fP   \fBUSART_CR1_IDLEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE_Msk\fP   (0x1UL << USART_CR1_RXNEIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_RXNEIE\fP   \fBUSART_CR1_RXNEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE_Msk\fP   (0x1UL << USART_CR1_TCIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TCIE\fP   \fBUSART_CR1_TCIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE_Msk\fP   (0x1UL << USART_CR1_TXEIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_TXEIE\fP   \fBUSART_CR1_TXEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE_Msk\fP   (0x1UL << USART_CR1_PEIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PEIE\fP   \fBUSART_CR1_PEIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS_Msk\fP   (0x1UL << USART_CR1_PS_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PS\fP   \fBUSART_CR1_PS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE_Msk\fP   (0x1UL << USART_CR1_PCE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_PCE\fP   \fBUSART_CR1_PCE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE_Msk\fP   (0x1UL << USART_CR1_WAKE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_WAKE\fP   \fBUSART_CR1_WAKE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M_Msk\fP   (0x1UL << USART_CR1_M_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_M\fP   \fBUSART_CR1_M_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE_Msk\fP   (0x1UL << USART_CR1_UE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_UE\fP   \fBUSART_CR1_UE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8_Msk\fP   (0x1UL << USART_CR1_OVER8_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR1_OVER8\fP   \fBUSART_CR1_OVER8_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD_Msk\fP   (0xFUL << USART_CR2_ADD_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_ADD\fP   \fBUSART_CR2_ADD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL_Msk\fP   (0x1UL << USART_CR2_LBDL_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDL\fP   \fBUSART_CR2_LBDL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE_Msk\fP   (0x1UL << USART_CR2_LBDIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBDIE\fP   \fBUSART_CR2_LBDIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL_Msk\fP   (0x1UL << USART_CR2_LBCL_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LBCL\fP   \fBUSART_CR2_LBCL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA_Msk\fP   (0x1UL << USART_CR2_CPHA_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPHA\fP   \fBUSART_CR2_CPHA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL_Msk\fP   (0x1UL << USART_CR2_CPOL_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CPOL\fP   \fBUSART_CR2_CPOL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN_Msk\fP   (0x1UL << USART_CR2_CLKEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_CLKEN\fP   \fBUSART_CR2_CLKEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_Msk\fP   (0x3UL << USART_CR2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP\fP   \fBUSART_CR2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_0\fP   (0x1UL << USART_CR2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_STOP_1\fP   (0x2UL << USART_CR2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN_Msk\fP   (0x1UL << USART_CR2_LINEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR2_LINEN\fP   \fBUSART_CR2_LINEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE_Msk\fP   (0x1UL << USART_CR3_EIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_EIE\fP   \fBUSART_CR3_EIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN_Msk\fP   (0x1UL << USART_CR3_IREN_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IREN\fP   \fBUSART_CR3_IREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP_Msk\fP   (0x1UL << USART_CR3_IRLP_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_IRLP\fP   \fBUSART_CR3_IRLP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL_Msk\fP   (0x1UL << USART_CR3_HDSEL_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_HDSEL\fP   \fBUSART_CR3_HDSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK_Msk\fP   (0x1UL << USART_CR3_NACK_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_NACK\fP   \fBUSART_CR3_NACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN_Msk\fP   (0x1UL << USART_CR3_SCEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_SCEN\fP   \fBUSART_CR3_SCEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR_Msk\fP   (0x1UL << USART_CR3_DMAR_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAR\fP   \fBUSART_CR3_DMAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT_Msk\fP   (0x1UL << USART_CR3_DMAT_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_DMAT\fP   \fBUSART_CR3_DMAT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE_Msk\fP   (0x1UL << USART_CR3_RTSE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_RTSE\fP   \fBUSART_CR3_RTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE_Msk\fP   (0x1UL << USART_CR3_CTSE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSE\fP   \fBUSART_CR3_CTSE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE_Msk\fP   (0x1UL << USART_CR3_CTSIE_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_CTSIE\fP   \fBUSART_CR3_CTSIE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT_Msk\fP   (0x1UL << USART_CR3_ONEBIT_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_CR3_ONEBIT\fP   \fBUSART_CR3_ONEBIT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_Msk\fP   (0xFFUL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC\fP   \fBUSART_GTPR_PSC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_0\fP   (0x01UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_1\fP   (0x02UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_2\fP   (0x04UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_3\fP   (0x08UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_4\fP   (0x10UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_5\fP   (0x20UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_6\fP   (0x40UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_PSC_7\fP   (0x80UL << USART_GTPR_PSC_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT_Msk\fP   (0xFFUL << USART_GTPR_GT_Pos)"
.br
.ti -1c
.RI "#define \fBUSART_GTPR_GT\fP   \fBUSART_GTPR_GT_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_Msk\fP   (0x7FUL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T\fP   \fBWWDG_CR_T_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_0\fP   (0x01UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_1\fP   (0x02UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_2\fP   (0x04UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_3\fP   (0x08UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_4\fP   (0x10UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_5\fP   (0x20UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T_6\fP   (0x40UL << WWDG_CR_T_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T0\fP   \fBWWDG_CR_T_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T1\fP   \fBWWDG_CR_T_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T2\fP   \fBWWDG_CR_T_2\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T3\fP   \fBWWDG_CR_T_3\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T4\fP   \fBWWDG_CR_T_4\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T5\fP   \fBWWDG_CR_T_5\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_T6\fP   \fBWWDG_CR_T_6\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA_Msk\fP   (0x1UL << WWDG_CR_WDGA_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CR_WDGA\fP   \fBWWDG_CR_WDGA_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_Msk\fP   (0x7FUL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W\fP   \fBWWDG_CFR_W_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_0\fP   (0x01UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_1\fP   (0x02UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_2\fP   (0x04UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_3\fP   (0x08UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_4\fP   (0x10UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_5\fP   (0x20UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W_6\fP   (0x40UL << WWDG_CFR_W_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W0\fP   \fBWWDG_CFR_W_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W1\fP   \fBWWDG_CFR_W_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W2\fP   \fBWWDG_CFR_W_2\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W3\fP   \fBWWDG_CFR_W_3\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W4\fP   \fBWWDG_CFR_W_4\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W5\fP   \fBWWDG_CFR_W_5\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_W6\fP   \fBWWDG_CFR_W_6\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_Msk\fP   (0x3UL << WWDG_CFR_WDGTB_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB\fP   \fBWWDG_CFR_WDGTB_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_0\fP   (0x1UL << WWDG_CFR_WDGTB_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB_1\fP   (0x2UL << WWDG_CFR_WDGTB_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB0\fP   \fBWWDG_CFR_WDGTB_0\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_WDGTB1\fP   \fBWWDG_CFR_WDGTB_1\fP"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI_Msk\fP   (0x1UL << WWDG_CFR_EWI_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_CFR_EWI\fP   \fBWWDG_CFR_EWI_Msk\fP"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF_Msk\fP   (0x1UL << WWDG_SR_EWIF_Pos)"
.br
.ti -1c
.RI "#define \fBWWDG_SR_EWIF\fP   \fBWWDG_SR_EWIF_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID_Msk\fP   (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_DEV_ID\fP   \fBDBGMCU_IDCODE_DEV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID_Msk\fP   (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_IDCODE_REV_ID\fP   \fBDBGMCU_IDCODE_REV_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP_Msk\fP   (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_SLEEP\fP   \fBDBGMCU_CR_DBG_SLEEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP_Msk\fP   (0x1UL << DBGMCU_CR_DBG_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STOP\fP   \fBDBGMCU_CR_DBG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY_Msk\fP   (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_DBG_STANDBY\fP   \fBDBGMCU_CR_DBG_STANDBY_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN_Msk\fP   (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_IOEN\fP   \fBDBGMCU_CR_TRACE_IOEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_Msk\fP   (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE\fP   \fBDBGMCU_CR_TRACE_MODE_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_0\fP   (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_CR_TRACE_MODE_1\fP   (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_RTC_STOP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_RTC_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT\fP   \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT\fP   \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT\fP   \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk\fP   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP\fP   \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB1_FZ_DBG_IWDEG_STOP\fP   DBGMCU_APB1_FZ_DBG_IWDG_STOP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk\fP   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)"
.br
.ti -1c
.RI "#define \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP\fP   \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSTF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSTF_Msk\fP   (0x1UL << ETH_MACCR_CSTF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSTF\fP   \fBETH_MACCR_CSTF_Msk\fP       /* CRC stripping for Type frames */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_WD_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_WD_Msk\fP   (0x1UL << ETH_MACCR_WD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_WD\fP   \fBETH_MACCR_WD_Msk\fP         /* Watchdog disable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_JD_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_JD_Msk\fP   (0x1UL << ETH_MACCR_JD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_JD\fP   \fBETH_MACCR_JD_Msk\fP         /* Jabber disable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_Msk\fP   (0x7UL << ETH_MACCR_IFG_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG\fP   \fBETH_MACCR_IFG_Msk\fP        /* Inter\-frame gap */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_96Bit\fP   0x00000000U              /* Minimum IFG between frames during transmission is 96Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_88Bit\fP   0x00020000U              /* Minimum IFG between frames during transmission is 88Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_80Bit\fP   0x00040000U              /* Minimum IFG between frames during transmission is 80Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_72Bit\fP   0x00060000U              /* Minimum IFG between frames during transmission is 72Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_64Bit\fP   0x00080000U              /* Minimum IFG between frames during transmission is 64Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_56Bit\fP   0x000A0000U              /* Minimum IFG between frames during transmission is 56Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_48Bit\fP   0x000C0000U              /* Minimum IFG between frames during transmission is 48Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IFG_40Bit\fP   0x000E0000U              /* Minimum IFG between frames during transmission is 40Bit */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSD_Msk\fP   (0x1UL << ETH_MACCR_CSD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_CSD\fP   \fBETH_MACCR_CSD_Msk\fP        /* Carrier sense disable (during transmission) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_FES_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_FES_Msk\fP   (0x1UL << ETH_MACCR_FES_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_FES\fP   \fBETH_MACCR_FES_Msk\fP        /* Fast ethernet speed */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_ROD_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_ROD_Msk\fP   (0x1UL << ETH_MACCR_ROD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_ROD\fP   \fBETH_MACCR_ROD_Msk\fP        /* Receive own disable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_LM_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_LM_Msk\fP   (0x1UL << ETH_MACCR_LM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_LM\fP   \fBETH_MACCR_LM_Msk\fP         /* loopback mode */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DM_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DM_Msk\fP   (0x1UL << ETH_MACCR_DM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DM\fP   \fBETH_MACCR_DM_Msk\fP         /* Duplex mode */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IPCO_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IPCO_Msk\fP   (0x1UL << ETH_MACCR_IPCO_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_IPCO\fP   \fBETH_MACCR_IPCO_Msk\fP       /* IP Checksum offload */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RD_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RD_Msk\fP   (0x1UL << ETH_MACCR_RD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RD\fP   \fBETH_MACCR_RD_Msk\fP         /* Retry disable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_APCS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_APCS_Msk\fP   (0x1UL << ETH_MACCR_APCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_APCS\fP   \fBETH_MACCR_APCS_Msk\fP       /* Automatic Pad/CRC stripping */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_Msk\fP   (0x3UL << ETH_MACCR_BL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL\fP"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_10\fP   0x00000000U              /* k = min (n, 10) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_8\fP   0x00000020U              /* k = min (n, 8) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_4\fP   0x00000040U              /* k = min (n, 4) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_BL_1\fP   0x00000060U              /* k = min (n, 1) */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DC_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DC_Msk\fP   (0x1UL << ETH_MACCR_DC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_DC\fP   \fBETH_MACCR_DC_Msk\fP         /* Defferal check */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_TE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_TE_Msk\fP   (0x1UL << ETH_MACCR_TE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_TE\fP   \fBETH_MACCR_TE_Msk\fP         /* Transmitter enable */"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RE_Msk\fP   (0x1UL << ETH_MACCR_RE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACCR_RE\fP   \fBETH_MACCR_RE_Msk\fP         /* Receiver enable */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_RA_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_RA_Msk\fP   (0x1UL << ETH_MACFFR_RA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_RA\fP   \fBETH_MACFFR_RA_Msk\fP        /* Receive all */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HPF_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HPF_Msk\fP   (0x1UL << ETH_MACFFR_HPF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HPF\fP   \fBETH_MACFFR_HPF_Msk\fP       /* Hash or perfect filter */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAF_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAF_Msk\fP   (0x1UL << ETH_MACFFR_SAF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAF\fP   \fBETH_MACFFR_SAF_Msk\fP       /* Source address filter enable */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAIF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAIF_Msk\fP   (0x1UL << ETH_MACFFR_SAIF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_SAIF\fP   \fBETH_MACFFR_SAIF_Msk\fP      /* SA inverse filtering */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_Msk\fP   (0x3UL << ETH_MACFFR_PCF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF\fP   \fBETH_MACFFR_PCF_Msk\fP       /* Pass control frames: 3 cases */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_BlockAll_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_BlockAll_Msk\fP   (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_BlockAll\fP   \fBETH_MACFFR_PCF_BlockAll_Msk\fP /* MAC filters all control frames from reaching the application */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardAll_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardAll_Msk\fP   (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardAll\fP   \fBETH_MACFFR_PCF_ForwardAll_Msk\fP /* MAC forwards all control frames to application even if they fail the Address Filter */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk\fP   (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PCF_ForwardPassedAddrFilter\fP   \fBETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk\fP /* MAC forwards control frames that pass the Address Filter\&. */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_BFD_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_BFD_Msk\fP   (0x1UL << ETH_MACFFR_BFD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_BFD\fP   \fBETH_MACFFR_BFD_Msk\fP       /* Broadcast frame disable */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PAM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PAM_Msk\fP   (0x1UL << ETH_MACFFR_PAM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PAM\fP   \fBETH_MACFFR_PAM_Msk\fP       /* Pass all mutlicast */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_DAIF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_DAIF_Msk\fP   (0x1UL << ETH_MACFFR_DAIF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_DAIF\fP   \fBETH_MACFFR_DAIF_Msk\fP      /* DA Inverse filtering */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HM_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HM_Msk\fP   (0x1UL << ETH_MACFFR_HM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HM\fP   \fBETH_MACFFR_HM_Msk\fP        /* Hash multicast */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HU_Msk\fP   (0x1UL << ETH_MACFFR_HU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_HU\fP   \fBETH_MACFFR_HU_Msk\fP        /* Hash unicast */"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PM_Msk\fP   (0x1UL << ETH_MACFFR_PM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFFR_PM\fP   \fBETH_MACFFR_PM_Msk\fP        /* Promiscuous mode */"
.br
.ti -1c
.RI "#define \fBETH_MACHTHR_HTH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACHTHR_HTH_Msk\fP   (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACHTHR_HTH\fP   \fBETH_MACHTHR_HTH_Msk\fP      /* Hash table high */"
.br
.ti -1c
.RI "#define \fBETH_MACHTLR_HTL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACHTLR_HTL_Msk\fP   (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACHTLR_HTL\fP   \fBETH_MACHTLR_HTL_Msk\fP      /* Hash table low */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_PA_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_PA_Msk\fP   (0x1FUL << ETH_MACMIIAR_PA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_PA\fP   \fBETH_MACMIIAR_PA_Msk\fP      /* Physical layer address */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MR_Msk\fP   (0x1FUL << ETH_MACMIIAR_MR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MR\fP   \fBETH_MACMIIAR_MR_Msk\fP      /* MII register in the selected PHY */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Msk\fP   (0x7UL << ETH_MACMIIAR_CR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR\fP   \fBETH_MACMIIAR_CR_Msk\fP      /* CR clock range: 6 cases */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div42\fP   0x00000000U              /* HCLK:60\-100 MHz; MDC clock= HCLK/42   */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div62_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div62_Msk\fP   (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div62\fP   \fBETH_MACMIIAR_CR_Div62_Msk\fP /* HCLK:100\-150 MHz; MDC clock= HCLK/62  */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div16_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div16_Msk\fP   (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div16\fP   \fBETH_MACMIIAR_CR_Div16_Msk\fP /* HCLK:20\-35 MHz; MDC clock= HCLK/16    */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div26_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div26_Msk\fP   (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div26\fP   \fBETH_MACMIIAR_CR_Div26_Msk\fP /* HCLK:35\-60 MHz; MDC clock= HCLK/26    */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div102_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div102_Msk\fP   (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_CR_Div102\fP   \fBETH_MACMIIAR_CR_Div102_Msk\fP /* HCLK:150\-168 MHz; MDC clock= HCLK/102 */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MW_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MW_Msk\fP   (0x1UL << ETH_MACMIIAR_MW_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MW\fP   \fBETH_MACMIIAR_MW_Msk\fP      /* MII write */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MB_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MB_Msk\fP   (0x1UL << ETH_MACMIIAR_MB_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIAR_MB\fP   \fBETH_MACMIIAR_MB_Msk\fP      /* MII busy  */"
.br
.ti -1c
.RI "#define \fBETH_MACMIIDR_MD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIDR_MD_Msk\fP   (0xFFFFUL << ETH_MACMIIDR_MD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACMIIDR_MD\fP   \fBETH_MACMIIDR_MD_Msk\fP      /* MII data: read/write data from/to PHY */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PT_Msk\fP   (0xFFFFUL << ETH_MACFCR_PT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PT\fP   \fBETH_MACFCR_PT_Msk\fP        /* Pause time */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_ZQPD_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_ZQPD_Msk\fP   (0x1UL << ETH_MACFCR_ZQPD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_ZQPD\fP   \fBETH_MACFCR_ZQPD_Msk\fP      /* Zero\-quanta pause disable */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Msk\fP   (0x3UL << ETH_MACFCR_PLT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT\fP   \fBETH_MACFCR_PLT_Msk\fP       /* Pause low threshold: 4 cases */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus4\fP   0x00000000U              /* Pause time minus 4 slot times   */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus28_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus28_Msk\fP   (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus28\fP   \fBETH_MACFCR_PLT_Minus28_Msk\fP /* Pause time minus 28 slot times  */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus144_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus144_Msk\fP   (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus144\fP   \fBETH_MACFCR_PLT_Minus144_Msk\fP /* Pause time minus 144 slot times */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus256_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus256_Msk\fP   (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_PLT_Minus256\fP   \fBETH_MACFCR_PLT_Minus256_Msk\fP /* Pause time minus 256 slot times */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_UPFD_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_UPFD_Msk\fP   (0x1UL << ETH_MACFCR_UPFD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_UPFD\fP   \fBETH_MACFCR_UPFD_Msk\fP      /* Unicast pause frame detect */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_RFCE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_RFCE_Msk\fP   (0x1UL << ETH_MACFCR_RFCE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_RFCE\fP   \fBETH_MACFCR_RFCE_Msk\fP      /* Receive flow control enable */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_TFCE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_TFCE_Msk\fP   (0x1UL << ETH_MACFCR_TFCE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_TFCE\fP   \fBETH_MACFCR_TFCE_Msk\fP      /* Transmit flow control enable */"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_FCBBPA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_FCBBPA_Msk\fP   (0x1UL << ETH_MACFCR_FCBBPA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACFCR_FCBBPA\fP   \fBETH_MACFCR_FCBBPA_Msk\fP    /* Flow control busy/backpressure activate */"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTC_Msk\fP   (0x1UL << ETH_MACVLANTR_VLANTC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTC\fP   \fBETH_MACVLANTR_VLANTC_Msk\fP /* 12\-bit VLAN tag comparison */"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTI_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTI_Msk\fP   (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACVLANTR_VLANTI\fP   \fBETH_MACVLANTR_VLANTI_Msk\fP /* VLAN tag identifier (for receive frames) */"
.br
.ti -1c
.RI "#define \fBETH_MACRWUFFR_D_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACRWUFFR_D_Msk\fP   (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACRWUFFR_D\fP   \fBETH_MACRWUFFR_D_Msk\fP      /* Wake\-up frame filter register data */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFFRPR_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFFRPR_Msk\fP   (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFFRPR\fP   \fBETH_MACPMTCSR_WFFRPR_Msk\fP /* Wake\-Up Frame Filter Register Pointer Reset */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_GU_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_GU_Msk\fP   (0x1UL << ETH_MACPMTCSR_GU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_GU\fP   \fBETH_MACPMTCSR_GU_Msk\fP     /* Global Unicast                              */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFR_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFR_Msk\fP   (0x1UL << ETH_MACPMTCSR_WFR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFR\fP   \fBETH_MACPMTCSR_WFR_Msk\fP    /* Wake\-Up Frame Received                      */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPR_Msk\fP   (0x1UL << ETH_MACPMTCSR_MPR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPR\fP   \fBETH_MACPMTCSR_MPR_Msk\fP    /* Magic Packet Received                       */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFE_Msk\fP   (0x1UL << ETH_MACPMTCSR_WFE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_WFE\fP   \fBETH_MACPMTCSR_WFE_Msk\fP    /* Wake\-Up Frame Enable                        */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPE_Msk\fP   (0x1UL << ETH_MACPMTCSR_MPE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_MPE\fP   \fBETH_MACPMTCSR_MPE_Msk\fP    /* Magic Packet Enable                         */"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_PD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_PD_Msk\fP   (0x1UL << ETH_MACPMTCSR_PD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACPMTCSR_PD\fP   \fBETH_MACPMTCSR_PD_Msk\fP     /* Power Down                                  */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFF_Msk\fP   (0x1UL << ETH_MACDBGR_TFF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFF\fP   \fBETH_MACDBGR_TFF_Msk\fP      /* Tx FIFO full                                                            */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFNE_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFNE_Msk\fP   (0x1UL << ETH_MACDBGR_TFNE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFNE\fP   \fBETH_MACDBGR_TFNE_Msk\fP     /* Tx FIFO not empty                                                       */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFWA_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFWA_Msk\fP   (0x1UL << ETH_MACDBGR_TFWA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFWA\fP   \fBETH_MACDBGR_TFWA_Msk\fP     /* Tx FIFO write active                                                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_Msk\fP   (0x3UL << ETH_MACDBGR_TFRS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS\fP   \fBETH_MACDBGR_TFRS_Msk\fP     /* Tx FIFO read status mask                                                */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WRITING_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WRITING_Msk\fP   (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WRITING\fP   \fBETH_MACDBGR_TFRS_WRITING_Msk\fP /* Writing the received TxStatus or flushing the TxFIFO                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WAITING_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WAITING_Msk\fP   (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_WAITING\fP   \fBETH_MACDBGR_TFRS_WAITING_Msk\fP /* Waiting for TxStatus from MAC transmitter                               */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_READ_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_READ_Msk\fP   (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_READ\fP   \fBETH_MACDBGR_TFRS_READ_Msk\fP /* Read state (transferring data to the MAC transmitter)                   */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_TFRS_IDLE\fP   0x00000000U              /* Idle state                                                              */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTP_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTP_Msk\fP   (0x1UL << ETH_MACDBGR_MTP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTP\fP   \fBETH_MACDBGR_MTP_Msk\fP      /* MAC transmitter in pause                                                */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_Msk\fP   (0x3UL << ETH_MACDBGR_MTFCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS\fP   \fBETH_MACDBGR_MTFCS_Msk\fP    /* MAC transmit frame controller status mask                               */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_TRANSFERRING_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_TRANSFERRING_Msk\fP   (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_TRANSFERRING\fP   \fBETH_MACDBGR_MTFCS_TRANSFERRING_Msk\fP /* Transferring input frame for transmission                               */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_GENERATINGPCF_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_GENERATINGPCF_Msk\fP   (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_GENERATINGPCF\fP   \fBETH_MACDBGR_MTFCS_GENERATINGPCF_Msk\fP /* Generating and transmitting a Pause control frame (in full duplex mode) */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_WAITING_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_WAITING_Msk\fP   (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_WAITING\fP   \fBETH_MACDBGR_MTFCS_WAITING_Msk\fP /* Waiting for Status of previous frame or IFG/backoff period to be over   */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MTFCS_IDLE\fP   0x00000000U              /* Idle                                                                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMTEA_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMTEA_Msk\fP   (0x1UL << ETH_MACDBGR_MMTEA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMTEA\fP   \fBETH_MACDBGR_MMTEA_Msk\fP    /* MAC MII transmit engine active                                          */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_Msk\fP   (0x3UL << ETH_MACDBGR_RFFL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL\fP   \fBETH_MACDBGR_RFFL_Msk\fP     /* Rx FIFO fill level mask                                                 */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_FULL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_FULL_Msk\fP   (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_FULL\fP   \fBETH_MACDBGR_RFFL_FULL_Msk\fP /* RxFIFO full                                                             */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_ABOVEFCT_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_ABOVEFCT_Msk\fP   (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_ABOVEFCT\fP   \fBETH_MACDBGR_RFFL_ABOVEFCT_Msk\fP /* RxFIFO fill\-level above flow\-control activate threshold                 */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_BELOWFCT_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_BELOWFCT_Msk\fP   (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_BELOWFCT\fP   \fBETH_MACDBGR_RFFL_BELOWFCT_Msk\fP /* RxFIFO fill\-level below flow\-control de\-activate threshold              */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFFL_EMPTY\fP   0x00000000U              /* RxFIFO empty                                                            */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_Msk\fP   (0x3UL << ETH_MACDBGR_RFRCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS\fP   \fBETH_MACDBGR_RFRCS_Msk\fP    /* Rx FIFO read controller status mask                                     */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_FLUSHING_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_FLUSHING_Msk\fP   (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_FLUSHING\fP   \fBETH_MACDBGR_RFRCS_FLUSHING_Msk\fP /* Flushing the frame data and status                                      */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_STATUSREADING_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_STATUSREADING_Msk\fP   (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_STATUSREADING\fP   \fBETH_MACDBGR_RFRCS_STATUSREADING_Msk\fP /* Reading frame status (or time\-stamp)                                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_DATAREADING_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_DATAREADING_Msk\fP   (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_DATAREADING\fP   \fBETH_MACDBGR_RFRCS_DATAREADING_Msk\fP /* Reading frame data                                                      */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFRCS_IDLE\fP   0x00000000U              /* IDLE state                                                              */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFWRA_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFWRA_Msk\fP   (0x1UL << ETH_MACDBGR_RFWRA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_RFWRA\fP   \fBETH_MACDBGR_RFWRA_Msk\fP    /* Rx FIFO write controller active                                         */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS_Msk\fP   (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS\fP   \fBETH_MACDBGR_MSFRWCS_Msk\fP  /* MAC small FIFO read / write controllers status  mask                    */"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS_1\fP   (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MSFRWCS_0\fP   (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMRPEA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMRPEA_Msk\fP   (0x1UL << ETH_MACDBGR_MMRPEA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACDBGR_MMRPEA\fP   \fBETH_MACDBGR_MMRPEA_Msk\fP   /* MAC MII receive protocol engine active                                  */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_TSTS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_TSTS_Msk\fP   (0x1UL << ETH_MACSR_TSTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_TSTS\fP   \fBETH_MACSR_TSTS_Msk\fP       /* Time stamp trigger status */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCTS_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCTS_Msk\fP   (0x1UL << ETH_MACSR_MMCTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCTS\fP   \fBETH_MACSR_MMCTS_Msk\fP      /* MMC transmit status       */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMMCRS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMMCRS_Msk\fP   (0x1UL << ETH_MACSR_MMMCRS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMMCRS\fP   \fBETH_MACSR_MMMCRS_Msk\fP     /* MMC receive status        */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCS_Msk\fP   (0x1UL << ETH_MACSR_MMCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_MMCS\fP   \fBETH_MACSR_MMCS_Msk\fP       /* MMC status                */"
.br
.ti -1c
.RI "#define \fBETH_MACSR_PMTS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_PMTS_Msk\fP   (0x1UL << ETH_MACSR_PMTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACSR_PMTS\fP   \fBETH_MACSR_PMTS_Msk\fP       /* PMT status                */"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_TSTIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_TSTIM_Msk\fP   (0x1UL << ETH_MACIMR_TSTIM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_TSTIM\fP   \fBETH_MACIMR_TSTIM_Msk\fP     /* Time stamp trigger interrupt mask */"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_PMTIM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_PMTIM_Msk\fP   (0x1UL << ETH_MACIMR_PMTIM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACIMR_PMTIM\fP   \fBETH_MACIMR_PMTIM_Msk\fP     /* PMT interrupt mask                */"
.br
.ti -1c
.RI "#define \fBETH_MACA0HR_MACA0H_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA0HR_MACA0H_Msk\fP   (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA0HR_MACA0H\fP   \fBETH_MACA0HR_MACA0H_Msk\fP   /* MAC address0 high */"
.br
.ti -1c
.RI "#define \fBETH_MACA0LR_MACA0L_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA0LR_MACA0L_Msk\fP   (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA0LR_MACA0L\fP   \fBETH_MACA0LR_MACA0L_Msk\fP   /* MAC address0 low */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_AE_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_AE_Msk\fP   (0x1UL << ETH_MACA1HR_AE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_AE\fP   \fBETH_MACA1HR_AE_Msk\fP       /* Address enable */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_SA_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_SA_Msk\fP   (0x1UL << ETH_MACA1HR_SA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_SA\fP   \fBETH_MACA1HR_SA_Msk\fP       /* Source address */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_Msk\fP   (0x3FUL << ETH_MACA1HR_MBC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC\fP   \fBETH_MACA1HR_MBC_Msk\fP      /* Mask byte control: bits to mask for comparison of the MAC Address bytes */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_HBits15_8\fP   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_HBits7_0\fP   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_LBits31_24\fP   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_LBits23_16\fP   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_LBits15_8\fP   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MBC_LBits7_0\fP   0x01000000U              /* Mask MAC Address low reg bits [7:0]   */"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MACA1H_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MACA1H_Msk\fP   (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1HR_MACA1H\fP   \fBETH_MACA1HR_MACA1H_Msk\fP   /* MAC address1 high */"
.br
.ti -1c
.RI "#define \fBETH_MACA1LR_MACA1L_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA1LR_MACA1L_Msk\fP   (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA1LR_MACA1L\fP   \fBETH_MACA1LR_MACA1L_Msk\fP   /* MAC address1 low */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_AE_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_AE_Msk\fP   (0x1UL << ETH_MACA2HR_AE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_AE\fP   \fBETH_MACA2HR_AE_Msk\fP       /* Address enable */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_SA_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_SA_Msk\fP   (0x1UL << ETH_MACA2HR_SA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_SA\fP   \fBETH_MACA2HR_SA_Msk\fP       /* Source address */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_Msk\fP   (0x3FUL << ETH_MACA2HR_MBC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC\fP   \fBETH_MACA2HR_MBC_Msk\fP      /* Mask byte control */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_HBits15_8\fP   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_HBits7_0\fP   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_LBits31_24\fP   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_LBits23_16\fP   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_LBits15_8\fP   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MBC_LBits7_0\fP   0x01000000U              /* Mask MAC Address low reg bits [70]    */"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MACA2H_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MACA2H_Msk\fP   (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2HR_MACA2H\fP   \fBETH_MACA2HR_MACA2H_Msk\fP   /* MAC address1 high */"
.br
.ti -1c
.RI "#define \fBETH_MACA2LR_MACA2L_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA2LR_MACA2L_Msk\fP   (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA2LR_MACA2L\fP   \fBETH_MACA2LR_MACA2L_Msk\fP   /* MAC address2 low */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_AE_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_AE_Msk\fP   (0x1UL << ETH_MACA3HR_AE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_AE\fP   \fBETH_MACA3HR_AE_Msk\fP       /* Address enable */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_SA_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_SA_Msk\fP   (0x1UL << ETH_MACA3HR_SA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_SA\fP   \fBETH_MACA3HR_SA_Msk\fP       /* Source address */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_Msk\fP   (0x3FUL << ETH_MACA3HR_MBC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC\fP   \fBETH_MACA3HR_MBC_Msk\fP      /* Mask byte control */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_HBits15_8\fP   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_HBits7_0\fP   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_LBits31_24\fP   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_LBits23_16\fP   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_LBits15_8\fP   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MBC_LBits7_0\fP   0x01000000U              /* Mask MAC Address low reg bits [70]    */"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MACA3H_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MACA3H_Msk\fP   (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3HR_MACA3H\fP   \fBETH_MACA3HR_MACA3H_Msk\fP   /* MAC address3 high */"
.br
.ti -1c
.RI "#define \fBETH_MACA3LR_MACA3L_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MACA3LR_MACA3L_Msk\fP   (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MACA3LR_MACA3L\fP   \fBETH_MACA3LR_MACA3L_Msk\fP   /* MAC address3 low */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCFHP_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCFHP_Msk\fP   (0x1UL << ETH_MMCCR_MCFHP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCFHP\fP   \fBETH_MMCCR_MCFHP_Msk\fP      /* MMC counter Full\-Half preset */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCP_Msk\fP   (0x1UL << ETH_MMCCR_MCP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCP\fP   \fBETH_MMCCR_MCP_Msk\fP        /* MMC counter preset           */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCF_Msk\fP   (0x1UL << ETH_MMCCR_MCF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_MCF\fP   \fBETH_MMCCR_MCF_Msk\fP        /* MMC Counter Freeze           */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_ROR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_ROR_Msk\fP   (0x1UL << ETH_MMCCR_ROR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_ROR\fP   \fBETH_MMCCR_ROR_Msk\fP        /* Reset on Read                */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CSR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CSR_Msk\fP   (0x1UL << ETH_MMCCR_CSR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CSR\fP   \fBETH_MMCCR_CSR_Msk\fP        /* Counter Stop Rollover        */"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CR_Msk\fP   (0x1UL << ETH_MMCCR_CR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCCR_CR\fP   \fBETH_MMCCR_CR_Msk\fP         /* Counters Reset               */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RGUFS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RGUFS_Msk\fP   (0x1UL << ETH_MMCRIR_RGUFS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RGUFS\fP   \fBETH_MMCRIR_RGUFS_Msk\fP     /* Set when Rx good unicast frames counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFAES_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFAES_Msk\fP   (0x1UL << ETH_MMCRIR_RFAES_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFAES\fP   \fBETH_MMCRIR_RFAES_Msk\fP     /* Set when Rx alignment error counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFCES_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFCES_Msk\fP   (0x1UL << ETH_MMCRIR_RFCES_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR_RFCES\fP   \fBETH_MMCRIR_RFCES_Msk\fP     /* Set when Rx crc error counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFS_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFS_Msk\fP   (0x1UL << ETH_MMCTIR_TGFS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFS\fP   \fBETH_MMCTIR_TGFS_Msk\fP      /* Set when Tx good frame count counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFMSCS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFMSCS_Msk\fP   (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFMSCS\fP   \fBETH_MMCTIR_TGFMSCS_Msk\fP   /* Set when Tx good multi col counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFSCS_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFSCS_Msk\fP   (0x1UL << ETH_MMCTIR_TGFSCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR_TGFSCS\fP   \fBETH_MMCTIR_TGFSCS_Msk\fP    /* Set when Tx good single col counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RGUFM_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RGUFM_Msk\fP   (0x1UL << ETH_MMCRIMR_RGUFM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RGUFM\fP   \fBETH_MMCRIMR_RGUFM_Msk\fP    /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFAEM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFAEM_Msk\fP   (0x1UL << ETH_MMCRIMR_RFAEM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFAEM\fP   \fBETH_MMCRIMR_RFAEM_Msk\fP    /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFCEM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFCEM_Msk\fP   (0x1UL << ETH_MMCRIMR_RFCEM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR_RFCEM\fP   \fBETH_MMCRIMR_RFCEM_Msk\fP    /* Mask the interrupt when Rx crc error counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFM_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFM_Msk\fP   (0x1UL << ETH_MMCTIMR_TGFM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFM\fP   \fBETH_MMCTIMR_TGFM_Msk\fP     /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFMSCM_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFMSCM_Msk\fP   (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFMSCM\fP   \fBETH_MMCTIMR_TGFMSCM_Msk\fP  /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFSCM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFSCM_Msk\fP   (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR_TGFSCM\fP   \fBETH_MMCTIMR_TGFSCM_Msk\fP   /* Mask the interrupt when Tx good single col counter reaches half the maximum value */"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFSCCR_TGFSCC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFSCCR_TGFSCC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFSCCR_TGFSCC\fP   \fBETH_MMCTGFSCCR_TGFSCC_Msk\fP /* Number of successfully transmitted frames after a single collision in Half\-duplex mode\&. */"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFMSCCR_TGFMSCC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFMSCCR_TGFMSCC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFMSCCR_TGFMSCC\fP   \fBETH_MMCTGFMSCCR_TGFMSCC_Msk\fP /* Number of successfully transmitted frames after more than a single collision in Half\-duplex mode\&. */"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFCR_TGFC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFCR_TGFC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFCR_TGFC\fP   \fBETH_MMCTGFCR_TGFC_Msk\fP    /* Number of good frames transmitted\&. */"
.br
.ti -1c
.RI "#define \fBETH_MMCRFCECR_RFCEC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRFCECR_RFCEC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRFCECR_RFCEC\fP   \fBETH_MMCRFCECR_RFCEC_Msk\fP  /* Number of frames received with CRC error\&. */"
.br
.ti -1c
.RI "#define \fBETH_MMCRFAECR_RFAEC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRFAECR_RFAEC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRFAECR_RFAEC\fP   \fBETH_MMCRFAECR_RFAEC_Msk\fP  /* Number of frames received with alignment (dribble) error */"
.br
.ti -1c
.RI "#define \fBETH_MMCRGUFCR_RGUFC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_MMCRGUFCR_RGUFC_Msk\fP   (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_MMCRGUFCR_RGUFC\fP   \fBETH_MMCRGUFCR_RGUFC_Msk\fP  /* Number of good unicast frames received\&. */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPFFMAE_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPFFMAE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPFFMAE\fP   \fBETH_PTPTSCR_TSPFFMAE_Msk\fP  /* Time stamp PTP frame filtering MAC address enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSCNT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSCNT_Msk\fP   (0x3UL << ETH_PTPTSCR_TSCNT_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSCNT\fP   \fBETH_PTPTSCR_TSCNT_Msk\fP    /* Time stamp clock node type */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSMRME_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSMRME_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSMRME_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSMRME\fP   \fBETH_PTPTSCR_TSSMRME_Msk\fP  /* Time stamp snapshot for message relevant to master enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSEME_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSEME_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSEME_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSEME\fP   \fBETH_PTPTSCR_TSSEME_Msk\fP   /* Time stamp snapshot for event message enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV4FE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV4FE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV4FE\fP   \fBETH_PTPTSCR_TSSIPV4FE_Msk\fP /* Time stamp snapshot for IPv4 frames enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV6FE_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV6FE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSIPV6FE\fP   \fBETH_PTPTSCR_TSSIPV6FE_Msk\fP /* Time stamp snapshot for IPv6 frames enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSPTPOEFE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSPTPOEFE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSPTPOEFE\fP   \fBETH_PTPTSCR_TSSPTPOEFE_Msk\fP /* Time stamp snapshot for PTP over ethernet frames enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPTPPSV2E_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPTPPSV2E_Msk\fP   (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSPTPPSV2E\fP   \fBETH_PTPTSCR_TSPTPPSV2E_Msk\fP /* Time stamp PTP packet snooping for version2 format enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSSR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSSR_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSSR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSSR\fP   \fBETH_PTPTSCR_TSSSR_Msk\fP    /* Time stamp Sub\-seconds rollover */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSARFE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSARFE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSARFE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSARFE\fP   \fBETH_PTPTSCR_TSSARFE_Msk\fP  /* Time stamp snapshot for all received frames enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSARU_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSARU_Msk\fP   (0x1UL << ETH_PTPTSCR_TSARU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSARU\fP   \fBETH_PTPTSCR_TSARU_Msk\fP    /* Addend register update */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSITE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSITE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSITE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSITE\fP   \fBETH_PTPTSCR_TSITE_Msk\fP    /* Time stamp interrupt trigger enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTU_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTU_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSTU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTU\fP   \fBETH_PTPTSCR_TSSTU_Msk\fP    /* Time stamp update */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTI_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTI_Msk\fP   (0x1UL << ETH_PTPTSCR_TSSTI_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSSTI\fP   \fBETH_PTPTSCR_TSSTI_Msk\fP    /* Time stamp initialize */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSFCU_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSFCU_Msk\fP   (0x1UL << ETH_PTPTSCR_TSFCU_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSFCU\fP   \fBETH_PTPTSCR_TSFCU_Msk\fP    /* Time stamp fine or coarse update */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSE_Msk\fP   (0x1UL << ETH_PTPTSCR_TSE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSCR_TSE\fP   \fBETH_PTPTSCR_TSE_Msk\fP      /* Time stamp enable */"
.br
.ti -1c
.RI "#define \fBETH_PTPSSIR_STSSI_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPSSIR_STSSI_Msk\fP   (0xFFUL << ETH_PTPSSIR_STSSI_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPSSIR_STSSI\fP   \fBETH_PTPSSIR_STSSI_Msk\fP    /* System time Sub\-second increment value */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHR_STS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHR_STS_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHR_STS\fP   \fBETH_PTPTSHR_STS_Msk\fP      /* System Time second */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STPNS_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STPNS_Msk\fP   (0x1UL << ETH_PTPTSLR_STPNS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STPNS\fP   \fBETH_PTPTSLR_STPNS_Msk\fP    /* System Time Positive or negative time */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STSS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STSS_Msk\fP   (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLR_STSS\fP   \fBETH_PTPTSLR_STSS_Msk\fP     /* System Time sub\-seconds */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHUR_TSUS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHUR_TSUS_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSHUR_TSUS\fP   \fBETH_PTPTSHUR_TSUS_Msk\fP    /* Time stamp update seconds */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUPNS_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUPNS_Msk\fP   (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUPNS\fP   \fBETH_PTPTSLUR_TSUPNS_Msk\fP  /* Time stamp update Positive or negative time */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUSS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUSS_Msk\fP   (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSLUR_TSUSS\fP   \fBETH_PTPTSLUR_TSUSS_Msk\fP   /* Time stamp update sub\-seconds */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSAR_TSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSAR_TSA_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSAR_TSA\fP   \fBETH_PTPTSAR_TSA_Msk\fP      /* Time stamp addend */"
.br
.ti -1c
.RI "#define \fBETH_PTPTTHR_TTSH_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTTHR_TTSH_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTTHR_TTSH\fP   \fBETH_PTPTTHR_TTSH_Msk\fP     /* Target time stamp high */"
.br
.ti -1c
.RI "#define \fBETH_PTPTTLR_TTSL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTTLR_TTSL_Msk\fP   (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTTLR_TTSL\fP   \fBETH_PTPTTLR_TTSL_Msk\fP     /* Target time stamp low */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSTTR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSTTR_Msk\fP   (0x1UL << ETH_PTPTSSR_TSTTR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSTTR\fP   \fBETH_PTPTSSR_TSTTR_Msk\fP    /* Time stamp target time reached */"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSSO_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSSO_Msk\fP   (0x1UL << ETH_PTPTSSR_TSSO_Pos)"
.br
.ti -1c
.RI "#define \fBETH_PTPTSSR_TSSO\fP   \fBETH_PTPTSSR_TSSO_Msk\fP     /* Time stamp seconds overflow */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_MB_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_MB_Msk\fP   (0x1UL << ETH_DMABMR_MB_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_MB\fP   \fBETH_DMABMR_MB_Msk\fP       /* Mixed Burst */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_AAB_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_AAB_Msk\fP   (0x1UL << ETH_DMABMR_AAB_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_AAB\fP   \fBETH_DMABMR_AAB_Msk\fP       /* Address\-Aligned beats */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FPM_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FPM_Msk\fP   (0x1UL << ETH_DMABMR_FPM_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FPM\fP   \fBETH_DMABMR_FPM_Msk\fP       /* 4xPBL mode */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_USP_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_USP_Msk\fP   (0x1UL << ETH_DMABMR_USP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_USP\fP   \fBETH_DMABMR_USP_Msk\fP       /* Use separate PBL */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_Msk\fP   (0x3FUL << ETH_DMABMR_RDP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP\fP   \fBETH_DMABMR_RDP_Msk\fP       /* RxDMA PBL */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_1Beat\fP   0x00020000U              /* maximum number of beats to be transferred in one RxDMA transaction is 1 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_2Beat\fP   0x00040000U              /* maximum number of beats to be transferred in one RxDMA transaction is 2 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4Beat\fP   0x00080000U              /* maximum number of beats to be transferred in one RxDMA transaction is 4 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_8Beat\fP   0x00100000U              /* maximum number of beats to be transferred in one RxDMA transaction is 8 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_16Beat\fP   0x00200000U              /* maximum number of beats to be transferred in one RxDMA transaction is 16 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_32Beat\fP   0x00400000U              /* maximum number of beats to be transferred in one RxDMA transaction is 32 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_4Beat\fP   0x01020000U              /* maximum number of beats to be transferred in one RxDMA transaction is 4 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_8Beat\fP   0x01040000U              /* maximum number of beats to be transferred in one RxDMA transaction is 8 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_16Beat\fP   0x01080000U              /* maximum number of beats to be transferred in one RxDMA transaction is 16 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_32Beat\fP   0x01100000U              /* maximum number of beats to be transferred in one RxDMA transaction is 32 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_64Beat\fP   0x01200000U              /* maximum number of beats to be transferred in one RxDMA transaction is 64 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RDP_4xPBL_128Beat\fP   0x01400000U              /* maximum number of beats to be transferred in one RxDMA transaction is 128 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FB_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FB_Msk\fP   (0x1UL << ETH_DMABMR_FB_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_FB\fP   \fBETH_DMABMR_FB_Msk\fP        /* Fixed Burst */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_Msk\fP   (0x3UL << ETH_DMABMR_RTPR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR\fP   \fBETH_DMABMR_RTPR_Msk\fP      /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_1_1\fP   0x00000000U              /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_2_1\fP   0x00004000U              /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_3_1\fP   0x00008000U              /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_RTPR_4_1\fP   0x0000C000U              /* Rx Tx priority ratio */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_Msk\fP   (0x3FUL << ETH_DMABMR_PBL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL\fP   \fBETH_DMABMR_PBL_Msk\fP       /* Programmable burst length */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_1Beat\fP   0x00000100U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_2Beat\fP   0x00000200U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4Beat\fP   0x00000400U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_8Beat\fP   0x00000800U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_16Beat\fP   0x00001000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_32Beat\fP   0x00002000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_4Beat\fP   0x01000100U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_8Beat\fP   0x01000200U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_16Beat\fP   0x01000400U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_32Beat\fP   0x01000800U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_64Beat\fP   0x01001000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_PBL_4xPBL_128Beat\fP   0x01002000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_EDE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_EDE_Msk\fP   (0x1UL << ETH_DMABMR_EDE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_EDE\fP   \fBETH_DMABMR_EDE_Msk\fP       /* Enhanced Descriptor Enable */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DSL_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DSL_Msk\fP   (0x1FUL << ETH_DMABMR_DSL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DSL\fP   \fBETH_DMABMR_DSL_Msk\fP       /* Descriptor Skip Length */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DA_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DA_Msk\fP   (0x1UL << ETH_DMABMR_DA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_DA\fP   \fBETH_DMABMR_DA_Msk\fP        /* DMA arbitration scheme */"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_SR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_SR_Msk\fP   (0x1UL << ETH_DMABMR_SR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMABMR_SR\fP   \fBETH_DMABMR_SR_Msk\fP        /* Software reset */"
.br
.ti -1c
.RI "#define \fBETH_DMATPDR_TPD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMATPDR_TPD_Msk\fP   (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMATPDR_TPD\fP   \fBETH_DMATPDR_TPD_Msk\fP      /* Transmit poll demand */"
.br
.ti -1c
.RI "#define \fBETH_DMARPDR_RPD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMARPDR_RPD_Msk\fP   (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMARPDR_RPD\fP   \fBETH_DMARPDR_RPD_Msk\fP      /* Receive poll demand  */"
.br
.ti -1c
.RI "#define \fBETH_DMARDLAR_SRL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMARDLAR_SRL_Msk\fP   (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMARDLAR_SRL\fP   \fBETH_DMARDLAR_SRL_Msk\fP     /* Start of receive list */"
.br
.ti -1c
.RI "#define \fBETH_DMATDLAR_STL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMATDLAR_STL_Msk\fP   (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMATDLAR_STL\fP   \fBETH_DMATDLAR_STL_Msk\fP     /* Start of transmit list */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TSTS_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TSTS_Msk\fP   (0x1UL << ETH_DMASR_TSTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TSTS\fP   \fBETH_DMASR_TSTS_Msk\fP       /* Time\-stamp trigger status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_PMTS_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_PMTS_Msk\fP   (0x1UL << ETH_DMASR_PMTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_PMTS\fP   \fBETH_DMASR_PMTS_Msk\fP       /* PMT status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_MMCS_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_MMCS_Msk\fP   (0x1UL << ETH_DMASR_MMCS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_MMCS\fP   \fBETH_DMASR_MMCS_Msk\fP       /* MMC status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_Msk\fP   (0x7UL << ETH_DMASR_EBS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS\fP   \fBETH_DMASR_EBS_Msk\fP        /* Error bits status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DescAccess_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DescAccess_Msk\fP   (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DescAccess\fP   \fBETH_DMASR_EBS_DescAccess_Msk\fP /* Error bits 0\-data buffer, 1\-desc\&. access */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_ReadTransf_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_ReadTransf_Msk\fP   (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_ReadTransf\fP   \fBETH_DMASR_EBS_ReadTransf_Msk\fP /* Error bits 0\-write trnsf, 1\-read transfr */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DataTransfTx_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DataTransfTx_Msk\fP   (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_EBS_DataTransfTx\fP   \fBETH_DMASR_EBS_DataTransfTx_Msk\fP /* Error bits 0\-Rx DMA, 1\-Tx DMA */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Msk\fP   (0x7UL << ETH_DMASR_TPS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS\fP   \fBETH_DMASR_TPS_Msk\fP        /* Transmit process state */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Stopped\fP   0x00000000U              /* Stopped \- Reset or Stop Tx Command issued  */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Fetching_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Fetching_Msk\fP   (0x1UL << ETH_DMASR_TPS_Fetching_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Fetching\fP   \fBETH_DMASR_TPS_Fetching_Msk\fP /* Running \- fetching the Tx descriptor */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Waiting_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Waiting_Msk\fP   (0x1UL << ETH_DMASR_TPS_Waiting_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Waiting\fP   \fBETH_DMASR_TPS_Waiting_Msk\fP /* Running \- waiting for status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Reading_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Reading_Msk\fP   (0x3UL << ETH_DMASR_TPS_Reading_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Reading\fP   \fBETH_DMASR_TPS_Reading_Msk\fP /* Running \- reading the data from host memory */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Suspended_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Suspended_Msk\fP   (0x3UL << ETH_DMASR_TPS_Suspended_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Suspended\fP   \fBETH_DMASR_TPS_Suspended_Msk\fP /* Suspended \- Tx Descriptor unavailable */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Closing_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Closing_Msk\fP   (0x7UL << ETH_DMASR_TPS_Closing_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPS_Closing\fP   \fBETH_DMASR_TPS_Closing_Msk\fP /* Running \- closing Rx descriptor */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Msk\fP   (0x7UL << ETH_DMASR_RPS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS\fP   \fBETH_DMASR_RPS_Msk\fP        /* Receive process state */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Stopped\fP   0x00000000U              /* Stopped \- Reset or Stop Rx Command issued */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Fetching_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Fetching_Msk\fP   (0x1UL << ETH_DMASR_RPS_Fetching_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Fetching\fP   \fBETH_DMASR_RPS_Fetching_Msk\fP /* Running \- fetching the Rx descriptor */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Waiting_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Waiting_Msk\fP   (0x3UL << ETH_DMASR_RPS_Waiting_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Waiting\fP   \fBETH_DMASR_RPS_Waiting_Msk\fP /* Running \- waiting for packet */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Suspended_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Suspended_Msk\fP   (0x1UL << ETH_DMASR_RPS_Suspended_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Suspended\fP   \fBETH_DMASR_RPS_Suspended_Msk\fP /* Suspended \- Rx Descriptor unavailable */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Closing_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Closing_Msk\fP   (0x5UL << ETH_DMASR_RPS_Closing_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Closing\fP   \fBETH_DMASR_RPS_Closing_Msk\fP /* Running \- closing descriptor */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Queuing_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Queuing_Msk\fP   (0x7UL << ETH_DMASR_RPS_Queuing_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPS_Queuing\fP   \fBETH_DMASR_RPS_Queuing_Msk\fP /* Running \- queuing the receive frame into host memory */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_NIS_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_NIS_Msk\fP   (0x1UL << ETH_DMASR_NIS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_NIS\fP   \fBETH_DMASR_NIS_Msk\fP        /* Normal interrupt summary */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_AIS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_AIS_Msk\fP   (0x1UL << ETH_DMASR_AIS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_AIS\fP   \fBETH_DMASR_AIS_Msk\fP        /* Abnormal interrupt summary */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ERS_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ERS_Msk\fP   (0x1UL << ETH_DMASR_ERS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ERS\fP   \fBETH_DMASR_ERS_Msk\fP        /* Early receive status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_FBES_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_FBES_Msk\fP   (0x1UL << ETH_DMASR_FBES_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_FBES\fP   \fBETH_DMASR_FBES_Msk\fP       /* Fatal bus error status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ETS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ETS_Msk\fP   (0x1UL << ETH_DMASR_ETS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ETS\fP   \fBETH_DMASR_ETS_Msk\fP        /* Early transmit status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RWTS_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RWTS_Msk\fP   (0x1UL << ETH_DMASR_RWTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RWTS\fP   \fBETH_DMASR_RWTS_Msk\fP       /* Receive watchdog timeout status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPSS_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPSS_Msk\fP   (0x1UL << ETH_DMASR_RPSS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RPSS\fP   \fBETH_DMASR_RPSS_Msk\fP       /* Receive process stopped status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RBUS_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RBUS_Msk\fP   (0x1UL << ETH_DMASR_RBUS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RBUS\fP   \fBETH_DMASR_RBUS_Msk\fP       /* Receive buffer unavailable status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RS_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RS_Msk\fP   (0x1UL << ETH_DMASR_RS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_RS\fP   \fBETH_DMASR_RS_Msk\fP         /* Receive status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TUS_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TUS_Msk\fP   (0x1UL << ETH_DMASR_TUS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TUS\fP   \fBETH_DMASR_TUS_Msk\fP        /* Transmit underflow status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ROS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ROS_Msk\fP   (0x1UL << ETH_DMASR_ROS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_ROS\fP   \fBETH_DMASR_ROS_Msk\fP        /* Receive overflow status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TJTS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TJTS_Msk\fP   (0x1UL << ETH_DMASR_TJTS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TJTS\fP   \fBETH_DMASR_TJTS_Msk\fP       /* Transmit jabber timeout status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TBUS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TBUS_Msk\fP   (0x1UL << ETH_DMASR_TBUS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TBUS\fP   \fBETH_DMASR_TBUS_Msk\fP       /* Transmit buffer unavailable status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPSS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPSS_Msk\fP   (0x1UL << ETH_DMASR_TPSS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TPSS\fP   \fBETH_DMASR_TPSS_Msk\fP       /* Transmit process stopped status */"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TS_Msk\fP   (0x1UL << ETH_DMASR_TS_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMASR_TS\fP   \fBETH_DMASR_TS_Msk\fP         /* Transmit status */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DTCEFD_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DTCEFD_Msk\fP   (0x1UL << ETH_DMAOMR_DTCEFD_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DTCEFD\fP   \fBETH_DMAOMR_DTCEFD_Msk\fP    /* Disable Dropping of TCP/IP checksum error frames */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RSF_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RSF_Msk\fP   (0x1UL << ETH_DMAOMR_RSF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RSF\fP   \fBETH_DMAOMR_RSF_Msk\fP       /* Receive store and forward */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DFRF_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DFRF_Msk\fP   (0x1UL << ETH_DMAOMR_DFRF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_DFRF\fP   \fBETH_DMAOMR_DFRF_Msk\fP      /* Disable flushing of received frames */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TSF_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TSF_Msk\fP   (0x1UL << ETH_DMAOMR_TSF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TSF\fP   \fBETH_DMAOMR_TSF_Msk\fP       /* Transmit store and forward */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FTF_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FTF_Msk\fP   (0x1UL << ETH_DMAOMR_FTF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FTF\fP   \fBETH_DMAOMR_FTF_Msk\fP       /* Flush transmit FIFO */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_Msk\fP   (0x7UL << ETH_DMAOMR_TTC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC\fP   \fBETH_DMAOMR_TTC_Msk\fP       /* Transmit threshold control */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_64Bytes\fP   0x00000000U              /* threshold level of the MTL Transmit FIFO is 64 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_128Bytes\fP   0x00004000U              /* threshold level of the MTL Transmit FIFO is 128 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_192Bytes\fP   0x00008000U              /* threshold level of the MTL Transmit FIFO is 192 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_256Bytes\fP   0x0000C000U              /* threshold level of the MTL Transmit FIFO is 256 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_40Bytes\fP   0x00010000U              /* threshold level of the MTL Transmit FIFO is 40 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_32Bytes\fP   0x00014000U              /* threshold level of the MTL Transmit FIFO is 32 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_24Bytes\fP   0x00018000U              /* threshold level of the MTL Transmit FIFO is 24 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_TTC_16Bytes\fP   0x0001C000U              /* threshold level of the MTL Transmit FIFO is 16 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_ST_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_ST_Msk\fP   (0x1UL << ETH_DMAOMR_ST_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_ST\fP   \fBETH_DMAOMR_ST_Msk\fP        /* Start/stop transmission command */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FEF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FEF_Msk\fP   (0x1UL << ETH_DMAOMR_FEF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FEF\fP   \fBETH_DMAOMR_FEF_Msk\fP       /* Forward error frames */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FUGF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FUGF_Msk\fP   (0x1UL << ETH_DMAOMR_FUGF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_FUGF\fP   \fBETH_DMAOMR_FUGF_Msk\fP      /* Forward undersized good frames */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_Msk\fP   (0x3UL << ETH_DMAOMR_RTC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC\fP   \fBETH_DMAOMR_RTC_Msk\fP       /* receive threshold control */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_64Bytes\fP   0x00000000U              /* threshold level of the MTL Receive FIFO is 64 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_32Bytes\fP   0x00000008U              /* threshold level of the MTL Receive FIFO is 32 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_96Bytes\fP   0x00000010U              /* threshold level of the MTL Receive FIFO is 96 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_RTC_128Bytes\fP   0x00000018U              /* threshold level of the MTL Receive FIFO is 128 Bytes */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_OSF_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_OSF_Msk\fP   (0x1UL << ETH_DMAOMR_OSF_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_OSF\fP   \fBETH_DMAOMR_OSF_Msk\fP       /* operate on second frame */"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_SR_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_SR_Msk\fP   (0x1UL << ETH_DMAOMR_SR_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAOMR_SR\fP   \fBETH_DMAOMR_SR_Msk\fP        /* Start/stop receive */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_NISE_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_NISE_Msk\fP   (0x1UL << ETH_DMAIER_NISE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_NISE\fP   \fBETH_DMAIER_NISE_Msk\fP      /* Normal interrupt summary enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_AISE_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_AISE_Msk\fP   (0x1UL << ETH_DMAIER_AISE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_AISE\fP   \fBETH_DMAIER_AISE_Msk\fP      /* Abnormal interrupt summary enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ERIE_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ERIE_Msk\fP   (0x1UL << ETH_DMAIER_ERIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ERIE\fP   \fBETH_DMAIER_ERIE_Msk\fP      /* Early receive interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_FBEIE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_FBEIE_Msk\fP   (0x1UL << ETH_DMAIER_FBEIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_FBEIE\fP   \fBETH_DMAIER_FBEIE_Msk\fP     /* Fatal bus error interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ETIE_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ETIE_Msk\fP   (0x1UL << ETH_DMAIER_ETIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ETIE\fP   \fBETH_DMAIER_ETIE_Msk\fP      /* Early transmit interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RWTIE_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RWTIE_Msk\fP   (0x1UL << ETH_DMAIER_RWTIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RWTIE\fP   \fBETH_DMAIER_RWTIE_Msk\fP     /* Receive watchdog timeout interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RPSIE_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RPSIE_Msk\fP   (0x1UL << ETH_DMAIER_RPSIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RPSIE\fP   \fBETH_DMAIER_RPSIE_Msk\fP     /* Receive process stopped interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RBUIE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RBUIE_Msk\fP   (0x1UL << ETH_DMAIER_RBUIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RBUIE\fP   \fBETH_DMAIER_RBUIE_Msk\fP     /* Receive buffer unavailable interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RIE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RIE_Msk\fP   (0x1UL << ETH_DMAIER_RIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_RIE\fP   \fBETH_DMAIER_RIE_Msk\fP       /* Receive interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TUIE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TUIE_Msk\fP   (0x1UL << ETH_DMAIER_TUIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TUIE\fP   \fBETH_DMAIER_TUIE_Msk\fP      /* Transmit Underflow interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ROIE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ROIE_Msk\fP   (0x1UL << ETH_DMAIER_ROIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_ROIE\fP   \fBETH_DMAIER_ROIE_Msk\fP      /* Receive Overflow interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TJTIE_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TJTIE_Msk\fP   (0x1UL << ETH_DMAIER_TJTIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TJTIE\fP   \fBETH_DMAIER_TJTIE_Msk\fP     /* Transmit jabber timeout interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TBUIE_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TBUIE_Msk\fP   (0x1UL << ETH_DMAIER_TBUIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TBUIE\fP   \fBETH_DMAIER_TBUIE_Msk\fP     /* Transmit buffer unavailable interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TPSIE_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TPSIE_Msk\fP   (0x1UL << ETH_DMAIER_TPSIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TPSIE\fP   \fBETH_DMAIER_TPSIE_Msk\fP     /* Transmit process stopped interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TIE_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TIE_Msk\fP   (0x1UL << ETH_DMAIER_TIE_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAIER_TIE\fP   \fBETH_DMAIER_TIE_Msk\fP       /* Transmit interrupt enable */"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OFOC_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OFOC_Msk\fP   (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OFOC\fP   \fBETH_DMAMFBOCR_OFOC_Msk\fP   /* Overflow bit for FIFO overflow counter */"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFA_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFA_Msk\fP   (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFA\fP   \fBETH_DMAMFBOCR_MFA_Msk\fP    /* Number of frames missed by the application */"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OMFC_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OMFC_Msk\fP   (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_OMFC\fP   \fBETH_DMAMFBOCR_OMFC_Msk\fP   /* Overflow bit for missed frame counter */"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFC_Msk\fP   (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMAMFBOCR_MFC\fP   \fBETH_DMAMFBOCR_MFC_Msk\fP    /* Number of frames missed by the controller */"
.br
.ti -1c
.RI "#define \fBETH_DMACHTDR_HTDAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMACHTDR_HTDAP_Msk\fP   (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMACHTDR_HTDAP\fP   \fBETH_DMACHTDR_HTDAP_Msk\fP   /* Host transmit descriptor address pointer */"
.br
.ti -1c
.RI "#define \fBETH_DMACHRDR_HRDAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMACHRDR_HRDAP_Msk\fP   (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMACHRDR_HRDAP\fP   \fBETH_DMACHRDR_HRDAP_Msk\fP   /* Host receive descriptor address pointer */"
.br
.ti -1c
.RI "#define \fBETH_DMACHTBAR_HTBAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMACHTBAR_HTBAP_Msk\fP   (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMACHTBAR_HTBAP\fP   \fBETH_DMACHTBAR_HTBAP_Msk\fP  /* Host transmit buffer address pointer */"
.br
.ti -1c
.RI "#define \fBETH_DMACHRBAR_HRBAP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBETH_DMACHRBAR_HRBAP_Msk\fP   (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)"
.br
.ti -1c
.RI "#define \fBETH_DMACHRBAR_HRBAP\fP   \fBETH_DMACHRBAR_HRBAP_Msk\fP  /* Host receive buffer address pointer */"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQSCS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQSCS_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQSCS\fP   \fBUSB_OTG_GOTGCTL_SRQSCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQ_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQ_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_SRQ\fP   \fBUSB_OTG_GOTGCTL_SRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNGSCS_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNGSCS_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNGSCS\fP   \fBUSB_OTG_GOTGCTL_HNGSCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNPRQ_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNPRQ_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HNPRQ\fP   \fBUSB_OTG_GOTGCTL_HNPRQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HSHNPEN_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HSHNPEN_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_HSHNPEN\fP   \fBUSB_OTG_GOTGCTL_HSHNPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DHNPEN_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DHNPEN_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DHNPEN\fP   \fBUSB_OTG_GOTGCTL_DHNPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_CIDSTS_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_CIDSTS_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_CIDSTS\fP   \fBUSB_OTG_GOTGCTL_CIDSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DBCT_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DBCT_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_DBCT\fP   \fBUSB_OTG_GOTGCTL_DBCT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_ASVLD_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_ASVLD_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_ASVLD\fP   \fBUSB_OTG_GOTGCTL_ASVLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_BSVLD_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_BSVLD_Msk\fP   (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGCTL_BSVLD\fP   \fBUSB_OTG_GOTGCTL_BSVLD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS_Msk\fP   (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS\fP   \fBUSB_OTG_HCFG_FSLSPCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS_0\fP   (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSPCS_1\fP   (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSS_Msk\fP   (0x1UL << USB_OTG_HCFG_FSLSS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCFG_FSLSS\fP   \fBUSB_OTG_HCFG_FSLSS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD_Msk\fP   (0x3UL << USB_OTG_DCFG_DSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD\fP   \fBUSB_OTG_DCFG_DSPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD_0\fP   (0x1UL << USB_OTG_DCFG_DSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DSPD_1\fP   (0x2UL << USB_OTG_DCFG_DSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_NZLSOHSK_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_NZLSOHSK_Msk\fP   (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_NZLSOHSK\fP   \fBUSB_OTG_DCFG_NZLSOHSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_Msk\fP   (0x7FUL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD\fP   \fBUSB_OTG_DCFG_DAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_0\fP   (0x01UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_1\fP   (0x02UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_2\fP   (0x04UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_3\fP   (0x08UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_4\fP   (0x10UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_5\fP   (0x20UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_DAD_6\fP   (0x40UL << USB_OTG_DCFG_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL_Msk\fP   (0x3UL << USB_OTG_DCFG_PFIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL\fP   \fBUSB_OTG_DCFG_PFIVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL_0\fP   (0x1UL << USB_OTG_DCFG_PFIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PFIVL_1\fP   (0x2UL << USB_OTG_DCFG_PFIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_XCVRDLY_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_XCVRDLY_Msk\fP   (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_XCVRDLY\fP   \fBUSB_OTG_DCFG_XCVRDLY_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_ERRATIM_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_ERRATIM_Msk\fP   (0x1UL << USB_OTG_DCFG_ERRATIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_ERRATIM\fP   \fBUSB_OTG_DCFG_ERRATIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL_Msk\fP   (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL\fP   \fBUSB_OTG_DCFG_PERSCHIVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL_0\fP   (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCFG_PERSCHIVL_1\fP   (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_STPPCLK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_STPPCLK_Msk\fP   (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_STPPCLK\fP   \fBUSB_OTG_PCGCR_STPPCLK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_GATEHCLK_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_GATEHCLK_Msk\fP   (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_GATEHCLK\fP   \fBUSB_OTG_PCGCR_GATEHCLK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_PHYSUSP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_PHYSUSP_Msk\fP   (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCR_PHYSUSP\fP   \fBUSB_OTG_PCGCR_PHYSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SEDET_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SEDET_Msk\fP   (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SEDET\fP   \fBUSB_OTG_GOTGINT_SEDET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SRSSCHG_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SRSSCHG_Msk\fP   (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_SRSSCHG\fP   \fBUSB_OTG_GOTGINT_SRSSCHG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNSSCHG_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNSSCHG_Msk\fP   (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNSSCHG\fP   \fBUSB_OTG_GOTGINT_HNSSCHG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNGDET_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNGDET_Msk\fP   (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_HNGDET\fP   \fBUSB_OTG_GOTGINT_HNGDET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_ADTOCHG_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_ADTOCHG_Msk\fP   (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_ADTOCHG\fP   \fBUSB_OTG_GOTGINT_ADTOCHG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_DBCDNE_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_DBCDNE_Msk\fP   (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GOTGINT_DBCDNE\fP   \fBUSB_OTG_GOTGINT_DBCDNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_RWUSIG_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_RWUSIG_Msk\fP   (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_RWUSIG\fP   \fBUSB_OTG_DCTL_RWUSIG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SDIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SDIS_Msk\fP   (0x1UL << USB_OTG_DCTL_SDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SDIS\fP   \fBUSB_OTG_DCTL_SDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GINSTS_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GINSTS_Msk\fP   (0x1UL << USB_OTG_DCTL_GINSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GINSTS\fP   \fBUSB_OTG_DCTL_GINSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GONSTS_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GONSTS_Msk\fP   (0x1UL << USB_OTG_DCTL_GONSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_GONSTS\fP   \fBUSB_OTG_DCTL_GONSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_Msk\fP   (0x7UL << USB_OTG_DCTL_TCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL\fP   \fBUSB_OTG_DCTL_TCTL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_0\fP   (0x1UL << USB_OTG_DCTL_TCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_1\fP   (0x2UL << USB_OTG_DCTL_TCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_TCTL_2\fP   (0x4UL << USB_OTG_DCTL_TCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGINAK_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGINAK_Msk\fP   (0x1UL << USB_OTG_DCTL_SGINAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGINAK\fP   \fBUSB_OTG_DCTL_SGINAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGINAK_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGINAK_Msk\fP   (0x1UL << USB_OTG_DCTL_CGINAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGINAK\fP   \fBUSB_OTG_DCTL_CGINAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGONAK_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGONAK_Msk\fP   (0x1UL << USB_OTG_DCTL_SGONAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_SGONAK\fP   \fBUSB_OTG_DCTL_SGONAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGONAK_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGONAK_Msk\fP   (0x1UL << USB_OTG_DCTL_CGONAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_CGONAK\fP   \fBUSB_OTG_DCTL_CGONAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_POPRGDNE_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_POPRGDNE_Msk\fP   (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DCTL_POPRGDNE\fP   \fBUSB_OTG_DCTL_POPRGDNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFIR_FRIVL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFIR_FRIVL_Msk\fP   (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFIR_FRIVL\fP   \fBUSB_OTG_HFIR_FRIVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FRNUM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FRNUM_Msk\fP   (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FRNUM\fP   \fBUSB_OTG_HFNUM_FRNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FTREM_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FTREM_Msk\fP   (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HFNUM_FTREM\fP   \fBUSB_OTG_HFNUM_FTREM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_SUSPSTS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_SUSPSTS_Msk\fP   (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_SUSPSTS\fP   \fBUSB_OTG_DSTS_SUSPSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD_Msk\fP   (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD\fP   \fBUSB_OTG_DSTS_ENUMSPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD_0\fP   (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_ENUMSPD_1\fP   (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_EERR_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_EERR_Msk\fP   (0x1UL << USB_OTG_DSTS_EERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_EERR\fP   \fBUSB_OTG_DSTS_EERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_FNSOF_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_FNSOF_Msk\fP   (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DSTS_FNSOF\fP   \fBUSB_OTG_DSTS_FNSOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_GINT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_GINT_Msk\fP   (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_GINT\fP   \fBUSB_OTG_GAHBCFG_GINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_Msk\fP   (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN\fP   \fBUSB_OTG_GAHBCFG_HBSTLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_0\fP   (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_1\fP   (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_2\fP   (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_3\fP   (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_HBSTLEN_4\fP   (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_DMAEN_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_DMAEN_Msk\fP   (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_DMAEN\fP   \fBUSB_OTG_GAHBCFG_DMAEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_TXFELVL_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_TXFELVL_Msk\fP   (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_TXFELVL\fP   \fBUSB_OTG_GAHBCFG_TXFELVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_PTXFELVL_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_PTXFELVL_Msk\fP   (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GAHBCFG_PTXFELVL\fP   \fBUSB_OTG_GAHBCFG_PTXFELVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_Msk\fP   (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL\fP   \fBUSB_OTG_GUSBCFG_TOCAL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_0\fP   (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_1\fP   (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TOCAL_2\fP   (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYSEL_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYSEL_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYSEL\fP   \fBUSB_OTG_GUSBCFG_PHYSEL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_SRPCAP_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_SRPCAP_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_SRPCAP\fP   \fBUSB_OTG_GUSBCFG_SRPCAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_HNPCAP_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_HNPCAP_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_HNPCAP\fP   \fBUSB_OTG_GUSBCFG_HNPCAP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_Msk\fP   (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT\fP   \fBUSB_OTG_GUSBCFG_TRDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_0\fP   (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_1\fP   (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_2\fP   (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TRDT_3\fP   (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYLPCS_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYLPCS_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PHYLPCS\fP   \fBUSB_OTG_GUSBCFG_PHYLPCS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIFSLS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIFSLS_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIFSLS\fP   \fBUSB_OTG_GUSBCFG_ULPIFSLS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIAR_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIAR_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIAR\fP   \fBUSB_OTG_GUSBCFG_ULPIAR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPICSM_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPICSM_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPICSM\fP   \fBUSB_OTG_GUSBCFG_ULPICSM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSD_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSD\fP   \fBUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSI_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIEVBUSI\fP   \fBUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TSDPS_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TSDPS_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_TSDPS\fP   \fBUSB_OTG_GUSBCFG_TSDPS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PCCI_Pos\fP   (23U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PCCI_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PCCI\fP   \fBUSB_OTG_GUSBCFG_PCCI_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PTCI_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PTCI_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_PTCI\fP   \fBUSB_OTG_GUSBCFG_PTCI_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIIPD_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIIPD_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_ULPIIPD\fP   \fBUSB_OTG_GUSBCFG_ULPIIPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FHMOD_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FHMOD_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FHMOD\fP   \fBUSB_OTG_GUSBCFG_FHMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FDMOD_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FDMOD_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_FDMOD\fP   \fBUSB_OTG_GUSBCFG_FDMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_CTXPKT_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_CTXPKT_Msk\fP   (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GUSBCFG_CTXPKT\fP   \fBUSB_OTG_GUSBCFG_CTXPKT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_CSRST_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_CSRST_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_CSRST\fP   \fBUSB_OTG_GRSTCTL_CSRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_HSRST_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_HSRST_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_HSRST\fP   \fBUSB_OTG_GRSTCTL_HSRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_FCRST_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_FCRST_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_FCRST\fP   \fBUSB_OTG_GRSTCTL_FCRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_RXFFLSH_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_RXFFLSH_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_RXFFLSH\fP   \fBUSB_OTG_GRSTCTL_RXFFLSH_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFFLSH_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFFLSH_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFFLSH\fP   \fBUSB_OTG_GRSTCTL_TXFFLSH_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_Msk\fP   (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM\fP   \fBUSB_OTG_GRSTCTL_TXFNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_0\fP   (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_1\fP   (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_2\fP   (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_3\fP   (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_TXFNUM_4\fP   (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_DMAREQ_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_DMAREQ_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_DMAREQ\fP   \fBUSB_OTG_GRSTCTL_DMAREQ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_AHBIDL_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_AHBIDL_Msk\fP   (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRSTCTL_AHBIDL\fP   \fBUSB_OTG_GRSTCTL_AHBIDL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_XFRCM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_XFRCM\fP   \fBUSB_OTG_DIEPMSK_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_EPDM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_EPDM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_EPDM\fP   \fBUSB_OTG_DIEPMSK_EPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TOM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TOM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TOM\fP   \fBUSB_OTG_DIEPMSK_TOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_ITTXFEMSK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_ITTXFEMSK_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_ITTXFEMSK\fP   \fBUSB_OTG_DIEPMSK_ITTXFEMSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNMM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNMM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNMM\fP   \fBUSB_OTG_DIEPMSK_INEPNMM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNEM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNEM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_INEPNEM\fP   \fBUSB_OTG_DIEPMSK_INEPNEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TXFURM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TXFURM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_TXFURM\fP   \fBUSB_OTG_DIEPMSK_TXFURM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_BIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_BIM_Msk\fP   (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPMSK_BIM\fP   \fBUSB_OTG_DIEPMSK_BIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXFSAVL_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXFSAVL_Msk\fP   (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXFSAVL\fP   \fBUSB_OTG_HPTXSTS_PTXFSAVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_Msk\fP   (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV\fP   \fBUSB_OTG_HPTXSTS_PTXQSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_0\fP   (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_1\fP   (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_2\fP   (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_3\fP   (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_4\fP   (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_5\fP   (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_6\fP   (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQSAV_7\fP   (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_Msk\fP   (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP\fP   \fBUSB_OTG_HPTXSTS_PTXQTOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_0\fP   (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_1\fP   (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_2\fP   (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_3\fP   (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_4\fP   (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_5\fP   (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_6\fP   (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXSTS_PTXQTOP_7\fP   (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINT_HAINT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINT_HAINT_Msk\fP   (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINT_HAINT\fP   \fBUSB_OTG_HAINT_HAINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_XFRCM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_XFRCM\fP   \fBUSB_OTG_DOEPMSK_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_EPDM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_EPDM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_EPDM\fP   \fBUSB_OTG_DOEPMSK_EPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_AHBERRM_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_AHBERRM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_AHBERRM\fP   \fBUSB_OTG_DOEPMSK_AHBERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_STUPM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_STUPM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_STUPM\fP   \fBUSB_OTG_DOEPMSK_STUPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPDM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPDM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPDM\fP   \fBUSB_OTG_DOEPMSK_OTEPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPSPRM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPSPRM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OTEPSPRM\fP   \fBUSB_OTG_DOEPMSK_OTEPSPRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_B2BSTUP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_B2BSTUP_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_B2BSTUP\fP   \fBUSB_OTG_DOEPMSK_B2BSTUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OPEM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OPEM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_OPEM\fP   \fBUSB_OTG_DOEPMSK_OPEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BOIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BOIM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BOIM\fP   \fBUSB_OTG_DOEPMSK_BOIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BERRM_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BERRM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_BERRM\fP   \fBUSB_OTG_DOEPMSK_BERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NAKM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NAKM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NAKM\fP   \fBUSB_OTG_DOEPMSK_NAKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NYETM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NYETM_Msk\fP   (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPMSK_NYETM\fP   \fBUSB_OTG_DOEPMSK_NYETM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CMOD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CMOD_Msk\fP   (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CMOD\fP   \fBUSB_OTG_GINTSTS_CMOD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_MMIS_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_MMIS_Msk\fP   (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_MMIS\fP   \fBUSB_OTG_GINTSTS_MMIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OTGINT_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OTGINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OTGINT\fP   \fBUSB_OTG_GINTSTS_OTGINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SOF_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SOF_Msk\fP   (0x1UL << USB_OTG_GINTSTS_SOF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SOF\fP   \fBUSB_OTG_GINTSTS_SOF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_RXFLVL_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_RXFLVL_Msk\fP   (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_RXFLVL\fP   \fBUSB_OTG_GINTSTS_RXFLVL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_NPTXFE_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_NPTXFE_Msk\fP   (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_NPTXFE\fP   \fBUSB_OTG_GINTSTS_NPTXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_GINAKEFF_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_GINAKEFF_Msk\fP   (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_GINAKEFF\fP   \fBUSB_OTG_GINTSTS_GINAKEFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_BOUTNAKEFF_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_BOUTNAKEFF_Msk\fP   (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_BOUTNAKEFF\fP   \fBUSB_OTG_GINTSTS_BOUTNAKEFF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ESUSP_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ESUSP_Msk\fP   (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ESUSP\fP   \fBUSB_OTG_GINTSTS_ESUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBSUSP_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBSUSP_Msk\fP   (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBSUSP\fP   \fBUSB_OTG_GINTSTS_USBSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBRST_Msk\fP   (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_USBRST\fP   \fBUSB_OTG_GINTSTS_USBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ENUMDNE_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ENUMDNE_Msk\fP   (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ENUMDNE\fP   \fBUSB_OTG_GINTSTS_ENUMDNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ISOODRP_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ISOODRP_Msk\fP   (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_ISOODRP\fP   \fBUSB_OTG_GINTSTS_ISOODRP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_EOPF_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_EOPF_Msk\fP   (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_EOPF\fP   \fBUSB_OTG_GINTSTS_EOPF_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IEPINT_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IEPINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IEPINT\fP   \fBUSB_OTG_GINTSTS_IEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OEPINT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OEPINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_OEPINT\fP   \fBUSB_OTG_GINTSTS_OEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IISOIXFR_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IISOIXFR_Msk\fP   (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_IISOIXFR\fP   \fBUSB_OTG_GINTSTS_IISOIXFR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT\fP   \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DATAFSUSP_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DATAFSUSP_Msk\fP   (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DATAFSUSP\fP   \fBUSB_OTG_GINTSTS_DATAFSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HPRTINT_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HPRTINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HPRTINT\fP   \fBUSB_OTG_GINTSTS_HPRTINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HCINT_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HCINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_HCINT\fP   \fBUSB_OTG_GINTSTS_HCINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PTXFE_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PTXFE_Msk\fP   (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_PTXFE\fP   \fBUSB_OTG_GINTSTS_PTXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CIDSCHG_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CIDSCHG_Msk\fP   (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_CIDSCHG\fP   \fBUSB_OTG_GINTSTS_CIDSCHG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DISCINT_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DISCINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_DISCINT\fP   \fBUSB_OTG_GINTSTS_DISCINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SRQINT_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SRQINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_SRQINT\fP   \fBUSB_OTG_GINTSTS_SRQINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_WKUINT_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_WKUINT_Msk\fP   (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTSTS_WKUINT\fP   \fBUSB_OTG_GINTSTS_WKUINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_MMISM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_MMISM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_MMISM\fP   \fBUSB_OTG_GINTMSK_MMISM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OTGINT_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OTGINT_Msk\fP   (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OTGINT\fP   \fBUSB_OTG_GINTMSK_OTGINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SOFM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SOFM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SOFM\fP   \fBUSB_OTG_GINTMSK_SOFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_RXFLVLM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_RXFLVLM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_RXFLVLM\fP   \fBUSB_OTG_GINTMSK_RXFLVLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_NPTXFEM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_NPTXFEM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_NPTXFEM\fP   \fBUSB_OTG_GINTMSK_NPTXFEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GINAKEFFM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GINAKEFFM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GINAKEFFM\fP   \fBUSB_OTG_GINTMSK_GINAKEFFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GONAKEFFM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GONAKEFFM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_GONAKEFFM\fP   \fBUSB_OTG_GINTMSK_GONAKEFFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ESUSPM_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ESUSPM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ESUSPM\fP   \fBUSB_OTG_GINTMSK_ESUSPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBSUSPM_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBSUSPM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBSUSPM\fP   \fBUSB_OTG_GINTMSK_USBSUSPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBRST_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBRST_Msk\fP   (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_USBRST\fP   \fBUSB_OTG_GINTMSK_USBRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ENUMDNEM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ENUMDNEM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ENUMDNEM\fP   \fBUSB_OTG_GINTMSK_ENUMDNEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ISOODRPM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ISOODRPM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_ISOODRPM\fP   \fBUSB_OTG_GINTMSK_ISOODRPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EOPFM_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EOPFM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EOPFM\fP   \fBUSB_OTG_GINTMSK_EOPFM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EPMISM_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EPMISM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_EPMISM\fP   \fBUSB_OTG_GINTMSK_EPMISM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IEPINT_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IEPINT_Msk\fP   (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IEPINT\fP   \fBUSB_OTG_GINTMSK_IEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OEPINT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OEPINT_Msk\fP   (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_OEPINT\fP   \fBUSB_OTG_GINTMSK_OEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IISOIXFRM_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IISOIXFRM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_IISOIXFRM\fP   \fBUSB_OTG_GINTMSK_IISOIXFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM\fP   \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_FSUSPM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_FSUSPM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_FSUSPM\fP   \fBUSB_OTG_GINTMSK_FSUSPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PRTIM_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PRTIM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PRTIM\fP   \fBUSB_OTG_GINTMSK_PRTIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_HCIM_Pos\fP   (25U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_HCIM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_HCIM\fP   \fBUSB_OTG_GINTMSK_HCIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PTXFEM_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PTXFEM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_PTXFEM\fP   \fBUSB_OTG_GINTMSK_PTXFEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_CIDSCHGM_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_CIDSCHGM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_CIDSCHGM\fP   \fBUSB_OTG_GINTMSK_CIDSCHGM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_DISCINT_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_DISCINT_Msk\fP   (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_DISCINT\fP   \fBUSB_OTG_GINTMSK_DISCINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SRQIM_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SRQIM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_SRQIM\fP   \fBUSB_OTG_GINTMSK_SRQIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_WUIM_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_WUIM_Msk\fP   (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GINTMSK_WUIM\fP   \fBUSB_OTG_GINTMSK_WUIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_IEPINT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_IEPINT_Msk\fP   (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_IEPINT\fP   \fBUSB_OTG_DAINT_IEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_OEPINT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_OEPINT_Msk\fP   (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINT_OEPINT\fP   \fBUSB_OTG_DAINT_OEPINT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINTMSK_HAINTM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINTMSK_HAINTM_Msk\fP   (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HAINTMSK_HAINTM\fP   \fBUSB_OTG_HAINTMSK_HAINTM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_EPNUM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_EPNUM_Msk\fP   (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_EPNUM\fP   \fBUSB_OTG_GRXSTSP_EPNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_BCNT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_BCNT_Msk\fP   (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_BCNT\fP   \fBUSB_OTG_GRXSTSP_BCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_DPID_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_DPID_Msk\fP   (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_DPID\fP   \fBUSB_OTG_GRXSTSP_DPID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_PKTSTS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_PKTSTS_Msk\fP   (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXSTSP_PKTSTS\fP   \fBUSB_OTG_GRXSTSP_PKTSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_IEPM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_IEPM_Msk\fP   (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_IEPM\fP   \fBUSB_OTG_DAINTMSK_IEPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_OEPM_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_OEPM_Msk\fP   (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DAINTMSK_OEPM\fP   \fBUSB_OTG_DAINTMSK_OEPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXFSIZ_RXFD_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXFSIZ_RXFD_Msk\fP   (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GRXFSIZ_RXFD\fP   \fBUSB_OTG_GRXFSIZ_RXFD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSDIS_VBUSDT_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSDIS_VBUSDT_Msk\fP   (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSDIS_VBUSDT\fP   \fBUSB_OTG_DVBUSDIS_VBUSDT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFSA_Msk\fP   (0xFFFFUL << USB_OTG_NPTXFSA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFSA\fP   \fBUSB_OTG_NPTXFSA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFD_Msk\fP   (0xFFFFUL << USB_OTG_NPTXFD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_NPTXFD\fP   \fBUSB_OTG_NPTXFD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FSA_Msk\fP   (0xFFFFUL << USB_OTG_TX0FSA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FSA\fP   \fBUSB_OTG_TX0FSA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FD_Msk\fP   (0xFFFFUL << USB_OTG_TX0FD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_TX0FD\fP   \fBUSB_OTG_TX0FD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSPULSE_DVBUSP_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSPULSE_DVBUSP_Msk\fP   (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DVBUSPULSE_DVBUSP\fP   \fBUSB_OTG_DVBUSPULSE_DVBUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXFSAV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXFSAV_Msk\fP   (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXFSAV\fP   \fBUSB_OTG_GNPTXSTS_NPTXFSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_Msk\fP   (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV\fP   \fBUSB_OTG_GNPTXSTS_NPTQXSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_0\fP   (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_1\fP   (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_2\fP   (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_3\fP   (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_4\fP   (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_5\fP   (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_6\fP   (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTQXSAV_7\fP   (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_Pos\fP   (24U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_Msk\fP   (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP\fP   \fBUSB_OTG_GNPTXSTS_NPTXQTOP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_0\fP   (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_1\fP   (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_2\fP   (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_3\fP   (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_4\fP   (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_5\fP   (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GNPTXSTS_NPTXQTOP_6\fP   (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_NONISOTHREN_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_NONISOTHREN_Msk\fP   (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_NONISOTHREN\fP   \fBUSB_OTG_DTHRCTL_NONISOTHREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ISOTHREN_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ISOTHREN_Msk\fP   (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ISOTHREN\fP   \fBUSB_OTG_DTHRCTL_ISOTHREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_Msk\fP   (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN\fP   \fBUSB_OTG_DTHRCTL_TXTHRLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_0\fP   (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_1\fP   (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_2\fP   (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_3\fP   (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_4\fP   (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_5\fP   (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_6\fP   (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_7\fP   (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_TXTHRLEN_8\fP   (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHREN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHREN_Msk\fP   (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHREN\fP   \fBUSB_OTG_DTHRCTL_RXTHREN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_Msk\fP   (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN\fP   \fBUSB_OTG_DTHRCTL_RXTHRLEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_0\fP   (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_1\fP   (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_2\fP   (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_3\fP   (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_4\fP   (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_5\fP   (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_6\fP   (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_7\fP   (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_RXTHRLEN_8\fP   (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ARPEN_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ARPEN_Msk\fP   (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTHRCTL_ARPEN\fP   \fBUSB_OTG_DTHRCTL_ARPEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk\fP   (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM\fP   \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_IEP1INT_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_IEP1INT_Msk\fP   (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_IEP1INT\fP   \fBUSB_OTG_DEACHINT_IEP1INT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_OEP1INT_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_OEP1INT_Msk\fP   (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINT_OEP1INT\fP   \fBUSB_OTG_DEACHINT_OEP1INT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_PWRDWN_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_PWRDWN_Msk\fP   (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_PWRDWN\fP   \fBUSB_OTG_GCCFG_PWRDWN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_I2CPADEN_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_I2CPADEN_Msk\fP   (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_I2CPADEN\fP   \fBUSB_OTG_GCCFG_I2CPADEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSASEN_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSASEN_Msk\fP   (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSASEN\fP   \fBUSB_OTG_GCCFG_VBUSASEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSBSEN_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSBSEN_Msk\fP   (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_VBUSBSEN\fP   \fBUSB_OTG_GCCFG_VBUSBSEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_SOFOUTEN_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_SOFOUTEN_Msk\fP   (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_SOFOUTEN\fP   \fBUSB_OTG_GCCFG_SOFOUTEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_NOVBUSSENS_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_NOVBUSSENS_Msk\fP   (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_GCCFG_NOVBUSSENS\fP   \fBUSB_OTG_GCCFG_NOVBUSSENS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_IEP1INTM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_IEP1INTM_Msk\fP   (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_IEP1INTM\fP   \fBUSB_OTG_DEACHINTMSK_IEP1INTM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_OEP1INTM_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_OEP1INTM_Msk\fP   (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DEACHINTMSK_OEP1INTM\fP   \fBUSB_OTG_DEACHINTMSK_OEP1INTM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CID_PRODUCT_ID_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CID_PRODUCT_ID_Msk\fP   (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CID_PRODUCT_ID\fP   \fBUSB_OTG_CID_PRODUCT_ID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_XFRCM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_XFRCM\fP   \fBUSB_OTG_DIEPEACHMSK1_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_EPDM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_EPDM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_EPDM\fP   \fBUSB_OTG_DIEPEACHMSK1_EPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TOM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TOM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TOM\fP   \fBUSB_OTG_DIEPEACHMSK1_TOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK\fP   \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNMM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNMM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNMM\fP   \fBUSB_OTG_DIEPEACHMSK1_INEPNMM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNEM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNEM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_INEPNEM\fP   \fBUSB_OTG_DIEPEACHMSK1_INEPNEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TXFURM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TXFURM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_TXFURM\fP   \fBUSB_OTG_DIEPEACHMSK1_TXFURM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_BIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_BIM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_BIM\fP   \fBUSB_OTG_DIEPEACHMSK1_BIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_NAKM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_NAKM_Msk\fP   (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPEACHMSK1_NAKM\fP   \fBUSB_OTG_DIEPEACHMSK1_NAKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCSTS_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCSTS_Msk\fP   (0x1UL << USB_OTG_HPRT_PCSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCSTS\fP   \fBUSB_OTG_HPRT_PCSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCDET_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCDET_Msk\fP   (0x1UL << USB_OTG_HPRT_PCDET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PCDET\fP   \fBUSB_OTG_HPRT_PCDET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENA_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENA_Msk\fP   (0x1UL << USB_OTG_HPRT_PENA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENA\fP   \fBUSB_OTG_HPRT_PENA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENCHNG_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENCHNG_Msk\fP   (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PENCHNG\fP   \fBUSB_OTG_HPRT_PENCHNG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCA_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCA_Msk\fP   (0x1UL << USB_OTG_HPRT_POCA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCA\fP   \fBUSB_OTG_HPRT_POCA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCCHNG_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCCHNG_Msk\fP   (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_POCCHNG\fP   \fBUSB_OTG_HPRT_POCCHNG_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRES_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRES_Msk\fP   (0x1UL << USB_OTG_HPRT_PRES_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRES\fP   \fBUSB_OTG_HPRT_PRES_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSUSP_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSUSP_Msk\fP   (0x1UL << USB_OTG_HPRT_PSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSUSP\fP   \fBUSB_OTG_HPRT_PSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRST_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRST_Msk\fP   (0x1UL << USB_OTG_HPRT_PRST_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PRST\fP   \fBUSB_OTG_HPRT_PRST_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS_Msk\fP   (0x3UL << USB_OTG_HPRT_PLSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS\fP   \fBUSB_OTG_HPRT_PLSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS_0\fP   (0x1UL << USB_OTG_HPRT_PLSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PLSTS_1\fP   (0x2UL << USB_OTG_HPRT_PLSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PPWR_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PPWR_Msk\fP   (0x1UL << USB_OTG_HPRT_PPWR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PPWR\fP   \fBUSB_OTG_HPRT_PPWR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_Msk\fP   (0xFUL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL\fP   \fBUSB_OTG_HPRT_PTCTL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_0\fP   (0x1UL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_1\fP   (0x2UL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_2\fP   (0x4UL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PTCTL_3\fP   (0x8UL << USB_OTG_HPRT_PTCTL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD_Msk\fP   (0x3UL << USB_OTG_HPRT_PSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD\fP   \fBUSB_OTG_HPRT_PSPD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD_0\fP   (0x1UL << USB_OTG_HPRT_PSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPRT_PSPD_1\fP   (0x2UL << USB_OTG_HPRT_PSPD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_XFRCM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_XFRCM\fP   \fBUSB_OTG_DOEPEACHMSK1_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_EPDM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_EPDM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_EPDM\fP   \fBUSB_OTG_DOEPEACHMSK1_EPDM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TOM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TOM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TOM\fP   \fBUSB_OTG_DOEPEACHMSK1_TOM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK\fP   \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNMM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNMM\fP   \fBUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNEM_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNEM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_INEPNEM\fP   \fBUSB_OTG_DOEPEACHMSK1_INEPNEM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TXFURM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TXFURM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_TXFURM\fP   \fBUSB_OTG_DOEPEACHMSK1_TXFURM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BIM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BIM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BIM\fP   \fBUSB_OTG_DOEPEACHMSK1_BIM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BERRM_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BERRM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_BERRM\fP   \fBUSB_OTG_DOEPEACHMSK1_BERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NAKM_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NAKM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NAKM\fP   \fBUSB_OTG_DOEPEACHMSK1_NAKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NYETM_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NYETM_Msk\fP   (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPEACHMSK1_NYETM\fP   \fBUSB_OTG_DOEPEACHMSK1_NYETM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXSA_Msk\fP   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXSA\fP   \fBUSB_OTG_HPTXFSIZ_PTXSA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXFD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXFD_Msk\fP   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HPTXFSIZ_PTXFD\fP   \fBUSB_OTG_HPTXFSIZ_PTXFD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_MPSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_MPSIZ_Msk\fP   (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_MPSIZ\fP   \fBUSB_OTG_DIEPCTL_MPSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_USBAEP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_USBAEP_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_USBAEP\fP   \fBUSB_OTG_DIEPCTL_USBAEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EONUM_DPID_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EONUM_DPID_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EONUM_DPID\fP   \fBUSB_OTG_DIEPCTL_EONUM_DPID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_NAKSTS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_NAKSTS_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_NAKSTS\fP   \fBUSB_OTG_DIEPCTL_NAKSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP_Msk\fP   (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP\fP   \fBUSB_OTG_DIEPCTL_EPTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP_0\fP   (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPTYP_1\fP   (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_STALL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_STALL_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_STALL\fP   \fBUSB_OTG_DIEPCTL_STALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_Msk\fP   (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM\fP   \fBUSB_OTG_DIEPCTL_TXFNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_0\fP   (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_1\fP   (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_2\fP   (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_TXFNUM_3\fP   (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_CNAK_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_CNAK_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_CNAK\fP   \fBUSB_OTG_DIEPCTL_CNAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SNAK_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SNAK_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SNAK\fP   \fBUSB_OTG_DIEPCTL_SNAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM\fP   \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SODDFRM_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SODDFRM_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_SODDFRM\fP   \fBUSB_OTG_DIEPCTL_SODDFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPDIS_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPDIS_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPDIS\fP   \fBUSB_OTG_DIEPCTL_EPDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPENA_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPENA_Msk\fP   (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPCTL_EPENA\fP   \fBUSB_OTG_DIEPCTL_EPENA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MPSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MPSIZ_Msk\fP   (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MPSIZ\fP   \fBUSB_OTG_HCCHAR_MPSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_Msk\fP   (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM\fP   \fBUSB_OTG_HCCHAR_EPNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_0\fP   (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_1\fP   (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_2\fP   (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPNUM_3\fP   (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPDIR_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPDIR_Msk\fP   (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPDIR\fP   \fBUSB_OTG_HCCHAR_EPDIR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_LSDEV_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_LSDEV_Msk\fP   (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_LSDEV\fP   \fBUSB_OTG_HCCHAR_LSDEV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP_Msk\fP   (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP\fP   \fBUSB_OTG_HCCHAR_EPTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP_0\fP   (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_EPTYP_1\fP   (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC_Msk\fP   (0x3UL << USB_OTG_HCCHAR_MC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC\fP   \fBUSB_OTG_HCCHAR_MC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC_0\fP   (0x1UL << USB_OTG_HCCHAR_MC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_MC_1\fP   (0x2UL << USB_OTG_HCCHAR_MC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_Pos\fP   (22U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_Msk\fP   (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD\fP   \fBUSB_OTG_HCCHAR_DAD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_0\fP   (0x01UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_1\fP   (0x02UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_2\fP   (0x04UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_3\fP   (0x08UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_4\fP   (0x10UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_5\fP   (0x20UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_DAD_6\fP   (0x40UL << USB_OTG_HCCHAR_DAD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_ODDFRM_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_ODDFRM_Msk\fP   (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_ODDFRM\fP   \fBUSB_OTG_HCCHAR_ODDFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHDIS_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHDIS_Msk\fP   (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHDIS\fP   \fBUSB_OTG_HCCHAR_CHDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHENA_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHENA_Msk\fP   (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCCHAR_CHENA\fP   \fBUSB_OTG_HCCHAR_CHENA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_Msk\fP   (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR\fP   \fBUSB_OTG_HCSPLT_PRTADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_0\fP   (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_1\fP   (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_2\fP   (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_3\fP   (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_4\fP   (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_5\fP   (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_PRTADDR_6\fP   (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_Msk\fP   (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR\fP   \fBUSB_OTG_HCSPLT_HUBADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_0\fP   (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_1\fP   (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_2\fP   (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_3\fP   (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_4\fP   (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_5\fP   (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_HUBADDR_6\fP   (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS_Msk\fP   (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS\fP   \fBUSB_OTG_HCSPLT_XACTPOS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS_0\fP   (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_XACTPOS_1\fP   (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_COMPLSPLT_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_COMPLSPLT_Msk\fP   (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_COMPLSPLT\fP   \fBUSB_OTG_HCSPLT_COMPLSPLT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_SPLITEN_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_SPLITEN_Msk\fP   (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCSPLT_SPLITEN\fP   \fBUSB_OTG_HCSPLT_SPLITEN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_XFRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_XFRC_Msk\fP   (0x1UL << USB_OTG_HCINT_XFRC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_XFRC\fP   \fBUSB_OTG_HCINT_XFRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_CHH_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_CHH_Msk\fP   (0x1UL << USB_OTG_HCINT_CHH_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_CHH\fP   \fBUSB_OTG_HCINT_CHH_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_AHBERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_AHBERR_Msk\fP   (0x1UL << USB_OTG_HCINT_AHBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_AHBERR\fP   \fBUSB_OTG_HCINT_AHBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_STALL_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_STALL_Msk\fP   (0x1UL << USB_OTG_HCINT_STALL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_STALL\fP   \fBUSB_OTG_HCINT_STALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NAK_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NAK_Msk\fP   (0x1UL << USB_OTG_HCINT_NAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NAK\fP   \fBUSB_OTG_HCINT_NAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_ACK_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_ACK_Msk\fP   (0x1UL << USB_OTG_HCINT_ACK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_ACK\fP   \fBUSB_OTG_HCINT_ACK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NYET_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NYET_Msk\fP   (0x1UL << USB_OTG_HCINT_NYET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_NYET\fP   \fBUSB_OTG_HCINT_NYET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_TXERR_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_TXERR_Msk\fP   (0x1UL << USB_OTG_HCINT_TXERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_TXERR\fP   \fBUSB_OTG_HCINT_TXERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_BBERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_BBERR_Msk\fP   (0x1UL << USB_OTG_HCINT_BBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_BBERR\fP   \fBUSB_OTG_HCINT_BBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_FRMOR_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_FRMOR_Msk\fP   (0x1UL << USB_OTG_HCINT_FRMOR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_FRMOR\fP   \fBUSB_OTG_HCINT_FRMOR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_DTERR_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_DTERR_Msk\fP   (0x1UL << USB_OTG_HCINT_DTERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINT_DTERR\fP   \fBUSB_OTG_HCINT_DTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_XFRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_XFRC_Msk\fP   (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_XFRC\fP   \fBUSB_OTG_DIEPINT_XFRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_EPDISD_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_EPDISD_Msk\fP   (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_EPDISD\fP   \fBUSB_OTG_DIEPINT_EPDISD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_AHBERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_AHBERR_Msk\fP   (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_AHBERR\fP   \fBUSB_OTG_DIEPINT_AHBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TOC_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TOC_Msk\fP   (0x1UL << USB_OTG_DIEPINT_TOC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TOC\fP   \fBUSB_OTG_DIEPINT_TOC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_ITTXFE_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_ITTXFE_Msk\fP   (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_ITTXFE\fP   \fBUSB_OTG_DIEPINT_ITTXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNM_Msk\fP   (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNM\fP   \fBUSB_OTG_DIEPINT_INEPNM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNE_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNE_Msk\fP   (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_INEPNE\fP   \fBUSB_OTG_DIEPINT_INEPNE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFE_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFE_Msk\fP   (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFE\fP   \fBUSB_OTG_DIEPINT_TXFE_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFIFOUDRN_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFIFOUDRN_Msk\fP   (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_TXFIFOUDRN\fP   \fBUSB_OTG_DIEPINT_TXFIFOUDRN_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BNA_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BNA_Msk\fP   (0x1UL << USB_OTG_DIEPINT_BNA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BNA\fP   \fBUSB_OTG_DIEPINT_BNA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_PKTDRPSTS_Pos\fP   (11U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_PKTDRPSTS_Msk\fP   (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_PKTDRPSTS\fP   \fBUSB_OTG_DIEPINT_PKTDRPSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BERR_Pos\fP   (12U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BERR_Msk\fP   (0x1UL << USB_OTG_DIEPINT_BERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_BERR\fP   \fBUSB_OTG_DIEPINT_BERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_NAK_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_NAK_Msk\fP   (0x1UL << USB_OTG_DIEPINT_NAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPINT_NAK\fP   \fBUSB_OTG_DIEPINT_NAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_XFRCM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_XFRCM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_XFRCM\fP   \fBUSB_OTG_HCINTMSK_XFRCM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_CHHM_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_CHHM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_CHHM\fP   \fBUSB_OTG_HCINTMSK_CHHM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_AHBERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_AHBERR_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_AHBERR\fP   \fBUSB_OTG_HCINTMSK_AHBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_STALLM_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_STALLM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_STALLM\fP   \fBUSB_OTG_HCINTMSK_STALLM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NAKM_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NAKM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NAKM\fP   \fBUSB_OTG_HCINTMSK_NAKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_ACKM_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_ACKM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_ACKM\fP   \fBUSB_OTG_HCINTMSK_ACKM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NYET_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NYET_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_NYET\fP   \fBUSB_OTG_HCINTMSK_NYET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_TXERRM_Pos\fP   (7U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_TXERRM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_TXERRM\fP   \fBUSB_OTG_HCINTMSK_TXERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_BBERRM_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_BBERRM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_BBERRM\fP   \fBUSB_OTG_HCINTMSK_BBERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_FRMORM_Pos\fP   (9U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_FRMORM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_FRMORM\fP   \fBUSB_OTG_HCINTMSK_FRMORM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_DTERRM_Pos\fP   (10U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_DTERRM_Msk\fP   (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCINTMSK_DTERRM\fP   \fBUSB_OTG_HCINTMSK_DTERRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_XFRSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_XFRSIZ_Msk\fP   (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_XFRSIZ\fP   \fBUSB_OTG_DIEPTSIZ_XFRSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_PKTCNT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_PKTCNT_Msk\fP   (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_PKTCNT\fP   \fBUSB_OTG_DIEPTSIZ_PKTCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_MULCNT_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_MULCNT_Msk\fP   (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTSIZ_MULCNT\fP   \fBUSB_OTG_DIEPTSIZ_MULCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_XFRSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_XFRSIZ_Msk\fP   (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_XFRSIZ\fP   \fBUSB_OTG_HCTSIZ_XFRSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_PKTCNT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_PKTCNT_Msk\fP   (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_PKTCNT\fP   \fBUSB_OTG_HCTSIZ_PKTCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DOPING_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DOPING_Msk\fP   (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DOPING\fP   \fBUSB_OTG_HCTSIZ_DOPING_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID_Msk\fP   (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID\fP   \fBUSB_OTG_HCTSIZ_DPID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID_0\fP   (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCTSIZ_DPID_1\fP   (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPDMA_DMAADDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPDMA_DMAADDR_Msk\fP   (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPDMA_DMAADDR\fP   \fBUSB_OTG_DIEPDMA_DMAADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCDMA_DMAADDR_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCDMA_DMAADDR_Msk\fP   (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_HCDMA_DMAADDR\fP   \fBUSB_OTG_HCDMA_DMAADDR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTXFSTS_INEPTFSAV_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTXFSTS_INEPTFSAV_Msk\fP   (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DTXFSTS_INEPTFSAV\fP   \fBUSB_OTG_DTXFSTS_INEPTFSAV_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXSA_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXSA_Msk\fP   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXSA\fP   \fBUSB_OTG_DIEPTXF_INEPTXSA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXFD_Pos\fP   (16U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXFD_Msk\fP   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DIEPTXF_INEPTXFD\fP   \fBUSB_OTG_DIEPTXF_INEPTXFD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_MPSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_MPSIZ_Msk\fP   (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_MPSIZ\fP   \fBUSB_OTG_DOEPCTL_MPSIZ_Msk\fP     /*!< Maximum packet size */"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_USBAEP_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_USBAEP_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_USBAEP\fP   \fBUSB_OTG_DOEPCTL_USBAEP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_NAKSTS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_NAKSTS_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_NAKSTS\fP   \fBUSB_OTG_DOEPCTL_NAKSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos\fP   (28U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM\fP   \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SODDFRM_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SODDFRM_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SODDFRM\fP   \fBUSB_OTG_DOEPCTL_SODDFRM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP_Pos\fP   (18U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP_Msk\fP   (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP\fP   \fBUSB_OTG_DOEPCTL_EPTYP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP_0\fP   (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPTYP_1\fP   (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNPM_Pos\fP   (20U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNPM_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNPM\fP   \fBUSB_OTG_DOEPCTL_SNPM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_STALL_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_STALL_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_STALL\fP   \fBUSB_OTG_DOEPCTL_STALL_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_CNAK_Pos\fP   (26U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_CNAK_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_CNAK\fP   \fBUSB_OTG_DOEPCTL_CNAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNAK_Pos\fP   (27U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNAK_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_SNAK\fP   \fBUSB_OTG_DOEPCTL_SNAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPDIS_Pos\fP   (30U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPDIS_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPDIS\fP   \fBUSB_OTG_DOEPCTL_EPDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPENA_Pos\fP   (31U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPENA_Msk\fP   (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPCTL_EPENA\fP   \fBUSB_OTG_DOEPCTL_EPENA_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_XFRC_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_XFRC_Msk\fP   (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_XFRC\fP   \fBUSB_OTG_DOEPINT_XFRC_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_EPDISD_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_EPDISD_Msk\fP   (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_EPDISD\fP   \fBUSB_OTG_DOEPINT_EPDISD_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_AHBERR_Pos\fP   (2U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_AHBERR_Msk\fP   (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_AHBERR\fP   \fBUSB_OTG_DOEPINT_AHBERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STUP_Pos\fP   (3U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STUP_Msk\fP   (0x1UL << USB_OTG_DOEPINT_STUP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STUP\fP   \fBUSB_OTG_DOEPINT_STUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPDIS_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPDIS_Msk\fP   (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPDIS\fP   \fBUSB_OTG_DOEPINT_OTEPDIS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPSPR_Pos\fP   (5U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPSPR_Msk\fP   (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OTEPSPR\fP   \fBUSB_OTG_DOEPINT_OTEPSPR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_B2BSTUP_Pos\fP   (6U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_B2BSTUP_Msk\fP   (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_B2BSTUP\fP   \fBUSB_OTG_DOEPINT_B2BSTUP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OUTPKTERR_Pos\fP   (8U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OUTPKTERR_Msk\fP   (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_OUTPKTERR\fP   \fBUSB_OTG_DOEPINT_OUTPKTERR_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NAK_Pos\fP   (13U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NAK_Msk\fP   (0x1UL << USB_OTG_DOEPINT_NAK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NAK\fP   \fBUSB_OTG_DOEPINT_NAK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NYET_Pos\fP   (14U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NYET_Msk\fP   (0x1UL << USB_OTG_DOEPINT_NYET_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_NYET\fP   \fBUSB_OTG_DOEPINT_NYET_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STPKTRX_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STPKTRX_Msk\fP   (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPINT_STPKTRX\fP   \fBUSB_OTG_DOEPINT_STPKTRX_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_XFRSIZ_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_XFRSIZ_Msk\fP   (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_XFRSIZ\fP   \fBUSB_OTG_DOEPTSIZ_XFRSIZ_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_PKTCNT_Pos\fP   (19U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_PKTCNT_Msk\fP   (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_PKTCNT\fP   \fBUSB_OTG_DOEPTSIZ_PKTCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT_Pos\fP   (29U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT_Msk\fP   (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT\fP   \fBUSB_OTG_DOEPTSIZ_STUPCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT_0\fP   (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DOEPTSIZ_STUPCNT_1\fP   (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_STOPCLK_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_STOPCLK_Msk\fP   (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_STOPCLK\fP   \fBUSB_OTG_PCGCCTL_STOPCLK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_GATECLK_Pos\fP   (1U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_GATECLK_Msk\fP   (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_GATECLK\fP   \fBUSB_OTG_PCGCCTL_GATECLK_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_PHYSUSP_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_PHYSUSP_Msk\fP   (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PCGCCTL_PHYSUSP\fP   \fBUSB_OTG_PCGCCTL_PHYSUSP_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_Msk\fP   (0xFUL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM\fP   \fBUSB_OTG_CHNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_0\fP   (0x1UL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_1\fP   (0x2UL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_2\fP   (0x4UL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_CHNUM_3\fP   (0x8UL << USB_OTG_CHNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_BCNT_Pos\fP   (4U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_BCNT_Msk\fP   (0x7FFUL << USB_OTG_BCNT_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_BCNT\fP   \fBUSB_OTG_BCNT_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID_Pos\fP   (15U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID_Msk\fP   (0x3UL << USB_OTG_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID\fP   \fBUSB_OTG_DPID_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID_0\fP   (0x1UL << USB_OTG_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_DPID_1\fP   (0x2UL << USB_OTG_DPID_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_Pos\fP   (17U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_Msk\fP   (0xFUL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS\fP   \fBUSB_OTG_PKTSTS_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_0\fP   (0x1UL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_1\fP   (0x2UL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_2\fP   (0x4UL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_PKTSTS_3\fP   (0x8UL << USB_OTG_PKTSTS_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_Pos\fP   (0U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_Msk\fP   (0xFUL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM\fP   \fBUSB_OTG_EPNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_0\fP   (0x1UL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_1\fP   (0x2UL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_2\fP   (0x4UL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_EPNUM_3\fP   (0x8UL << USB_OTG_EPNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_Pos\fP   (21U)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_Msk\fP   (0xFUL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM\fP   \fBUSB_OTG_FRMNUM_Msk\fP"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_0\fP   (0x1UL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_1\fP   (0x2UL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_2\fP   (0x4UL << USB_OTG_FRMNUM_Pos)"
.br
.ti -1c
.RI "#define \fBUSB_OTG_FRMNUM_3\fP   (0x8UL << USB_OTG_FRMNUM_Pos)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define ADC_CCR_ADCPRE   \fBADC_CCR_ADCPRE_Msk\fP"
ADCPRE[1:0] bits (ADC prescaler) 
.PP
Definition at line \fB1744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_ADCPRE_0   (0x1UL << ADC_CCR_ADCPRE_Pos)"
0x00010000 
.PP
Definition at line \fB1745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_ADCPRE_1   (0x2UL << ADC_CCR_ADCPRE_Pos)"
0x00020000 
.PP
Definition at line \fB1746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_ADCPRE_Msk   (0x3UL << ADC_CCR_ADCPRE_Pos)"
0x00030000 
.PP
Definition at line \fB1743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_ADCPRE_Pos   (16U)"

.PP
Definition at line \fB1742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DDS   \fBADC_CCR_DDS_Msk\fP"
DMA disable selection (Multi-ADC mode) 
.PP
Definition at line \fB1736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DDS_Msk   (0x1UL << ADC_CCR_DDS_Pos)"
0x00002000 
.PP
Definition at line \fB1735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DDS_Pos   (13U)"

.PP
Definition at line \fB1734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DELAY   \fBADC_CCR_DELAY_Msk\fP"
DELAY[3:0] bits (Delay between 2 sampling phases) 
.PP
Definition at line \fB1729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DELAY_0   (0x1UL << ADC_CCR_DELAY_Pos)"
0x00000100 
.PP
Definition at line \fB1730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DELAY_1   (0x2UL << ADC_CCR_DELAY_Pos)"
0x00000200 
.PP
Definition at line \fB1731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DELAY_2   (0x4UL << ADC_CCR_DELAY_Pos)"
0x00000400 
.PP
Definition at line \fB1732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DELAY_3   (0x8UL << ADC_CCR_DELAY_Pos)"
0x00000800 
.PP
Definition at line \fB1733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DELAY_Msk   (0xFUL << ADC_CCR_DELAY_Pos)"
0x00000F00 
.PP
Definition at line \fB1728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DELAY_Pos   (8U)"

.PP
Definition at line \fB1727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DMA   \fBADC_CCR_DMA_Msk\fP"
DMA[1:0] bits (Direct Memory Access mode for multimode) 
.PP
Definition at line \fB1739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DMA_0   (0x1UL << ADC_CCR_DMA_Pos)"
0x00004000 
.PP
Definition at line \fB1740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DMA_1   (0x2UL << ADC_CCR_DMA_Pos)"
0x00008000 
.PP
Definition at line \fB1741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DMA_Msk   (0x3UL << ADC_CCR_DMA_Pos)"
0x0000C000 
.PP
Definition at line \fB1738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_DMA_Pos   (14U)"

.PP
Definition at line \fB1737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_MULTI   \fBADC_CCR_MULTI_Msk\fP"
MULTI[4:0] bits (Multi-ADC mode selection) 
.PP
Definition at line \fB1721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_MULTI_0   (0x01UL << ADC_CCR_MULTI_Pos)"
0x00000001 
.PP
Definition at line \fB1722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_MULTI_1   (0x02UL << ADC_CCR_MULTI_Pos)"
0x00000002 
.PP
Definition at line \fB1723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_MULTI_2   (0x04UL << ADC_CCR_MULTI_Pos)"
0x00000004 
.PP
Definition at line \fB1724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_MULTI_3   (0x08UL << ADC_CCR_MULTI_Pos)"
0x00000008 
.PP
Definition at line \fB1725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_MULTI_4   (0x10UL << ADC_CCR_MULTI_Pos)"
0x00000010 
.PP
Definition at line \fB1726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_MULTI_Msk   (0x1FUL << ADC_CCR_MULTI_Pos)"
0x0000001F 
.PP
Definition at line \fB1720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_MULTI_Pos   (0U)"

.PP
Definition at line \fB1719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_TSVREFE   \fBADC_CCR_TSVREFE_Msk\fP"
Temperature Sensor and VREFINT Enable 
.PP
Definition at line \fB1752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_TSVREFE_Msk   (0x1UL << ADC_CCR_TSVREFE_Pos)"
0x00800000 
.PP
Definition at line \fB1751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_TSVREFE_Pos   (23U)"

.PP
Definition at line \fB1750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_VBATE   \fBADC_CCR_VBATE_Msk\fP"
VBAT Enable 
.PP
Definition at line \fB1749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_VBATE_Msk   (0x1UL << ADC_CCR_VBATE_Pos)"
0x00400000 
.PP
Definition at line \fB1748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CCR_VBATE_Pos   (22U)"

.PP
Definition at line \fB1747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CDR_DATA1   \fBADC_CDR_DATA1_Msk\fP"
1st data of a pair of regular conversions 
.PP
Definition at line \fB1757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CDR_DATA1_Msk   (0xFFFFUL << ADC_CDR_DATA1_Pos)"
0x0000FFFF 
.PP
Definition at line \fB1756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CDR_DATA1_Pos   (0U)"

.PP
Definition at line \fB1755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CDR_DATA2   \fBADC_CDR_DATA2_Msk\fP"
2nd data of a pair of regular conversions 
.PP
Definition at line \fB1760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CDR_DATA2_Msk   (0xFFFFUL << ADC_CDR_DATA2_Pos)"
0xFFFF0000 
.PP
Definition at line \fB1759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CDR_DATA2_Pos   (16U)"

.PP
Definition at line \fB1758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CDR_RDATA_MST   \fBADC_CDR_DATA1\fP"

.PP
Definition at line \fB1763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CDR_RDATA_SLV   \fBADC_CDR_DATA2\fP"

.PP
Definition at line \fB1764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDCH   \fBADC_CR1_AWDCH_Msk\fP"
AWDCH[4:0] bits (Analog watchdog channel select bits) 
.PP
Definition at line \fB1200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDCH_0   (0x01UL << ADC_CR1_AWDCH_Pos)"
0x00000001 
.PP
Definition at line \fB1201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDCH_1   (0x02UL << ADC_CR1_AWDCH_Pos)"
0x00000002 
.PP
Definition at line \fB1202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDCH_2   (0x04UL << ADC_CR1_AWDCH_Pos)"
0x00000004 
.PP
Definition at line \fB1203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDCH_3   (0x08UL << ADC_CR1_AWDCH_Pos)"
0x00000008 
.PP
Definition at line \fB1204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDCH_4   (0x10UL << ADC_CR1_AWDCH_Pos)"
0x00000010 
.PP
Definition at line \fB1205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDCH_Msk   (0x1FUL << ADC_CR1_AWDCH_Pos)"
0x0000001F 
.PP
Definition at line \fB1199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDCH_Pos   (0U)"

.PP
Definition at line \fB1198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDEN   \fBADC_CR1_AWDEN_Msk\fP"
Analog watchdog enable on regular channels 
.PP
Definition at line \fB1241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDEN_Msk   (0x1UL << ADC_CR1_AWDEN_Pos)"
0x00800000 
.PP
Definition at line \fB1240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDEN_Pos   (23U)"

.PP
Definition at line \fB1239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDIE   \fBADC_CR1_AWDIE_Msk\fP"
AAnalog Watchdog interrupt enable 
.PP
Definition at line \fB1211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDIE_Msk   (0x1UL << ADC_CR1_AWDIE_Pos)"
0x00000040 
.PP
Definition at line \fB1210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDIE_Pos   (6U)"

.PP
Definition at line \fB1209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDSGL   \fBADC_CR1_AWDSGL_Msk\fP"
Enable the watchdog on a single channel in scan mode 
.PP
Definition at line \fB1220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDSGL_Msk   (0x1UL << ADC_CR1_AWDSGL_Pos)"
0x00000200 
.PP
Definition at line \fB1219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_AWDSGL_Pos   (9U)"

.PP
Definition at line \fB1218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCEN   \fBADC_CR1_DISCEN_Msk\fP"
Discontinuous mode on regular channels 
.PP
Definition at line \fB1226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCEN_Msk   (0x1UL << ADC_CR1_DISCEN_Pos)"
0x00000800 
.PP
Definition at line \fB1225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCEN_Pos   (11U)"

.PP
Definition at line \fB1224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCNUM   \fBADC_CR1_DISCNUM_Msk\fP"
DISCNUM[2:0] bits (Discontinuous mode channel count) 
.PP
Definition at line \fB1232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCNUM_0   (0x1UL << ADC_CR1_DISCNUM_Pos)"
0x00002000 
.PP
Definition at line \fB1233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCNUM_1   (0x2UL << ADC_CR1_DISCNUM_Pos)"
0x00004000 
.PP
Definition at line \fB1234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCNUM_2   (0x4UL << ADC_CR1_DISCNUM_Pos)"
0x00008000 
.PP
Definition at line \fB1235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCNUM_Msk   (0x7UL << ADC_CR1_DISCNUM_Pos)"
0x0000E000 
.PP
Definition at line \fB1231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_DISCNUM_Pos   (13U)"

.PP
Definition at line \fB1230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_EOCIE   \fBADC_CR1_EOCIE_Msk\fP"
Interrupt enable for EOC 
.PP
Definition at line \fB1208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_EOCIE_Msk   (0x1UL << ADC_CR1_EOCIE_Pos)"
0x00000020 
.PP
Definition at line \fB1207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_EOCIE_Pos   (5U)"

.PP
Definition at line \fB1206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JAUTO   \fBADC_CR1_JAUTO_Msk\fP"
Automatic injected group conversion 
.PP
Definition at line \fB1223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JAUTO_Msk   (0x1UL << ADC_CR1_JAUTO_Pos)"
0x00000400 
.PP
Definition at line \fB1222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JAUTO_Pos   (10U)"

.PP
Definition at line \fB1221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JAWDEN   \fBADC_CR1_JAWDEN_Msk\fP"
Analog watchdog enable on injected channels 
.PP
Definition at line \fB1238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JAWDEN_Msk   (0x1UL << ADC_CR1_JAWDEN_Pos)"
0x00400000 
.PP
Definition at line \fB1237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JAWDEN_Pos   (22U)"

.PP
Definition at line \fB1236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JDISCEN   \fBADC_CR1_JDISCEN_Msk\fP"
Discontinuous mode on injected channels 
.PP
Definition at line \fB1229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JDISCEN_Msk   (0x1UL << ADC_CR1_JDISCEN_Pos)"
0x00001000 
.PP
Definition at line \fB1228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JDISCEN_Pos   (12U)"

.PP
Definition at line \fB1227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JEOCIE   \fBADC_CR1_JEOCIE_Msk\fP"
Interrupt enable for injected channels 
.PP
Definition at line \fB1214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JEOCIE_Msk   (0x1UL << ADC_CR1_JEOCIE_Pos)"
0x00000080 
.PP
Definition at line \fB1213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_JEOCIE_Pos   (7U)"

.PP
Definition at line \fB1212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_OVRIE   \fBADC_CR1_OVRIE_Msk\fP"
overrun interrupt enable 
.PP
Definition at line \fB1249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_OVRIE_Msk   (0x1UL << ADC_CR1_OVRIE_Pos)"
0x04000000 
.PP
Definition at line \fB1248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_OVRIE_Pos   (26U)"

.PP
Definition at line \fB1247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_RES   \fBADC_CR1_RES_Msk\fP"
RES[2:0] bits (Resolution) 
.PP
Definition at line \fB1244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_RES_0   (0x1UL << ADC_CR1_RES_Pos)"
0x01000000 
.PP
Definition at line \fB1245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_RES_1   (0x2UL << ADC_CR1_RES_Pos)"
0x02000000 
.PP
Definition at line \fB1246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_RES_Msk   (0x3UL << ADC_CR1_RES_Pos)"
0x03000000 
.PP
Definition at line \fB1243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_RES_Pos   (24U)"

.PP
Definition at line \fB1242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_SCAN   \fBADC_CR1_SCAN_Msk\fP"
Scan mode 
.PP
Definition at line \fB1217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_SCAN_Msk   (0x1UL << ADC_CR1_SCAN_Pos)"
0x00000100 
.PP
Definition at line \fB1216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR1_SCAN_Pos   (8U)"

.PP
Definition at line \fB1215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_ADON   \fBADC_CR2_ADON_Msk\fP"
A/D Converter ON / OFF 
.PP
Definition at line \fB1254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_ADON_Msk   (0x1UL << ADC_CR2_ADON_Pos)"
0x00000001 
.PP
Definition at line \fB1253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_ADON_Pos   (0U)"

.PP
Definition at line \fB1252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_ALIGN   \fBADC_CR2_ALIGN_Msk\fP"
Data Alignment 
.PP
Definition at line \fB1269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_ALIGN_Msk   (0x1UL << ADC_CR2_ALIGN_Pos)"
0x00000800 
.PP
Definition at line \fB1268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_ALIGN_Pos   (11U)"

.PP
Definition at line \fB1267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_CONT   \fBADC_CR2_CONT_Msk\fP"
Continuous Conversion 
.PP
Definition at line \fB1257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_CONT_Msk   (0x1UL << ADC_CR2_CONT_Pos)"
0x00000002 
.PP
Definition at line \fB1256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_CONT_Pos   (1U)"

.PP
Definition at line \fB1255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_DDS   \fBADC_CR2_DDS_Msk\fP"
DMA disable selection (Single ADC) 
.PP
Definition at line \fB1263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_DDS_Msk   (0x1UL << ADC_CR2_DDS_Pos)"
0x00000200 
.PP
Definition at line \fB1262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_DDS_Pos   (9U)"

.PP
Definition at line \fB1261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_DMA   \fBADC_CR2_DMA_Msk\fP"
Direct Memory access mode 
.PP
Definition at line \fB1260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_DMA_Msk   (0x1UL << ADC_CR2_DMA_Pos)"
0x00000100 
.PP
Definition at line \fB1259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_DMA_Pos   (8U)"

.PP
Definition at line \fB1258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EOCS   \fBADC_CR2_EOCS_Msk\fP"
End of conversion selection 
.PP
Definition at line \fB1266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EOCS_Msk   (0x1UL << ADC_CR2_EOCS_Pos)"
0x00000400 
.PP
Definition at line \fB1265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EOCS_Pos   (10U)"

.PP
Definition at line \fB1264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTEN   \fBADC_CR2_EXTEN_Msk\fP"
EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) 
.PP
Definition at line \fB1294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTEN_0   (0x1UL << ADC_CR2_EXTEN_Pos)"
0x10000000 
.PP
Definition at line \fB1295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTEN_1   (0x2UL << ADC_CR2_EXTEN_Pos)"
0x20000000 
.PP
Definition at line \fB1296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTEN_Msk   (0x3UL << ADC_CR2_EXTEN_Pos)"
0x30000000 
.PP
Definition at line \fB1293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTEN_Pos   (28U)"

.PP
Definition at line \fB1292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTSEL   \fBADC_CR2_EXTSEL_Msk\fP"
EXTSEL[3:0] bits (External Event Select for regular group) 
.PP
Definition at line \fB1287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTSEL_0   (0x1UL << ADC_CR2_EXTSEL_Pos)"
0x01000000 
.PP
Definition at line \fB1288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTSEL_1   (0x2UL << ADC_CR2_EXTSEL_Pos)"
0x02000000 
.PP
Definition at line \fB1289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTSEL_2   (0x4UL << ADC_CR2_EXTSEL_Pos)"
0x04000000 
.PP
Definition at line \fB1290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTSEL_3   (0x8UL << ADC_CR2_EXTSEL_Pos)"
0x08000000 
.PP
Definition at line \fB1291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTSEL_Msk   (0xFUL << ADC_CR2_EXTSEL_Pos)"
0x0F000000 
.PP
Definition at line \fB1286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_EXTSEL_Pos   (24U)"

.PP
Definition at line \fB1285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTEN   \fBADC_CR2_JEXTEN_Msk\fP"
JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) 
.PP
Definition at line \fB1279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTEN_0   (0x1UL << ADC_CR2_JEXTEN_Pos)"
0x00100000 
.PP
Definition at line \fB1280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTEN_1   (0x2UL << ADC_CR2_JEXTEN_Pos)"
0x00200000 
.PP
Definition at line \fB1281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTEN_Msk   (0x3UL << ADC_CR2_JEXTEN_Pos)"
0x00300000 
.PP
Definition at line \fB1278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTEN_Pos   (20U)"

.PP
Definition at line \fB1277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTSEL   \fBADC_CR2_JEXTSEL_Msk\fP"
JEXTSEL[3:0] bits (External event select for injected group) 
.PP
Definition at line \fB1272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTSEL_0   (0x1UL << ADC_CR2_JEXTSEL_Pos)"
0x00010000 
.PP
Definition at line \fB1273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTSEL_1   (0x2UL << ADC_CR2_JEXTSEL_Pos)"
0x00020000 
.PP
Definition at line \fB1274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTSEL_2   (0x4UL << ADC_CR2_JEXTSEL_Pos)"
0x00040000 
.PP
Definition at line \fB1275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTSEL_3   (0x8UL << ADC_CR2_JEXTSEL_Pos)"
0x00080000 
.PP
Definition at line \fB1276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTSEL_Msk   (0xFUL << ADC_CR2_JEXTSEL_Pos)"
0x000F0000 
.PP
Definition at line \fB1271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JEXTSEL_Pos   (16U)"

.PP
Definition at line \fB1270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JSWSTART   \fBADC_CR2_JSWSTART_Msk\fP"
Start Conversion of injected channels 
.PP
Definition at line \fB1284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JSWSTART_Msk   (0x1UL << ADC_CR2_JSWSTART_Pos)"
0x00400000 
.PP
Definition at line \fB1283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_JSWSTART_Pos   (22U)"

.PP
Definition at line \fB1282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_SWSTART   \fBADC_CR2_SWSTART_Msk\fP"
Start Conversion of regular channels 
.PP
Definition at line \fB1299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_SWSTART_Msk   (0x1UL << ADC_CR2_SWSTART_Pos)"
0x40000000 
.PP
Definition at line \fB1298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CR2_SWSTART_Pos   (30U)"

.PP
Definition at line \fB1297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD1   \fBADC_CSR_AWD1_Msk\fP"
ADC1 Analog watchdog flag 
.PP
Definition at line \fB1660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD1_Msk   (0x1UL << ADC_CSR_AWD1_Pos)"
0x00000001 
.PP
Definition at line \fB1659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD1_Pos   (0U)"

.PP
Definition at line \fB1658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD2   \fBADC_CSR_AWD2_Msk\fP"
ADC2 Analog watchdog flag 
.PP
Definition at line \fB1678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD2_Msk   (0x1UL << ADC_CSR_AWD2_Pos)"
0x00000100 
.PP
Definition at line \fB1677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD2_Pos   (8U)"

.PP
Definition at line \fB1676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD3   \fBADC_CSR_AWD3_Msk\fP"
ADC3 Analog watchdog flag 
.PP
Definition at line \fB1696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD3_Msk   (0x1UL << ADC_CSR_AWD3_Pos)"
0x00010000 
.PP
Definition at line \fB1695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_AWD3_Pos   (16U)"

.PP
Definition at line \fB1694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_DOVR1   \fBADC_CSR_OVR1\fP"

.PP
Definition at line \fB1714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_DOVR2   \fBADC_CSR_OVR2\fP"

.PP
Definition at line \fB1715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_DOVR3   \fBADC_CSR_OVR3\fP"

.PP
Definition at line \fB1716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC1   \fBADC_CSR_EOC1_Msk\fP"
ADC1 End of conversion 
.PP
Definition at line \fB1663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC1_Msk   (0x1UL << ADC_CSR_EOC1_Pos)"
0x00000002 
.PP
Definition at line \fB1662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC1_Pos   (1U)"

.PP
Definition at line \fB1661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC2   \fBADC_CSR_EOC2_Msk\fP"
ADC2 End of conversion 
.PP
Definition at line \fB1681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC2_Msk   (0x1UL << ADC_CSR_EOC2_Pos)"
0x00000200 
.PP
Definition at line \fB1680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC2_Pos   (9U)"

.PP
Definition at line \fB1679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC3   \fBADC_CSR_EOC3_Msk\fP"
ADC3 End of conversion 
.PP
Definition at line \fB1699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC3_Msk   (0x1UL << ADC_CSR_EOC3_Pos)"
0x00020000 
.PP
Definition at line \fB1698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_EOC3_Pos   (17U)"

.PP
Definition at line \fB1697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC1   \fBADC_CSR_JEOC1_Msk\fP"
ADC1 Injected channel end of conversion 
.PP
Definition at line \fB1666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC1_Msk   (0x1UL << ADC_CSR_JEOC1_Pos)"
0x00000004 
.PP
Definition at line \fB1665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC1_Pos   (2U)"

.PP
Definition at line \fB1664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC2   \fBADC_CSR_JEOC2_Msk\fP"
ADC2 Injected channel end of conversion 
.PP
Definition at line \fB1684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC2_Msk   (0x1UL << ADC_CSR_JEOC2_Pos)"
0x00000400 
.PP
Definition at line \fB1683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC2_Pos   (10U)"

.PP
Definition at line \fB1682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC3   \fBADC_CSR_JEOC3_Msk\fP"
ADC3 Injected channel end of conversion 
.PP
Definition at line \fB1702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC3_Msk   (0x1UL << ADC_CSR_JEOC3_Pos)"
0x00040000 
.PP
Definition at line \fB1701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JEOC3_Pos   (18U)"

.PP
Definition at line \fB1700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT1   \fBADC_CSR_JSTRT1_Msk\fP"
ADC1 Injected channel Start flag 
.PP
Definition at line \fB1669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT1_Msk   (0x1UL << ADC_CSR_JSTRT1_Pos)"
0x00000008 
.PP
Definition at line \fB1668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT1_Pos   (3U)"

.PP
Definition at line \fB1667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT2   \fBADC_CSR_JSTRT2_Msk\fP"
ADC2 Injected channel Start flag 
.PP
Definition at line \fB1687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT2_Msk   (0x1UL << ADC_CSR_JSTRT2_Pos)"
0x00000800 
.PP
Definition at line \fB1686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT2_Pos   (11U)"

.PP
Definition at line \fB1685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT3   \fBADC_CSR_JSTRT3_Msk\fP"
ADC3 Injected channel Start flag 
.PP
Definition at line \fB1705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT3_Msk   (0x1UL << ADC_CSR_JSTRT3_Pos)"
0x00080000 
.PP
Definition at line \fB1704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_JSTRT3_Pos   (19U)"

.PP
Definition at line \fB1703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR1   \fBADC_CSR_OVR1_Msk\fP"
ADC1 DMA overrun flag 
.PP
Definition at line \fB1675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR1_Msk   (0x1UL << ADC_CSR_OVR1_Pos)"
0x00000020 
.PP
Definition at line \fB1674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR1_Pos   (5U)"

.PP
Definition at line \fB1673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR2   \fBADC_CSR_OVR2_Msk\fP"
ADC2 DMA overrun flag 
.PP
Definition at line \fB1693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR2_Msk   (0x1UL << ADC_CSR_OVR2_Pos)"
0x00002000 
.PP
Definition at line \fB1692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR2_Pos   (13U)"

.PP
Definition at line \fB1691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR3   \fBADC_CSR_OVR3_Msk\fP"
ADC3 DMA overrun flag 
.PP
Definition at line \fB1711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR3_Msk   (0x1UL << ADC_CSR_OVR3_Pos)"
0x00200000 
.PP
Definition at line \fB1710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_OVR3_Pos   (21U)"

.PP
Definition at line \fB1709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT1   \fBADC_CSR_STRT1_Msk\fP"
ADC1 Regular channel Start flag 
.PP
Definition at line \fB1672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT1_Msk   (0x1UL << ADC_CSR_STRT1_Pos)"
0x00000010 
.PP
Definition at line \fB1671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT1_Pos   (4U)"

.PP
Definition at line \fB1670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT2   \fBADC_CSR_STRT2_Msk\fP"
ADC2 Regular channel Start flag 
.PP
Definition at line \fB1690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT2_Msk   (0x1UL << ADC_CSR_STRT2_Pos)"
0x00001000 
.PP
Definition at line \fB1689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT2_Pos   (12U)"

.PP
Definition at line \fB1688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT3   \fBADC_CSR_STRT3_Msk\fP"
ADC3 Regular channel Start flag 
.PP
Definition at line \fB1708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT3_Msk   (0x1UL << ADC_CSR_STRT3_Pos)"
0x00100000 
.PP
Definition at line \fB1707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_CSR_STRT3_Pos   (20U)"

.PP
Definition at line \fB1706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_DR_ADC2DATA   \fBADC_DR_ADC2DATA_Msk\fP"
ADC2 data 
.PP
Definition at line \fB1655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_DR_ADC2DATA_Msk   (0xFFFFUL << ADC_DR_ADC2DATA_Pos)"
0xFFFF0000 
.PP
Definition at line \fB1654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_DR_ADC2DATA_Pos   (16U)"

.PP
Definition at line \fB1653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_DR_DATA   \fBADC_DR_DATA_Msk\fP"
Regular data 
.PP
Definition at line \fB1652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_DR_DATA_Msk   (0xFFFFUL << ADC_DR_DATA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB1651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_DR_DATA_Pos   (0U)"

.PP
Definition at line \fB1650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_HTR_HT   \fBADC_HTR_HT_Msk\fP"
Analog watchdog high threshold 
.PP
Definition at line \fB1442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_HTR_HT_Msk   (0xFFFUL << ADC_HTR_HT_Pos)"
0x00000FFF 
.PP
Definition at line \fB1441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_HTR_HT_Pos   (0U)"

.PP
Definition at line \fB1440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR1_JDATA   \fBADC_JDR1_JDATA_Msk\fP"
Injected data 
.PP
Definition at line \fB1632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR1_JDATA_Msk   (0xFFFFUL << ADC_JDR1_JDATA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB1631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR1_JDATA_Pos   (0U)"

.PP
Definition at line \fB1630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR2_JDATA   \fBADC_JDR2_JDATA_Msk\fP"
Injected data 
.PP
Definition at line \fB1637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR2_JDATA_Msk   (0xFFFFUL << ADC_JDR2_JDATA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB1636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR2_JDATA_Pos   (0U)"

.PP
Definition at line \fB1635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR3_JDATA   \fBADC_JDR3_JDATA_Msk\fP"
Injected data 
.PP
Definition at line \fB1642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR3_JDATA_Msk   (0xFFFFUL << ADC_JDR3_JDATA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB1641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR3_JDATA_Pos   (0U)"

.PP
Definition at line \fB1640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR4_JDATA   \fBADC_JDR4_JDATA_Msk\fP"
Injected data 
.PP
Definition at line \fB1647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR4_JDATA_Msk   (0xFFFFUL << ADC_JDR4_JDATA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB1646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JDR4_JDATA_Pos   (0U)"

.PP
Definition at line \fB1645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR1_JOFFSET1   \fBADC_JOFR1_JOFFSET1_Msk\fP"
Data offset for injected channel 1 
.PP
Definition at line \fB1422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR1_JOFFSET1_Msk   (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)"
0x00000FFF 
.PP
Definition at line \fB1421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR1_JOFFSET1_Pos   (0U)"

.PP
Definition at line \fB1420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR2_JOFFSET2   \fBADC_JOFR2_JOFFSET2_Msk\fP"
Data offset for injected channel 2 
.PP
Definition at line \fB1427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR2_JOFFSET2_Msk   (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)"
0x00000FFF 
.PP
Definition at line \fB1426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR2_JOFFSET2_Pos   (0U)"

.PP
Definition at line \fB1425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR3_JOFFSET3   \fBADC_JOFR3_JOFFSET3_Msk\fP"
Data offset for injected channel 3 
.PP
Definition at line \fB1432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR3_JOFFSET3_Msk   (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)"
0x00000FFF 
.PP
Definition at line \fB1431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR3_JOFFSET3_Pos   (0U)"

.PP
Definition at line \fB1430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR4_JOFFSET4   \fBADC_JOFR4_JOFFSET4_Msk\fP"
Data offset for injected channel 4 
.PP
Definition at line \fB1437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR4_JOFFSET4_Msk   (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)"
0x00000FFF 
.PP
Definition at line \fB1436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JOFR4_JOFFSET4_Pos   (0U)"

.PP
Definition at line \fB1435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JL   \fBADC_JSQR_JL_Msk\fP"
JL[1:0] bits (Injected Sequence length) 
.PP
Definition at line \fB1625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JL_0   (0x1UL << ADC_JSQR_JL_Pos)"
0x00100000 
.PP
Definition at line \fB1626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JL_1   (0x2UL << ADC_JSQR_JL_Pos)"
0x00200000 
.PP
Definition at line \fB1627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JL_Msk   (0x3UL << ADC_JSQR_JL_Pos)"
0x00300000 
.PP
Definition at line \fB1624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JL_Pos   (20U)"

.PP
Definition at line \fB1623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ1   \fBADC_JSQR_JSQ1_Msk\fP"
JSQ1[4:0] bits (1st conversion in injected sequence) 
.PP
Definition at line \fB1593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ1_0   (0x01UL << ADC_JSQR_JSQ1_Pos)"
0x00000001 
.PP
Definition at line \fB1594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ1_1   (0x02UL << ADC_JSQR_JSQ1_Pos)"
0x00000002 
.PP
Definition at line \fB1595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ1_2   (0x04UL << ADC_JSQR_JSQ1_Pos)"
0x00000004 
.PP
Definition at line \fB1596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ1_3   (0x08UL << ADC_JSQR_JSQ1_Pos)"
0x00000008 
.PP
Definition at line \fB1597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ1_4   (0x10UL << ADC_JSQR_JSQ1_Pos)"
0x00000010 
.PP
Definition at line \fB1598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ1_Msk   (0x1FUL << ADC_JSQR_JSQ1_Pos)"
0x0000001F 
.PP
Definition at line \fB1592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ1_Pos   (0U)"

.PP
Definition at line \fB1591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ2   \fBADC_JSQR_JSQ2_Msk\fP"
JSQ2[4:0] bits (2nd conversion in injected sequence) 
.PP
Definition at line \fB1601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ2_0   (0x01UL << ADC_JSQR_JSQ2_Pos)"
0x00000020 
.PP
Definition at line \fB1602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ2_1   (0x02UL << ADC_JSQR_JSQ2_Pos)"
0x00000040 
.PP
Definition at line \fB1603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ2_2   (0x04UL << ADC_JSQR_JSQ2_Pos)"
0x00000080 
.PP
Definition at line \fB1604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ2_3   (0x08UL << ADC_JSQR_JSQ2_Pos)"
0x00000100 
.PP
Definition at line \fB1605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ2_4   (0x10UL << ADC_JSQR_JSQ2_Pos)"
0x00000200 
.PP
Definition at line \fB1606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ2_Msk   (0x1FUL << ADC_JSQR_JSQ2_Pos)"
0x000003E0 
.PP
Definition at line \fB1600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ2_Pos   (5U)"

.PP
Definition at line \fB1599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ3   \fBADC_JSQR_JSQ3_Msk\fP"
JSQ3[4:0] bits (3rd conversion in injected sequence) 
.PP
Definition at line \fB1609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ3_0   (0x01UL << ADC_JSQR_JSQ3_Pos)"
0x00000400 
.PP
Definition at line \fB1610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ3_1   (0x02UL << ADC_JSQR_JSQ3_Pos)"
0x00000800 
.PP
Definition at line \fB1611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ3_2   (0x04UL << ADC_JSQR_JSQ3_Pos)"
0x00001000 
.PP
Definition at line \fB1612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ3_3   (0x08UL << ADC_JSQR_JSQ3_Pos)"
0x00002000 
.PP
Definition at line \fB1613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ3_4   (0x10UL << ADC_JSQR_JSQ3_Pos)"
0x00004000 
.PP
Definition at line \fB1614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ3_Msk   (0x1FUL << ADC_JSQR_JSQ3_Pos)"
0x00007C00 
.PP
Definition at line \fB1608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ3_Pos   (10U)"

.PP
Definition at line \fB1607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ4   \fBADC_JSQR_JSQ4_Msk\fP"
JSQ4[4:0] bits (4th conversion in injected sequence) 
.PP
Definition at line \fB1617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ4_0   (0x01UL << ADC_JSQR_JSQ4_Pos)"
0x00008000 
.PP
Definition at line \fB1618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ4_1   (0x02UL << ADC_JSQR_JSQ4_Pos)"
0x00010000 
.PP
Definition at line \fB1619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ4_2   (0x04UL << ADC_JSQR_JSQ4_Pos)"
0x00020000 
.PP
Definition at line \fB1620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ4_3   (0x08UL << ADC_JSQR_JSQ4_Pos)"
0x00040000 
.PP
Definition at line \fB1621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ4_4   (0x10UL << ADC_JSQR_JSQ4_Pos)"
0x00080000 
.PP
Definition at line \fB1622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ4_Msk   (0x1FUL << ADC_JSQR_JSQ4_Pos)"
0x000F8000 
.PP
Definition at line \fB1616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_JSQR_JSQ4_Pos   (15U)"

.PP
Definition at line \fB1615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_LTR_LT   \fBADC_LTR_LT_Msk\fP"
Analog watchdog low threshold 
.PP
Definition at line \fB1447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_LTR_LT_Msk   (0xFFFUL << ADC_LTR_LT_Pos)"
0x00000FFF 
.PP
Definition at line \fB1446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_LTR_LT_Pos   (0U)"

.PP
Definition at line \fB1445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_MULTIMODE_SUPPORT"
ADC Multimode feature available on specific devices 
.PP
Definition at line \fB1175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP10   \fBADC_SMPR1_SMP10_Msk\fP"
SMP10[2:0] bits (Channel 10 Sample time selection) 
.PP
Definition at line \fB1304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP10_0   (0x1UL << ADC_SMPR1_SMP10_Pos)"
0x00000001 
.PP
Definition at line \fB1305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP10_1   (0x2UL << ADC_SMPR1_SMP10_Pos)"
0x00000002 
.PP
Definition at line \fB1306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP10_2   (0x4UL << ADC_SMPR1_SMP10_Pos)"
0x00000004 
.PP
Definition at line \fB1307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP10_Msk   (0x7UL << ADC_SMPR1_SMP10_Pos)"
0x00000007 
.PP
Definition at line \fB1303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP10_Pos   (0U)"

.PP
Definition at line \fB1302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP11   \fBADC_SMPR1_SMP11_Msk\fP"
SMP11[2:0] bits (Channel 11 Sample time selection) 
.PP
Definition at line \fB1310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP11_0   (0x1UL << ADC_SMPR1_SMP11_Pos)"
0x00000008 
.PP
Definition at line \fB1311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP11_1   (0x2UL << ADC_SMPR1_SMP11_Pos)"
0x00000010 
.PP
Definition at line \fB1312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP11_2   (0x4UL << ADC_SMPR1_SMP11_Pos)"
0x00000020 
.PP
Definition at line \fB1313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP11_Msk   (0x7UL << ADC_SMPR1_SMP11_Pos)"
0x00000038 
.PP
Definition at line \fB1309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP11_Pos   (3U)"

.PP
Definition at line \fB1308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP12   \fBADC_SMPR1_SMP12_Msk\fP"
SMP12[2:0] bits (Channel 12 Sample time selection) 
.PP
Definition at line \fB1316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP12_0   (0x1UL << ADC_SMPR1_SMP12_Pos)"
0x00000040 
.PP
Definition at line \fB1317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP12_1   (0x2UL << ADC_SMPR1_SMP12_Pos)"
0x00000080 
.PP
Definition at line \fB1318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP12_2   (0x4UL << ADC_SMPR1_SMP12_Pos)"
0x00000100 
.PP
Definition at line \fB1319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP12_Msk   (0x7UL << ADC_SMPR1_SMP12_Pos)"
0x000001C0 
.PP
Definition at line \fB1315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP12_Pos   (6U)"

.PP
Definition at line \fB1314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP13   \fBADC_SMPR1_SMP13_Msk\fP"
SMP13[2:0] bits (Channel 13 Sample time selection) 
.PP
Definition at line \fB1322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP13_0   (0x1UL << ADC_SMPR1_SMP13_Pos)"
0x00000200 
.PP
Definition at line \fB1323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP13_1   (0x2UL << ADC_SMPR1_SMP13_Pos)"
0x00000400 
.PP
Definition at line \fB1324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP13_2   (0x4UL << ADC_SMPR1_SMP13_Pos)"
0x00000800 
.PP
Definition at line \fB1325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP13_Msk   (0x7UL << ADC_SMPR1_SMP13_Pos)"
0x00000E00 
.PP
Definition at line \fB1321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP13_Pos   (9U)"

.PP
Definition at line \fB1320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP14   \fBADC_SMPR1_SMP14_Msk\fP"
SMP14[2:0] bits (Channel 14 Sample time selection) 
.PP
Definition at line \fB1328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP14_0   (0x1UL << ADC_SMPR1_SMP14_Pos)"
0x00001000 
.PP
Definition at line \fB1329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP14_1   (0x2UL << ADC_SMPR1_SMP14_Pos)"
0x00002000 
.PP
Definition at line \fB1330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP14_2   (0x4UL << ADC_SMPR1_SMP14_Pos)"
0x00004000 
.PP
Definition at line \fB1331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP14_Msk   (0x7UL << ADC_SMPR1_SMP14_Pos)"
0x00007000 
.PP
Definition at line \fB1327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP14_Pos   (12U)"

.PP
Definition at line \fB1326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP15   \fBADC_SMPR1_SMP15_Msk\fP"
SMP15[2:0] bits (Channel 15 Sample time selection) 
.PP
Definition at line \fB1334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP15_0   (0x1UL << ADC_SMPR1_SMP15_Pos)"
0x00008000 
.PP
Definition at line \fB1335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP15_1   (0x2UL << ADC_SMPR1_SMP15_Pos)"
0x00010000 
.PP
Definition at line \fB1336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP15_2   (0x4UL << ADC_SMPR1_SMP15_Pos)"
0x00020000 
.PP
Definition at line \fB1337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP15_Msk   (0x7UL << ADC_SMPR1_SMP15_Pos)"
0x00038000 
.PP
Definition at line \fB1333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP15_Pos   (15U)"

.PP
Definition at line \fB1332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP16   \fBADC_SMPR1_SMP16_Msk\fP"
SMP16[2:0] bits (Channel 16 Sample time selection) 
.PP
Definition at line \fB1340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP16_0   (0x1UL << ADC_SMPR1_SMP16_Pos)"
0x00040000 
.PP
Definition at line \fB1341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP16_1   (0x2UL << ADC_SMPR1_SMP16_Pos)"
0x00080000 
.PP
Definition at line \fB1342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP16_2   (0x4UL << ADC_SMPR1_SMP16_Pos)"
0x00100000 
.PP
Definition at line \fB1343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP16_Msk   (0x7UL << ADC_SMPR1_SMP16_Pos)"
0x001C0000 
.PP
Definition at line \fB1339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP16_Pos   (18U)"

.PP
Definition at line \fB1338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP17   \fBADC_SMPR1_SMP17_Msk\fP"
SMP17[2:0] bits (Channel 17 Sample time selection) 
.PP
Definition at line \fB1346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP17_0   (0x1UL << ADC_SMPR1_SMP17_Pos)"
0x00200000 
.PP
Definition at line \fB1347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP17_1   (0x2UL << ADC_SMPR1_SMP17_Pos)"
0x00400000 
.PP
Definition at line \fB1348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP17_2   (0x4UL << ADC_SMPR1_SMP17_Pos)"
0x00800000 
.PP
Definition at line \fB1349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP17_Msk   (0x7UL << ADC_SMPR1_SMP17_Pos)"
0x00E00000 
.PP
Definition at line \fB1345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP17_Pos   (21U)"

.PP
Definition at line \fB1344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP18   \fBADC_SMPR1_SMP18_Msk\fP"
SMP18[2:0] bits (Channel 18 Sample time selection) 
.PP
Definition at line \fB1352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP18_0   (0x1UL << ADC_SMPR1_SMP18_Pos)"
0x01000000 
.PP
Definition at line \fB1353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP18_1   (0x2UL << ADC_SMPR1_SMP18_Pos)"
0x02000000 
.PP
Definition at line \fB1354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP18_2   (0x4UL << ADC_SMPR1_SMP18_Pos)"
0x04000000 
.PP
Definition at line \fB1355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP18_Msk   (0x7UL << ADC_SMPR1_SMP18_Pos)"
0x07000000 
.PP
Definition at line \fB1351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR1_SMP18_Pos   (24U)"

.PP
Definition at line \fB1350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP0   \fBADC_SMPR2_SMP0_Msk\fP"
SMP0[2:0] bits (Channel 0 Sample time selection) 
.PP
Definition at line \fB1360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP0_0   (0x1UL << ADC_SMPR2_SMP0_Pos)"
0x00000001 
.PP
Definition at line \fB1361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP0_1   (0x2UL << ADC_SMPR2_SMP0_Pos)"
0x00000002 
.PP
Definition at line \fB1362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP0_2   (0x4UL << ADC_SMPR2_SMP0_Pos)"
0x00000004 
.PP
Definition at line \fB1363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP0_Msk   (0x7UL << ADC_SMPR2_SMP0_Pos)"
0x00000007 
.PP
Definition at line \fB1359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP0_Pos   (0U)"

.PP
Definition at line \fB1358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP1   \fBADC_SMPR2_SMP1_Msk\fP"
SMP1[2:0] bits (Channel 1 Sample time selection) 
.PP
Definition at line \fB1366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP1_0   (0x1UL << ADC_SMPR2_SMP1_Pos)"
0x00000008 
.PP
Definition at line \fB1367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP1_1   (0x2UL << ADC_SMPR2_SMP1_Pos)"
0x00000010 
.PP
Definition at line \fB1368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP1_2   (0x4UL << ADC_SMPR2_SMP1_Pos)"
0x00000020 
.PP
Definition at line \fB1369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP1_Msk   (0x7UL << ADC_SMPR2_SMP1_Pos)"
0x00000038 
.PP
Definition at line \fB1365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP1_Pos   (3U)"

.PP
Definition at line \fB1364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP2   \fBADC_SMPR2_SMP2_Msk\fP"
SMP2[2:0] bits (Channel 2 Sample time selection) 
.PP
Definition at line \fB1372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP2_0   (0x1UL << ADC_SMPR2_SMP2_Pos)"
0x00000040 
.PP
Definition at line \fB1373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP2_1   (0x2UL << ADC_SMPR2_SMP2_Pos)"
0x00000080 
.PP
Definition at line \fB1374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP2_2   (0x4UL << ADC_SMPR2_SMP2_Pos)"
0x00000100 
.PP
Definition at line \fB1375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP2_Msk   (0x7UL << ADC_SMPR2_SMP2_Pos)"
0x000001C0 
.PP
Definition at line \fB1371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP2_Pos   (6U)"

.PP
Definition at line \fB1370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP3   \fBADC_SMPR2_SMP3_Msk\fP"
SMP3[2:0] bits (Channel 3 Sample time selection) 
.PP
Definition at line \fB1378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP3_0   (0x1UL << ADC_SMPR2_SMP3_Pos)"
0x00000200 
.PP
Definition at line \fB1379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP3_1   (0x2UL << ADC_SMPR2_SMP3_Pos)"
0x00000400 
.PP
Definition at line \fB1380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP3_2   (0x4UL << ADC_SMPR2_SMP3_Pos)"
0x00000800 
.PP
Definition at line \fB1381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP3_Msk   (0x7UL << ADC_SMPR2_SMP3_Pos)"
0x00000E00 
.PP
Definition at line \fB1377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP3_Pos   (9U)"

.PP
Definition at line \fB1376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP4   \fBADC_SMPR2_SMP4_Msk\fP"
SMP4[2:0] bits (Channel 4 Sample time selection) 
.PP
Definition at line \fB1384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP4_0   (0x1UL << ADC_SMPR2_SMP4_Pos)"
0x00001000 
.PP
Definition at line \fB1385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP4_1   (0x2UL << ADC_SMPR2_SMP4_Pos)"
0x00002000 
.PP
Definition at line \fB1386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP4_2   (0x4UL << ADC_SMPR2_SMP4_Pos)"
0x00004000 
.PP
Definition at line \fB1387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP4_Msk   (0x7UL << ADC_SMPR2_SMP4_Pos)"
0x00007000 
.PP
Definition at line \fB1383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP4_Pos   (12U)"

.PP
Definition at line \fB1382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP5   \fBADC_SMPR2_SMP5_Msk\fP"
SMP5[2:0] bits (Channel 5 Sample time selection) 
.PP
Definition at line \fB1390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP5_0   (0x1UL << ADC_SMPR2_SMP5_Pos)"
0x00008000 
.PP
Definition at line \fB1391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP5_1   (0x2UL << ADC_SMPR2_SMP5_Pos)"
0x00010000 
.PP
Definition at line \fB1392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP5_2   (0x4UL << ADC_SMPR2_SMP5_Pos)"
0x00020000 
.PP
Definition at line \fB1393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP5_Msk   (0x7UL << ADC_SMPR2_SMP5_Pos)"
0x00038000 
.PP
Definition at line \fB1389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP5_Pos   (15U)"

.PP
Definition at line \fB1388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP6   \fBADC_SMPR2_SMP6_Msk\fP"
SMP6[2:0] bits (Channel 6 Sample time selection) 
.PP
Definition at line \fB1396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP6_0   (0x1UL << ADC_SMPR2_SMP6_Pos)"
0x00040000 
.PP
Definition at line \fB1397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP6_1   (0x2UL << ADC_SMPR2_SMP6_Pos)"
0x00080000 
.PP
Definition at line \fB1398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP6_2   (0x4UL << ADC_SMPR2_SMP6_Pos)"
0x00100000 
.PP
Definition at line \fB1399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP6_Msk   (0x7UL << ADC_SMPR2_SMP6_Pos)"
0x001C0000 
.PP
Definition at line \fB1395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP6_Pos   (18U)"

.PP
Definition at line \fB1394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP7   \fBADC_SMPR2_SMP7_Msk\fP"
SMP7[2:0] bits (Channel 7 Sample time selection) 
.PP
Definition at line \fB1402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP7_0   (0x1UL << ADC_SMPR2_SMP7_Pos)"
0x00200000 
.PP
Definition at line \fB1403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP7_1   (0x2UL << ADC_SMPR2_SMP7_Pos)"
0x00400000 
.PP
Definition at line \fB1404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP7_2   (0x4UL << ADC_SMPR2_SMP7_Pos)"
0x00800000 
.PP
Definition at line \fB1405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP7_Msk   (0x7UL << ADC_SMPR2_SMP7_Pos)"
0x00E00000 
.PP
Definition at line \fB1401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP7_Pos   (21U)"

.PP
Definition at line \fB1400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP8   \fBADC_SMPR2_SMP8_Msk\fP"
SMP8[2:0] bits (Channel 8 Sample time selection) 
.PP
Definition at line \fB1408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP8_0   (0x1UL << ADC_SMPR2_SMP8_Pos)"
0x01000000 
.PP
Definition at line \fB1409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP8_1   (0x2UL << ADC_SMPR2_SMP8_Pos)"
0x02000000 
.PP
Definition at line \fB1410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP8_2   (0x4UL << ADC_SMPR2_SMP8_Pos)"
0x04000000 
.PP
Definition at line \fB1411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP8_Msk   (0x7UL << ADC_SMPR2_SMP8_Pos)"
0x07000000 
.PP
Definition at line \fB1407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP8_Pos   (24U)"

.PP
Definition at line \fB1406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP9   \fBADC_SMPR2_SMP9_Msk\fP"
SMP9[2:0] bits (Channel 9 Sample time selection) 
.PP
Definition at line \fB1414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP9_0   (0x1UL << ADC_SMPR2_SMP9_Pos)"
0x08000000 
.PP
Definition at line \fB1415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP9_1   (0x2UL << ADC_SMPR2_SMP9_Pos)"
0x10000000 
.PP
Definition at line \fB1416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP9_2   (0x4UL << ADC_SMPR2_SMP9_Pos)"
0x20000000 
.PP
Definition at line \fB1417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP9_Msk   (0x7UL << ADC_SMPR2_SMP9_Pos)"
0x38000000 
.PP
Definition at line \fB1413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SMPR2_SMP9_Pos   (27U)"

.PP
Definition at line \fB1412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_L   \fBADC_SQR1_L_Msk\fP"
L[3:0] bits (Regular channel sequence length) 
.PP
Definition at line \fB1484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_L_0   (0x1UL << ADC_SQR1_L_Pos)"
0x00100000 
.PP
Definition at line \fB1485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_L_1   (0x2UL << ADC_SQR1_L_Pos)"
0x00200000 
.PP
Definition at line \fB1486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_L_2   (0x4UL << ADC_SQR1_L_Pos)"
0x00400000 
.PP
Definition at line \fB1487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_L_3   (0x8UL << ADC_SQR1_L_Pos)"
0x00800000 
.PP
Definition at line \fB1488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_L_Msk   (0xFUL << ADC_SQR1_L_Pos)"
0x00F00000 
.PP
Definition at line \fB1483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_L_Pos   (20U)"

.PP
Definition at line \fB1482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ13   \fBADC_SQR1_SQ13_Msk\fP"
SQ13[4:0] bits (13th conversion in regular sequence) 
.PP
Definition at line \fB1452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ13_0   (0x01UL << ADC_SQR1_SQ13_Pos)"
0x00000001 
.PP
Definition at line \fB1453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ13_1   (0x02UL << ADC_SQR1_SQ13_Pos)"
0x00000002 
.PP
Definition at line \fB1454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ13_2   (0x04UL << ADC_SQR1_SQ13_Pos)"
0x00000004 
.PP
Definition at line \fB1455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ13_3   (0x08UL << ADC_SQR1_SQ13_Pos)"
0x00000008 
.PP
Definition at line \fB1456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ13_4   (0x10UL << ADC_SQR1_SQ13_Pos)"
0x00000010 
.PP
Definition at line \fB1457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ13_Msk   (0x1FUL << ADC_SQR1_SQ13_Pos)"
0x0000001F 
.PP
Definition at line \fB1451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ13_Pos   (0U)"

.PP
Definition at line \fB1450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ14   \fBADC_SQR1_SQ14_Msk\fP"
SQ14[4:0] bits (14th conversion in regular sequence) 
.PP
Definition at line \fB1460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ14_0   (0x01UL << ADC_SQR1_SQ14_Pos)"
0x00000020 
.PP
Definition at line \fB1461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ14_1   (0x02UL << ADC_SQR1_SQ14_Pos)"
0x00000040 
.PP
Definition at line \fB1462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ14_2   (0x04UL << ADC_SQR1_SQ14_Pos)"
0x00000080 
.PP
Definition at line \fB1463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ14_3   (0x08UL << ADC_SQR1_SQ14_Pos)"
0x00000100 
.PP
Definition at line \fB1464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ14_4   (0x10UL << ADC_SQR1_SQ14_Pos)"
0x00000200 
.PP
Definition at line \fB1465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ14_Msk   (0x1FUL << ADC_SQR1_SQ14_Pos)"
0x000003E0 
.PP
Definition at line \fB1459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ14_Pos   (5U)"

.PP
Definition at line \fB1458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ15   \fBADC_SQR1_SQ15_Msk\fP"
SQ15[4:0] bits (15th conversion in regular sequence) 
.PP
Definition at line \fB1468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ15_0   (0x01UL << ADC_SQR1_SQ15_Pos)"
0x00000400 
.PP
Definition at line \fB1469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ15_1   (0x02UL << ADC_SQR1_SQ15_Pos)"
0x00000800 
.PP
Definition at line \fB1470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ15_2   (0x04UL << ADC_SQR1_SQ15_Pos)"
0x00001000 
.PP
Definition at line \fB1471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ15_3   (0x08UL << ADC_SQR1_SQ15_Pos)"
0x00002000 
.PP
Definition at line \fB1472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ15_4   (0x10UL << ADC_SQR1_SQ15_Pos)"
0x00004000 
.PP
Definition at line \fB1473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ15_Msk   (0x1FUL << ADC_SQR1_SQ15_Pos)"
0x00007C00 
.PP
Definition at line \fB1467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ15_Pos   (10U)"

.PP
Definition at line \fB1466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ16   \fBADC_SQR1_SQ16_Msk\fP"
SQ16[4:0] bits (16th conversion in regular sequence) 
.PP
Definition at line \fB1476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ16_0   (0x01UL << ADC_SQR1_SQ16_Pos)"
0x00008000 
.PP
Definition at line \fB1477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ16_1   (0x02UL << ADC_SQR1_SQ16_Pos)"
0x00010000 
.PP
Definition at line \fB1478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ16_2   (0x04UL << ADC_SQR1_SQ16_Pos)"
0x00020000 
.PP
Definition at line \fB1479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ16_3   (0x08UL << ADC_SQR1_SQ16_Pos)"
0x00040000 
.PP
Definition at line \fB1480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ16_4   (0x10UL << ADC_SQR1_SQ16_Pos)"
0x00080000 
.PP
Definition at line \fB1481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ16_Msk   (0x1FUL << ADC_SQR1_SQ16_Pos)"
0x000F8000 
.PP
Definition at line \fB1475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR1_SQ16_Pos   (15U)"

.PP
Definition at line \fB1474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ10   \fBADC_SQR2_SQ10_Msk\fP"
SQ10[4:0] bits (10th conversion in regular sequence) 
.PP
Definition at line \fB1517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ10_0   (0x01UL << ADC_SQR2_SQ10_Pos)"
0x00008000 
.PP
Definition at line \fB1518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ10_1   (0x02UL << ADC_SQR2_SQ10_Pos)"
0x00010000 
.PP
Definition at line \fB1519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ10_2   (0x04UL << ADC_SQR2_SQ10_Pos)"
0x00020000 
.PP
Definition at line \fB1520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ10_3   (0x08UL << ADC_SQR2_SQ10_Pos)"
0x00040000 
.PP
Definition at line \fB1521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ10_4   (0x10UL << ADC_SQR2_SQ10_Pos)"
0x00080000 
.PP
Definition at line \fB1522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ10_Msk   (0x1FUL << ADC_SQR2_SQ10_Pos)"
0x000F8000 
.PP
Definition at line \fB1516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ10_Pos   (15U)"

.PP
Definition at line \fB1515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ11   \fBADC_SQR2_SQ11_Msk\fP"
SQ11[4:0] bits (11th conversion in regular sequence) 
.PP
Definition at line \fB1525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ11_0   (0x01UL << ADC_SQR2_SQ11_Pos)"
0x00100000 
.PP
Definition at line \fB1526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ11_1   (0x02UL << ADC_SQR2_SQ11_Pos)"
0x00200000 
.PP
Definition at line \fB1527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ11_2   (0x04UL << ADC_SQR2_SQ11_Pos)"
0x00400000 
.PP
Definition at line \fB1528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ11_3   (0x08UL << ADC_SQR2_SQ11_Pos)"
0x00800000 
.PP
Definition at line \fB1529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ11_4   (0x10UL << ADC_SQR2_SQ11_Pos)"
0x01000000 
.PP
Definition at line \fB1530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ11_Msk   (0x1FUL << ADC_SQR2_SQ11_Pos)"
0x01F00000 
.PP
Definition at line \fB1524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ11_Pos   (20U)"

.PP
Definition at line \fB1523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ12   \fBADC_SQR2_SQ12_Msk\fP"
SQ12[4:0] bits (12th conversion in regular sequence) 
.PP
Definition at line \fB1533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ12_0   (0x01UL << ADC_SQR2_SQ12_Pos)"
0x02000000 
.PP
Definition at line \fB1534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ12_1   (0x02UL << ADC_SQR2_SQ12_Pos)"
0x04000000 
.PP
Definition at line \fB1535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ12_2   (0x04UL << ADC_SQR2_SQ12_Pos)"
0x08000000 
.PP
Definition at line \fB1536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ12_3   (0x08UL << ADC_SQR2_SQ12_Pos)"
0x10000000 
.PP
Definition at line \fB1537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ12_4   (0x10UL << ADC_SQR2_SQ12_Pos)"
0x20000000 
.PP
Definition at line \fB1538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ12_Msk   (0x1FUL << ADC_SQR2_SQ12_Pos)"
0x3E000000 
.PP
Definition at line \fB1532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ12_Pos   (25U)"

.PP
Definition at line \fB1531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ7   \fBADC_SQR2_SQ7_Msk\fP"
SQ7[4:0] bits (7th conversion in regular sequence) 
.PP
Definition at line \fB1493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ7_0   (0x01UL << ADC_SQR2_SQ7_Pos)"
0x00000001 
.PP
Definition at line \fB1494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ7_1   (0x02UL << ADC_SQR2_SQ7_Pos)"
0x00000002 
.PP
Definition at line \fB1495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ7_2   (0x04UL << ADC_SQR2_SQ7_Pos)"
0x00000004 
.PP
Definition at line \fB1496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ7_3   (0x08UL << ADC_SQR2_SQ7_Pos)"
0x00000008 
.PP
Definition at line \fB1497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ7_4   (0x10UL << ADC_SQR2_SQ7_Pos)"
0x00000010 
.PP
Definition at line \fB1498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ7_Msk   (0x1FUL << ADC_SQR2_SQ7_Pos)"
0x0000001F 
.PP
Definition at line \fB1492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ7_Pos   (0U)"

.PP
Definition at line \fB1491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ8   \fBADC_SQR2_SQ8_Msk\fP"
SQ8[4:0] bits (8th conversion in regular sequence) 
.PP
Definition at line \fB1501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ8_0   (0x01UL << ADC_SQR2_SQ8_Pos)"
0x00000020 
.PP
Definition at line \fB1502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ8_1   (0x02UL << ADC_SQR2_SQ8_Pos)"
0x00000040 
.PP
Definition at line \fB1503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ8_2   (0x04UL << ADC_SQR2_SQ8_Pos)"
0x00000080 
.PP
Definition at line \fB1504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ8_3   (0x08UL << ADC_SQR2_SQ8_Pos)"
0x00000100 
.PP
Definition at line \fB1505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ8_4   (0x10UL << ADC_SQR2_SQ8_Pos)"
0x00000200 
.PP
Definition at line \fB1506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ8_Msk   (0x1FUL << ADC_SQR2_SQ8_Pos)"
0x000003E0 
.PP
Definition at line \fB1500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ8_Pos   (5U)"

.PP
Definition at line \fB1499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ9   \fBADC_SQR2_SQ9_Msk\fP"
SQ9[4:0] bits (9th conversion in regular sequence) 
.PP
Definition at line \fB1509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ9_0   (0x01UL << ADC_SQR2_SQ9_Pos)"
0x00000400 
.PP
Definition at line \fB1510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ9_1   (0x02UL << ADC_SQR2_SQ9_Pos)"
0x00000800 
.PP
Definition at line \fB1511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ9_2   (0x04UL << ADC_SQR2_SQ9_Pos)"
0x00001000 
.PP
Definition at line \fB1512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ9_3   (0x08UL << ADC_SQR2_SQ9_Pos)"
0x00002000 
.PP
Definition at line \fB1513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ9_4   (0x10UL << ADC_SQR2_SQ9_Pos)"
0x00004000 
.PP
Definition at line \fB1514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ9_Msk   (0x1FUL << ADC_SQR2_SQ9_Pos)"
0x00007C00 
.PP
Definition at line \fB1508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR2_SQ9_Pos   (10U)"

.PP
Definition at line \fB1507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ1   \fBADC_SQR3_SQ1_Msk\fP"
SQ1[4:0] bits (1st conversion in regular sequence) 
.PP
Definition at line \fB1543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ1_0   (0x01UL << ADC_SQR3_SQ1_Pos)"
0x00000001 
.PP
Definition at line \fB1544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ1_1   (0x02UL << ADC_SQR3_SQ1_Pos)"
0x00000002 
.PP
Definition at line \fB1545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ1_2   (0x04UL << ADC_SQR3_SQ1_Pos)"
0x00000004 
.PP
Definition at line \fB1546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ1_3   (0x08UL << ADC_SQR3_SQ1_Pos)"
0x00000008 
.PP
Definition at line \fB1547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ1_4   (0x10UL << ADC_SQR3_SQ1_Pos)"
0x00000010 
.PP
Definition at line \fB1548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ1_Msk   (0x1FUL << ADC_SQR3_SQ1_Pos)"
0x0000001F 
.PP
Definition at line \fB1542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ1_Pos   (0U)"

.PP
Definition at line \fB1541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ2   \fBADC_SQR3_SQ2_Msk\fP"
SQ2[4:0] bits (2nd conversion in regular sequence) 
.PP
Definition at line \fB1551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ2_0   (0x01UL << ADC_SQR3_SQ2_Pos)"
0x00000020 
.PP
Definition at line \fB1552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ2_1   (0x02UL << ADC_SQR3_SQ2_Pos)"
0x00000040 
.PP
Definition at line \fB1553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ2_2   (0x04UL << ADC_SQR3_SQ2_Pos)"
0x00000080 
.PP
Definition at line \fB1554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ2_3   (0x08UL << ADC_SQR3_SQ2_Pos)"
0x00000100 
.PP
Definition at line \fB1555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ2_4   (0x10UL << ADC_SQR3_SQ2_Pos)"
0x00000200 
.PP
Definition at line \fB1556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ2_Msk   (0x1FUL << ADC_SQR3_SQ2_Pos)"
0x000003E0 
.PP
Definition at line \fB1550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ2_Pos   (5U)"

.PP
Definition at line \fB1549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ3   \fBADC_SQR3_SQ3_Msk\fP"
SQ3[4:0] bits (3rd conversion in regular sequence) 
.PP
Definition at line \fB1559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ3_0   (0x01UL << ADC_SQR3_SQ3_Pos)"
0x00000400 
.PP
Definition at line \fB1560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ3_1   (0x02UL << ADC_SQR3_SQ3_Pos)"
0x00000800 
.PP
Definition at line \fB1561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ3_2   (0x04UL << ADC_SQR3_SQ3_Pos)"
0x00001000 
.PP
Definition at line \fB1562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ3_3   (0x08UL << ADC_SQR3_SQ3_Pos)"
0x00002000 
.PP
Definition at line \fB1563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ3_4   (0x10UL << ADC_SQR3_SQ3_Pos)"
0x00004000 
.PP
Definition at line \fB1564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ3_Msk   (0x1FUL << ADC_SQR3_SQ3_Pos)"
0x00007C00 
.PP
Definition at line \fB1558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ3_Pos   (10U)"

.PP
Definition at line \fB1557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ4   \fBADC_SQR3_SQ4_Msk\fP"
SQ4[4:0] bits (4th conversion in regular sequence) 
.PP
Definition at line \fB1567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ4_0   (0x01UL << ADC_SQR3_SQ4_Pos)"
0x00008000 
.PP
Definition at line \fB1568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ4_1   (0x02UL << ADC_SQR3_SQ4_Pos)"
0x00010000 
.PP
Definition at line \fB1569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ4_2   (0x04UL << ADC_SQR3_SQ4_Pos)"
0x00020000 
.PP
Definition at line \fB1570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ4_3   (0x08UL << ADC_SQR3_SQ4_Pos)"
0x00040000 
.PP
Definition at line \fB1571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ4_4   (0x10UL << ADC_SQR3_SQ4_Pos)"
0x00080000 
.PP
Definition at line \fB1572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ4_Msk   (0x1FUL << ADC_SQR3_SQ4_Pos)"
0x000F8000 
.PP
Definition at line \fB1566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ4_Pos   (15U)"

.PP
Definition at line \fB1565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ5   \fBADC_SQR3_SQ5_Msk\fP"
SQ5[4:0] bits (5th conversion in regular sequence) 
.PP
Definition at line \fB1575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ5_0   (0x01UL << ADC_SQR3_SQ5_Pos)"
0x00100000 
.PP
Definition at line \fB1576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ5_1   (0x02UL << ADC_SQR3_SQ5_Pos)"
0x00200000 
.PP
Definition at line \fB1577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ5_2   (0x04UL << ADC_SQR3_SQ5_Pos)"
0x00400000 
.PP
Definition at line \fB1578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ5_3   (0x08UL << ADC_SQR3_SQ5_Pos)"
0x00800000 
.PP
Definition at line \fB1579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ5_4   (0x10UL << ADC_SQR3_SQ5_Pos)"
0x01000000 
.PP
Definition at line \fB1580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ5_Msk   (0x1FUL << ADC_SQR3_SQ5_Pos)"
0x01F00000 
.PP
Definition at line \fB1574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ5_Pos   (20U)"

.PP
Definition at line \fB1573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ6   \fBADC_SQR3_SQ6_Msk\fP"
SQ6[4:0] bits (6th conversion in regular sequence) 
.PP
Definition at line \fB1583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ6_0   (0x01UL << ADC_SQR3_SQ6_Pos)"
0x02000000 
.PP
Definition at line \fB1584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ6_1   (0x02UL << ADC_SQR3_SQ6_Pos)"
0x04000000 
.PP
Definition at line \fB1585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ6_2   (0x04UL << ADC_SQR3_SQ6_Pos)"
0x08000000 
.PP
Definition at line \fB1586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ6_3   (0x08UL << ADC_SQR3_SQ6_Pos)"
0x10000000 
.PP
Definition at line \fB1587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ6_4   (0x10UL << ADC_SQR3_SQ6_Pos)"
0x20000000 
.PP
Definition at line \fB1588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ6_Msk   (0x1FUL << ADC_SQR3_SQ6_Pos)"
0x3E000000 
.PP
Definition at line \fB1582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SQR3_SQ6_Pos   (25U)"

.PP
Definition at line \fB1581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_AWD   \fBADC_SR_AWD_Msk\fP"
Analog watchdog flag 
.PP
Definition at line \fB1180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_AWD_Msk   (0x1UL << ADC_SR_AWD_Pos)"
0x00000001 
.PP
Definition at line \fB1179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_AWD_Pos   (0U)"

.PP
Definition at line \fB1178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_EOC   \fBADC_SR_EOC_Msk\fP"
End of conversion 
.PP
Definition at line \fB1183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_EOC_Msk   (0x1UL << ADC_SR_EOC_Pos)"
0x00000002 
.PP
Definition at line \fB1182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_EOC_Pos   (1U)"

.PP
Definition at line \fB1181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_JEOC   \fBADC_SR_JEOC_Msk\fP"
Injected channel end of conversion 
.PP
Definition at line \fB1186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_JEOC_Msk   (0x1UL << ADC_SR_JEOC_Pos)"
0x00000004 
.PP
Definition at line \fB1185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_JEOC_Pos   (2U)"

.PP
Definition at line \fB1184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_JSTRT   \fBADC_SR_JSTRT_Msk\fP"
Injected channel Start flag 
.PP
Definition at line \fB1189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_JSTRT_Msk   (0x1UL << ADC_SR_JSTRT_Pos)"
0x00000008 
.PP
Definition at line \fB1188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_JSTRT_Pos   (3U)"

.PP
Definition at line \fB1187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_OVR   \fBADC_SR_OVR_Msk\fP"
Overrun flag 
.PP
Definition at line \fB1195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_OVR_Msk   (0x1UL << ADC_SR_OVR_Pos)"
0x00000020 
.PP
Definition at line \fB1194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_OVR_Pos   (5U)"

.PP
Definition at line \fB1193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_STRT   \fBADC_SR_STRT_Msk\fP"
Regular channel Start flag 
.PP
Definition at line \fB1192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_STRT_Msk   (0x1UL << ADC_SR_STRT_Pos)"
0x00000010 
.PP
Definition at line \fB1191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ADC_SR_STRT_Pos   (4U)"

.PP
Definition at line \fB1190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_BRP   \fBCAN_BTR_BRP_Msk\fP"
Baud Rate Prescaler 
.PP
Definition at line \fB2009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_BRP_Msk   (0x3FFUL << CAN_BTR_BRP_Pos)"
0x000003FF 
.PP
Definition at line \fB2008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_BRP_Pos   (0U)"

.PP
Definition at line \fB2007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_LBKM   \fBCAN_BTR_LBKM_Msk\fP"
Loop Back Mode (Debug) 
.PP
Definition at line \fB2030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_LBKM_Msk   (0x1UL << CAN_BTR_LBKM_Pos)"
0x40000000 
.PP
Definition at line \fB2029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_LBKM_Pos   (30U)"

.PP
Definition at line \fB2028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_SILM   \fBCAN_BTR_SILM_Msk\fP"
Silent Mode Mailbox registers 
.PP
Definition at line \fB2033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_SILM_Msk   (0x1UL << CAN_BTR_SILM_Pos)"
0x80000000 
.PP
Definition at line \fB2032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_SILM_Pos   (31U)"

.PP
Definition at line \fB2031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_SJW   \fBCAN_BTR_SJW_Msk\fP"
Resynchronization Jump Width 
.PP
Definition at line \fB2025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_SJW_0   (0x1UL << CAN_BTR_SJW_Pos)"
0x01000000 
.PP
Definition at line \fB2026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_SJW_1   (0x2UL << CAN_BTR_SJW_Pos)"
0x02000000 
.PP
Definition at line \fB2027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_SJW_Msk   (0x3UL << CAN_BTR_SJW_Pos)"
0x03000000 
.PP
Definition at line \fB2024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_SJW_Pos   (24U)"

.PP
Definition at line \fB2023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS1   \fBCAN_BTR_TS1_Msk\fP"
Time Segment 1 
.PP
Definition at line \fB2012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS1_0   (0x1UL << CAN_BTR_TS1_Pos)"
0x00010000 
.PP
Definition at line \fB2013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS1_1   (0x2UL << CAN_BTR_TS1_Pos)"
0x00020000 
.PP
Definition at line \fB2014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS1_2   (0x4UL << CAN_BTR_TS1_Pos)"
0x00040000 
.PP
Definition at line \fB2015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS1_3   (0x8UL << CAN_BTR_TS1_Pos)"
0x00080000 
.PP
Definition at line \fB2016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS1_Msk   (0xFUL << CAN_BTR_TS1_Pos)"
0x000F0000 
.PP
Definition at line \fB2011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS1_Pos   (16U)"

.PP
Definition at line \fB2010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS2   \fBCAN_BTR_TS2_Msk\fP"
Time Segment 2 
.PP
Definition at line \fB2019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS2_0   (0x1UL << CAN_BTR_TS2_Pos)"
0x00100000 
.PP
Definition at line \fB2020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS2_1   (0x2UL << CAN_BTR_TS2_Pos)"
0x00200000 
.PP
Definition at line \fB2021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS2_2   (0x4UL << CAN_BTR_TS2_Pos)"
0x00400000 
.PP
Definition at line \fB2022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS2_Msk   (0x7UL << CAN_BTR_TS2_Pos)"
0x00700000 
.PP
Definition at line \fB2018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_BTR_TS2_Pos   (20U)"

.PP
Definition at line \fB2017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_BOFF   \fBCAN_ESR_BOFF_Msk\fP"
Bus-Off Flag 
.PP
Definition at line \fB1990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_BOFF_Msk   (0x1UL << CAN_ESR_BOFF_Pos)"
0x00000004 
.PP
Definition at line \fB1989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_BOFF_Pos   (2U)"

.PP
Definition at line \fB1988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_EPVF   \fBCAN_ESR_EPVF_Msk\fP"
Error Passive Flag 
.PP
Definition at line \fB1987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_EPVF_Msk   (0x1UL << CAN_ESR_EPVF_Pos)"
0x00000002 
.PP
Definition at line \fB1986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_EPVF_Pos   (1U)"

.PP
Definition at line \fB1985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_EWGF   \fBCAN_ESR_EWGF_Msk\fP"
Error Warning Flag 
.PP
Definition at line \fB1984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_EWGF_Msk   (0x1UL << CAN_ESR_EWGF_Pos)"
0x00000001 
.PP
Definition at line \fB1983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_EWGF_Pos   (0U)"

.PP
Definition at line \fB1982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_LEC   \fBCAN_ESR_LEC_Msk\fP"
LEC[2:0] bits (Last Error Code) 
.PP
Definition at line \fB1994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_LEC_0   (0x1UL << CAN_ESR_LEC_Pos)"
0x00000010 
.PP
Definition at line \fB1995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_LEC_1   (0x2UL << CAN_ESR_LEC_Pos)"
0x00000020 
.PP
Definition at line \fB1996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_LEC_2   (0x4UL << CAN_ESR_LEC_Pos)"
0x00000040 
.PP
Definition at line \fB1997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_LEC_Msk   (0x7UL << CAN_ESR_LEC_Pos)"
0x00000070 
.PP
Definition at line \fB1993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_LEC_Pos   (4U)"

.PP
Definition at line \fB1992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_REC   \fBCAN_ESR_REC_Msk\fP"
Receive Error Counter 
.PP
Definition at line \fB2004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_REC_Msk   (0xFFUL << CAN_ESR_REC_Pos)"
0xFF000000 
.PP
Definition at line \fB2003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_REC_Pos   (24U)"

.PP
Definition at line \fB2002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_TEC   \fBCAN_ESR_TEC_Msk\fP"
Least significant byte of the 9-bit Transmit Error Counter 
.PP
Definition at line \fB2001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_TEC_Msk   (0xFFUL << CAN_ESR_TEC_Pos)"
0x00FF0000 
.PP
Definition at line \fB2000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_ESR_TEC_Pos   (16U)"

.PP
Definition at line \fB1999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB0   \fBCAN_F0R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB2680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB0_Msk   (0x1UL << CAN_F0R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB2679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB0_Pos   (0U)"

.PP
Definition at line \fB2678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB1   \fBCAN_F0R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB2683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB10   \fBCAN_F0R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB2710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB10_Msk   (0x1UL << CAN_F0R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB2709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB10_Pos   (10U)"

.PP
Definition at line \fB2708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB11   \fBCAN_F0R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB2713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB11_Msk   (0x1UL << CAN_F0R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB2712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB11_Pos   (11U)"

.PP
Definition at line \fB2711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB12   \fBCAN_F0R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB2716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB12_Msk   (0x1UL << CAN_F0R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB2715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB12_Pos   (12U)"

.PP
Definition at line \fB2714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB13   \fBCAN_F0R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB2719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB13_Msk   (0x1UL << CAN_F0R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB2718\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB13_Pos   (13U)"

.PP
Definition at line \fB2717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB14   \fBCAN_F0R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB2722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB14_Msk   (0x1UL << CAN_F0R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB2721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB14_Pos   (14U)"

.PP
Definition at line \fB2720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB15   \fBCAN_F0R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB2725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB15_Msk   (0x1UL << CAN_F0R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB2724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB15_Pos   (15U)"

.PP
Definition at line \fB2723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB16   \fBCAN_F0R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB2728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB16_Msk   (0x1UL << CAN_F0R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB2727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB16_Pos   (16U)"

.PP
Definition at line \fB2726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB17   \fBCAN_F0R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB2731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB17_Msk   (0x1UL << CAN_F0R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB2730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB17_Pos   (17U)"

.PP
Definition at line \fB2729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB18   \fBCAN_F0R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB2734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB18_Msk   (0x1UL << CAN_F0R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB2733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB18_Pos   (18U)"

.PP
Definition at line \fB2732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB19   \fBCAN_F0R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB2737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB19_Msk   (0x1UL << CAN_F0R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB2736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB19_Pos   (19U)"

.PP
Definition at line \fB2735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB1_Msk   (0x1UL << CAN_F0R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB2682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB1_Pos   (1U)"

.PP
Definition at line \fB2681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB2   \fBCAN_F0R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB2686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB20   \fBCAN_F0R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB2740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB20_Msk   (0x1UL << CAN_F0R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB2739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB20_Pos   (20U)"

.PP
Definition at line \fB2738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB21   \fBCAN_F0R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB2743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB21_Msk   (0x1UL << CAN_F0R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB2742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB21_Pos   (21U)"

.PP
Definition at line \fB2741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB22   \fBCAN_F0R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB2746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB22_Msk   (0x1UL << CAN_F0R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB2745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB22_Pos   (22U)"

.PP
Definition at line \fB2744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB23   \fBCAN_F0R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB2749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB23_Msk   (0x1UL << CAN_F0R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB2748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB23_Pos   (23U)"

.PP
Definition at line \fB2747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB24   \fBCAN_F0R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB2752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB24_Msk   (0x1UL << CAN_F0R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB2751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB24_Pos   (24U)"

.PP
Definition at line \fB2750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB25   \fBCAN_F0R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB2755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB25_Msk   (0x1UL << CAN_F0R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB2754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB25_Pos   (25U)"

.PP
Definition at line \fB2753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB26   \fBCAN_F0R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB2758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB26_Msk   (0x1UL << CAN_F0R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB2757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB26_Pos   (26U)"

.PP
Definition at line \fB2756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB27   \fBCAN_F0R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB2761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB27_Msk   (0x1UL << CAN_F0R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB2760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB27_Pos   (27U)"

.PP
Definition at line \fB2759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB28   \fBCAN_F0R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB2764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB28_Msk   (0x1UL << CAN_F0R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB2763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB28_Pos   (28U)"

.PP
Definition at line \fB2762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB29   \fBCAN_F0R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB2767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB29_Msk   (0x1UL << CAN_F0R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB2766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB29_Pos   (29U)"

.PP
Definition at line \fB2765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB2_Msk   (0x1UL << CAN_F0R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB2685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB2_Pos   (2U)"

.PP
Definition at line \fB2684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB3   \fBCAN_F0R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB2689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB30   \fBCAN_F0R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB2770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB30_Msk   (0x1UL << CAN_F0R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB2769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB30_Pos   (30U)"

.PP
Definition at line \fB2768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB31   \fBCAN_F0R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB2773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB31_Msk   (0x1UL << CAN_F0R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB2772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB31_Pos   (31U)"

.PP
Definition at line \fB2771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB3_Msk   (0x1UL << CAN_F0R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB2688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB3_Pos   (3U)"

.PP
Definition at line \fB2687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB4   \fBCAN_F0R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB2692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB4_Msk   (0x1UL << CAN_F0R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB2691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB4_Pos   (4U)"

.PP
Definition at line \fB2690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB5   \fBCAN_F0R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB2695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB5_Msk   (0x1UL << CAN_F0R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB2694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB5_Pos   (5U)"

.PP
Definition at line \fB2693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB6   \fBCAN_F0R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB2698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB6_Msk   (0x1UL << CAN_F0R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB2697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB6_Pos   (6U)"

.PP
Definition at line \fB2696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB7   \fBCAN_F0R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB2701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB7_Msk   (0x1UL << CAN_F0R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB2700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB7_Pos   (7U)"

.PP
Definition at line \fB2699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB8   \fBCAN_F0R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB2704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB8_Msk   (0x1UL << CAN_F0R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB2703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB8_Pos   (8U)"

.PP
Definition at line \fB2702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB9   \fBCAN_F0R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB2707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB9_Msk   (0x1UL << CAN_F0R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB2706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R1_FB9_Pos   (9U)"

.PP
Definition at line \fB2705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB0   \fBCAN_F0R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB0_Msk   (0x1UL << CAN_F0R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB1   \fBCAN_F0R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB10   \fBCAN_F0R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB10_Msk   (0x1UL << CAN_F0R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB11   \fBCAN_F0R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB11_Msk   (0x1UL << CAN_F0R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB12   \fBCAN_F0R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB12_Msk   (0x1UL << CAN_F0R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB13   \fBCAN_F0R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB13_Msk   (0x1UL << CAN_F0R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB14   \fBCAN_F0R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB14_Msk   (0x1UL << CAN_F0R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB15   \fBCAN_F0R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB15_Msk   (0x1UL << CAN_F0R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB16   \fBCAN_F0R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB16_Msk   (0x1UL << CAN_F0R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB17   \fBCAN_F0R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB17_Msk   (0x1UL << CAN_F0R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB18   \fBCAN_F0R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB18_Msk   (0x1UL << CAN_F0R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB19   \fBCAN_F0R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB19_Msk   (0x1UL << CAN_F0R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB1_Msk   (0x1UL << CAN_F0R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB2   \fBCAN_F0R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB20   \fBCAN_F0R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB20_Msk   (0x1UL << CAN_F0R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB21   \fBCAN_F0R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB21_Msk   (0x1UL << CAN_F0R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB22   \fBCAN_F0R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB22_Msk   (0x1UL << CAN_F0R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB23   \fBCAN_F0R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB23_Msk   (0x1UL << CAN_F0R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB24   \fBCAN_F0R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB24_Msk   (0x1UL << CAN_F0R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB25   \fBCAN_F0R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB25_Msk   (0x1UL << CAN_F0R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB26   \fBCAN_F0R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB26_Msk   (0x1UL << CAN_F0R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB27   \fBCAN_F0R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB27_Msk   (0x1UL << CAN_F0R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB28   \fBCAN_F0R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB28_Msk   (0x1UL << CAN_F0R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB29   \fBCAN_F0R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB29_Msk   (0x1UL << CAN_F0R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB2_Msk   (0x1UL << CAN_F0R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB3   \fBCAN_F0R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB30   \fBCAN_F0R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB30_Msk   (0x1UL << CAN_F0R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB31   \fBCAN_F0R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB31_Msk   (0x1UL << CAN_F0R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB3_Msk   (0x1UL << CAN_F0R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB4   \fBCAN_F0R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB4_Msk   (0x1UL << CAN_F0R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB5   \fBCAN_F0R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB5_Msk   (0x1UL << CAN_F0R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB6   \fBCAN_F0R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB6_Msk   (0x1UL << CAN_F0R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB7   \fBCAN_F0R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB7_Msk   (0x1UL << CAN_F0R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB8   \fBCAN_F0R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB8_Msk   (0x1UL << CAN_F0R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB9   \fBCAN_F0R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB9_Msk   (0x1UL << CAN_F0R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F0R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB0   \fBCAN_F10R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB0_Msk   (0x1UL << CAN_F10R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB1   \fBCAN_F10R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB10   \fBCAN_F10R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB10_Msk   (0x1UL << CAN_F10R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB11   \fBCAN_F10R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB11_Msk   (0x1UL << CAN_F10R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB12   \fBCAN_F10R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB12_Msk   (0x1UL << CAN_F10R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB13   \fBCAN_F10R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB13_Msk   (0x1UL << CAN_F10R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB14   \fBCAN_F10R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB14_Msk   (0x1UL << CAN_F10R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB15   \fBCAN_F10R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB15_Msk   (0x1UL << CAN_F10R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB16   \fBCAN_F10R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB16_Msk   (0x1UL << CAN_F10R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB17   \fBCAN_F10R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB17_Msk   (0x1UL << CAN_F10R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB18   \fBCAN_F10R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB18_Msk   (0x1UL << CAN_F10R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB19   \fBCAN_F10R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB19_Msk   (0x1UL << CAN_F10R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB1_Msk   (0x1UL << CAN_F10R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB2   \fBCAN_F10R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB20   \fBCAN_F10R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB20_Msk   (0x1UL << CAN_F10R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3718\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB21   \fBCAN_F10R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB21_Msk   (0x1UL << CAN_F10R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB22   \fBCAN_F10R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB22_Msk   (0x1UL << CAN_F10R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB23   \fBCAN_F10R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB23_Msk   (0x1UL << CAN_F10R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB24   \fBCAN_F10R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB24_Msk   (0x1UL << CAN_F10R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB25   \fBCAN_F10R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB25_Msk   (0x1UL << CAN_F10R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB26   \fBCAN_F10R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB26_Msk   (0x1UL << CAN_F10R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB27   \fBCAN_F10R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB27_Msk   (0x1UL << CAN_F10R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB28   \fBCAN_F10R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB28_Msk   (0x1UL << CAN_F10R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB29   \fBCAN_F10R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB29_Msk   (0x1UL << CAN_F10R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB2_Msk   (0x1UL << CAN_F10R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB3   \fBCAN_F10R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB30   \fBCAN_F10R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB30_Msk   (0x1UL << CAN_F10R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB31   \fBCAN_F10R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB31_Msk   (0x1UL << CAN_F10R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB3_Msk   (0x1UL << CAN_F10R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB4   \fBCAN_F10R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB4_Msk   (0x1UL << CAN_F10R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB5   \fBCAN_F10R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB5_Msk   (0x1UL << CAN_F10R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB6   \fBCAN_F10R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB6_Msk   (0x1UL << CAN_F10R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB7   \fBCAN_F10R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB7_Msk   (0x1UL << CAN_F10R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB8   \fBCAN_F10R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB8_Msk   (0x1UL << CAN_F10R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB9   \fBCAN_F10R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB9_Msk   (0x1UL << CAN_F10R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB0   \fBCAN_F10R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB5032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB0_Msk   (0x1UL << CAN_F10R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB5031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB0_Pos   (0U)"

.PP
Definition at line \fB5030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB1   \fBCAN_F10R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB5035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB10   \fBCAN_F10R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB5062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB10_Msk   (0x1UL << CAN_F10R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB5061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB10_Pos   (10U)"

.PP
Definition at line \fB5060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB11   \fBCAN_F10R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB5065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB11_Msk   (0x1UL << CAN_F10R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB5064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB11_Pos   (11U)"

.PP
Definition at line \fB5063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB12   \fBCAN_F10R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB5068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB12_Msk   (0x1UL << CAN_F10R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB5067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB12_Pos   (12U)"

.PP
Definition at line \fB5066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB13   \fBCAN_F10R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB5071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB13_Msk   (0x1UL << CAN_F10R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB5070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB13_Pos   (13U)"

.PP
Definition at line \fB5069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB14   \fBCAN_F10R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB5074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB14_Msk   (0x1UL << CAN_F10R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB5073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB14_Pos   (14U)"

.PP
Definition at line \fB5072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB15   \fBCAN_F10R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB5077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB15_Msk   (0x1UL << CAN_F10R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB5076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB15_Pos   (15U)"

.PP
Definition at line \fB5075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB16   \fBCAN_F10R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB5080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB16_Msk   (0x1UL << CAN_F10R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB5079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB16_Pos   (16U)"

.PP
Definition at line \fB5078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB17   \fBCAN_F10R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB5083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB17_Msk   (0x1UL << CAN_F10R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB5082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB17_Pos   (17U)"

.PP
Definition at line \fB5081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB18   \fBCAN_F10R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB5086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB18_Msk   (0x1UL << CAN_F10R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB5085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB18_Pos   (18U)"

.PP
Definition at line \fB5084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB19   \fBCAN_F10R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB5089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB19_Msk   (0x1UL << CAN_F10R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB5088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB19_Pos   (19U)"

.PP
Definition at line \fB5087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB1_Msk   (0x1UL << CAN_F10R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB5034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB1_Pos   (1U)"

.PP
Definition at line \fB5033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB2   \fBCAN_F10R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB5038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB20   \fBCAN_F10R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB5092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB20_Msk   (0x1UL << CAN_F10R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB5091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB20_Pos   (20U)"

.PP
Definition at line \fB5090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB21   \fBCAN_F10R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB5095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB21_Msk   (0x1UL << CAN_F10R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB5094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB21_Pos   (21U)"

.PP
Definition at line \fB5093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB22   \fBCAN_F10R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB5098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB22_Msk   (0x1UL << CAN_F10R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB5097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB22_Pos   (22U)"

.PP
Definition at line \fB5096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB23   \fBCAN_F10R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB5101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB23_Msk   (0x1UL << CAN_F10R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB5100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB23_Pos   (23U)"

.PP
Definition at line \fB5099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB24   \fBCAN_F10R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB5104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB24_Msk   (0x1UL << CAN_F10R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB5103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB24_Pos   (24U)"

.PP
Definition at line \fB5102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB25   \fBCAN_F10R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB5107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB25_Msk   (0x1UL << CAN_F10R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB5106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB25_Pos   (25U)"

.PP
Definition at line \fB5105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB26   \fBCAN_F10R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB5110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB26_Msk   (0x1UL << CAN_F10R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB5109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB26_Pos   (26U)"

.PP
Definition at line \fB5108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB27   \fBCAN_F10R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB5113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB27_Msk   (0x1UL << CAN_F10R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB5112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB27_Pos   (27U)"

.PP
Definition at line \fB5111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB28   \fBCAN_F10R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB5116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB28_Msk   (0x1UL << CAN_F10R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB5115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB28_Pos   (28U)"

.PP
Definition at line \fB5114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB29   \fBCAN_F10R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB5119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB29_Msk   (0x1UL << CAN_F10R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB5118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB29_Pos   (29U)"

.PP
Definition at line \fB5117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB2_Msk   (0x1UL << CAN_F10R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB5037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB2_Pos   (2U)"

.PP
Definition at line \fB5036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB3   \fBCAN_F10R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB5041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB30   \fBCAN_F10R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB5122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB30_Msk   (0x1UL << CAN_F10R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB5121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB30_Pos   (30U)"

.PP
Definition at line \fB5120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB31   \fBCAN_F10R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB5125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB31_Msk   (0x1UL << CAN_F10R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB5124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB31_Pos   (31U)"

.PP
Definition at line \fB5123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB3_Msk   (0x1UL << CAN_F10R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB5040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB3_Pos   (3U)"

.PP
Definition at line \fB5039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB4   \fBCAN_F10R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB5044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB4_Msk   (0x1UL << CAN_F10R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB5043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB4_Pos   (4U)"

.PP
Definition at line \fB5042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB5   \fBCAN_F10R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB5047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB5_Msk   (0x1UL << CAN_F10R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB5046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB5_Pos   (5U)"

.PP
Definition at line \fB5045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB6   \fBCAN_F10R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB5050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB6_Msk   (0x1UL << CAN_F10R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB5049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB6_Pos   (6U)"

.PP
Definition at line \fB5048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB7   \fBCAN_F10R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB5053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB7_Msk   (0x1UL << CAN_F10R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB5052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB7_Pos   (7U)"

.PP
Definition at line \fB5051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB8   \fBCAN_F10R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB5056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB8_Msk   (0x1UL << CAN_F10R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB5055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB8_Pos   (8U)"

.PP
Definition at line \fB5054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB9   \fBCAN_F10R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB5059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB9_Msk   (0x1UL << CAN_F10R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB5058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F10R2_FB9_Pos   (9U)"

.PP
Definition at line \fB5057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB0   \fBCAN_F11R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB0_Msk   (0x1UL << CAN_F11R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB1   \fBCAN_F11R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB10   \fBCAN_F11R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB10_Msk   (0x1UL << CAN_F11R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB11   \fBCAN_F11R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB11_Msk   (0x1UL << CAN_F11R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB12   \fBCAN_F11R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB12_Msk   (0x1UL << CAN_F11R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB13   \fBCAN_F11R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB13_Msk   (0x1UL << CAN_F11R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB14   \fBCAN_F11R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB14_Msk   (0x1UL << CAN_F11R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB15   \fBCAN_F11R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB15_Msk   (0x1UL << CAN_F11R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB16   \fBCAN_F11R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB16_Msk   (0x1UL << CAN_F11R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB17   \fBCAN_F11R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB17_Msk   (0x1UL << CAN_F11R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB18   \fBCAN_F11R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB18_Msk   (0x1UL << CAN_F11R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB19   \fBCAN_F11R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB19_Msk   (0x1UL << CAN_F11R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB1_Msk   (0x1UL << CAN_F11R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB2   \fBCAN_F11R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB20   \fBCAN_F11R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB20_Msk   (0x1UL << CAN_F11R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB21   \fBCAN_F11R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB21_Msk   (0x1UL << CAN_F11R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB22   \fBCAN_F11R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB22_Msk   (0x1UL << CAN_F11R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB23   \fBCAN_F11R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB23_Msk   (0x1UL << CAN_F11R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB24   \fBCAN_F11R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB24_Msk   (0x1UL << CAN_F11R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB25   \fBCAN_F11R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB25_Msk   (0x1UL << CAN_F11R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB26   \fBCAN_F11R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB26_Msk   (0x1UL << CAN_F11R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB27   \fBCAN_F11R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB27_Msk   (0x1UL << CAN_F11R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB28   \fBCAN_F11R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB28_Msk   (0x1UL << CAN_F11R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB29   \fBCAN_F11R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB29_Msk   (0x1UL << CAN_F11R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB2_Msk   (0x1UL << CAN_F11R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB3   \fBCAN_F11R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB30   \fBCAN_F11R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB30_Msk   (0x1UL << CAN_F11R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB31   \fBCAN_F11R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB31_Msk   (0x1UL << CAN_F11R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB3_Msk   (0x1UL << CAN_F11R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB4   \fBCAN_F11R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB4_Msk   (0x1UL << CAN_F11R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB5   \fBCAN_F11R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB5_Msk   (0x1UL << CAN_F11R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB6   \fBCAN_F11R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB6_Msk   (0x1UL << CAN_F11R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB7   \fBCAN_F11R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB7_Msk   (0x1UL << CAN_F11R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB8   \fBCAN_F11R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB8_Msk   (0x1UL << CAN_F11R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB9   \fBCAN_F11R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB9_Msk   (0x1UL << CAN_F11R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB0   \fBCAN_F11R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB5130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB0_Msk   (0x1UL << CAN_F11R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB5129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB0_Pos   (0U)"

.PP
Definition at line \fB5128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB1   \fBCAN_F11R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB5133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB10   \fBCAN_F11R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB5160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB10_Msk   (0x1UL << CAN_F11R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB5159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB10_Pos   (10U)"

.PP
Definition at line \fB5158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB11   \fBCAN_F11R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB5163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB11_Msk   (0x1UL << CAN_F11R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB5162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB11_Pos   (11U)"

.PP
Definition at line \fB5161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB12   \fBCAN_F11R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB5166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB12_Msk   (0x1UL << CAN_F11R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB5165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB12_Pos   (12U)"

.PP
Definition at line \fB5164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB13   \fBCAN_F11R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB5169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB13_Msk   (0x1UL << CAN_F11R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB5168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB13_Pos   (13U)"

.PP
Definition at line \fB5167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB14   \fBCAN_F11R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB5172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB14_Msk   (0x1UL << CAN_F11R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB5171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB14_Pos   (14U)"

.PP
Definition at line \fB5170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB15   \fBCAN_F11R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB5175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB15_Msk   (0x1UL << CAN_F11R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB5174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB15_Pos   (15U)"

.PP
Definition at line \fB5173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB16   \fBCAN_F11R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB5178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB16_Msk   (0x1UL << CAN_F11R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB5177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB16_Pos   (16U)"

.PP
Definition at line \fB5176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB17   \fBCAN_F11R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB5181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB17_Msk   (0x1UL << CAN_F11R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB5180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB17_Pos   (17U)"

.PP
Definition at line \fB5179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB18   \fBCAN_F11R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB5184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB18_Msk   (0x1UL << CAN_F11R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB5183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB18_Pos   (18U)"

.PP
Definition at line \fB5182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB19   \fBCAN_F11R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB5187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB19_Msk   (0x1UL << CAN_F11R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB5186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB19_Pos   (19U)"

.PP
Definition at line \fB5185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB1_Msk   (0x1UL << CAN_F11R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB5132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB1_Pos   (1U)"

.PP
Definition at line \fB5131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB2   \fBCAN_F11R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB5136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB20   \fBCAN_F11R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB5190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB20_Msk   (0x1UL << CAN_F11R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB5189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB20_Pos   (20U)"

.PP
Definition at line \fB5188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB21   \fBCAN_F11R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB5193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB21_Msk   (0x1UL << CAN_F11R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB5192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB21_Pos   (21U)"

.PP
Definition at line \fB5191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB22   \fBCAN_F11R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB5196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB22_Msk   (0x1UL << CAN_F11R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB5195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB22_Pos   (22U)"

.PP
Definition at line \fB5194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB23   \fBCAN_F11R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB5199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB23_Msk   (0x1UL << CAN_F11R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB5198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB23_Pos   (23U)"

.PP
Definition at line \fB5197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB24   \fBCAN_F11R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB5202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB24_Msk   (0x1UL << CAN_F11R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB5201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB24_Pos   (24U)"

.PP
Definition at line \fB5200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB25   \fBCAN_F11R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB5205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB25_Msk   (0x1UL << CAN_F11R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB5204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB25_Pos   (25U)"

.PP
Definition at line \fB5203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB26   \fBCAN_F11R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB5208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB26_Msk   (0x1UL << CAN_F11R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB5207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB26_Pos   (26U)"

.PP
Definition at line \fB5206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB27   \fBCAN_F11R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB5211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB27_Msk   (0x1UL << CAN_F11R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB5210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB27_Pos   (27U)"

.PP
Definition at line \fB5209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB28   \fBCAN_F11R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB5214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB28_Msk   (0x1UL << CAN_F11R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB5213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB28_Pos   (28U)"

.PP
Definition at line \fB5212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB29   \fBCAN_F11R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB5217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB29_Msk   (0x1UL << CAN_F11R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB5216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB29_Pos   (29U)"

.PP
Definition at line \fB5215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB2_Msk   (0x1UL << CAN_F11R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB5135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB2_Pos   (2U)"

.PP
Definition at line \fB5134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB3   \fBCAN_F11R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB5139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB30   \fBCAN_F11R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB5220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB30_Msk   (0x1UL << CAN_F11R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB5219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB30_Pos   (30U)"

.PP
Definition at line \fB5218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB31   \fBCAN_F11R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB5223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB31_Msk   (0x1UL << CAN_F11R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB5222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB31_Pos   (31U)"

.PP
Definition at line \fB5221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB3_Msk   (0x1UL << CAN_F11R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB5138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB3_Pos   (3U)"

.PP
Definition at line \fB5137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB4   \fBCAN_F11R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB5142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB4_Msk   (0x1UL << CAN_F11R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB5141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB4_Pos   (4U)"

.PP
Definition at line \fB5140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB5   \fBCAN_F11R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB5145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB5_Msk   (0x1UL << CAN_F11R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB5144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB5_Pos   (5U)"

.PP
Definition at line \fB5143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB6   \fBCAN_F11R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB5148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB6_Msk   (0x1UL << CAN_F11R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB5147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB6_Pos   (6U)"

.PP
Definition at line \fB5146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB7   \fBCAN_F11R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB5151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB7_Msk   (0x1UL << CAN_F11R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB5150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB7_Pos   (7U)"

.PP
Definition at line \fB5149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB8   \fBCAN_F11R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB5154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB8_Msk   (0x1UL << CAN_F11R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB5153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB8_Pos   (8U)"

.PP
Definition at line \fB5152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB9   \fBCAN_F11R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB5157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB9_Msk   (0x1UL << CAN_F11R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB5156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F11R2_FB9_Pos   (9U)"

.PP
Definition at line \fB5155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB0   \fBCAN_F12R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB0_Msk   (0x1UL << CAN_F12R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB1   \fBCAN_F12R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB10   \fBCAN_F12R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB10_Msk   (0x1UL << CAN_F12R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB11   \fBCAN_F12R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB11_Msk   (0x1UL << CAN_F12R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB12   \fBCAN_F12R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB12_Msk   (0x1UL << CAN_F12R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB13   \fBCAN_F12R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB13_Msk   (0x1UL << CAN_F12R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB14   \fBCAN_F12R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB14_Msk   (0x1UL << CAN_F12R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB15   \fBCAN_F12R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB15_Msk   (0x1UL << CAN_F12R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB16   \fBCAN_F12R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB16_Msk   (0x1UL << CAN_F12R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB17   \fBCAN_F12R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB17_Msk   (0x1UL << CAN_F12R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB18   \fBCAN_F12R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB18_Msk   (0x1UL << CAN_F12R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB19   \fBCAN_F12R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB19_Msk   (0x1UL << CAN_F12R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB1_Msk   (0x1UL << CAN_F12R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB2   \fBCAN_F12R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB20   \fBCAN_F12R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB20_Msk   (0x1UL << CAN_F12R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB21   \fBCAN_F12R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB21_Msk   (0x1UL << CAN_F12R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB22   \fBCAN_F12R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB22_Msk   (0x1UL << CAN_F12R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB23   \fBCAN_F12R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB23_Msk   (0x1UL << CAN_F12R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB24   \fBCAN_F12R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB24_Msk   (0x1UL << CAN_F12R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB25   \fBCAN_F12R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB25_Msk   (0x1UL << CAN_F12R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB26   \fBCAN_F12R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB26_Msk   (0x1UL << CAN_F12R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB27   \fBCAN_F12R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB27_Msk   (0x1UL << CAN_F12R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB28   \fBCAN_F12R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB28_Msk   (0x1UL << CAN_F12R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB29   \fBCAN_F12R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB29_Msk   (0x1UL << CAN_F12R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB2_Msk   (0x1UL << CAN_F12R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB3   \fBCAN_F12R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB30   \fBCAN_F12R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB30_Msk   (0x1UL << CAN_F12R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB31   \fBCAN_F12R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB31_Msk   (0x1UL << CAN_F12R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB3_Msk   (0x1UL << CAN_F12R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB4   \fBCAN_F12R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB4_Msk   (0x1UL << CAN_F12R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB5   \fBCAN_F12R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB5_Msk   (0x1UL << CAN_F12R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB6   \fBCAN_F12R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB6_Msk   (0x1UL << CAN_F12R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB7   \fBCAN_F12R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB7_Msk   (0x1UL << CAN_F12R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB8   \fBCAN_F12R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB8_Msk   (0x1UL << CAN_F12R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB9   \fBCAN_F12R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB9_Msk   (0x1UL << CAN_F12R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB0   \fBCAN_F12R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB5228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB0_Msk   (0x1UL << CAN_F12R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB5227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB0_Pos   (0U)"

.PP
Definition at line \fB5226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB1   \fBCAN_F12R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB5231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB10   \fBCAN_F12R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB5258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB10_Msk   (0x1UL << CAN_F12R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB5257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB10_Pos   (10U)"

.PP
Definition at line \fB5256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB11   \fBCAN_F12R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB5261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB11_Msk   (0x1UL << CAN_F12R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB5260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB11_Pos   (11U)"

.PP
Definition at line \fB5259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB12   \fBCAN_F12R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB5264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB12_Msk   (0x1UL << CAN_F12R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB5263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB12_Pos   (12U)"

.PP
Definition at line \fB5262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB13   \fBCAN_F12R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB5267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB13_Msk   (0x1UL << CAN_F12R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB5266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB13_Pos   (13U)"

.PP
Definition at line \fB5265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB14   \fBCAN_F12R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB5270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB14_Msk   (0x1UL << CAN_F12R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB5269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB14_Pos   (14U)"

.PP
Definition at line \fB5268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB15   \fBCAN_F12R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB5273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB15_Msk   (0x1UL << CAN_F12R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB5272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB15_Pos   (15U)"

.PP
Definition at line \fB5271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB16   \fBCAN_F12R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB5276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB16_Msk   (0x1UL << CAN_F12R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB5275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB16_Pos   (16U)"

.PP
Definition at line \fB5274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB17   \fBCAN_F12R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB5279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB17_Msk   (0x1UL << CAN_F12R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB5278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB17_Pos   (17U)"

.PP
Definition at line \fB5277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB18   \fBCAN_F12R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB5282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB18_Msk   (0x1UL << CAN_F12R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB5281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB18_Pos   (18U)"

.PP
Definition at line \fB5280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB19   \fBCAN_F12R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB5285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB19_Msk   (0x1UL << CAN_F12R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB5284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB19_Pos   (19U)"

.PP
Definition at line \fB5283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB1_Msk   (0x1UL << CAN_F12R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB5230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB1_Pos   (1U)"

.PP
Definition at line \fB5229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB2   \fBCAN_F12R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB5234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB20   \fBCAN_F12R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB5288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB20_Msk   (0x1UL << CAN_F12R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB5287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB20_Pos   (20U)"

.PP
Definition at line \fB5286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB21   \fBCAN_F12R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB5291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB21_Msk   (0x1UL << CAN_F12R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB5290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB21_Pos   (21U)"

.PP
Definition at line \fB5289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB22   \fBCAN_F12R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB5294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB22_Msk   (0x1UL << CAN_F12R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB5293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB22_Pos   (22U)"

.PP
Definition at line \fB5292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB23   \fBCAN_F12R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB5297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB23_Msk   (0x1UL << CAN_F12R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB5296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB23_Pos   (23U)"

.PP
Definition at line \fB5295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB24   \fBCAN_F12R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB5300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB24_Msk   (0x1UL << CAN_F12R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB5299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB24_Pos   (24U)"

.PP
Definition at line \fB5298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB25   \fBCAN_F12R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB5303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB25_Msk   (0x1UL << CAN_F12R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB5302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB25_Pos   (25U)"

.PP
Definition at line \fB5301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB26   \fBCAN_F12R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB5306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB26_Msk   (0x1UL << CAN_F12R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB5305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB26_Pos   (26U)"

.PP
Definition at line \fB5304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB27   \fBCAN_F12R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB5309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB27_Msk   (0x1UL << CAN_F12R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB5308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB27_Pos   (27U)"

.PP
Definition at line \fB5307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB28   \fBCAN_F12R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB5312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB28_Msk   (0x1UL << CAN_F12R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB5311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB28_Pos   (28U)"

.PP
Definition at line \fB5310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB29   \fBCAN_F12R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB5315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB29_Msk   (0x1UL << CAN_F12R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB5314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB29_Pos   (29U)"

.PP
Definition at line \fB5313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB2_Msk   (0x1UL << CAN_F12R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB5233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB2_Pos   (2U)"

.PP
Definition at line \fB5232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB3   \fBCAN_F12R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB5237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB30   \fBCAN_F12R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB5318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB30_Msk   (0x1UL << CAN_F12R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB5317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB30_Pos   (30U)"

.PP
Definition at line \fB5316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB31   \fBCAN_F12R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB5321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB31_Msk   (0x1UL << CAN_F12R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB5320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB31_Pos   (31U)"

.PP
Definition at line \fB5319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB3_Msk   (0x1UL << CAN_F12R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB5236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB3_Pos   (3U)"

.PP
Definition at line \fB5235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB4   \fBCAN_F12R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB5240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB4_Msk   (0x1UL << CAN_F12R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB5239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB4_Pos   (4U)"

.PP
Definition at line \fB5238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB5   \fBCAN_F12R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB5243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB5_Msk   (0x1UL << CAN_F12R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB5242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB5_Pos   (5U)"

.PP
Definition at line \fB5241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB6   \fBCAN_F12R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB5246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB6_Msk   (0x1UL << CAN_F12R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB5245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB6_Pos   (6U)"

.PP
Definition at line \fB5244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB7   \fBCAN_F12R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB5249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB7_Msk   (0x1UL << CAN_F12R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB5248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB7_Pos   (7U)"

.PP
Definition at line \fB5247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB8   \fBCAN_F12R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB5252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB8_Msk   (0x1UL << CAN_F12R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB5251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB8_Pos   (8U)"

.PP
Definition at line \fB5250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB9   \fBCAN_F12R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB5255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB9_Msk   (0x1UL << CAN_F12R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB5254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F12R2_FB9_Pos   (9U)"

.PP
Definition at line \fB5253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB0   \fBCAN_F13R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB0_Msk   (0x1UL << CAN_F13R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB1   \fBCAN_F13R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB10   \fBCAN_F13R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB10_Msk   (0x1UL << CAN_F13R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB11   \fBCAN_F13R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB11_Msk   (0x1UL << CAN_F13R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB12   \fBCAN_F13R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB12_Msk   (0x1UL << CAN_F13R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB13   \fBCAN_F13R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB13_Msk   (0x1UL << CAN_F13R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB14   \fBCAN_F13R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB14_Msk   (0x1UL << CAN_F13R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB15   \fBCAN_F13R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB15_Msk   (0x1UL << CAN_F13R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB16   \fBCAN_F13R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB16_Msk   (0x1UL << CAN_F13R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB16_Pos   (16U)"

.PP
Definition at line \fB4000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB17   \fBCAN_F13R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB17_Msk   (0x1UL << CAN_F13R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB17_Pos   (17U)"

.PP
Definition at line \fB4003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB18   \fBCAN_F13R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB18_Msk   (0x1UL << CAN_F13R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB18_Pos   (18U)"

.PP
Definition at line \fB4006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB19   \fBCAN_F13R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB19_Msk   (0x1UL << CAN_F13R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB19_Pos   (19U)"

.PP
Definition at line \fB4009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB1_Msk   (0x1UL << CAN_F13R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB2   \fBCAN_F13R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB20   \fBCAN_F13R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB20_Msk   (0x1UL << CAN_F13R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB20_Pos   (20U)"

.PP
Definition at line \fB4012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB21   \fBCAN_F13R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB21_Msk   (0x1UL << CAN_F13R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB21_Pos   (21U)"

.PP
Definition at line \fB4015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB22   \fBCAN_F13R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB22_Msk   (0x1UL << CAN_F13R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB22_Pos   (22U)"

.PP
Definition at line \fB4018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB23   \fBCAN_F13R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB23_Msk   (0x1UL << CAN_F13R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB23_Pos   (23U)"

.PP
Definition at line \fB4021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB24   \fBCAN_F13R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB24_Msk   (0x1UL << CAN_F13R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB24_Pos   (24U)"

.PP
Definition at line \fB4024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB25   \fBCAN_F13R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB25_Msk   (0x1UL << CAN_F13R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB25_Pos   (25U)"

.PP
Definition at line \fB4027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB26   \fBCAN_F13R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB26_Msk   (0x1UL << CAN_F13R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB26_Pos   (26U)"

.PP
Definition at line \fB4030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB27   \fBCAN_F13R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB27_Msk   (0x1UL << CAN_F13R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB27_Pos   (27U)"

.PP
Definition at line \fB4033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB28   \fBCAN_F13R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB28_Msk   (0x1UL << CAN_F13R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB28_Pos   (28U)"

.PP
Definition at line \fB4036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB29   \fBCAN_F13R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB29_Msk   (0x1UL << CAN_F13R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB29_Pos   (29U)"

.PP
Definition at line \fB4039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB2_Msk   (0x1UL << CAN_F13R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB3   \fBCAN_F13R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB30   \fBCAN_F13R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB30_Msk   (0x1UL << CAN_F13R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB30_Pos   (30U)"

.PP
Definition at line \fB4042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB31   \fBCAN_F13R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB31_Msk   (0x1UL << CAN_F13R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB31_Pos   (31U)"

.PP
Definition at line \fB4045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB3_Msk   (0x1UL << CAN_F13R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB4   \fBCAN_F13R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB4_Msk   (0x1UL << CAN_F13R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB5   \fBCAN_F13R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB5_Msk   (0x1UL << CAN_F13R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB6   \fBCAN_F13R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB6_Msk   (0x1UL << CAN_F13R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB7   \fBCAN_F13R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB7_Msk   (0x1UL << CAN_F13R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB8   \fBCAN_F13R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB8_Msk   (0x1UL << CAN_F13R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB9   \fBCAN_F13R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB9_Msk   (0x1UL << CAN_F13R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB0   \fBCAN_F13R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB5326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB0_Msk   (0x1UL << CAN_F13R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB5325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB0_Pos   (0U)"

.PP
Definition at line \fB5324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB1   \fBCAN_F13R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB5329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB10   \fBCAN_F13R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB5356\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB10_Msk   (0x1UL << CAN_F13R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB5355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB10_Pos   (10U)"

.PP
Definition at line \fB5354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB11   \fBCAN_F13R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB5359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB11_Msk   (0x1UL << CAN_F13R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB5358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB11_Pos   (11U)"

.PP
Definition at line \fB5357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB12   \fBCAN_F13R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB5362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB12_Msk   (0x1UL << CAN_F13R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB5361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB12_Pos   (12U)"

.PP
Definition at line \fB5360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB13   \fBCAN_F13R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB5365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB13_Msk   (0x1UL << CAN_F13R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB5364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB13_Pos   (13U)"

.PP
Definition at line \fB5363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB14   \fBCAN_F13R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB5368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB14_Msk   (0x1UL << CAN_F13R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB5367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB14_Pos   (14U)"

.PP
Definition at line \fB5366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB15   \fBCAN_F13R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB5371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB15_Msk   (0x1UL << CAN_F13R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB5370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB15_Pos   (15U)"

.PP
Definition at line \fB5369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB16   \fBCAN_F13R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB5374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB16_Msk   (0x1UL << CAN_F13R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB5373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB16_Pos   (16U)"

.PP
Definition at line \fB5372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB17   \fBCAN_F13R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB5377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB17_Msk   (0x1UL << CAN_F13R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB5376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB17_Pos   (17U)"

.PP
Definition at line \fB5375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB18   \fBCAN_F13R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB5380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB18_Msk   (0x1UL << CAN_F13R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB5379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB18_Pos   (18U)"

.PP
Definition at line \fB5378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB19   \fBCAN_F13R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB5383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB19_Msk   (0x1UL << CAN_F13R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB5382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB19_Pos   (19U)"

.PP
Definition at line \fB5381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB1_Msk   (0x1UL << CAN_F13R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB5328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB1_Pos   (1U)"

.PP
Definition at line \fB5327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB2   \fBCAN_F13R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB5332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB20   \fBCAN_F13R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB5386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB20_Msk   (0x1UL << CAN_F13R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB5385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB20_Pos   (20U)"

.PP
Definition at line \fB5384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB21   \fBCAN_F13R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB5389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB21_Msk   (0x1UL << CAN_F13R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB5388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB21_Pos   (21U)"

.PP
Definition at line \fB5387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB22   \fBCAN_F13R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB5392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB22_Msk   (0x1UL << CAN_F13R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB5391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB22_Pos   (22U)"

.PP
Definition at line \fB5390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB23   \fBCAN_F13R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB5395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB23_Msk   (0x1UL << CAN_F13R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB5394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB23_Pos   (23U)"

.PP
Definition at line \fB5393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB24   \fBCAN_F13R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB5398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB24_Msk   (0x1UL << CAN_F13R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB5397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB24_Pos   (24U)"

.PP
Definition at line \fB5396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB25   \fBCAN_F13R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB5401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB25_Msk   (0x1UL << CAN_F13R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB5400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB25_Pos   (25U)"

.PP
Definition at line \fB5399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB26   \fBCAN_F13R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB5404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB26_Msk   (0x1UL << CAN_F13R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB5403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB26_Pos   (26U)"

.PP
Definition at line \fB5402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB27   \fBCAN_F13R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB5407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB27_Msk   (0x1UL << CAN_F13R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB5406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB27_Pos   (27U)"

.PP
Definition at line \fB5405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB28   \fBCAN_F13R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB5410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB28_Msk   (0x1UL << CAN_F13R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB5409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB28_Pos   (28U)"

.PP
Definition at line \fB5408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB29   \fBCAN_F13R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB5413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB29_Msk   (0x1UL << CAN_F13R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB5412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB29_Pos   (29U)"

.PP
Definition at line \fB5411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB2_Msk   (0x1UL << CAN_F13R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB5331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB2_Pos   (2U)"

.PP
Definition at line \fB5330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB3   \fBCAN_F13R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB5335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB30   \fBCAN_F13R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB5416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB30_Msk   (0x1UL << CAN_F13R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB5415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB30_Pos   (30U)"

.PP
Definition at line \fB5414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB31   \fBCAN_F13R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB5419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB31_Msk   (0x1UL << CAN_F13R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB5418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB31_Pos   (31U)"

.PP
Definition at line \fB5417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB3_Msk   (0x1UL << CAN_F13R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB5334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB3_Pos   (3U)"

.PP
Definition at line \fB5333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB4   \fBCAN_F13R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB5338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB4_Msk   (0x1UL << CAN_F13R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB5337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB4_Pos   (4U)"

.PP
Definition at line \fB5336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB5   \fBCAN_F13R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB5341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB5_Msk   (0x1UL << CAN_F13R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB5340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB5_Pos   (5U)"

.PP
Definition at line \fB5339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB6   \fBCAN_F13R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB5344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB6_Msk   (0x1UL << CAN_F13R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB5343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB6_Pos   (6U)"

.PP
Definition at line \fB5342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB7   \fBCAN_F13R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB5347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB7_Msk   (0x1UL << CAN_F13R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB5346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB7_Pos   (7U)"

.PP
Definition at line \fB5345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB8   \fBCAN_F13R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB5350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB8_Msk   (0x1UL << CAN_F13R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB5349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB8_Pos   (8U)"

.PP
Definition at line \fB5348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB9   \fBCAN_F13R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB5353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB9_Msk   (0x1UL << CAN_F13R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB5352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F13R2_FB9_Pos   (9U)"

.PP
Definition at line \fB5351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB0   \fBCAN_F1R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB2778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB0_Msk   (0x1UL << CAN_F1R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB2777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB0_Pos   (0U)"

.PP
Definition at line \fB2776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB1   \fBCAN_F1R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB2781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB10   \fBCAN_F1R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB2808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB10_Msk   (0x1UL << CAN_F1R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB2807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB10_Pos   (10U)"

.PP
Definition at line \fB2806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB11   \fBCAN_F1R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB2811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB11_Msk   (0x1UL << CAN_F1R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB2810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB11_Pos   (11U)"

.PP
Definition at line \fB2809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB12   \fBCAN_F1R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB2814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB12_Msk   (0x1UL << CAN_F1R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB2813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB12_Pos   (12U)"

.PP
Definition at line \fB2812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB13   \fBCAN_F1R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB2817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB13_Msk   (0x1UL << CAN_F1R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB2816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB13_Pos   (13U)"

.PP
Definition at line \fB2815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB14   \fBCAN_F1R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB2820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB14_Msk   (0x1UL << CAN_F1R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB2819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB14_Pos   (14U)"

.PP
Definition at line \fB2818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB15   \fBCAN_F1R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB2823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB15_Msk   (0x1UL << CAN_F1R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB2822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB15_Pos   (15U)"

.PP
Definition at line \fB2821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB16   \fBCAN_F1R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB2826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB16_Msk   (0x1UL << CAN_F1R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB2825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB16_Pos   (16U)"

.PP
Definition at line \fB2824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB17   \fBCAN_F1R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB2829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB17_Msk   (0x1UL << CAN_F1R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB2828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB17_Pos   (17U)"

.PP
Definition at line \fB2827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB18   \fBCAN_F1R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB2832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB18_Msk   (0x1UL << CAN_F1R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB2831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB18_Pos   (18U)"

.PP
Definition at line \fB2830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB19   \fBCAN_F1R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB2835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB19_Msk   (0x1UL << CAN_F1R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB2834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB19_Pos   (19U)"

.PP
Definition at line \fB2833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB1_Msk   (0x1UL << CAN_F1R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB2780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB1_Pos   (1U)"

.PP
Definition at line \fB2779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB2   \fBCAN_F1R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB2784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB20   \fBCAN_F1R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB2838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB20_Msk   (0x1UL << CAN_F1R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB2837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB20_Pos   (20U)"

.PP
Definition at line \fB2836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB21   \fBCAN_F1R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB2841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB21_Msk   (0x1UL << CAN_F1R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB2840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB21_Pos   (21U)"

.PP
Definition at line \fB2839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB22   \fBCAN_F1R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB2844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB22_Msk   (0x1UL << CAN_F1R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB2843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB22_Pos   (22U)"

.PP
Definition at line \fB2842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB23   \fBCAN_F1R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB2847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB23_Msk   (0x1UL << CAN_F1R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB2846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB23_Pos   (23U)"

.PP
Definition at line \fB2845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB24   \fBCAN_F1R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB2850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB24_Msk   (0x1UL << CAN_F1R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB2849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB24_Pos   (24U)"

.PP
Definition at line \fB2848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB25   \fBCAN_F1R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB2853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB25_Msk   (0x1UL << CAN_F1R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB2852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB25_Pos   (25U)"

.PP
Definition at line \fB2851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB26   \fBCAN_F1R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB2856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB26_Msk   (0x1UL << CAN_F1R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB2855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB26_Pos   (26U)"

.PP
Definition at line \fB2854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB27   \fBCAN_F1R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB2859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB27_Msk   (0x1UL << CAN_F1R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB2858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB27_Pos   (27U)"

.PP
Definition at line \fB2857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB28   \fBCAN_F1R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB2862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB28_Msk   (0x1UL << CAN_F1R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB2861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB28_Pos   (28U)"

.PP
Definition at line \fB2860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB29   \fBCAN_F1R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB2865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB29_Msk   (0x1UL << CAN_F1R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB2864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB29_Pos   (29U)"

.PP
Definition at line \fB2863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB2_Msk   (0x1UL << CAN_F1R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB2783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB2_Pos   (2U)"

.PP
Definition at line \fB2782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB3   \fBCAN_F1R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB2787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB30   \fBCAN_F1R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB2868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB30_Msk   (0x1UL << CAN_F1R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB2867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB30_Pos   (30U)"

.PP
Definition at line \fB2866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB31   \fBCAN_F1R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB2871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB31_Msk   (0x1UL << CAN_F1R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB2870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB31_Pos   (31U)"

.PP
Definition at line \fB2869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB3_Msk   (0x1UL << CAN_F1R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB2786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB3_Pos   (3U)"

.PP
Definition at line \fB2785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB4   \fBCAN_F1R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB2790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB4_Msk   (0x1UL << CAN_F1R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB2789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB4_Pos   (4U)"

.PP
Definition at line \fB2788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB5   \fBCAN_F1R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB2793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB5_Msk   (0x1UL << CAN_F1R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB2792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB5_Pos   (5U)"

.PP
Definition at line \fB2791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB6   \fBCAN_F1R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB2796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB6_Msk   (0x1UL << CAN_F1R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB2795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB6_Pos   (6U)"

.PP
Definition at line \fB2794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB7   \fBCAN_F1R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB2799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB7_Msk   (0x1UL << CAN_F1R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB2798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB7_Pos   (7U)"

.PP
Definition at line \fB2797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB8   \fBCAN_F1R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB2802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB8_Msk   (0x1UL << CAN_F1R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB2801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB8_Pos   (8U)"

.PP
Definition at line \fB2800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB9   \fBCAN_F1R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB2805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB9_Msk   (0x1UL << CAN_F1R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB2804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R1_FB9_Pos   (9U)"

.PP
Definition at line \fB2803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB0   \fBCAN_F1R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB0_Msk   (0x1UL << CAN_F1R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB1   \fBCAN_F1R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB10   \fBCAN_F1R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB10_Msk   (0x1UL << CAN_F1R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB11   \fBCAN_F1R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB11_Msk   (0x1UL << CAN_F1R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB12   \fBCAN_F1R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB12_Msk   (0x1UL << CAN_F1R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB13   \fBCAN_F1R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB13_Msk   (0x1UL << CAN_F1R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB14   \fBCAN_F1R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB14_Msk   (0x1UL << CAN_F1R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB15   \fBCAN_F1R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB15_Msk   (0x1UL << CAN_F1R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB16   \fBCAN_F1R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB16_Msk   (0x1UL << CAN_F1R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB17   \fBCAN_F1R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB17_Msk   (0x1UL << CAN_F1R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB18   \fBCAN_F1R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB18_Msk   (0x1UL << CAN_F1R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB19   \fBCAN_F1R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB19_Msk   (0x1UL << CAN_F1R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB1_Msk   (0x1UL << CAN_F1R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB2   \fBCAN_F1R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB20   \fBCAN_F1R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB20_Msk   (0x1UL << CAN_F1R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB21   \fBCAN_F1R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB21_Msk   (0x1UL << CAN_F1R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB22   \fBCAN_F1R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB22_Msk   (0x1UL << CAN_F1R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB23   \fBCAN_F1R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB23_Msk   (0x1UL << CAN_F1R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB24   \fBCAN_F1R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB24_Msk   (0x1UL << CAN_F1R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB25   \fBCAN_F1R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB25_Msk   (0x1UL << CAN_F1R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB26   \fBCAN_F1R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB26_Msk   (0x1UL << CAN_F1R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB27   \fBCAN_F1R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB27_Msk   (0x1UL << CAN_F1R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB28   \fBCAN_F1R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB28_Msk   (0x1UL << CAN_F1R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB29   \fBCAN_F1R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB29_Msk   (0x1UL << CAN_F1R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB2_Msk   (0x1UL << CAN_F1R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB3   \fBCAN_F1R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB30   \fBCAN_F1R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB30_Msk   (0x1UL << CAN_F1R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB31   \fBCAN_F1R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB31_Msk   (0x1UL << CAN_F1R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB3_Msk   (0x1UL << CAN_F1R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB4   \fBCAN_F1R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB4_Msk   (0x1UL << CAN_F1R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB5   \fBCAN_F1R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB5_Msk   (0x1UL << CAN_F1R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB6   \fBCAN_F1R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB6_Msk   (0x1UL << CAN_F1R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB7   \fBCAN_F1R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB7_Msk   (0x1UL << CAN_F1R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB8   \fBCAN_F1R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB8_Msk   (0x1UL << CAN_F1R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB9   \fBCAN_F1R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB9_Msk   (0x1UL << CAN_F1R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F1R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB0   \fBCAN_F2R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB2876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB0_Msk   (0x1UL << CAN_F2R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB2875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB0_Pos   (0U)"

.PP
Definition at line \fB2874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB1   \fBCAN_F2R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB2879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB10   \fBCAN_F2R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB2906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB10_Msk   (0x1UL << CAN_F2R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB2905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB10_Pos   (10U)"

.PP
Definition at line \fB2904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB11   \fBCAN_F2R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB2909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB11_Msk   (0x1UL << CAN_F2R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB2908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB11_Pos   (11U)"

.PP
Definition at line \fB2907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB12   \fBCAN_F2R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB2912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB12_Msk   (0x1UL << CAN_F2R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB2911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB12_Pos   (12U)"

.PP
Definition at line \fB2910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB13   \fBCAN_F2R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB2915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB13_Msk   (0x1UL << CAN_F2R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB2914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB13_Pos   (13U)"

.PP
Definition at line \fB2913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB14   \fBCAN_F2R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB2918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB14_Msk   (0x1UL << CAN_F2R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB2917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB14_Pos   (14U)"

.PP
Definition at line \fB2916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB15   \fBCAN_F2R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB2921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB15_Msk   (0x1UL << CAN_F2R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB2920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB15_Pos   (15U)"

.PP
Definition at line \fB2919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB16   \fBCAN_F2R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB2924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB16_Msk   (0x1UL << CAN_F2R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB2923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB16_Pos   (16U)"

.PP
Definition at line \fB2922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB17   \fBCAN_F2R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB2927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB17_Msk   (0x1UL << CAN_F2R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB2926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB17_Pos   (17U)"

.PP
Definition at line \fB2925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB18   \fBCAN_F2R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB2930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB18_Msk   (0x1UL << CAN_F2R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB2929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB18_Pos   (18U)"

.PP
Definition at line \fB2928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB19   \fBCAN_F2R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB2933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB19_Msk   (0x1UL << CAN_F2R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB2932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB19_Pos   (19U)"

.PP
Definition at line \fB2931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB1_Msk   (0x1UL << CAN_F2R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB2878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB1_Pos   (1U)"

.PP
Definition at line \fB2877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB2   \fBCAN_F2R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB2882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB20   \fBCAN_F2R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB2936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB20_Msk   (0x1UL << CAN_F2R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB2935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB20_Pos   (20U)"

.PP
Definition at line \fB2934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB21   \fBCAN_F2R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB2939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB21_Msk   (0x1UL << CAN_F2R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB2938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB21_Pos   (21U)"

.PP
Definition at line \fB2937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB22   \fBCAN_F2R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB2942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB22_Msk   (0x1UL << CAN_F2R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB2941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB22_Pos   (22U)"

.PP
Definition at line \fB2940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB23   \fBCAN_F2R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB2945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB23_Msk   (0x1UL << CAN_F2R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB2944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB23_Pos   (23U)"

.PP
Definition at line \fB2943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB24   \fBCAN_F2R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB2948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB24_Msk   (0x1UL << CAN_F2R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB2947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB24_Pos   (24U)"

.PP
Definition at line \fB2946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB25   \fBCAN_F2R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB2951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB25_Msk   (0x1UL << CAN_F2R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB2950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB25_Pos   (25U)"

.PP
Definition at line \fB2949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB26   \fBCAN_F2R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB2954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB26_Msk   (0x1UL << CAN_F2R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB2953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB26_Pos   (26U)"

.PP
Definition at line \fB2952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB27   \fBCAN_F2R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB2957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB27_Msk   (0x1UL << CAN_F2R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB2956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB27_Pos   (27U)"

.PP
Definition at line \fB2955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB28   \fBCAN_F2R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB2960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB28_Msk   (0x1UL << CAN_F2R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB2959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB28_Pos   (28U)"

.PP
Definition at line \fB2958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB29   \fBCAN_F2R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB2963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB29_Msk   (0x1UL << CAN_F2R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB2962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB29_Pos   (29U)"

.PP
Definition at line \fB2961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB2_Msk   (0x1UL << CAN_F2R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB2881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB2_Pos   (2U)"

.PP
Definition at line \fB2880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB3   \fBCAN_F2R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB2885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB30   \fBCAN_F2R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB2966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB30_Msk   (0x1UL << CAN_F2R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB2965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB30_Pos   (30U)"

.PP
Definition at line \fB2964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB31   \fBCAN_F2R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB2969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB31_Msk   (0x1UL << CAN_F2R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB2968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB31_Pos   (31U)"

.PP
Definition at line \fB2967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB3_Msk   (0x1UL << CAN_F2R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB2884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB3_Pos   (3U)"

.PP
Definition at line \fB2883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB4   \fBCAN_F2R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB2888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB4_Msk   (0x1UL << CAN_F2R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB2887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB4_Pos   (4U)"

.PP
Definition at line \fB2886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB5   \fBCAN_F2R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB2891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB5_Msk   (0x1UL << CAN_F2R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB2890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB5_Pos   (5U)"

.PP
Definition at line \fB2889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB6   \fBCAN_F2R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB2894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB6_Msk   (0x1UL << CAN_F2R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB2893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB6_Pos   (6U)"

.PP
Definition at line \fB2892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB7   \fBCAN_F2R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB2897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB7_Msk   (0x1UL << CAN_F2R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB2896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB7_Pos   (7U)"

.PP
Definition at line \fB2895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB8   \fBCAN_F2R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB2900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB8_Msk   (0x1UL << CAN_F2R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB2899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB8_Pos   (8U)"

.PP
Definition at line \fB2898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB9   \fBCAN_F2R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB2903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB9_Msk   (0x1UL << CAN_F2R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB2902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R1_FB9_Pos   (9U)"

.PP
Definition at line \fB2901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB0   \fBCAN_F2R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB0_Msk   (0x1UL << CAN_F2R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB1   \fBCAN_F2R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB10   \fBCAN_F2R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB10_Msk   (0x1UL << CAN_F2R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB11   \fBCAN_F2R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB11_Msk   (0x1UL << CAN_F2R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB12   \fBCAN_F2R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB12_Msk   (0x1UL << CAN_F2R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB13   \fBCAN_F2R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB13_Msk   (0x1UL << CAN_F2R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB14   \fBCAN_F2R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB14_Msk   (0x1UL << CAN_F2R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB15   \fBCAN_F2R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB15_Msk   (0x1UL << CAN_F2R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB16   \fBCAN_F2R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB16_Msk   (0x1UL << CAN_F2R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB17   \fBCAN_F2R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB17_Msk   (0x1UL << CAN_F2R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB18   \fBCAN_F2R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB18_Msk   (0x1UL << CAN_F2R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB19   \fBCAN_F2R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB19_Msk   (0x1UL << CAN_F2R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB1_Msk   (0x1UL << CAN_F2R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB2   \fBCAN_F2R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB20   \fBCAN_F2R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB20_Msk   (0x1UL << CAN_F2R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB21   \fBCAN_F2R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB21_Msk   (0x1UL << CAN_F2R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB22   \fBCAN_F2R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB22_Msk   (0x1UL << CAN_F2R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB23   \fBCAN_F2R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB23_Msk   (0x1UL << CAN_F2R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB24   \fBCAN_F2R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB24_Msk   (0x1UL << CAN_F2R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB25   \fBCAN_F2R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB25_Msk   (0x1UL << CAN_F2R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB26   \fBCAN_F2R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB26_Msk   (0x1UL << CAN_F2R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB27   \fBCAN_F2R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB27_Msk   (0x1UL << CAN_F2R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB28   \fBCAN_F2R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB28_Msk   (0x1UL << CAN_F2R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB29   \fBCAN_F2R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB29_Msk   (0x1UL << CAN_F2R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB2_Msk   (0x1UL << CAN_F2R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB3   \fBCAN_F2R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB30   \fBCAN_F2R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB30_Msk   (0x1UL << CAN_F2R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB31   \fBCAN_F2R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB31_Msk   (0x1UL << CAN_F2R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB3_Msk   (0x1UL << CAN_F2R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB4   \fBCAN_F2R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB4_Msk   (0x1UL << CAN_F2R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB5   \fBCAN_F2R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB5_Msk   (0x1UL << CAN_F2R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB6   \fBCAN_F2R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB6_Msk   (0x1UL << CAN_F2R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB7   \fBCAN_F2R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB7_Msk   (0x1UL << CAN_F2R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB8   \fBCAN_F2R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB8_Msk   (0x1UL << CAN_F2R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB9   \fBCAN_F2R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB9_Msk   (0x1UL << CAN_F2R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F2R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB0   \fBCAN_F3R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB2974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB0_Msk   (0x1UL << CAN_F3R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB2973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB0_Pos   (0U)"

.PP
Definition at line \fB2972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB1   \fBCAN_F3R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB2977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB10   \fBCAN_F3R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB10_Msk   (0x1UL << CAN_F3R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB11   \fBCAN_F3R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB11_Msk   (0x1UL << CAN_F3R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB12   \fBCAN_F3R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB12_Msk   (0x1UL << CAN_F3R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB13   \fBCAN_F3R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB13_Msk   (0x1UL << CAN_F3R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB14   \fBCAN_F3R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB14_Msk   (0x1UL << CAN_F3R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB15   \fBCAN_F3R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB15_Msk   (0x1UL << CAN_F3R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB16   \fBCAN_F3R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB16_Msk   (0x1UL << CAN_F3R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB17   \fBCAN_F3R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB17_Msk   (0x1UL << CAN_F3R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB18   \fBCAN_F3R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB18_Msk   (0x1UL << CAN_F3R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB19   \fBCAN_F3R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB19_Msk   (0x1UL << CAN_F3R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB1_Msk   (0x1UL << CAN_F3R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB2976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB1_Pos   (1U)"

.PP
Definition at line \fB2975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB2   \fBCAN_F3R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB2980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB20   \fBCAN_F3R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB20_Msk   (0x1UL << CAN_F3R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB21   \fBCAN_F3R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB21_Msk   (0x1UL << CAN_F3R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB22   \fBCAN_F3R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB22_Msk   (0x1UL << CAN_F3R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB23   \fBCAN_F3R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB23_Msk   (0x1UL << CAN_F3R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB24   \fBCAN_F3R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB24_Msk   (0x1UL << CAN_F3R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB25   \fBCAN_F3R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB25_Msk   (0x1UL << CAN_F3R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB26   \fBCAN_F3R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB26_Msk   (0x1UL << CAN_F3R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB27   \fBCAN_F3R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB27_Msk   (0x1UL << CAN_F3R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB28   \fBCAN_F3R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB28_Msk   (0x1UL << CAN_F3R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB29   \fBCAN_F3R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB29_Msk   (0x1UL << CAN_F3R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB2_Msk   (0x1UL << CAN_F3R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB2979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB2_Pos   (2U)"

.PP
Definition at line \fB2978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB3   \fBCAN_F3R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB2983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB30   \fBCAN_F3R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB30_Msk   (0x1UL << CAN_F3R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB31   \fBCAN_F3R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB31_Msk   (0x1UL << CAN_F3R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB3_Msk   (0x1UL << CAN_F3R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB2982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB3_Pos   (3U)"

.PP
Definition at line \fB2981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB4   \fBCAN_F3R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB2986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB4_Msk   (0x1UL << CAN_F3R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB2985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB4_Pos   (4U)"

.PP
Definition at line \fB2984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB5   \fBCAN_F3R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB2989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB5_Msk   (0x1UL << CAN_F3R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB2988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB5_Pos   (5U)"

.PP
Definition at line \fB2987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB6   \fBCAN_F3R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB2992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB6_Msk   (0x1UL << CAN_F3R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB2991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB6_Pos   (6U)"

.PP
Definition at line \fB2990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB7   \fBCAN_F3R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB2995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB7_Msk   (0x1UL << CAN_F3R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB2994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB7_Pos   (7U)"

.PP
Definition at line \fB2993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB8   \fBCAN_F3R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB2998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB8_Msk   (0x1UL << CAN_F3R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB2997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB8_Pos   (8U)"

.PP
Definition at line \fB2996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB9   \fBCAN_F3R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB9_Msk   (0x1UL << CAN_F3R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R1_FB9_Pos   (9U)"

.PP
Definition at line \fB2999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB0   \fBCAN_F3R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB0_Msk   (0x1UL << CAN_F3R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB1   \fBCAN_F3R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB10   \fBCAN_F3R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB10_Msk   (0x1UL << CAN_F3R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB11   \fBCAN_F3R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB11_Msk   (0x1UL << CAN_F3R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB12   \fBCAN_F3R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB12_Msk   (0x1UL << CAN_F3R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB13   \fBCAN_F3R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB13_Msk   (0x1UL << CAN_F3R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB14   \fBCAN_F3R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB14_Msk   (0x1UL << CAN_F3R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB15   \fBCAN_F3R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB15_Msk   (0x1UL << CAN_F3R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB16   \fBCAN_F3R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB16_Msk   (0x1UL << CAN_F3R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB17   \fBCAN_F3R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB17_Msk   (0x1UL << CAN_F3R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB18   \fBCAN_F3R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB18_Msk   (0x1UL << CAN_F3R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB19   \fBCAN_F3R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB19_Msk   (0x1UL << CAN_F3R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB1_Msk   (0x1UL << CAN_F3R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB2   \fBCAN_F3R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB20   \fBCAN_F3R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB20_Msk   (0x1UL << CAN_F3R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB21   \fBCAN_F3R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB21_Msk   (0x1UL << CAN_F3R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB22   \fBCAN_F3R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB22_Msk   (0x1UL << CAN_F3R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB23   \fBCAN_F3R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB23_Msk   (0x1UL << CAN_F3R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB24   \fBCAN_F3R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB24_Msk   (0x1UL << CAN_F3R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB25   \fBCAN_F3R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB25_Msk   (0x1UL << CAN_F3R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB26   \fBCAN_F3R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB26_Msk   (0x1UL << CAN_F3R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB27   \fBCAN_F3R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB27_Msk   (0x1UL << CAN_F3R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB28   \fBCAN_F3R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB28_Msk   (0x1UL << CAN_F3R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB29   \fBCAN_F3R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB29_Msk   (0x1UL << CAN_F3R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB2_Msk   (0x1UL << CAN_F3R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB3   \fBCAN_F3R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB30   \fBCAN_F3R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB30_Msk   (0x1UL << CAN_F3R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB31   \fBCAN_F3R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB31_Msk   (0x1UL << CAN_F3R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB3_Msk   (0x1UL << CAN_F3R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB4   \fBCAN_F3R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB4_Msk   (0x1UL << CAN_F3R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4356\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB5   \fBCAN_F3R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB5_Msk   (0x1UL << CAN_F3R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB6   \fBCAN_F3R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB6_Msk   (0x1UL << CAN_F3R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB7   \fBCAN_F3R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB7_Msk   (0x1UL << CAN_F3R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB8   \fBCAN_F3R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB8_Msk   (0x1UL << CAN_F3R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB9   \fBCAN_F3R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB9_Msk   (0x1UL << CAN_F3R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F3R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB0   \fBCAN_F4R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB0_Msk   (0x1UL << CAN_F4R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB1   \fBCAN_F4R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB10   \fBCAN_F4R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB10_Msk   (0x1UL << CAN_F4R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB11   \fBCAN_F4R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB11_Msk   (0x1UL << CAN_F4R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB12   \fBCAN_F4R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB12_Msk   (0x1UL << CAN_F4R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB13   \fBCAN_F4R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB13_Msk   (0x1UL << CAN_F4R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB14   \fBCAN_F4R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB14_Msk   (0x1UL << CAN_F4R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB15   \fBCAN_F4R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB15_Msk   (0x1UL << CAN_F4R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB16   \fBCAN_F4R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB16_Msk   (0x1UL << CAN_F4R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB17   \fBCAN_F4R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB17_Msk   (0x1UL << CAN_F4R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB18   \fBCAN_F4R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB18_Msk   (0x1UL << CAN_F4R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB19   \fBCAN_F4R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB19_Msk   (0x1UL << CAN_F4R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB1_Msk   (0x1UL << CAN_F4R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB2   \fBCAN_F4R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB20   \fBCAN_F4R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB20_Msk   (0x1UL << CAN_F4R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB21   \fBCAN_F4R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB21_Msk   (0x1UL << CAN_F4R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB22   \fBCAN_F4R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB22_Msk   (0x1UL << CAN_F4R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB23   \fBCAN_F4R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB23_Msk   (0x1UL << CAN_F4R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB24   \fBCAN_F4R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB24_Msk   (0x1UL << CAN_F4R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB25   \fBCAN_F4R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB25_Msk   (0x1UL << CAN_F4R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB26   \fBCAN_F4R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB26_Msk   (0x1UL << CAN_F4R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB27   \fBCAN_F4R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB27_Msk   (0x1UL << CAN_F4R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB28   \fBCAN_F4R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB28_Msk   (0x1UL << CAN_F4R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB29   \fBCAN_F4R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB29_Msk   (0x1UL << CAN_F4R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB2_Msk   (0x1UL << CAN_F4R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB3   \fBCAN_F4R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB30   \fBCAN_F4R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB30_Msk   (0x1UL << CAN_F4R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB31   \fBCAN_F4R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB31_Msk   (0x1UL << CAN_F4R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB3_Msk   (0x1UL << CAN_F4R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB4   \fBCAN_F4R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB4_Msk   (0x1UL << CAN_F4R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB5   \fBCAN_F4R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB5_Msk   (0x1UL << CAN_F4R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB6   \fBCAN_F4R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB6_Msk   (0x1UL << CAN_F4R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB7   \fBCAN_F4R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB7_Msk   (0x1UL << CAN_F4R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB8   \fBCAN_F4R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB8_Msk   (0x1UL << CAN_F4R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB9   \fBCAN_F4R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB9_Msk   (0x1UL << CAN_F4R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB0   \fBCAN_F4R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB0_Msk   (0x1UL << CAN_F4R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4443\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB1   \fBCAN_F4R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB10   \fBCAN_F4R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB10_Msk   (0x1UL << CAN_F4R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB11   \fBCAN_F4R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB11_Msk   (0x1UL << CAN_F4R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB12   \fBCAN_F4R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB12_Msk   (0x1UL << CAN_F4R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB13   \fBCAN_F4R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB13_Msk   (0x1UL << CAN_F4R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB14   \fBCAN_F4R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB14_Msk   (0x1UL << CAN_F4R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB15   \fBCAN_F4R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB15_Msk   (0x1UL << CAN_F4R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB16   \fBCAN_F4R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB16_Msk   (0x1UL << CAN_F4R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB17   \fBCAN_F4R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB17_Msk   (0x1UL << CAN_F4R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB18   \fBCAN_F4R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB18_Msk   (0x1UL << CAN_F4R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB19   \fBCAN_F4R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB19_Msk   (0x1UL << CAN_F4R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB1_Msk   (0x1UL << CAN_F4R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB2   \fBCAN_F4R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB20   \fBCAN_F4R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB20_Msk   (0x1UL << CAN_F4R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB21   \fBCAN_F4R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB21_Msk   (0x1UL << CAN_F4R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB22   \fBCAN_F4R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB22_Msk   (0x1UL << CAN_F4R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB23   \fBCAN_F4R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB23_Msk   (0x1UL << CAN_F4R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB24   \fBCAN_F4R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB24_Msk   (0x1UL << CAN_F4R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB25   \fBCAN_F4R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB25_Msk   (0x1UL << CAN_F4R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB26   \fBCAN_F4R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB26_Msk   (0x1UL << CAN_F4R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB27   \fBCAN_F4R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB27_Msk   (0x1UL << CAN_F4R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB28   \fBCAN_F4R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB28_Msk   (0x1UL << CAN_F4R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB29   \fBCAN_F4R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB29_Msk   (0x1UL << CAN_F4R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB2_Msk   (0x1UL << CAN_F4R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB3   \fBCAN_F4R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB30   \fBCAN_F4R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB30_Msk   (0x1UL << CAN_F4R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB31   \fBCAN_F4R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB31_Msk   (0x1UL << CAN_F4R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB3_Msk   (0x1UL << CAN_F4R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB4   \fBCAN_F4R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB4_Msk   (0x1UL << CAN_F4R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB5   \fBCAN_F4R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB5_Msk   (0x1UL << CAN_F4R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB6   \fBCAN_F4R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB6_Msk   (0x1UL << CAN_F4R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB7   \fBCAN_F4R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB7_Msk   (0x1UL << CAN_F4R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB8   \fBCAN_F4R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB8_Msk   (0x1UL << CAN_F4R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB9   \fBCAN_F4R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB9_Msk   (0x1UL << CAN_F4R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F4R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB0   \fBCAN_F5R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB0_Msk   (0x1UL << CAN_F5R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB1   \fBCAN_F5R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB10   \fBCAN_F5R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB10_Msk   (0x1UL << CAN_F5R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB11   \fBCAN_F5R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB11_Msk   (0x1UL << CAN_F5R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB12   \fBCAN_F5R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB12_Msk   (0x1UL << CAN_F5R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB13   \fBCAN_F5R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB13_Msk   (0x1UL << CAN_F5R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB14   \fBCAN_F5R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB14_Msk   (0x1UL << CAN_F5R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB15   \fBCAN_F5R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB15_Msk   (0x1UL << CAN_F5R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB16   \fBCAN_F5R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB16_Msk   (0x1UL << CAN_F5R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB17   \fBCAN_F5R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB17_Msk   (0x1UL << CAN_F5R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB18   \fBCAN_F5R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB18_Msk   (0x1UL << CAN_F5R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB19   \fBCAN_F5R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB19_Msk   (0x1UL << CAN_F5R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB1_Msk   (0x1UL << CAN_F5R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB2   \fBCAN_F5R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB20   \fBCAN_F5R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB20_Msk   (0x1UL << CAN_F5R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB21   \fBCAN_F5R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB21_Msk   (0x1UL << CAN_F5R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB22   \fBCAN_F5R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB22_Msk   (0x1UL << CAN_F5R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB23   \fBCAN_F5R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB23_Msk   (0x1UL << CAN_F5R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB24   \fBCAN_F5R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB24_Msk   (0x1UL << CAN_F5R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB25   \fBCAN_F5R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB25_Msk   (0x1UL << CAN_F5R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB26   \fBCAN_F5R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB26_Msk   (0x1UL << CAN_F5R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB27   \fBCAN_F5R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB27_Msk   (0x1UL << CAN_F5R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB28   \fBCAN_F5R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB28_Msk   (0x1UL << CAN_F5R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB29   \fBCAN_F5R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB29_Msk   (0x1UL << CAN_F5R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB2_Msk   (0x1UL << CAN_F5R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB3   \fBCAN_F5R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB30   \fBCAN_F5R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB30_Msk   (0x1UL << CAN_F5R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB31   \fBCAN_F5R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB31_Msk   (0x1UL << CAN_F5R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB3_Msk   (0x1UL << CAN_F5R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB4   \fBCAN_F5R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB4_Msk   (0x1UL << CAN_F5R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB5   \fBCAN_F5R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB5_Msk   (0x1UL << CAN_F5R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB6   \fBCAN_F5R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB6_Msk   (0x1UL << CAN_F5R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB7   \fBCAN_F5R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB7_Msk   (0x1UL << CAN_F5R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB8   \fBCAN_F5R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB8_Msk   (0x1UL << CAN_F5R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB9   \fBCAN_F5R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB9_Msk   (0x1UL << CAN_F5R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB0   \fBCAN_F5R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB0_Msk   (0x1UL << CAN_F5R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB1   \fBCAN_F5R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB10   \fBCAN_F5R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB10_Msk   (0x1UL << CAN_F5R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB11   \fBCAN_F5R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB11_Msk   (0x1UL << CAN_F5R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB12   \fBCAN_F5R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB12_Msk   (0x1UL << CAN_F5R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB13   \fBCAN_F5R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB13_Msk   (0x1UL << CAN_F5R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB14   \fBCAN_F5R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB14_Msk   (0x1UL << CAN_F5R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB15   \fBCAN_F5R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB15_Msk   (0x1UL << CAN_F5R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB16   \fBCAN_F5R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB16_Msk   (0x1UL << CAN_F5R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB17   \fBCAN_F5R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB17_Msk   (0x1UL << CAN_F5R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB18   \fBCAN_F5R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB18_Msk   (0x1UL << CAN_F5R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB19   \fBCAN_F5R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB19_Msk   (0x1UL << CAN_F5R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB1_Msk   (0x1UL << CAN_F5R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB2   \fBCAN_F5R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB20   \fBCAN_F5R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB20_Msk   (0x1UL << CAN_F5R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB21   \fBCAN_F5R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB21_Msk   (0x1UL << CAN_F5R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB22   \fBCAN_F5R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB22_Msk   (0x1UL << CAN_F5R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB23   \fBCAN_F5R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB23_Msk   (0x1UL << CAN_F5R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB24   \fBCAN_F5R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB24_Msk   (0x1UL << CAN_F5R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB25   \fBCAN_F5R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB25_Msk   (0x1UL << CAN_F5R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB26   \fBCAN_F5R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB26_Msk   (0x1UL << CAN_F5R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB27   \fBCAN_F5R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB27_Msk   (0x1UL << CAN_F5R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB28   \fBCAN_F5R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB28_Msk   (0x1UL << CAN_F5R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB29   \fBCAN_F5R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB29_Msk   (0x1UL << CAN_F5R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB2_Msk   (0x1UL << CAN_F5R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB3   \fBCAN_F5R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB30   \fBCAN_F5R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB30_Msk   (0x1UL << CAN_F5R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB31   \fBCAN_F5R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB31_Msk   (0x1UL << CAN_F5R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB3_Msk   (0x1UL << CAN_F5R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB4   \fBCAN_F5R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB4_Msk   (0x1UL << CAN_F5R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB5   \fBCAN_F5R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB5_Msk   (0x1UL << CAN_F5R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB6   \fBCAN_F5R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB6_Msk   (0x1UL << CAN_F5R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB7   \fBCAN_F5R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB7_Msk   (0x1UL << CAN_F5R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB8   \fBCAN_F5R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB8_Msk   (0x1UL << CAN_F5R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB9   \fBCAN_F5R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB9_Msk   (0x1UL << CAN_F5R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F5R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB0   \fBCAN_F6R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB0_Msk   (0x1UL << CAN_F6R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB1   \fBCAN_F6R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB10   \fBCAN_F6R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB10_Msk   (0x1UL << CAN_F6R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB11   \fBCAN_F6R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB11_Msk   (0x1UL << CAN_F6R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB12   \fBCAN_F6R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB12_Msk   (0x1UL << CAN_F6R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB13   \fBCAN_F6R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB13_Msk   (0x1UL << CAN_F6R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB14   \fBCAN_F6R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB14_Msk   (0x1UL << CAN_F6R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB15   \fBCAN_F6R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB15_Msk   (0x1UL << CAN_F6R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB16   \fBCAN_F6R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB16_Msk   (0x1UL << CAN_F6R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB17   \fBCAN_F6R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB17_Msk   (0x1UL << CAN_F6R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB18   \fBCAN_F6R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB18_Msk   (0x1UL << CAN_F6R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB19   \fBCAN_F6R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB19_Msk   (0x1UL << CAN_F6R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB1_Msk   (0x1UL << CAN_F6R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB2   \fBCAN_F6R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB20   \fBCAN_F6R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB20_Msk   (0x1UL << CAN_F6R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB21   \fBCAN_F6R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB21_Msk   (0x1UL << CAN_F6R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB22   \fBCAN_F6R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB22_Msk   (0x1UL << CAN_F6R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB23   \fBCAN_F6R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB23_Msk   (0x1UL << CAN_F6R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB24   \fBCAN_F6R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB24_Msk   (0x1UL << CAN_F6R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB25   \fBCAN_F6R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB25_Msk   (0x1UL << CAN_F6R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB26   \fBCAN_F6R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB26_Msk   (0x1UL << CAN_F6R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB27   \fBCAN_F6R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB27_Msk   (0x1UL << CAN_F6R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB28   \fBCAN_F6R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB28_Msk   (0x1UL << CAN_F6R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB29   \fBCAN_F6R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB29_Msk   (0x1UL << CAN_F6R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB2_Msk   (0x1UL << CAN_F6R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB3   \fBCAN_F6R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB30   \fBCAN_F6R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB30_Msk   (0x1UL << CAN_F6R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3356\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB31   \fBCAN_F6R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB31_Msk   (0x1UL << CAN_F6R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB3_Msk   (0x1UL << CAN_F6R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB4   \fBCAN_F6R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB4_Msk   (0x1UL << CAN_F6R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB5   \fBCAN_F6R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB5_Msk   (0x1UL << CAN_F6R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB6   \fBCAN_F6R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB6_Msk   (0x1UL << CAN_F6R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB7   \fBCAN_F6R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB7_Msk   (0x1UL << CAN_F6R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB8   \fBCAN_F6R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB8_Msk   (0x1UL << CAN_F6R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB9   \fBCAN_F6R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB9_Msk   (0x1UL << CAN_F6R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB0   \fBCAN_F6R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB0_Msk   (0x1UL << CAN_F6R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB1   \fBCAN_F6R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB10   \fBCAN_F6R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB10_Msk   (0x1UL << CAN_F6R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB11   \fBCAN_F6R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB11_Msk   (0x1UL << CAN_F6R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB12   \fBCAN_F6R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB12_Msk   (0x1UL << CAN_F6R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB13   \fBCAN_F6R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB13_Msk   (0x1UL << CAN_F6R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB14   \fBCAN_F6R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB14_Msk   (0x1UL << CAN_F6R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB15   \fBCAN_F6R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB15_Msk   (0x1UL << CAN_F6R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB16   \fBCAN_F6R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB16_Msk   (0x1UL << CAN_F6R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB17   \fBCAN_F6R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB17_Msk   (0x1UL << CAN_F6R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB18   \fBCAN_F6R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB18_Msk   (0x1UL << CAN_F6R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB19   \fBCAN_F6R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB19_Msk   (0x1UL << CAN_F6R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB1_Msk   (0x1UL << CAN_F6R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB2   \fBCAN_F6R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB20   \fBCAN_F6R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB20_Msk   (0x1UL << CAN_F6R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB21   \fBCAN_F6R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB21_Msk   (0x1UL << CAN_F6R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB22   \fBCAN_F6R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB22_Msk   (0x1UL << CAN_F6R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB23   \fBCAN_F6R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB23_Msk   (0x1UL << CAN_F6R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB24   \fBCAN_F6R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB24_Msk   (0x1UL << CAN_F6R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB25   \fBCAN_F6R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB25_Msk   (0x1UL << CAN_F6R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB26   \fBCAN_F6R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4718\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB26_Msk   (0x1UL << CAN_F6R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB27   \fBCAN_F6R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB27_Msk   (0x1UL << CAN_F6R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB28   \fBCAN_F6R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB28_Msk   (0x1UL << CAN_F6R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB29   \fBCAN_F6R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB29_Msk   (0x1UL << CAN_F6R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB2_Msk   (0x1UL << CAN_F6R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB3   \fBCAN_F6R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB30   \fBCAN_F6R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB30_Msk   (0x1UL << CAN_F6R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB31   \fBCAN_F6R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB31_Msk   (0x1UL << CAN_F6R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB3_Msk   (0x1UL << CAN_F6R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB4   \fBCAN_F6R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB4_Msk   (0x1UL << CAN_F6R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB5   \fBCAN_F6R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB5_Msk   (0x1UL << CAN_F6R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB6   \fBCAN_F6R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB6_Msk   (0x1UL << CAN_F6R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB7   \fBCAN_F6R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB7_Msk   (0x1UL << CAN_F6R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB8   \fBCAN_F6R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB8_Msk   (0x1UL << CAN_F6R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB9   \fBCAN_F6R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB9_Msk   (0x1UL << CAN_F6R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F6R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB0   \fBCAN_F7R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB0_Msk   (0x1UL << CAN_F7R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB1   \fBCAN_F7R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB10   \fBCAN_F7R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB10_Msk   (0x1UL << CAN_F7R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB11   \fBCAN_F7R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB11_Msk   (0x1UL << CAN_F7R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB12   \fBCAN_F7R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB12_Msk   (0x1UL << CAN_F7R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB13   \fBCAN_F7R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB13_Msk   (0x1UL << CAN_F7R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB14   \fBCAN_F7R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB14_Msk   (0x1UL << CAN_F7R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB15   \fBCAN_F7R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB15_Msk   (0x1UL << CAN_F7R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB16   \fBCAN_F7R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB16_Msk   (0x1UL << CAN_F7R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB17   \fBCAN_F7R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB17_Msk   (0x1UL << CAN_F7R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB18   \fBCAN_F7R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB18_Msk   (0x1UL << CAN_F7R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB19   \fBCAN_F7R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB19_Msk   (0x1UL << CAN_F7R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB1_Msk   (0x1UL << CAN_F7R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB2   \fBCAN_F7R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB20   \fBCAN_F7R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB20_Msk   (0x1UL << CAN_F7R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB21   \fBCAN_F7R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB21_Msk   (0x1UL << CAN_F7R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB22   \fBCAN_F7R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB22_Msk   (0x1UL << CAN_F7R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB23   \fBCAN_F7R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB23_Msk   (0x1UL << CAN_F7R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB24   \fBCAN_F7R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB24_Msk   (0x1UL << CAN_F7R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB25   \fBCAN_F7R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB25_Msk   (0x1UL << CAN_F7R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB26   \fBCAN_F7R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB26_Msk   (0x1UL << CAN_F7R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3443\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB27   \fBCAN_F7R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB27_Msk   (0x1UL << CAN_F7R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB28   \fBCAN_F7R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB28_Msk   (0x1UL << CAN_F7R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB29   \fBCAN_F7R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB29_Msk   (0x1UL << CAN_F7R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB2_Msk   (0x1UL << CAN_F7R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB3   \fBCAN_F7R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB30   \fBCAN_F7R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB30_Msk   (0x1UL << CAN_F7R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB31   \fBCAN_F7R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB31_Msk   (0x1UL << CAN_F7R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB3_Msk   (0x1UL << CAN_F7R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB4   \fBCAN_F7R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB4_Msk   (0x1UL << CAN_F7R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB5   \fBCAN_F7R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB5_Msk   (0x1UL << CAN_F7R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB6   \fBCAN_F7R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB6_Msk   (0x1UL << CAN_F7R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB7   \fBCAN_F7R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB7_Msk   (0x1UL << CAN_F7R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB8   \fBCAN_F7R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB8_Msk   (0x1UL << CAN_F7R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB9   \fBCAN_F7R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB9_Msk   (0x1UL << CAN_F7R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB0   \fBCAN_F7R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB0_Msk   (0x1UL << CAN_F7R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB1   \fBCAN_F7R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB10   \fBCAN_F7R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB10_Msk   (0x1UL << CAN_F7R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB11   \fBCAN_F7R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB11_Msk   (0x1UL << CAN_F7R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB12   \fBCAN_F7R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB12_Msk   (0x1UL << CAN_F7R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB13   \fBCAN_F7R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB13_Msk   (0x1UL << CAN_F7R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB14   \fBCAN_F7R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB14_Msk   (0x1UL << CAN_F7R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB15   \fBCAN_F7R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB15_Msk   (0x1UL << CAN_F7R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB16   \fBCAN_F7R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB16_Msk   (0x1UL << CAN_F7R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB17   \fBCAN_F7R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB17_Msk   (0x1UL << CAN_F7R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB18   \fBCAN_F7R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB18_Msk   (0x1UL << CAN_F7R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB19   \fBCAN_F7R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB19_Msk   (0x1UL << CAN_F7R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB1_Msk   (0x1UL << CAN_F7R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB2   \fBCAN_F7R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB20   \fBCAN_F7R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB20_Msk   (0x1UL << CAN_F7R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB21   \fBCAN_F7R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB21_Msk   (0x1UL << CAN_F7R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB22   \fBCAN_F7R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB22_Msk   (0x1UL << CAN_F7R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB23   \fBCAN_F7R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB23_Msk   (0x1UL << CAN_F7R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB24   \fBCAN_F7R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB24_Msk   (0x1UL << CAN_F7R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB25   \fBCAN_F7R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB25_Msk   (0x1UL << CAN_F7R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB26   \fBCAN_F7R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB26_Msk   (0x1UL << CAN_F7R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB27   \fBCAN_F7R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB27_Msk   (0x1UL << CAN_F7R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB28   \fBCAN_F7R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB28_Msk   (0x1UL << CAN_F7R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB29   \fBCAN_F7R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB29_Msk   (0x1UL << CAN_F7R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB2_Msk   (0x1UL << CAN_F7R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB3   \fBCAN_F7R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB30   \fBCAN_F7R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB30_Msk   (0x1UL << CAN_F7R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB31   \fBCAN_F7R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB31_Msk   (0x1UL << CAN_F7R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB3_Msk   (0x1UL << CAN_F7R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB4   \fBCAN_F7R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB4_Msk   (0x1UL << CAN_F7R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB5   \fBCAN_F7R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB5_Msk   (0x1UL << CAN_F7R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB6   \fBCAN_F7R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB6_Msk   (0x1UL << CAN_F7R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB7   \fBCAN_F7R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB7_Msk   (0x1UL << CAN_F7R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB8   \fBCAN_F7R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB8_Msk   (0x1UL << CAN_F7R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB9   \fBCAN_F7R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB9_Msk   (0x1UL << CAN_F7R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F7R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB0   \fBCAN_F8R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB0_Msk   (0x1UL << CAN_F8R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB1   \fBCAN_F8R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB10   \fBCAN_F8R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB10_Msk   (0x1UL << CAN_F8R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB11   \fBCAN_F8R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB11_Msk   (0x1UL << CAN_F8R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB12   \fBCAN_F8R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB12_Msk   (0x1UL << CAN_F8R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB13   \fBCAN_F8R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB13_Msk   (0x1UL << CAN_F8R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB14   \fBCAN_F8R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB14_Msk   (0x1UL << CAN_F8R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB15   \fBCAN_F8R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB15_Msk   (0x1UL << CAN_F8R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB16   \fBCAN_F8R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB16_Msk   (0x1UL << CAN_F8R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB17   \fBCAN_F8R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB17_Msk   (0x1UL << CAN_F8R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB18   \fBCAN_F8R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB18_Msk   (0x1UL << CAN_F8R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB19   \fBCAN_F8R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB19_Msk   (0x1UL << CAN_F8R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB1_Msk   (0x1UL << CAN_F8R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB2   \fBCAN_F8R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB20   \fBCAN_F8R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB20_Msk   (0x1UL << CAN_F8R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB21   \fBCAN_F8R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB21_Msk   (0x1UL << CAN_F8R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB22   \fBCAN_F8R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB22_Msk   (0x1UL << CAN_F8R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB23   \fBCAN_F8R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB23_Msk   (0x1UL << CAN_F8R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB24   \fBCAN_F8R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB24_Msk   (0x1UL << CAN_F8R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB25   \fBCAN_F8R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB25_Msk   (0x1UL << CAN_F8R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB26   \fBCAN_F8R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB26_Msk   (0x1UL << CAN_F8R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB27   \fBCAN_F8R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB27_Msk   (0x1UL << CAN_F8R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB28   \fBCAN_F8R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB28_Msk   (0x1UL << CAN_F8R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB29   \fBCAN_F8R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB29_Msk   (0x1UL << CAN_F8R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB2_Msk   (0x1UL << CAN_F8R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB3   \fBCAN_F8R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB30   \fBCAN_F8R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB30_Msk   (0x1UL << CAN_F8R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB31   \fBCAN_F8R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB31_Msk   (0x1UL << CAN_F8R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB3_Msk   (0x1UL << CAN_F8R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB4   \fBCAN_F8R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB4_Msk   (0x1UL << CAN_F8R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB5   \fBCAN_F8R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB5_Msk   (0x1UL << CAN_F8R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB6   \fBCAN_F8R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB6_Msk   (0x1UL << CAN_F8R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB7   \fBCAN_F8R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB7_Msk   (0x1UL << CAN_F8R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB8   \fBCAN_F8R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB8_Msk   (0x1UL << CAN_F8R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB9   \fBCAN_F8R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB9_Msk   (0x1UL << CAN_F8R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB0   \fBCAN_F8R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB0_Msk   (0x1UL << CAN_F8R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB1   \fBCAN_F8R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB10   \fBCAN_F8R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB10_Msk   (0x1UL << CAN_F8R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB11   \fBCAN_F8R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB11_Msk   (0x1UL << CAN_F8R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB12   \fBCAN_F8R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB12_Msk   (0x1UL << CAN_F8R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB13   \fBCAN_F8R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB13_Msk   (0x1UL << CAN_F8R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB14   \fBCAN_F8R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB14_Msk   (0x1UL << CAN_F8R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB15   \fBCAN_F8R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB15_Msk   (0x1UL << CAN_F8R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB16   \fBCAN_F8R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB16_Msk   (0x1UL << CAN_F8R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB17   \fBCAN_F8R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB17_Msk   (0x1UL << CAN_F8R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB18   \fBCAN_F8R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB18_Msk   (0x1UL << CAN_F8R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB19   \fBCAN_F8R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB19_Msk   (0x1UL << CAN_F8R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB1_Msk   (0x1UL << CAN_F8R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB2   \fBCAN_F8R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB20   \fBCAN_F8R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB20_Msk   (0x1UL << CAN_F8R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB21   \fBCAN_F8R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB21_Msk   (0x1UL << CAN_F8R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB22   \fBCAN_F8R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB4902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB22_Msk   (0x1UL << CAN_F8R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB23   \fBCAN_F8R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB4905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB23_Msk   (0x1UL << CAN_F8R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB4904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB23_Pos   (23U)"

.PP
Definition at line \fB4903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB24   \fBCAN_F8R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB4908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB24_Msk   (0x1UL << CAN_F8R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB4907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB24_Pos   (24U)"

.PP
Definition at line \fB4906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB25   \fBCAN_F8R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB4911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB25_Msk   (0x1UL << CAN_F8R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB4910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB25_Pos   (25U)"

.PP
Definition at line \fB4909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB26   \fBCAN_F8R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB4914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB26_Msk   (0x1UL << CAN_F8R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB4913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB26_Pos   (26U)"

.PP
Definition at line \fB4912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB27   \fBCAN_F8R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB4917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB27_Msk   (0x1UL << CAN_F8R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB4916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB27_Pos   (27U)"

.PP
Definition at line \fB4915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB28   \fBCAN_F8R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB4920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB28_Msk   (0x1UL << CAN_F8R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB4919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB28_Pos   (28U)"

.PP
Definition at line \fB4918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB29   \fBCAN_F8R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB4923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB29_Msk   (0x1UL << CAN_F8R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB4922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB29_Pos   (29U)"

.PP
Definition at line \fB4921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB2_Msk   (0x1UL << CAN_F8R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB3   \fBCAN_F8R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB30   \fBCAN_F8R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB4926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB30_Msk   (0x1UL << CAN_F8R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB4925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB30_Pos   (30U)"

.PP
Definition at line \fB4924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB31   \fBCAN_F8R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB4929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB31_Msk   (0x1UL << CAN_F8R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB4928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB31_Pos   (31U)"

.PP
Definition at line \fB4927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB3_Msk   (0x1UL << CAN_F8R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB4   \fBCAN_F8R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB4_Msk   (0x1UL << CAN_F8R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB5   \fBCAN_F8R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB5_Msk   (0x1UL << CAN_F8R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB6   \fBCAN_F8R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB6_Msk   (0x1UL << CAN_F8R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB7   \fBCAN_F8R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB7_Msk   (0x1UL << CAN_F8R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB8   \fBCAN_F8R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB8_Msk   (0x1UL << CAN_F8R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB9   \fBCAN_F8R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB9_Msk   (0x1UL << CAN_F8R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F8R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB0   \fBCAN_F9R1_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB3562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB0_Msk   (0x1UL << CAN_F9R1_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB3561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB0_Pos   (0U)"

.PP
Definition at line \fB3560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB1   \fBCAN_F9R1_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB3565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB10   \fBCAN_F9R1_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB3592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB10_Msk   (0x1UL << CAN_F9R1_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB3591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB10_Pos   (10U)"

.PP
Definition at line \fB3590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB11   \fBCAN_F9R1_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB3595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB11_Msk   (0x1UL << CAN_F9R1_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB3594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB11_Pos   (11U)"

.PP
Definition at line \fB3593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB12   \fBCAN_F9R1_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB3598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB12_Msk   (0x1UL << CAN_F9R1_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB3597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB12_Pos   (12U)"

.PP
Definition at line \fB3596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB13   \fBCAN_F9R1_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB3601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB13_Msk   (0x1UL << CAN_F9R1_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB3600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB13_Pos   (13U)"

.PP
Definition at line \fB3599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB14   \fBCAN_F9R1_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB3604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB14_Msk   (0x1UL << CAN_F9R1_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB3603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB14_Pos   (14U)"

.PP
Definition at line \fB3602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB15   \fBCAN_F9R1_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB3607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB15_Msk   (0x1UL << CAN_F9R1_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB3606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB15_Pos   (15U)"

.PP
Definition at line \fB3605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB16   \fBCAN_F9R1_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB3610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB16_Msk   (0x1UL << CAN_F9R1_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB3609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB16_Pos   (16U)"

.PP
Definition at line \fB3608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB17   \fBCAN_F9R1_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB3613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB17_Msk   (0x1UL << CAN_F9R1_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB3612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB17_Pos   (17U)"

.PP
Definition at line \fB3611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB18   \fBCAN_F9R1_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB3616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB18_Msk   (0x1UL << CAN_F9R1_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB3615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB18_Pos   (18U)"

.PP
Definition at line \fB3614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB19   \fBCAN_F9R1_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB3619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB19_Msk   (0x1UL << CAN_F9R1_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB3618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB19_Pos   (19U)"

.PP
Definition at line \fB3617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB1_Msk   (0x1UL << CAN_F9R1_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB3564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB1_Pos   (1U)"

.PP
Definition at line \fB3563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB2   \fBCAN_F9R1_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB3568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB20   \fBCAN_F9R1_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB3622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB20_Msk   (0x1UL << CAN_F9R1_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB3621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB20_Pos   (20U)"

.PP
Definition at line \fB3620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB21   \fBCAN_F9R1_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB3625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB21_Msk   (0x1UL << CAN_F9R1_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB3624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB21_Pos   (21U)"

.PP
Definition at line \fB3623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB22   \fBCAN_F9R1_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB3628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB22_Msk   (0x1UL << CAN_F9R1_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB3627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB22_Pos   (22U)"

.PP
Definition at line \fB3626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB23   \fBCAN_F9R1_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB3631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB23_Msk   (0x1UL << CAN_F9R1_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB3630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB23_Pos   (23U)"

.PP
Definition at line \fB3629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB24   \fBCAN_F9R1_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB3634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB24_Msk   (0x1UL << CAN_F9R1_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB3633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB24_Pos   (24U)"

.PP
Definition at line \fB3632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB25   \fBCAN_F9R1_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB3637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB25_Msk   (0x1UL << CAN_F9R1_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB3636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB25_Pos   (25U)"

.PP
Definition at line \fB3635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB26   \fBCAN_F9R1_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB3640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB26_Msk   (0x1UL << CAN_F9R1_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB3639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB26_Pos   (26U)"

.PP
Definition at line \fB3638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB27   \fBCAN_F9R1_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB3643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB27_Msk   (0x1UL << CAN_F9R1_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB3642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB27_Pos   (27U)"

.PP
Definition at line \fB3641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB28   \fBCAN_F9R1_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB3646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB28_Msk   (0x1UL << CAN_F9R1_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB3645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB28_Pos   (28U)"

.PP
Definition at line \fB3644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB29   \fBCAN_F9R1_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB3649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB29_Msk   (0x1UL << CAN_F9R1_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB3648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB29_Pos   (29U)"

.PP
Definition at line \fB3647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB2_Msk   (0x1UL << CAN_F9R1_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB3567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB2_Pos   (2U)"

.PP
Definition at line \fB3566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB3   \fBCAN_F9R1_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB3571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB30   \fBCAN_F9R1_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB3652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB30_Msk   (0x1UL << CAN_F9R1_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB3651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB30_Pos   (30U)"

.PP
Definition at line \fB3650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB31   \fBCAN_F9R1_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB3655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB31_Msk   (0x1UL << CAN_F9R1_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB3654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB31_Pos   (31U)"

.PP
Definition at line \fB3653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB3_Msk   (0x1UL << CAN_F9R1_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB3570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB3_Pos   (3U)"

.PP
Definition at line \fB3569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB4   \fBCAN_F9R1_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB3574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB4_Msk   (0x1UL << CAN_F9R1_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB3573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB4_Pos   (4U)"

.PP
Definition at line \fB3572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB5   \fBCAN_F9R1_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB3577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB5_Msk   (0x1UL << CAN_F9R1_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB3576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB5_Pos   (5U)"

.PP
Definition at line \fB3575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB6   \fBCAN_F9R1_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB3580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB6_Msk   (0x1UL << CAN_F9R1_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB3579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB6_Pos   (6U)"

.PP
Definition at line \fB3578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB7   \fBCAN_F9R1_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB3583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB7_Msk   (0x1UL << CAN_F9R1_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB3582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB7_Pos   (7U)"

.PP
Definition at line \fB3581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB8   \fBCAN_F9R1_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB3586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB8_Msk   (0x1UL << CAN_F9R1_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB3585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB8_Pos   (8U)"

.PP
Definition at line \fB3584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB9   \fBCAN_F9R1_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB3589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB9_Msk   (0x1UL << CAN_F9R1_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB3588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R1_FB9_Pos   (9U)"

.PP
Definition at line \fB3587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB0   \fBCAN_F9R2_FB0_Msk\fP"
Filter bit 0 
.PP
Definition at line \fB4934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB0_Msk   (0x1UL << CAN_F9R2_FB0_Pos)"
0x00000001 
.PP
Definition at line \fB4933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB0_Pos   (0U)"

.PP
Definition at line \fB4932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB1   \fBCAN_F9R2_FB1_Msk\fP"
Filter bit 1 
.PP
Definition at line \fB4937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB10   \fBCAN_F9R2_FB10_Msk\fP"
Filter bit 10 
.PP
Definition at line \fB4964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB10_Msk   (0x1UL << CAN_F9R2_FB10_Pos)"
0x00000400 
.PP
Definition at line \fB4963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB10_Pos   (10U)"

.PP
Definition at line \fB4962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB11   \fBCAN_F9R2_FB11_Msk\fP"
Filter bit 11 
.PP
Definition at line \fB4967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB11_Msk   (0x1UL << CAN_F9R2_FB11_Pos)"
0x00000800 
.PP
Definition at line \fB4966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB11_Pos   (11U)"

.PP
Definition at line \fB4965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB12   \fBCAN_F9R2_FB12_Msk\fP"
Filter bit 12 
.PP
Definition at line \fB4970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB12_Msk   (0x1UL << CAN_F9R2_FB12_Pos)"
0x00001000 
.PP
Definition at line \fB4969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB12_Pos   (12U)"

.PP
Definition at line \fB4968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB13   \fBCAN_F9R2_FB13_Msk\fP"
Filter bit 13 
.PP
Definition at line \fB4973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB13_Msk   (0x1UL << CAN_F9R2_FB13_Pos)"
0x00002000 
.PP
Definition at line \fB4972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB13_Pos   (13U)"

.PP
Definition at line \fB4971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB14   \fBCAN_F9R2_FB14_Msk\fP"
Filter bit 14 
.PP
Definition at line \fB4976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB14_Msk   (0x1UL << CAN_F9R2_FB14_Pos)"
0x00004000 
.PP
Definition at line \fB4975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB14_Pos   (14U)"

.PP
Definition at line \fB4974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB15   \fBCAN_F9R2_FB15_Msk\fP"
Filter bit 15 
.PP
Definition at line \fB4979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB15_Msk   (0x1UL << CAN_F9R2_FB15_Pos)"
0x00008000 
.PP
Definition at line \fB4978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB15_Pos   (15U)"

.PP
Definition at line \fB4977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB16   \fBCAN_F9R2_FB16_Msk\fP"
Filter bit 16 
.PP
Definition at line \fB4982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB16_Msk   (0x1UL << CAN_F9R2_FB16_Pos)"
0x00010000 
.PP
Definition at line \fB4981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB16_Pos   (16U)"

.PP
Definition at line \fB4980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB17   \fBCAN_F9R2_FB17_Msk\fP"
Filter bit 17 
.PP
Definition at line \fB4985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB17_Msk   (0x1UL << CAN_F9R2_FB17_Pos)"
0x00020000 
.PP
Definition at line \fB4984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB17_Pos   (17U)"

.PP
Definition at line \fB4983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB18   \fBCAN_F9R2_FB18_Msk\fP"
Filter bit 18 
.PP
Definition at line \fB4988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB18_Msk   (0x1UL << CAN_F9R2_FB18_Pos)"
0x00040000 
.PP
Definition at line \fB4987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB18_Pos   (18U)"

.PP
Definition at line \fB4986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB19   \fBCAN_F9R2_FB19_Msk\fP"
Filter bit 19 
.PP
Definition at line \fB4991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB19_Msk   (0x1UL << CAN_F9R2_FB19_Pos)"
0x00080000 
.PP
Definition at line \fB4990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB19_Pos   (19U)"

.PP
Definition at line \fB4989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB1_Msk   (0x1UL << CAN_F9R2_FB1_Pos)"
0x00000002 
.PP
Definition at line \fB4936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB1_Pos   (1U)"

.PP
Definition at line \fB4935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB2   \fBCAN_F9R2_FB2_Msk\fP"
Filter bit 2 
.PP
Definition at line \fB4940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB20   \fBCAN_F9R2_FB20_Msk\fP"
Filter bit 20 
.PP
Definition at line \fB4994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB20_Msk   (0x1UL << CAN_F9R2_FB20_Pos)"
0x00100000 
.PP
Definition at line \fB4993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB20_Pos   (20U)"

.PP
Definition at line \fB4992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB21   \fBCAN_F9R2_FB21_Msk\fP"
Filter bit 21 
.PP
Definition at line \fB4997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB21_Msk   (0x1UL << CAN_F9R2_FB21_Pos)"
0x00200000 
.PP
Definition at line \fB4996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB21_Pos   (21U)"

.PP
Definition at line \fB4995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB22   \fBCAN_F9R2_FB22_Msk\fP"
Filter bit 22 
.PP
Definition at line \fB5000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB22_Msk   (0x1UL << CAN_F9R2_FB22_Pos)"
0x00400000 
.PP
Definition at line \fB4999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB22_Pos   (22U)"

.PP
Definition at line \fB4998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB23   \fBCAN_F9R2_FB23_Msk\fP"
Filter bit 23 
.PP
Definition at line \fB5003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB23_Msk   (0x1UL << CAN_F9R2_FB23_Pos)"
0x00800000 
.PP
Definition at line \fB5002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB23_Pos   (23U)"

.PP
Definition at line \fB5001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB24   \fBCAN_F9R2_FB24_Msk\fP"
Filter bit 24 
.PP
Definition at line \fB5006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB24_Msk   (0x1UL << CAN_F9R2_FB24_Pos)"
0x01000000 
.PP
Definition at line \fB5005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB24_Pos   (24U)"

.PP
Definition at line \fB5004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB25   \fBCAN_F9R2_FB25_Msk\fP"
Filter bit 25 
.PP
Definition at line \fB5009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB25_Msk   (0x1UL << CAN_F9R2_FB25_Pos)"
0x02000000 
.PP
Definition at line \fB5008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB25_Pos   (25U)"

.PP
Definition at line \fB5007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB26   \fBCAN_F9R2_FB26_Msk\fP"
Filter bit 26 
.PP
Definition at line \fB5012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB26_Msk   (0x1UL << CAN_F9R2_FB26_Pos)"
0x04000000 
.PP
Definition at line \fB5011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB26_Pos   (26U)"

.PP
Definition at line \fB5010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB27   \fBCAN_F9R2_FB27_Msk\fP"
Filter bit 27 
.PP
Definition at line \fB5015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB27_Msk   (0x1UL << CAN_F9R2_FB27_Pos)"
0x08000000 
.PP
Definition at line \fB5014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB27_Pos   (27U)"

.PP
Definition at line \fB5013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB28   \fBCAN_F9R2_FB28_Msk\fP"
Filter bit 28 
.PP
Definition at line \fB5018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB28_Msk   (0x1UL << CAN_F9R2_FB28_Pos)"
0x10000000 
.PP
Definition at line \fB5017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB28_Pos   (28U)"

.PP
Definition at line \fB5016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB29   \fBCAN_F9R2_FB29_Msk\fP"
Filter bit 29 
.PP
Definition at line \fB5021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB29_Msk   (0x1UL << CAN_F9R2_FB29_Pos)"
0x20000000 
.PP
Definition at line \fB5020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB29_Pos   (29U)"

.PP
Definition at line \fB5019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB2_Msk   (0x1UL << CAN_F9R2_FB2_Pos)"
0x00000004 
.PP
Definition at line \fB4939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB2_Pos   (2U)"

.PP
Definition at line \fB4938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB3   \fBCAN_F9R2_FB3_Msk\fP"
Filter bit 3 
.PP
Definition at line \fB4943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB30   \fBCAN_F9R2_FB30_Msk\fP"
Filter bit 30 
.PP
Definition at line \fB5024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB30_Msk   (0x1UL << CAN_F9R2_FB30_Pos)"
0x40000000 
.PP
Definition at line \fB5023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB30_Pos   (30U)"

.PP
Definition at line \fB5022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB31   \fBCAN_F9R2_FB31_Msk\fP"
Filter bit 31 
.PP
Definition at line \fB5027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB31_Msk   (0x1UL << CAN_F9R2_FB31_Pos)"
0x80000000 
.PP
Definition at line \fB5026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB31_Pos   (31U)"

.PP
Definition at line \fB5025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB3_Msk   (0x1UL << CAN_F9R2_FB3_Pos)"
0x00000008 
.PP
Definition at line \fB4942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB3_Pos   (3U)"

.PP
Definition at line \fB4941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB4   \fBCAN_F9R2_FB4_Msk\fP"
Filter bit 4 
.PP
Definition at line \fB4946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB4_Msk   (0x1UL << CAN_F9R2_FB4_Pos)"
0x00000010 
.PP
Definition at line \fB4945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB4_Pos   (4U)"

.PP
Definition at line \fB4944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB5   \fBCAN_F9R2_FB5_Msk\fP"
Filter bit 5 
.PP
Definition at line \fB4949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB5_Msk   (0x1UL << CAN_F9R2_FB5_Pos)"
0x00000020 
.PP
Definition at line \fB4948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB5_Pos   (5U)"

.PP
Definition at line \fB4947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB6   \fBCAN_F9R2_FB6_Msk\fP"
Filter bit 6 
.PP
Definition at line \fB4952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB6_Msk   (0x1UL << CAN_F9R2_FB6_Pos)"
0x00000040 
.PP
Definition at line \fB4951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB6_Pos   (6U)"

.PP
Definition at line \fB4950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB7   \fBCAN_F9R2_FB7_Msk\fP"
Filter bit 7 
.PP
Definition at line \fB4955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB7_Msk   (0x1UL << CAN_F9R2_FB7_Pos)"
0x00000080 
.PP
Definition at line \fB4954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB7_Pos   (7U)"

.PP
Definition at line \fB4953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB8   \fBCAN_F9R2_FB8_Msk\fP"
Filter bit 8 
.PP
Definition at line \fB4958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB8_Msk   (0x1UL << CAN_F9R2_FB8_Pos)"
0x00000100 
.PP
Definition at line \fB4957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB8_Pos   (8U)"

.PP
Definition at line \fB4956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB9   \fBCAN_F9R2_FB9_Msk\fP"
Filter bit 9 
.PP
Definition at line \fB4961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB9_Msk   (0x1UL << CAN_F9R2_FB9_Pos)"
0x00000200 
.PP
Definition at line \fB4960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_F9R2_FB9_Pos   (9U)"

.PP
Definition at line \fB4959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT   \fBCAN_FA1R_FACT_Msk\fP"
Filter Active 
.PP
Definition at line \fB2590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT0   \fBCAN_FA1R_FACT0_Msk\fP"
Filter Active bit 0 
.PP
Definition at line \fB2593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT0_Msk   (0x1UL << CAN_FA1R_FACT0_Pos)"
0x00000001 
.PP
Definition at line \fB2592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT0_Pos   (0U)"

.PP
Definition at line \fB2591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT1   \fBCAN_FA1R_FACT1_Msk\fP"
Filter Active bit 1 
.PP
Definition at line \fB2596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT10   \fBCAN_FA1R_FACT10_Msk\fP"
Filter Active bit 10 
.PP
Definition at line \fB2623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT10_Msk   (0x1UL << CAN_FA1R_FACT10_Pos)"
0x00000400 
.PP
Definition at line \fB2622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT10_Pos   (10U)"

.PP
Definition at line \fB2621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT11   \fBCAN_FA1R_FACT11_Msk\fP"
Filter Active bit 11 
.PP
Definition at line \fB2626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT11_Msk   (0x1UL << CAN_FA1R_FACT11_Pos)"
0x00000800 
.PP
Definition at line \fB2625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT11_Pos   (11U)"

.PP
Definition at line \fB2624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT12   \fBCAN_FA1R_FACT12_Msk\fP"
Filter Active bit 12 
.PP
Definition at line \fB2629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT12_Msk   (0x1UL << CAN_FA1R_FACT12_Pos)"
0x00001000 
.PP
Definition at line \fB2628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT12_Pos   (12U)"

.PP
Definition at line \fB2627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT13   \fBCAN_FA1R_FACT13_Msk\fP"
Filter Active bit 13 
.PP
Definition at line \fB2632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT13_Msk   (0x1UL << CAN_FA1R_FACT13_Pos)"
0x00002000 
.PP
Definition at line \fB2631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT13_Pos   (13U)"

.PP
Definition at line \fB2630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT14   \fBCAN_FA1R_FACT14_Msk\fP"
Filter Active bit 14 
.PP
Definition at line \fB2635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT14_Msk   (0x1UL << CAN_FA1R_FACT14_Pos)"
0x00004000 
.PP
Definition at line \fB2634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT14_Pos   (14U)"

.PP
Definition at line \fB2633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT15   \fBCAN_FA1R_FACT15_Msk\fP"
Filter Active bit 15 
.PP
Definition at line \fB2638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT15_Msk   (0x1UL << CAN_FA1R_FACT15_Pos)"
0x00008000 
.PP
Definition at line \fB2637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT15_Pos   (15U)"

.PP
Definition at line \fB2636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT16   \fBCAN_FA1R_FACT16_Msk\fP"
Filter Active bit 16 
.PP
Definition at line \fB2641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT16_Msk   (0x1UL << CAN_FA1R_FACT16_Pos)"
0x00010000 
.PP
Definition at line \fB2640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT16_Pos   (16U)"

.PP
Definition at line \fB2639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT17   \fBCAN_FA1R_FACT17_Msk\fP"
Filter Active bit 17 
.PP
Definition at line \fB2644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT17_Msk   (0x1UL << CAN_FA1R_FACT17_Pos)"
0x00020000 
.PP
Definition at line \fB2643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT17_Pos   (17U)"

.PP
Definition at line \fB2642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT18   \fBCAN_FA1R_FACT18_Msk\fP"
Filter Active bit 18 
.PP
Definition at line \fB2647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT18_Msk   (0x1UL << CAN_FA1R_FACT18_Pos)"
0x00040000 
.PP
Definition at line \fB2646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT18_Pos   (18U)"

.PP
Definition at line \fB2645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT19   \fBCAN_FA1R_FACT19_Msk\fP"
Filter Active bit 19 
.PP
Definition at line \fB2650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT19_Msk   (0x1UL << CAN_FA1R_FACT19_Pos)"
0x00080000 
.PP
Definition at line \fB2649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT19_Pos   (19U)"

.PP
Definition at line \fB2648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT1_Msk   (0x1UL << CAN_FA1R_FACT1_Pos)"
0x00000002 
.PP
Definition at line \fB2595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT1_Pos   (1U)"

.PP
Definition at line \fB2594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT2   \fBCAN_FA1R_FACT2_Msk\fP"
Filter Active bit 2 
.PP
Definition at line \fB2599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT20   \fBCAN_FA1R_FACT20_Msk\fP"
Filter Active bit 20 
.PP
Definition at line \fB2653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT20_Msk   (0x1UL << CAN_FA1R_FACT20_Pos)"
0x00100000 
.PP
Definition at line \fB2652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT20_Pos   (20U)"

.PP
Definition at line \fB2651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT21   \fBCAN_FA1R_FACT21_Msk\fP"
Filter Active bit 21 
.PP
Definition at line \fB2656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT21_Msk   (0x1UL << CAN_FA1R_FACT21_Pos)"
0x00200000 
.PP
Definition at line \fB2655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT21_Pos   (21U)"

.PP
Definition at line \fB2654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT22   \fBCAN_FA1R_FACT22_Msk\fP"
Filter Active bit 22 
.PP
Definition at line \fB2659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT22_Msk   (0x1UL << CAN_FA1R_FACT22_Pos)"
0x00400000 
.PP
Definition at line \fB2658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT22_Pos   (22U)"

.PP
Definition at line \fB2657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT23   \fBCAN_FA1R_FACT23_Msk\fP"
Filter Active bit 23 
.PP
Definition at line \fB2662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT23_Msk   (0x1UL << CAN_FA1R_FACT23_Pos)"
0x00800000 
.PP
Definition at line \fB2661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT23_Pos   (23U)"

.PP
Definition at line \fB2660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT24   \fBCAN_FA1R_FACT24_Msk\fP"
Filter Active bit 24 
.PP
Definition at line \fB2665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT24_Msk   (0x1UL << CAN_FA1R_FACT24_Pos)"
0x01000000 
.PP
Definition at line \fB2664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT24_Pos   (24U)"

.PP
Definition at line \fB2663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT25   \fBCAN_FA1R_FACT25_Msk\fP"
Filter Active bit 25 
.PP
Definition at line \fB2668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT25_Msk   (0x1UL << CAN_FA1R_FACT25_Pos)"
0x02000000 
.PP
Definition at line \fB2667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT25_Pos   (25U)"

.PP
Definition at line \fB2666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT26   \fBCAN_FA1R_FACT26_Msk\fP"
Filter Active bit 26 
.PP
Definition at line \fB2671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT26_Msk   (0x1UL << CAN_FA1R_FACT26_Pos)"
0x04000000 
.PP
Definition at line \fB2670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT26_Pos   (26U)"

.PP
Definition at line \fB2669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT27   \fBCAN_FA1R_FACT27_Msk\fP"
Filter Active bit 27 
.PP
Definition at line \fB2674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT27_Msk   (0x1UL << CAN_FA1R_FACT27_Pos)"
0x08000000 
.PP
Definition at line \fB2673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT27_Pos   (27U)"

.PP
Definition at line \fB2672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT2_Msk   (0x1UL << CAN_FA1R_FACT2_Pos)"
0x00000004 
.PP
Definition at line \fB2598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT2_Pos   (2U)"

.PP
Definition at line \fB2597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT3   \fBCAN_FA1R_FACT3_Msk\fP"
Filter Active bit 3 
.PP
Definition at line \fB2602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT3_Msk   (0x1UL << CAN_FA1R_FACT3_Pos)"
0x00000008 
.PP
Definition at line \fB2601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT3_Pos   (3U)"

.PP
Definition at line \fB2600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT4   \fBCAN_FA1R_FACT4_Msk\fP"
Filter Active bit 4 
.PP
Definition at line \fB2605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT4_Msk   (0x1UL << CAN_FA1R_FACT4_Pos)"
0x00000010 
.PP
Definition at line \fB2604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT4_Pos   (4U)"

.PP
Definition at line \fB2603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT5   \fBCAN_FA1R_FACT5_Msk\fP"
Filter Active bit 5 
.PP
Definition at line \fB2608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT5_Msk   (0x1UL << CAN_FA1R_FACT5_Pos)"
0x00000020 
.PP
Definition at line \fB2607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT5_Pos   (5U)"

.PP
Definition at line \fB2606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT6   \fBCAN_FA1R_FACT6_Msk\fP"
Filter Active bit 6 
.PP
Definition at line \fB2611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT6_Msk   (0x1UL << CAN_FA1R_FACT6_Pos)"
0x00000040 
.PP
Definition at line \fB2610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT6_Pos   (6U)"

.PP
Definition at line \fB2609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT7   \fBCAN_FA1R_FACT7_Msk\fP"
Filter Active bit 7 
.PP
Definition at line \fB2614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT7_Msk   (0x1UL << CAN_FA1R_FACT7_Pos)"
0x00000080 
.PP
Definition at line \fB2613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT7_Pos   (7U)"

.PP
Definition at line \fB2612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT8   \fBCAN_FA1R_FACT8_Msk\fP"
Filter Active bit 8 
.PP
Definition at line \fB2617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT8_Msk   (0x1UL << CAN_FA1R_FACT8_Pos)"
0x00000100 
.PP
Definition at line \fB2616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT8_Pos   (8U)"

.PP
Definition at line \fB2615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT9   \fBCAN_FA1R_FACT9_Msk\fP"
Filter Active bit 9 
.PP
Definition at line \fB2620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT9_Msk   (0x1UL << CAN_FA1R_FACT9_Pos)"
0x00000200 
.PP
Definition at line \fB2619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT9_Pos   (9U)"

.PP
Definition at line \fB2618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT_Msk   (0xFFFFFFFUL << CAN_FA1R_FACT_Pos)"
0x0FFFFFFF 
.PP
Definition at line \fB2589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FA1R_FACT_Pos   (0U)"

.PP
Definition at line \fB2588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA   \fBCAN_FFA1R_FFA_Msk\fP"
Filter FIFO Assignment 
.PP
Definition at line \fB2501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA0   \fBCAN_FFA1R_FFA0_Msk\fP"
Filter FIFO Assignment bit 0 
.PP
Definition at line \fB2504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA0_Msk   (0x1UL << CAN_FFA1R_FFA0_Pos)"
0x00000001 
.PP
Definition at line \fB2503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA0_Pos   (0U)"

.PP
Definition at line \fB2502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA1   \fBCAN_FFA1R_FFA1_Msk\fP"
Filter FIFO Assignment bit 1 
.PP
Definition at line \fB2507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA10   \fBCAN_FFA1R_FFA10_Msk\fP"
Filter FIFO Assignment bit 10 
.PP
Definition at line \fB2534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA10_Msk   (0x1UL << CAN_FFA1R_FFA10_Pos)"
0x00000400 
.PP
Definition at line \fB2533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA10_Pos   (10U)"

.PP
Definition at line \fB2532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA11   \fBCAN_FFA1R_FFA11_Msk\fP"
Filter FIFO Assignment bit 11 
.PP
Definition at line \fB2537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA11_Msk   (0x1UL << CAN_FFA1R_FFA11_Pos)"
0x00000800 
.PP
Definition at line \fB2536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA11_Pos   (11U)"

.PP
Definition at line \fB2535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA12   \fBCAN_FFA1R_FFA12_Msk\fP"
Filter FIFO Assignment bit 12 
.PP
Definition at line \fB2540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA12_Msk   (0x1UL << CAN_FFA1R_FFA12_Pos)"
0x00001000 
.PP
Definition at line \fB2539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA12_Pos   (12U)"

.PP
Definition at line \fB2538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA13   \fBCAN_FFA1R_FFA13_Msk\fP"
Filter FIFO Assignment bit 13 
.PP
Definition at line \fB2543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA13_Msk   (0x1UL << CAN_FFA1R_FFA13_Pos)"
0x00002000 
.PP
Definition at line \fB2542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA13_Pos   (13U)"

.PP
Definition at line \fB2541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA14   \fBCAN_FFA1R_FFA14_Msk\fP"
Filter FIFO Assignment bit 14 
.PP
Definition at line \fB2546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA14_Msk   (0x1UL << CAN_FFA1R_FFA14_Pos)"
0x00004000 
.PP
Definition at line \fB2545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA14_Pos   (14U)"

.PP
Definition at line \fB2544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA15   \fBCAN_FFA1R_FFA15_Msk\fP"
Filter FIFO Assignment bit 15 
.PP
Definition at line \fB2549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA15_Msk   (0x1UL << CAN_FFA1R_FFA15_Pos)"
0x00008000 
.PP
Definition at line \fB2548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA15_Pos   (15U)"

.PP
Definition at line \fB2547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA16   \fBCAN_FFA1R_FFA16_Msk\fP"
Filter FIFO Assignment bit 16 
.PP
Definition at line \fB2552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA16_Msk   (0x1UL << CAN_FFA1R_FFA16_Pos)"
0x00010000 
.PP
Definition at line \fB2551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA16_Pos   (16U)"

.PP
Definition at line \fB2550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA17   \fBCAN_FFA1R_FFA17_Msk\fP"
Filter FIFO Assignment bit 17 
.PP
Definition at line \fB2555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA17_Msk   (0x1UL << CAN_FFA1R_FFA17_Pos)"
0x00020000 
.PP
Definition at line \fB2554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA17_Pos   (17U)"

.PP
Definition at line \fB2553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA18   \fBCAN_FFA1R_FFA18_Msk\fP"
Filter FIFO Assignment bit 18 
.PP
Definition at line \fB2558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA18_Msk   (0x1UL << CAN_FFA1R_FFA18_Pos)"
0x00040000 
.PP
Definition at line \fB2557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA18_Pos   (18U)"

.PP
Definition at line \fB2556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA19   \fBCAN_FFA1R_FFA19_Msk\fP"
Filter FIFO Assignment bit 19 
.PP
Definition at line \fB2561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA19_Msk   (0x1UL << CAN_FFA1R_FFA19_Pos)"
0x00080000 
.PP
Definition at line \fB2560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA19_Pos   (19U)"

.PP
Definition at line \fB2559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA1_Msk   (0x1UL << CAN_FFA1R_FFA1_Pos)"
0x00000002 
.PP
Definition at line \fB2506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA1_Pos   (1U)"

.PP
Definition at line \fB2505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA2   \fBCAN_FFA1R_FFA2_Msk\fP"
Filter FIFO Assignment bit 2 
.PP
Definition at line \fB2510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA20   \fBCAN_FFA1R_FFA20_Msk\fP"
Filter FIFO Assignment bit 20 
.PP
Definition at line \fB2564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA20_Msk   (0x1UL << CAN_FFA1R_FFA20_Pos)"
0x00100000 
.PP
Definition at line \fB2563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA20_Pos   (20U)"

.PP
Definition at line \fB2562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA21   \fBCAN_FFA1R_FFA21_Msk\fP"
Filter FIFO Assignment bit 21 
.PP
Definition at line \fB2567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA21_Msk   (0x1UL << CAN_FFA1R_FFA21_Pos)"
0x00200000 
.PP
Definition at line \fB2566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA21_Pos   (21U)"

.PP
Definition at line \fB2565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA22   \fBCAN_FFA1R_FFA22_Msk\fP"
Filter FIFO Assignment bit 22 
.PP
Definition at line \fB2570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA22_Msk   (0x1UL << CAN_FFA1R_FFA22_Pos)"
0x00400000 
.PP
Definition at line \fB2569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA22_Pos   (22U)"

.PP
Definition at line \fB2568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA23   \fBCAN_FFA1R_FFA23_Msk\fP"
Filter FIFO Assignment bit 23 
.PP
Definition at line \fB2573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA23_Msk   (0x1UL << CAN_FFA1R_FFA23_Pos)"
0x00800000 
.PP
Definition at line \fB2572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA23_Pos   (23U)"

.PP
Definition at line \fB2571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA24   \fBCAN_FFA1R_FFA24_Msk\fP"
Filter FIFO Assignment bit 24 
.PP
Definition at line \fB2576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA24_Msk   (0x1UL << CAN_FFA1R_FFA24_Pos)"
0x01000000 
.PP
Definition at line \fB2575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA24_Pos   (24U)"

.PP
Definition at line \fB2574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA25   \fBCAN_FFA1R_FFA25_Msk\fP"
Filter FIFO Assignment bit 25 
.PP
Definition at line \fB2579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA25_Msk   (0x1UL << CAN_FFA1R_FFA25_Pos)"
0x02000000 
.PP
Definition at line \fB2578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA25_Pos   (25U)"

.PP
Definition at line \fB2577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA26   \fBCAN_FFA1R_FFA26_Msk\fP"
Filter FIFO Assignment bit 26 
.PP
Definition at line \fB2582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA26_Msk   (0x1UL << CAN_FFA1R_FFA26_Pos)"
0x04000000 
.PP
Definition at line \fB2581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA26_Pos   (26U)"

.PP
Definition at line \fB2580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA27   \fBCAN_FFA1R_FFA27_Msk\fP"
Filter FIFO Assignment bit 27 
.PP
Definition at line \fB2585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA27_Msk   (0x1UL << CAN_FFA1R_FFA27_Pos)"
0x08000000 
.PP
Definition at line \fB2584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA27_Pos   (27U)"

.PP
Definition at line \fB2583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA2_Msk   (0x1UL << CAN_FFA1R_FFA2_Pos)"
0x00000004 
.PP
Definition at line \fB2509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA2_Pos   (2U)"

.PP
Definition at line \fB2508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA3   \fBCAN_FFA1R_FFA3_Msk\fP"
Filter FIFO Assignment bit 3 
.PP
Definition at line \fB2513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA3_Msk   (0x1UL << CAN_FFA1R_FFA3_Pos)"
0x00000008 
.PP
Definition at line \fB2512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA3_Pos   (3U)"

.PP
Definition at line \fB2511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA4   \fBCAN_FFA1R_FFA4_Msk\fP"
Filter FIFO Assignment bit 4 
.PP
Definition at line \fB2516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA4_Msk   (0x1UL << CAN_FFA1R_FFA4_Pos)"
0x00000010 
.PP
Definition at line \fB2515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA4_Pos   (4U)"

.PP
Definition at line \fB2514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA5   \fBCAN_FFA1R_FFA5_Msk\fP"
Filter FIFO Assignment bit 5 
.PP
Definition at line \fB2519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA5_Msk   (0x1UL << CAN_FFA1R_FFA5_Pos)"
0x00000020 
.PP
Definition at line \fB2518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA5_Pos   (5U)"

.PP
Definition at line \fB2517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA6   \fBCAN_FFA1R_FFA6_Msk\fP"
Filter FIFO Assignment bit 6 
.PP
Definition at line \fB2522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA6_Msk   (0x1UL << CAN_FFA1R_FFA6_Pos)"
0x00000040 
.PP
Definition at line \fB2521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA6_Pos   (6U)"

.PP
Definition at line \fB2520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA7   \fBCAN_FFA1R_FFA7_Msk\fP"
Filter FIFO Assignment bit 7 
.PP
Definition at line \fB2525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA7_Msk   (0x1UL << CAN_FFA1R_FFA7_Pos)"
0x00000080 
.PP
Definition at line \fB2524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA7_Pos   (7U)"

.PP
Definition at line \fB2523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA8   \fBCAN_FFA1R_FFA8_Msk\fP"
Filter FIFO Assignment bit 8 
.PP
Definition at line \fB2528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA8_Msk   (0x1UL << CAN_FFA1R_FFA8_Pos)"
0x00000100 
.PP
Definition at line \fB2527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA8_Pos   (8U)"

.PP
Definition at line \fB2526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA9   \fBCAN_FFA1R_FFA9_Msk\fP"
Filter FIFO Assignment bit 9 
.PP
Definition at line \fB2531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA9_Msk   (0x1UL << CAN_FFA1R_FFA9_Pos)"
0x00000200 
.PP
Definition at line \fB2530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA9_Pos   (9U)"

.PP
Definition at line \fB2529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA_Msk   (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos)"
0x0FFFFFFF 
.PP
Definition at line \fB2500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FFA1R_FFA_Pos   (0U)"

.PP
Definition at line \fB2499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM   \fBCAN_FM1R_FBM_Msk\fP"
Filter Mode 
.PP
Definition at line \fB2323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM0   \fBCAN_FM1R_FBM0_Msk\fP"
Filter Init Mode bit 0 
.PP
Definition at line \fB2326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM0_Msk   (0x1UL << CAN_FM1R_FBM0_Pos)"
0x00000001 
.PP
Definition at line \fB2325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM0_Pos   (0U)"

.PP
Definition at line \fB2324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM1   \fBCAN_FM1R_FBM1_Msk\fP"
Filter Init Mode bit 1 
.PP
Definition at line \fB2329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM10   \fBCAN_FM1R_FBM10_Msk\fP"
Filter Init Mode bit 10 
.PP
Definition at line \fB2356\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM10_Msk   (0x1UL << CAN_FM1R_FBM10_Pos)"
0x00000400 
.PP
Definition at line \fB2355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM10_Pos   (10U)"

.PP
Definition at line \fB2354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM11   \fBCAN_FM1R_FBM11_Msk\fP"
Filter Init Mode bit 11 
.PP
Definition at line \fB2359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM11_Msk   (0x1UL << CAN_FM1R_FBM11_Pos)"
0x00000800 
.PP
Definition at line \fB2358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM11_Pos   (11U)"

.PP
Definition at line \fB2357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM12   \fBCAN_FM1R_FBM12_Msk\fP"
Filter Init Mode bit 12 
.PP
Definition at line \fB2362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM12_Msk   (0x1UL << CAN_FM1R_FBM12_Pos)"
0x00001000 
.PP
Definition at line \fB2361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM12_Pos   (12U)"

.PP
Definition at line \fB2360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM13   \fBCAN_FM1R_FBM13_Msk\fP"
Filter Init Mode bit 13 
.PP
Definition at line \fB2365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM13_Msk   (0x1UL << CAN_FM1R_FBM13_Pos)"
0x00002000 
.PP
Definition at line \fB2364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM13_Pos   (13U)"

.PP
Definition at line \fB2363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM14   \fBCAN_FM1R_FBM14_Msk\fP"
Filter Init Mode bit 14 
.PP
Definition at line \fB2368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM14_Msk   (0x1UL << CAN_FM1R_FBM14_Pos)"
0x00004000 
.PP
Definition at line \fB2367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM14_Pos   (14U)"

.PP
Definition at line \fB2366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM15   \fBCAN_FM1R_FBM15_Msk\fP"
Filter Init Mode bit 15 
.PP
Definition at line \fB2371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM15_Msk   (0x1UL << CAN_FM1R_FBM15_Pos)"
0x00008000 
.PP
Definition at line \fB2370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM15_Pos   (15U)"

.PP
Definition at line \fB2369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM16   \fBCAN_FM1R_FBM16_Msk\fP"
Filter Init Mode bit 16 
.PP
Definition at line \fB2374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM16_Msk   (0x1UL << CAN_FM1R_FBM16_Pos)"
0x00010000 
.PP
Definition at line \fB2373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM16_Pos   (16U)"

.PP
Definition at line \fB2372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM17   \fBCAN_FM1R_FBM17_Msk\fP"
Filter Init Mode bit 17 
.PP
Definition at line \fB2377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM17_Msk   (0x1UL << CAN_FM1R_FBM17_Pos)"
0x00020000 
.PP
Definition at line \fB2376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM17_Pos   (17U)"

.PP
Definition at line \fB2375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM18   \fBCAN_FM1R_FBM18_Msk\fP"
Filter Init Mode bit 18 
.PP
Definition at line \fB2380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM18_Msk   (0x1UL << CAN_FM1R_FBM18_Pos)"
0x00040000 
.PP
Definition at line \fB2379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM18_Pos   (18U)"

.PP
Definition at line \fB2378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM19   \fBCAN_FM1R_FBM19_Msk\fP"
Filter Init Mode bit 19 
.PP
Definition at line \fB2383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM19_Msk   (0x1UL << CAN_FM1R_FBM19_Pos)"
0x00080000 
.PP
Definition at line \fB2382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM19_Pos   (19U)"

.PP
Definition at line \fB2381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM1_Msk   (0x1UL << CAN_FM1R_FBM1_Pos)"
0x00000002 
.PP
Definition at line \fB2328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM1_Pos   (1U)"

.PP
Definition at line \fB2327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM2   \fBCAN_FM1R_FBM2_Msk\fP"
Filter Init Mode bit 2 
.PP
Definition at line \fB2332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM20   \fBCAN_FM1R_FBM20_Msk\fP"
Filter Init Mode bit 20 
.PP
Definition at line \fB2386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM20_Msk   (0x1UL << CAN_FM1R_FBM20_Pos)"
0x00100000 
.PP
Definition at line \fB2385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM20_Pos   (20U)"

.PP
Definition at line \fB2384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM21   \fBCAN_FM1R_FBM21_Msk\fP"
Filter Init Mode bit 21 
.PP
Definition at line \fB2389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM21_Msk   (0x1UL << CAN_FM1R_FBM21_Pos)"
0x00200000 
.PP
Definition at line \fB2388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM21_Pos   (21U)"

.PP
Definition at line \fB2387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM22   \fBCAN_FM1R_FBM22_Msk\fP"
Filter Init Mode bit 22 
.PP
Definition at line \fB2392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM22_Msk   (0x1UL << CAN_FM1R_FBM22_Pos)"
0x00400000 
.PP
Definition at line \fB2391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM22_Pos   (22U)"

.PP
Definition at line \fB2390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM23   \fBCAN_FM1R_FBM23_Msk\fP"
Filter Init Mode bit 23 
.PP
Definition at line \fB2395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM23_Msk   (0x1UL << CAN_FM1R_FBM23_Pos)"
0x00800000 
.PP
Definition at line \fB2394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM23_Pos   (23U)"

.PP
Definition at line \fB2393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM24   \fBCAN_FM1R_FBM24_Msk\fP"
Filter Init Mode bit 24 
.PP
Definition at line \fB2398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM24_Msk   (0x1UL << CAN_FM1R_FBM24_Pos)"
0x01000000 
.PP
Definition at line \fB2397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM24_Pos   (24U)"

.PP
Definition at line \fB2396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM25   \fBCAN_FM1R_FBM25_Msk\fP"
Filter Init Mode bit 25 
.PP
Definition at line \fB2401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM25_Msk   (0x1UL << CAN_FM1R_FBM25_Pos)"
0x02000000 
.PP
Definition at line \fB2400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM25_Pos   (25U)"

.PP
Definition at line \fB2399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM26   \fBCAN_FM1R_FBM26_Msk\fP"
Filter Init Mode bit 26 
.PP
Definition at line \fB2404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM26_Msk   (0x1UL << CAN_FM1R_FBM26_Pos)"
0x04000000 
.PP
Definition at line \fB2403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM26_Pos   (26U)"

.PP
Definition at line \fB2402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM27   \fBCAN_FM1R_FBM27_Msk\fP"
Filter Init Mode bit 27 
.PP
Definition at line \fB2407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM27_Msk   (0x1UL << CAN_FM1R_FBM27_Pos)"
0x08000000 
.PP
Definition at line \fB2406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM27_Pos   (27U)"

.PP
Definition at line \fB2405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM2_Msk   (0x1UL << CAN_FM1R_FBM2_Pos)"
0x00000004 
.PP
Definition at line \fB2331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM2_Pos   (2U)"

.PP
Definition at line \fB2330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM3   \fBCAN_FM1R_FBM3_Msk\fP"
Filter Init Mode bit 3 
.PP
Definition at line \fB2335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM3_Msk   (0x1UL << CAN_FM1R_FBM3_Pos)"
0x00000008 
.PP
Definition at line \fB2334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM3_Pos   (3U)"

.PP
Definition at line \fB2333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM4   \fBCAN_FM1R_FBM4_Msk\fP"
Filter Init Mode bit 4 
.PP
Definition at line \fB2338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM4_Msk   (0x1UL << CAN_FM1R_FBM4_Pos)"
0x00000010 
.PP
Definition at line \fB2337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM4_Pos   (4U)"

.PP
Definition at line \fB2336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM5   \fBCAN_FM1R_FBM5_Msk\fP"
Filter Init Mode bit 5 
.PP
Definition at line \fB2341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM5_Msk   (0x1UL << CAN_FM1R_FBM5_Pos)"
0x00000020 
.PP
Definition at line \fB2340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM5_Pos   (5U)"

.PP
Definition at line \fB2339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM6   \fBCAN_FM1R_FBM6_Msk\fP"
Filter Init Mode bit 6 
.PP
Definition at line \fB2344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM6_Msk   (0x1UL << CAN_FM1R_FBM6_Pos)"
0x00000040 
.PP
Definition at line \fB2343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM6_Pos   (6U)"

.PP
Definition at line \fB2342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM7   \fBCAN_FM1R_FBM7_Msk\fP"
Filter Init Mode bit 7 
.PP
Definition at line \fB2347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM7_Msk   (0x1UL << CAN_FM1R_FBM7_Pos)"
0x00000080 
.PP
Definition at line \fB2346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM7_Pos   (7U)"

.PP
Definition at line \fB2345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM8   \fBCAN_FM1R_FBM8_Msk\fP"
Filter Init Mode bit 8 
.PP
Definition at line \fB2350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM8_Msk   (0x1UL << CAN_FM1R_FBM8_Pos)"
0x00000100 
.PP
Definition at line \fB2349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM8_Pos   (8U)"

.PP
Definition at line \fB2348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM9   \fBCAN_FM1R_FBM9_Msk\fP"
Filter Init Mode bit 9 
.PP
Definition at line \fB2353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM9_Msk   (0x1UL << CAN_FM1R_FBM9_Pos)"
0x00000200 
.PP
Definition at line \fB2352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM9_Pos   (9U)"

.PP
Definition at line \fB2351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM_Msk   (0xFFFFFFFUL << CAN_FM1R_FBM_Pos)"
0x0FFFFFFF 
.PP
Definition at line \fB2322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FM1R_FBM_Pos   (0U)"

.PP
Definition at line \fB2321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FMR_CAN2SB   \fBCAN_FMR_CAN2SB_Msk\fP"
CAN2 start bank 
.PP
Definition at line \fB2318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FMR_CAN2SB_Msk   (0x3FUL << CAN_FMR_CAN2SB_Pos)"
0x00003F00 
.PP
Definition at line \fB2317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FMR_CAN2SB_Pos   (8U)"

.PP
Definition at line \fB2316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FMR_FINIT   \fBCAN_FMR_FINIT_Msk\fP"
Filter Init Mode 
.PP
Definition at line \fB2315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FMR_FINIT_Msk   (0x1UL << CAN_FMR_FINIT_Pos)"
0x00000001 
.PP
Definition at line \fB2314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FMR_FINIT_Pos   (0U)"

.PP
Definition at line \fB2313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC   \fBCAN_FS1R_FSC_Msk\fP"
Filter Scale Configuration 
.PP
Definition at line \fB2412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC0   \fBCAN_FS1R_FSC0_Msk\fP"
Filter Scale Configuration bit 0 
.PP
Definition at line \fB2415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC0_Msk   (0x1UL << CAN_FS1R_FSC0_Pos)"
0x00000001 
.PP
Definition at line \fB2414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC0_Pos   (0U)"

.PP
Definition at line \fB2413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC1   \fBCAN_FS1R_FSC1_Msk\fP"
Filter Scale Configuration bit 1 
.PP
Definition at line \fB2418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC10   \fBCAN_FS1R_FSC10_Msk\fP"
Filter Scale Configuration bit 10 
.PP
Definition at line \fB2445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC10_Msk   (0x1UL << CAN_FS1R_FSC10_Pos)"
0x00000400 
.PP
Definition at line \fB2444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC10_Pos   (10U)"

.PP
Definition at line \fB2443\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC11   \fBCAN_FS1R_FSC11_Msk\fP"
Filter Scale Configuration bit 11 
.PP
Definition at line \fB2448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC11_Msk   (0x1UL << CAN_FS1R_FSC11_Pos)"
0x00000800 
.PP
Definition at line \fB2447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC11_Pos   (11U)"

.PP
Definition at line \fB2446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC12   \fBCAN_FS1R_FSC12_Msk\fP"
Filter Scale Configuration bit 12 
.PP
Definition at line \fB2451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC12_Msk   (0x1UL << CAN_FS1R_FSC12_Pos)"
0x00001000 
.PP
Definition at line \fB2450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC12_Pos   (12U)"

.PP
Definition at line \fB2449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC13   \fBCAN_FS1R_FSC13_Msk\fP"
Filter Scale Configuration bit 13 
.PP
Definition at line \fB2454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC13_Msk   (0x1UL << CAN_FS1R_FSC13_Pos)"
0x00002000 
.PP
Definition at line \fB2453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC13_Pos   (13U)"

.PP
Definition at line \fB2452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC14   \fBCAN_FS1R_FSC14_Msk\fP"
Filter Scale Configuration bit 14 
.PP
Definition at line \fB2457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC14_Msk   (0x1UL << CAN_FS1R_FSC14_Pos)"
0x00004000 
.PP
Definition at line \fB2456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC14_Pos   (14U)"

.PP
Definition at line \fB2455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC15   \fBCAN_FS1R_FSC15_Msk\fP"
Filter Scale Configuration bit 15 
.PP
Definition at line \fB2460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC15_Msk   (0x1UL << CAN_FS1R_FSC15_Pos)"
0x00008000 
.PP
Definition at line \fB2459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC15_Pos   (15U)"

.PP
Definition at line \fB2458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC16   \fBCAN_FS1R_FSC16_Msk\fP"
Filter Scale Configuration bit 16 
.PP
Definition at line \fB2463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC16_Msk   (0x1UL << CAN_FS1R_FSC16_Pos)"
0x00010000 
.PP
Definition at line \fB2462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC16_Pos   (16U)"

.PP
Definition at line \fB2461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC17   \fBCAN_FS1R_FSC17_Msk\fP"
Filter Scale Configuration bit 17 
.PP
Definition at line \fB2466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC17_Msk   (0x1UL << CAN_FS1R_FSC17_Pos)"
0x00020000 
.PP
Definition at line \fB2465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC17_Pos   (17U)"

.PP
Definition at line \fB2464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC18   \fBCAN_FS1R_FSC18_Msk\fP"
Filter Scale Configuration bit 18 
.PP
Definition at line \fB2469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC18_Msk   (0x1UL << CAN_FS1R_FSC18_Pos)"
0x00040000 
.PP
Definition at line \fB2468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC18_Pos   (18U)"

.PP
Definition at line \fB2467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC19   \fBCAN_FS1R_FSC19_Msk\fP"
Filter Scale Configuration bit 19 
.PP
Definition at line \fB2472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC19_Msk   (0x1UL << CAN_FS1R_FSC19_Pos)"
0x00080000 
.PP
Definition at line \fB2471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC19_Pos   (19U)"

.PP
Definition at line \fB2470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC1_Msk   (0x1UL << CAN_FS1R_FSC1_Pos)"
0x00000002 
.PP
Definition at line \fB2417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC1_Pos   (1U)"

.PP
Definition at line \fB2416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC2   \fBCAN_FS1R_FSC2_Msk\fP"
Filter Scale Configuration bit 2 
.PP
Definition at line \fB2421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC20   \fBCAN_FS1R_FSC20_Msk\fP"
Filter Scale Configuration bit 20 
.PP
Definition at line \fB2475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC20_Msk   (0x1UL << CAN_FS1R_FSC20_Pos)"
0x00100000 
.PP
Definition at line \fB2474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC20_Pos   (20U)"

.PP
Definition at line \fB2473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC21   \fBCAN_FS1R_FSC21_Msk\fP"
Filter Scale Configuration bit 21 
.PP
Definition at line \fB2478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC21_Msk   (0x1UL << CAN_FS1R_FSC21_Pos)"
0x00200000 
.PP
Definition at line \fB2477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC21_Pos   (21U)"

.PP
Definition at line \fB2476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC22   \fBCAN_FS1R_FSC22_Msk\fP"
Filter Scale Configuration bit 22 
.PP
Definition at line \fB2481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC22_Msk   (0x1UL << CAN_FS1R_FSC22_Pos)"
0x00400000 
.PP
Definition at line \fB2480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC22_Pos   (22U)"

.PP
Definition at line \fB2479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC23   \fBCAN_FS1R_FSC23_Msk\fP"
Filter Scale Configuration bit 23 
.PP
Definition at line \fB2484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC23_Msk   (0x1UL << CAN_FS1R_FSC23_Pos)"
0x00800000 
.PP
Definition at line \fB2483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC23_Pos   (23U)"

.PP
Definition at line \fB2482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC24   \fBCAN_FS1R_FSC24_Msk\fP"
Filter Scale Configuration bit 24 
.PP
Definition at line \fB2487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC24_Msk   (0x1UL << CAN_FS1R_FSC24_Pos)"
0x01000000 
.PP
Definition at line \fB2486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC24_Pos   (24U)"

.PP
Definition at line \fB2485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC25   \fBCAN_FS1R_FSC25_Msk\fP"
Filter Scale Configuration bit 25 
.PP
Definition at line \fB2490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC25_Msk   (0x1UL << CAN_FS1R_FSC25_Pos)"
0x02000000 
.PP
Definition at line \fB2489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC25_Pos   (25U)"

.PP
Definition at line \fB2488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC26   \fBCAN_FS1R_FSC26_Msk\fP"
Filter Scale Configuration bit 26 
.PP
Definition at line \fB2493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC26_Msk   (0x1UL << CAN_FS1R_FSC26_Pos)"
0x04000000 
.PP
Definition at line \fB2492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC26_Pos   (26U)"

.PP
Definition at line \fB2491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC27   \fBCAN_FS1R_FSC27_Msk\fP"
Filter Scale Configuration bit 27 
.PP
Definition at line \fB2496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC27_Msk   (0x1UL << CAN_FS1R_FSC27_Pos)"
0x08000000 
.PP
Definition at line \fB2495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC27_Pos   (27U)"

.PP
Definition at line \fB2494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC2_Msk   (0x1UL << CAN_FS1R_FSC2_Pos)"
0x00000004 
.PP
Definition at line \fB2420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC2_Pos   (2U)"

.PP
Definition at line \fB2419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC3   \fBCAN_FS1R_FSC3_Msk\fP"
Filter Scale Configuration bit 3 
.PP
Definition at line \fB2424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC3_Msk   (0x1UL << CAN_FS1R_FSC3_Pos)"
0x00000008 
.PP
Definition at line \fB2423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC3_Pos   (3U)"

.PP
Definition at line \fB2422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC4   \fBCAN_FS1R_FSC4_Msk\fP"
Filter Scale Configuration bit 4 
.PP
Definition at line \fB2427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC4_Msk   (0x1UL << CAN_FS1R_FSC4_Pos)"
0x00000010 
.PP
Definition at line \fB2426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC4_Pos   (4U)"

.PP
Definition at line \fB2425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC5   \fBCAN_FS1R_FSC5_Msk\fP"
Filter Scale Configuration bit 5 
.PP
Definition at line \fB2430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC5_Msk   (0x1UL << CAN_FS1R_FSC5_Pos)"
0x00000020 
.PP
Definition at line \fB2429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC5_Pos   (5U)"

.PP
Definition at line \fB2428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC6   \fBCAN_FS1R_FSC6_Msk\fP"
Filter Scale Configuration bit 6 
.PP
Definition at line \fB2433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC6_Msk   (0x1UL << CAN_FS1R_FSC6_Pos)"
0x00000040 
.PP
Definition at line \fB2432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC6_Pos   (6U)"

.PP
Definition at line \fB2431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC7   \fBCAN_FS1R_FSC7_Msk\fP"
Filter Scale Configuration bit 7 
.PP
Definition at line \fB2436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC7_Msk   (0x1UL << CAN_FS1R_FSC7_Pos)"
0x00000080 
.PP
Definition at line \fB2435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC7_Pos   (7U)"

.PP
Definition at line \fB2434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC8   \fBCAN_FS1R_FSC8_Msk\fP"
Filter Scale Configuration bit 8 
.PP
Definition at line \fB2439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC8_Msk   (0x1UL << CAN_FS1R_FSC8_Pos)"
0x00000100 
.PP
Definition at line \fB2438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC8_Pos   (8U)"

.PP
Definition at line \fB2437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC9   \fBCAN_FS1R_FSC9_Msk\fP"
Filter Scale Configuration bit 9 
.PP
Definition at line \fB2442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC9_Msk   (0x1UL << CAN_FS1R_FSC9_Pos)"
0x00000200 
.PP
Definition at line \fB2441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC9_Pos   (9U)"

.PP
Definition at line \fB2440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC_Msk   (0xFFFFFFFUL << CAN_FS1R_FSC_Pos)"
0x0FFFFFFF 
.PP
Definition at line \fB2411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_FS1R_FSC_Pos   (0U)"

.PP
Definition at line \fB2410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_BOFIE   \fBCAN_IER_BOFIE_Msk\fP"
Bus-Off Interrupt Enable 
.PP
Definition at line \fB1966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_BOFIE_Msk   (0x1UL << CAN_IER_BOFIE_Pos)"
0x00000400 
.PP
Definition at line \fB1965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_BOFIE_Pos   (10U)"

.PP
Definition at line \fB1964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_EPVIE   \fBCAN_IER_EPVIE_Msk\fP"
Error Passive Interrupt Enable 
.PP
Definition at line \fB1963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_EPVIE_Msk   (0x1UL << CAN_IER_EPVIE_Pos)"
0x00000200 
.PP
Definition at line \fB1962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_EPVIE_Pos   (9U)"

.PP
Definition at line \fB1961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_ERRIE   \fBCAN_IER_ERRIE_Msk\fP"
Error Interrupt Enable 
.PP
Definition at line \fB1972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_ERRIE_Msk   (0x1UL << CAN_IER_ERRIE_Pos)"
0x00008000 
.PP
Definition at line \fB1971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_ERRIE_Pos   (15U)"

.PP
Definition at line \fB1970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_EWGIE   \fBCAN_IER_EWGIE_Msk\fP"
Error Warning Interrupt Enable 
.PP
Definition at line \fB1960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_EWGIE_Msk   (0x1UL << CAN_IER_EWGIE_Pos)"
0x00000100 
.PP
Definition at line \fB1959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_EWGIE_Pos   (8U)"

.PP
Definition at line \fB1958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_EWGIE_Pos   (8U)"

.PP
Definition at line \fB1958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FFIE0   \fBCAN_IER_FFIE0_Msk\fP"
FIFO Full Interrupt Enable 
.PP
Definition at line \fB1945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FFIE0_Msk   (0x1UL << CAN_IER_FFIE0_Pos)"
0x00000004 
.PP
Definition at line \fB1944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FFIE0_Pos   (2U)"

.PP
Definition at line \fB1943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FFIE1   \fBCAN_IER_FFIE1_Msk\fP"
FIFO Full Interrupt Enable 
.PP
Definition at line \fB1954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FFIE1_Msk   (0x1UL << CAN_IER_FFIE1_Pos)"
0x00000020 
.PP
Definition at line \fB1953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FFIE1_Pos   (5U)"

.PP
Definition at line \fB1952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FMPIE0   \fBCAN_IER_FMPIE0_Msk\fP"
FIFO Message Pending Interrupt Enable 
.PP
Definition at line \fB1942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FMPIE0_Msk   (0x1UL << CAN_IER_FMPIE0_Pos)"
0x00000002 
.PP
Definition at line \fB1941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FMPIE0_Pos   (1U)"

.PP
Definition at line \fB1940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FMPIE1   \fBCAN_IER_FMPIE1_Msk\fP"
FIFO Message Pending Interrupt Enable 
.PP
Definition at line \fB1951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FMPIE1_Msk   (0x1UL << CAN_IER_FMPIE1_Pos)"
0x00000010 
.PP
Definition at line \fB1950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FMPIE1_Pos   (4U)"

.PP
Definition at line \fB1949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FOVIE0   \fBCAN_IER_FOVIE0_Msk\fP"
FIFO Overrun Interrupt Enable 
.PP
Definition at line \fB1948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FOVIE0_Msk   (0x1UL << CAN_IER_FOVIE0_Pos)"
0x00000008 
.PP
Definition at line \fB1947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FOVIE0_Pos   (3U)"

.PP
Definition at line \fB1946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FOVIE1   \fBCAN_IER_FOVIE1_Msk\fP"
FIFO Overrun Interrupt Enable 
.PP
Definition at line \fB1957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FOVIE1_Msk   (0x1UL << CAN_IER_FOVIE1_Pos)"
0x00000040 
.PP
Definition at line \fB1956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_FOVIE1_Pos   (6U)"

.PP
Definition at line \fB1955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_LECIE   \fBCAN_IER_LECIE_Msk\fP"
Last Error Code Interrupt Enable 
.PP
Definition at line \fB1969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_LECIE_Msk   (0x1UL << CAN_IER_LECIE_Pos)"
0x00000800 
.PP
Definition at line \fB1968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_LECIE_Pos   (11U)"

.PP
Definition at line \fB1967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_SLKIE   \fBCAN_IER_SLKIE_Msk\fP"
Sleep Interrupt Enable 
.PP
Definition at line \fB1978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_SLKIE_Msk   (0x1UL << CAN_IER_SLKIE_Pos)"
0x00020000 
.PP
Definition at line \fB1977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_SLKIE_Pos   (17U)"

.PP
Definition at line \fB1976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_TMEIE   \fBCAN_IER_TMEIE_Msk\fP"
Transmit Mailbox Empty Interrupt Enable 
.PP
Definition at line \fB1939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_TMEIE_Msk   (0x1UL << CAN_IER_TMEIE_Pos)"
0x00000001 
.PP
Definition at line \fB1938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_TMEIE_Pos   (0U)"

.PP
Definition at line \fB1937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_WKUIE   \fBCAN_IER_WKUIE_Msk\fP"
Wakeup Interrupt Enable 
.PP
Definition at line \fB1975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_WKUIE_Msk   (0x1UL << CAN_IER_WKUIE_Pos)"
0x00010000 
.PP
Definition at line \fB1974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_IER_WKUIE_Pos   (16U)"

.PP
Definition at line \fB1973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_ABOM   \fBCAN_MCR_ABOM_Msk\fP"
Automatic Bus-Off Management 
.PP
Definition at line \fB1793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_ABOM_Msk   (0x1UL << CAN_MCR_ABOM_Pos)"
0x00000040 
.PP
Definition at line \fB1792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_ABOM_Pos   (6U)"

.PP
Definition at line \fB1791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_AWUM   \fBCAN_MCR_AWUM_Msk\fP"
Automatic Wakeup Mode 
.PP
Definition at line \fB1790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_AWUM_Msk   (0x1UL << CAN_MCR_AWUM_Pos)"
0x00000020 
.PP
Definition at line \fB1789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_AWUM_Pos   (5U)"

.PP
Definition at line \fB1788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_DBF   \fBCAN_MCR_DBF_Msk\fP"
bxCAN Debug freeze 
.PP
Definition at line \fB1802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_DBF_Msk   (0x1UL << CAN_MCR_DBF_Pos)"
0x00010000 
.PP
Definition at line \fB1801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_DBF_Pos   (16U)"

.PP
Definition at line \fB1800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_INRQ   \fBCAN_MCR_INRQ_Msk\fP"
Initialization Request 
.PP
Definition at line \fB1775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_INRQ_Msk   (0x1UL << \fBCAN_MCR_INRQ_Pos\fP)"
0x00000001 
.PP
Definition at line \fB1774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_INRQ_Pos   (0U)"
<CAN control and status registers 
.PP
Definition at line \fB1773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_NART   \fBCAN_MCR_NART_Msk\fP"
No Automatic Retransmission 
.PP
Definition at line \fB1787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_NART_Msk   (0x1UL << CAN_MCR_NART_Pos)"
0x00000010 
.PP
Definition at line \fB1786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_NART_Pos   (4U)"

.PP
Definition at line \fB1785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_RESET   \fBCAN_MCR_RESET_Msk\fP"
bxCAN software master reset 
.PP
Definition at line \fB1799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_RESET_Msk   (0x1UL << CAN_MCR_RESET_Pos)"
0x00008000 
.PP
Definition at line \fB1798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_RESET_Pos   (15U)"

.PP
Definition at line \fB1797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_RFLM   \fBCAN_MCR_RFLM_Msk\fP"
Receive FIFO Locked Mode 
.PP
Definition at line \fB1784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_RFLM_Msk   (0x1UL << CAN_MCR_RFLM_Pos)"
0x00000008 
.PP
Definition at line \fB1783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_RFLM_Pos   (3U)"

.PP
Definition at line \fB1782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_SLEEP   \fBCAN_MCR_SLEEP_Msk\fP"
Sleep Mode Request 
.PP
Definition at line \fB1778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_SLEEP_Msk   (0x1UL << CAN_MCR_SLEEP_Pos)"
0x00000002 
.PP
Definition at line \fB1777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_SLEEP_Pos   (1U)"

.PP
Definition at line \fB1776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_TTCM   \fBCAN_MCR_TTCM_Msk\fP"
Time Triggered Communication Mode 
.PP
Definition at line \fB1796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_TTCM_Msk   (0x1UL << CAN_MCR_TTCM_Pos)"
0x00000080 
.PP
Definition at line \fB1795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_TTCM_Pos   (7U)"

.PP
Definition at line \fB1794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_TXFP   \fBCAN_MCR_TXFP_Msk\fP"
Transmit FIFO Priority 
.PP
Definition at line \fB1781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_TXFP_Msk   (0x1UL << CAN_MCR_TXFP_Pos)"
0x00000004 
.PP
Definition at line \fB1780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MCR_TXFP_Pos   (2U)"

.PP
Definition at line \fB1779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_ERRI   \fBCAN_MSR_ERRI_Msk\fP"
Error Interrupt 
.PP
Definition at line \fB1812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_ERRI_Msk   (0x1UL << CAN_MSR_ERRI_Pos)"
0x00000004 
.PP
Definition at line \fB1811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_ERRI_Pos   (2U)"

.PP
Definition at line \fB1810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_INAK   \fBCAN_MSR_INAK_Msk\fP"
Initialization Acknowledge 
.PP
Definition at line \fB1806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_INAK_Msk   (0x1UL << CAN_MSR_INAK_Pos)"
0x00000001 
.PP
Definition at line \fB1805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_INAK_Pos   (0U)"

.PP
Definition at line \fB1804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_RX   \fBCAN_MSR_RX_Msk\fP"
CAN Rx Signal 
.PP
Definition at line \fB1830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_RX_Msk   (0x1UL << CAN_MSR_RX_Pos)"
0x00000800 
.PP
Definition at line \fB1829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_RX_Pos   (11U)"

.PP
Definition at line \fB1828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_RXM   \fBCAN_MSR_RXM_Msk\fP"
Receive Mode 
.PP
Definition at line \fB1824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_RXM_Msk   (0x1UL << CAN_MSR_RXM_Pos)"
0x00000200 
.PP
Definition at line \fB1823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_RXM_Pos   (9U)"

.PP
Definition at line \fB1822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SAMP   \fBCAN_MSR_SAMP_Msk\fP"
Last Sample Point 
.PP
Definition at line \fB1827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SAMP_Msk   (0x1UL << CAN_MSR_SAMP_Pos)"
0x00000400 
.PP
Definition at line \fB1826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SAMP_Pos   (10U)"

.PP
Definition at line \fB1825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SLAK   \fBCAN_MSR_SLAK_Msk\fP"
Sleep Acknowledge 
.PP
Definition at line \fB1809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SLAK_Msk   (0x1UL << CAN_MSR_SLAK_Pos)"
0x00000002 
.PP
Definition at line \fB1808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SLAK_Pos   (1U)"

.PP
Definition at line \fB1807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SLAKI   \fBCAN_MSR_SLAKI_Msk\fP"
Sleep Acknowledge Interrupt 
.PP
Definition at line \fB1818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SLAKI_Msk   (0x1UL << CAN_MSR_SLAKI_Pos)"
0x00000010 
.PP
Definition at line \fB1817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_SLAKI_Pos   (4U)"

.PP
Definition at line \fB1816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_TXM   \fBCAN_MSR_TXM_Msk\fP"
Transmit Mode 
.PP
Definition at line \fB1821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_TXM_Msk   (0x1UL << CAN_MSR_TXM_Pos)"
0x00000100 
.PP
Definition at line \fB1820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_TXM_Pos   (8U)"

.PP
Definition at line \fB1819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_WKUI   \fBCAN_MSR_WKUI_Msk\fP"
Wakeup Interrupt 
.PP
Definition at line \fB1815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_WKUI_Msk   (0x1UL << CAN_MSR_WKUI_Pos)"
0x00000008 
.PP
Definition at line \fB1814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_MSR_WKUI_Pos   (3U)"

.PP
Definition at line \fB1813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA4   \fBCAN_RDH0R_DATA4_Msk\fP"
Data byte 4 
.PP
Definition at line \fB2247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA4_Msk   (0xFFUL << CAN_RDH0R_DATA4_Pos)"
0x000000FF 
.PP
Definition at line \fB2246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA4_Pos   (0U)"

.PP
Definition at line \fB2245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA5   \fBCAN_RDH0R_DATA5_Msk\fP"
Data byte 5 
.PP
Definition at line \fB2250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA5_Msk   (0xFFUL << CAN_RDH0R_DATA5_Pos)"
0x0000FF00 
.PP
Definition at line \fB2249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA5_Pos   (8U)"

.PP
Definition at line \fB2248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA6   \fBCAN_RDH0R_DATA6_Msk\fP"
Data byte 6 
.PP
Definition at line \fB2253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA6_Msk   (0xFFUL << CAN_RDH0R_DATA6_Pos)"
0x00FF0000 
.PP
Definition at line \fB2252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA6_Pos   (16U)"

.PP
Definition at line \fB2251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA7   \fBCAN_RDH0R_DATA7_Msk\fP"
Data byte 7 
.PP
Definition at line \fB2256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA7_Msk   (0xFFUL << CAN_RDH0R_DATA7_Pos)"
0xFF000000 
.PP
Definition at line \fB2255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH0R_DATA7_Pos   (24U)"

.PP
Definition at line \fB2254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA4   \fBCAN_RDH1R_DATA4_Msk\fP"
Data byte 4 
.PP
Definition at line \fB2300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA4_Msk   (0xFFUL << CAN_RDH1R_DATA4_Pos)"
0x000000FF 
.PP
Definition at line \fB2299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA4_Pos   (0U)"

.PP
Definition at line \fB2298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA5   \fBCAN_RDH1R_DATA5_Msk\fP"
Data byte 5 
.PP
Definition at line \fB2303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA5_Msk   (0xFFUL << CAN_RDH1R_DATA5_Pos)"
0x0000FF00 
.PP
Definition at line \fB2302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA5_Pos   (8U)"

.PP
Definition at line \fB2301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA6   \fBCAN_RDH1R_DATA6_Msk\fP"
Data byte 6 
.PP
Definition at line \fB2306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA6_Msk   (0xFFUL << CAN_RDH1R_DATA6_Pos)"
0x00FF0000 
.PP
Definition at line \fB2305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA6_Pos   (16U)"

.PP
Definition at line \fB2304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA7   \fBCAN_RDH1R_DATA7_Msk\fP"
Data byte 7 CAN filter registers 
.PP
Definition at line \fB2309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA7_Msk   (0xFFUL << CAN_RDH1R_DATA7_Pos)"
0xFF000000 
.PP
Definition at line \fB2308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDH1R_DATA7_Pos   (24U)"

.PP
Definition at line \fB2307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA0   \fBCAN_RDL0R_DATA0_Msk\fP"
Data byte 0 
.PP
Definition at line \fB2233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA0_Msk   (0xFFUL << CAN_RDL0R_DATA0_Pos)"
0x000000FF 
.PP
Definition at line \fB2232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA0_Pos   (0U)"

.PP
Definition at line \fB2231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA1   \fBCAN_RDL0R_DATA1_Msk\fP"
Data byte 1 
.PP
Definition at line \fB2236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA1_Msk   (0xFFUL << CAN_RDL0R_DATA1_Pos)"
0x0000FF00 
.PP
Definition at line \fB2235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA1_Pos   (8U)"

.PP
Definition at line \fB2234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA2   \fBCAN_RDL0R_DATA2_Msk\fP"
Data byte 2 
.PP
Definition at line \fB2239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA2_Msk   (0xFFUL << CAN_RDL0R_DATA2_Pos)"
0x00FF0000 
.PP
Definition at line \fB2238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA2_Pos   (16U)"

.PP
Definition at line \fB2237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA3   \fBCAN_RDL0R_DATA3_Msk\fP"
Data byte 3 
.PP
Definition at line \fB2242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA3_Msk   (0xFFUL << CAN_RDL0R_DATA3_Pos)"
0xFF000000 
.PP
Definition at line \fB2241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL0R_DATA3_Pos   (24U)"

.PP
Definition at line \fB2240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA0   \fBCAN_RDL1R_DATA0_Msk\fP"
Data byte 0 
.PP
Definition at line \fB2286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA0_Msk   (0xFFUL << CAN_RDL1R_DATA0_Pos)"
0x000000FF 
.PP
Definition at line \fB2285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA0_Pos   (0U)"

.PP
Definition at line \fB2284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA1   \fBCAN_RDL1R_DATA1_Msk\fP"
Data byte 1 
.PP
Definition at line \fB2289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA1_Msk   (0xFFUL << CAN_RDL1R_DATA1_Pos)"
0x0000FF00 
.PP
Definition at line \fB2288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA1_Pos   (8U)"

.PP
Definition at line \fB2287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA2   \fBCAN_RDL1R_DATA2_Msk\fP"
Data byte 2 
.PP
Definition at line \fB2292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA2_Msk   (0xFFUL << CAN_RDL1R_DATA2_Pos)"
0x00FF0000 
.PP
Definition at line \fB2291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA2_Pos   (16U)"

.PP
Definition at line \fB2290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA3   \fBCAN_RDL1R_DATA3_Msk\fP"
Data byte 3 
.PP
Definition at line \fB2295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA3_Msk   (0xFFUL << CAN_RDL1R_DATA3_Pos)"
0xFF000000 
.PP
Definition at line \fB2294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDL1R_DATA3_Pos   (24U)"

.PP
Definition at line \fB2293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_DLC   \fBCAN_RDT0R_DLC_Msk\fP"
Data Length Code 
.PP
Definition at line \fB2222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_DLC_Msk   (0xFUL << CAN_RDT0R_DLC_Pos)"
0x0000000F 
.PP
Definition at line \fB2221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_DLC_Pos   (0U)"

.PP
Definition at line \fB2220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_FMI   \fBCAN_RDT0R_FMI_Msk\fP"
Filter Match Index 
.PP
Definition at line \fB2225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_FMI_Msk   (0xFFUL << CAN_RDT0R_FMI_Pos)"
0x0000FF00 
.PP
Definition at line \fB2224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_FMI_Pos   (8U)"

.PP
Definition at line \fB2223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_TIME   \fBCAN_RDT0R_TIME_Msk\fP"
Message Time Stamp 
.PP
Definition at line \fB2228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_TIME_Msk   (0xFFFFUL << CAN_RDT0R_TIME_Pos)"
0xFFFF0000 
.PP
Definition at line \fB2227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT0R_TIME_Pos   (16U)"

.PP
Definition at line \fB2226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_DLC   \fBCAN_RDT1R_DLC_Msk\fP"
Data Length Code 
.PP
Definition at line \fB2275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_DLC_Msk   (0xFUL << CAN_RDT1R_DLC_Pos)"
0x0000000F 
.PP
Definition at line \fB2274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_DLC_Pos   (0U)"

.PP
Definition at line \fB2273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_FMI   \fBCAN_RDT1R_FMI_Msk\fP"
Filter Match Index 
.PP
Definition at line \fB2278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_FMI_Msk   (0xFFUL << CAN_RDT1R_FMI_Pos)"
0x0000FF00 
.PP
Definition at line \fB2277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_FMI_Pos   (8U)"

.PP
Definition at line \fB2276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_TIME   \fBCAN_RDT1R_TIME_Msk\fP"
Message Time Stamp 
.PP
Definition at line \fB2281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_TIME_Msk   (0xFFFFUL << CAN_RDT1R_TIME_Pos)"
0xFFFF0000 
.PP
Definition at line \fB2280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RDT1R_TIME_Pos   (16U)"

.PP
Definition at line \fB2279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FMP0   \fBCAN_RF0R_FMP0_Msk\fP"
FIFO 0 Message Pending 
.PP
Definition at line \fB1911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FMP0_Msk   (0x3UL << CAN_RF0R_FMP0_Pos)"
0x00000003 
.PP
Definition at line \fB1910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FMP0_Pos   (0U)"

.PP
Definition at line \fB1909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FOVR0   \fBCAN_RF0R_FOVR0_Msk\fP"
FIFO 0 Overrun 
.PP
Definition at line \fB1917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FOVR0_Msk   (0x1UL << CAN_RF0R_FOVR0_Pos)"
0x00000010 
.PP
Definition at line \fB1916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FOVR0_Pos   (4U)"

.PP
Definition at line \fB1915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FULL0   \fBCAN_RF0R_FULL0_Msk\fP"
FIFO 0 Full 
.PP
Definition at line \fB1914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FULL0_Msk   (0x1UL << CAN_RF0R_FULL0_Pos)"
0x00000008 
.PP
Definition at line \fB1913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_FULL0_Pos   (3U)"

.PP
Definition at line \fB1912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_RFOM0   \fBCAN_RF0R_RFOM0_Msk\fP"
Release FIFO 0 Output Mailbox 
.PP
Definition at line \fB1920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_RFOM0_Msk   (0x1UL << CAN_RF0R_RFOM0_Pos)"
0x00000020 
.PP
Definition at line \fB1919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF0R_RFOM0_Pos   (5U)"

.PP
Definition at line \fB1918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FMP1   \fBCAN_RF1R_FMP1_Msk\fP"
FIFO 1 Message Pending 
.PP
Definition at line \fB1925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FMP1_Msk   (0x3UL << CAN_RF1R_FMP1_Pos)"
0x00000003 
.PP
Definition at line \fB1924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FMP1_Pos   (0U)"

.PP
Definition at line \fB1923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FOVR1   \fBCAN_RF1R_FOVR1_Msk\fP"
FIFO 1 Overrun 
.PP
Definition at line \fB1931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FOVR1_Msk   (0x1UL << CAN_RF1R_FOVR1_Pos)"
0x00000010 
.PP
Definition at line \fB1930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FOVR1_Pos   (4U)"

.PP
Definition at line \fB1929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FULL1   \fBCAN_RF1R_FULL1_Msk\fP"
FIFO 1 Full 
.PP
Definition at line \fB1928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FULL1_Msk   (0x1UL << CAN_RF1R_FULL1_Pos)"
0x00000008 
.PP
Definition at line \fB1927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_FULL1_Pos   (3U)"

.PP
Definition at line \fB1926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_RFOM1   \fBCAN_RF1R_RFOM1_Msk\fP"
Release FIFO 1 Output Mailbox 
.PP
Definition at line \fB1934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_RFOM1_Msk   (0x1UL << CAN_RF1R_RFOM1_Pos)"
0x00000020 
.PP
Definition at line \fB1933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RF1R_RFOM1_Pos   (5U)"

.PP
Definition at line \fB1932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_EXID   \fBCAN_RI0R_EXID_Msk\fP"
Extended Identifier 
.PP
Definition at line \fB2214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_EXID_Msk   (0x3FFFFUL << CAN_RI0R_EXID_Pos)"
0x001FFFF8 
.PP
Definition at line \fB2213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_EXID_Pos   (3U)"

.PP
Definition at line \fB2212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_IDE   \fBCAN_RI0R_IDE_Msk\fP"
Identifier Extension 
.PP
Definition at line \fB2211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_IDE_Msk   (0x1UL << CAN_RI0R_IDE_Pos)"
0x00000004 
.PP
Definition at line \fB2210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_IDE_Pos   (2U)"

.PP
Definition at line \fB2209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_RTR   \fBCAN_RI0R_RTR_Msk\fP"
Remote Transmission Request 
.PP
Definition at line \fB2208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_RTR_Msk   (0x1UL << CAN_RI0R_RTR_Pos)"
0x00000002 
.PP
Definition at line \fB2207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_RTR_Pos   (1U)"

.PP
Definition at line \fB2206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_STID   \fBCAN_RI0R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.PP
Definition at line \fB2217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_STID_Msk   (0x7FFUL << CAN_RI0R_STID_Pos)"
0xFFE00000 
.PP
Definition at line \fB2216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI0R_STID_Pos   (21U)"

.PP
Definition at line \fB2215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_EXID   \fBCAN_RI1R_EXID_Msk\fP"
Extended identifier 
.PP
Definition at line \fB2267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_EXID_Msk   (0x3FFFFUL << CAN_RI1R_EXID_Pos)"
0x001FFFF8 
.PP
Definition at line \fB2266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_EXID_Pos   (3U)"

.PP
Definition at line \fB2265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_IDE   \fBCAN_RI1R_IDE_Msk\fP"
Identifier Extension 
.PP
Definition at line \fB2264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_IDE_Msk   (0x1UL << CAN_RI1R_IDE_Pos)"
0x00000004 
.PP
Definition at line \fB2263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_IDE_Pos   (2U)"

.PP
Definition at line \fB2262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_RTR   \fBCAN_RI1R_RTR_Msk\fP"
Remote Transmission Request 
.PP
Definition at line \fB2261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_RTR_Msk   (0x1UL << CAN_RI1R_RTR_Pos)"
0x00000002 
.PP
Definition at line \fB2260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_RTR_Pos   (1U)"

.PP
Definition at line \fB2259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_STID   \fBCAN_RI1R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.PP
Definition at line \fB2270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_STID_Msk   (0x7FFUL << CAN_RI1R_STID_Pos)"
0xFFE00000 
.PP
Definition at line \fB2269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_RI1R_STID_Pos   (21U)"

.PP
Definition at line \fB2268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA4   \fBCAN_TDH0R_DATA4_Msk\fP"
Data byte 4 
.PP
Definition at line \fB2082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA4_Msk   (0xFFUL << CAN_TDH0R_DATA4_Pos)"
0x000000FF 
.PP
Definition at line \fB2081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA4_Pos   (0U)"

.PP
Definition at line \fB2080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA5   \fBCAN_TDH0R_DATA5_Msk\fP"
Data byte 5 
.PP
Definition at line \fB2085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA5_Msk   (0xFFUL << CAN_TDH0R_DATA5_Pos)"
0x0000FF00 
.PP
Definition at line \fB2084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA5_Pos   (8U)"

.PP
Definition at line \fB2083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA6   \fBCAN_TDH0R_DATA6_Msk\fP"
Data byte 6 
.PP
Definition at line \fB2088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA6_Msk   (0xFFUL << CAN_TDH0R_DATA6_Pos)"
0x00FF0000 
.PP
Definition at line \fB2087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA6_Pos   (16U)"

.PP
Definition at line \fB2086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA7   \fBCAN_TDH0R_DATA7_Msk\fP"
Data byte 7 
.PP
Definition at line \fB2091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA7_Msk   (0xFFUL << CAN_TDH0R_DATA7_Pos)"
0xFF000000 
.PP
Definition at line \fB2090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH0R_DATA7_Pos   (24U)"

.PP
Definition at line \fB2089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA4   \fBCAN_TDH1R_DATA4_Msk\fP"
Data byte 4 
.PP
Definition at line \fB2138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA4_Msk   (0xFFUL << CAN_TDH1R_DATA4_Pos)"
0x000000FF 
.PP
Definition at line \fB2137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA4_Pos   (0U)"

.PP
Definition at line \fB2136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA5   \fBCAN_TDH1R_DATA5_Msk\fP"
Data byte 5 
.PP
Definition at line \fB2141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA5_Msk   (0xFFUL << CAN_TDH1R_DATA5_Pos)"
0x0000FF00 
.PP
Definition at line \fB2140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA5_Pos   (8U)"

.PP
Definition at line \fB2139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA6   \fBCAN_TDH1R_DATA6_Msk\fP"
Data byte 6 
.PP
Definition at line \fB2144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA6_Msk   (0xFFUL << CAN_TDH1R_DATA6_Pos)"
0x00FF0000 
.PP
Definition at line \fB2143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA6_Pos   (16U)"

.PP
Definition at line \fB2142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA7   \fBCAN_TDH1R_DATA7_Msk\fP"
Data byte 7 
.PP
Definition at line \fB2147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA7_Msk   (0xFFUL << CAN_TDH1R_DATA7_Pos)"
0xFF000000 
.PP
Definition at line \fB2146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH1R_DATA7_Pos   (24U)"

.PP
Definition at line \fB2145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA4   \fBCAN_TDH2R_DATA4_Msk\fP"
Data byte 4 
.PP
Definition at line \fB2194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA4_Msk   (0xFFUL << CAN_TDH2R_DATA4_Pos)"
0x000000FF 
.PP
Definition at line \fB2193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA4_Pos   (0U)"

.PP
Definition at line \fB2192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA5   \fBCAN_TDH2R_DATA5_Msk\fP"
Data byte 5 
.PP
Definition at line \fB2197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA5_Msk   (0xFFUL << CAN_TDH2R_DATA5_Pos)"
0x0000FF00 
.PP
Definition at line \fB2196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA5_Pos   (8U)"

.PP
Definition at line \fB2195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA6   \fBCAN_TDH2R_DATA6_Msk\fP"
Data byte 6 
.PP
Definition at line \fB2200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA6_Msk   (0xFFUL << CAN_TDH2R_DATA6_Pos)"
0x00FF0000 
.PP
Definition at line \fB2199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA6_Pos   (16U)"

.PP
Definition at line \fB2198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA7   \fBCAN_TDH2R_DATA7_Msk\fP"
Data byte 7 
.PP
Definition at line \fB2203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA7_Msk   (0xFFUL << CAN_TDH2R_DATA7_Pos)"
0xFF000000 
.PP
Definition at line \fB2202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDH2R_DATA7_Pos   (24U)"

.PP
Definition at line \fB2201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA0   \fBCAN_TDL0R_DATA0_Msk\fP"
Data byte 0 
.PP
Definition at line \fB2068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA0_Msk   (0xFFUL << CAN_TDL0R_DATA0_Pos)"
0x000000FF 
.PP
Definition at line \fB2067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA0_Pos   (0U)"

.PP
Definition at line \fB2066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA1   \fBCAN_TDL0R_DATA1_Msk\fP"
Data byte 1 
.PP
Definition at line \fB2071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA1_Msk   (0xFFUL << CAN_TDL0R_DATA1_Pos)"
0x0000FF00 
.PP
Definition at line \fB2070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA1_Pos   (8U)"

.PP
Definition at line \fB2069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA2   \fBCAN_TDL0R_DATA2_Msk\fP"
Data byte 2 
.PP
Definition at line \fB2074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA2_Msk   (0xFFUL << CAN_TDL0R_DATA2_Pos)"
0x00FF0000 
.PP
Definition at line \fB2073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA2_Pos   (16U)"

.PP
Definition at line \fB2072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA3   \fBCAN_TDL0R_DATA3_Msk\fP"
Data byte 3 
.PP
Definition at line \fB2077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA3_Msk   (0xFFUL << CAN_TDL0R_DATA3_Pos)"
0xFF000000 
.PP
Definition at line \fB2076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL0R_DATA3_Pos   (24U)"

.PP
Definition at line \fB2075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA0   \fBCAN_TDL1R_DATA0_Msk\fP"
Data byte 0 
.PP
Definition at line \fB2124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA0_Msk   (0xFFUL << CAN_TDL1R_DATA0_Pos)"
0x000000FF 
.PP
Definition at line \fB2123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA0_Pos   (0U)"

.PP
Definition at line \fB2122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA1   \fBCAN_TDL1R_DATA1_Msk\fP"
Data byte 1 
.PP
Definition at line \fB2127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA1_Msk   (0xFFUL << CAN_TDL1R_DATA1_Pos)"
0x0000FF00 
.PP
Definition at line \fB2126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA1_Pos   (8U)"

.PP
Definition at line \fB2125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA2   \fBCAN_TDL1R_DATA2_Msk\fP"
Data byte 2 
.PP
Definition at line \fB2130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA2_Msk   (0xFFUL << CAN_TDL1R_DATA2_Pos)"
0x00FF0000 
.PP
Definition at line \fB2129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA2_Pos   (16U)"

.PP
Definition at line \fB2128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA3   \fBCAN_TDL1R_DATA3_Msk\fP"
Data byte 3 
.PP
Definition at line \fB2133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA3_Msk   (0xFFUL << CAN_TDL1R_DATA3_Pos)"
0xFF000000 
.PP
Definition at line \fB2132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL1R_DATA3_Pos   (24U)"

.PP
Definition at line \fB2131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA0   \fBCAN_TDL2R_DATA0_Msk\fP"
Data byte 0 
.PP
Definition at line \fB2180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA0_Msk   (0xFFUL << CAN_TDL2R_DATA0_Pos)"
0x000000FF 
.PP
Definition at line \fB2179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA0_Pos   (0U)"

.PP
Definition at line \fB2178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA1   \fBCAN_TDL2R_DATA1_Msk\fP"
Data byte 1 
.PP
Definition at line \fB2183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA1_Msk   (0xFFUL << CAN_TDL2R_DATA1_Pos)"
0x0000FF00 
.PP
Definition at line \fB2182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA1_Pos   (8U)"

.PP
Definition at line \fB2181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA2   \fBCAN_TDL2R_DATA2_Msk\fP"
Data byte 2 
.PP
Definition at line \fB2186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA2_Msk   (0xFFUL << CAN_TDL2R_DATA2_Pos)"
0x00FF0000 
.PP
Definition at line \fB2185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA2_Pos   (16U)"

.PP
Definition at line \fB2184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA3   \fBCAN_TDL2R_DATA3_Msk\fP"
Data byte 3 
.PP
Definition at line \fB2189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA3_Msk   (0xFFUL << CAN_TDL2R_DATA3_Pos)"
0xFF000000 
.PP
Definition at line \fB2188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDL2R_DATA3_Pos   (24U)"

.PP
Definition at line \fB2187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_DLC   \fBCAN_TDT0R_DLC_Msk\fP"
Data Length Code 
.PP
Definition at line \fB2057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_DLC_Msk   (0xFUL << CAN_TDT0R_DLC_Pos)"
0x0000000F 
.PP
Definition at line \fB2056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_DLC_Pos   (0U)"

.PP
Definition at line \fB2055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_TGT   \fBCAN_TDT0R_TGT_Msk\fP"
Transmit Global Time 
.PP
Definition at line \fB2060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_TGT_Msk   (0x1UL << CAN_TDT0R_TGT_Pos)"
0x00000100 
.PP
Definition at line \fB2059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_TGT_Pos   (8U)"

.PP
Definition at line \fB2058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_TIME   \fBCAN_TDT0R_TIME_Msk\fP"
Message Time Stamp 
.PP
Definition at line \fB2063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_TIME_Msk   (0xFFFFUL << CAN_TDT0R_TIME_Pos)"
0xFFFF0000 
.PP
Definition at line \fB2062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT0R_TIME_Pos   (16U)"

.PP
Definition at line \fB2061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_DLC   \fBCAN_TDT1R_DLC_Msk\fP"
Data Length Code 
.PP
Definition at line \fB2113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_DLC_Msk   (0xFUL << CAN_TDT1R_DLC_Pos)"
0x0000000F 
.PP
Definition at line \fB2112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_DLC_Pos   (0U)"

.PP
Definition at line \fB2111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_TGT   \fBCAN_TDT1R_TGT_Msk\fP"
Transmit Global Time 
.PP
Definition at line \fB2116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_TGT_Msk   (0x1UL << CAN_TDT1R_TGT_Pos)"
0x00000100 
.PP
Definition at line \fB2115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_TGT_Pos   (8U)"

.PP
Definition at line \fB2114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_TIME   \fBCAN_TDT1R_TIME_Msk\fP"
Message Time Stamp 
.PP
Definition at line \fB2119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_TIME_Msk   (0xFFFFUL << CAN_TDT1R_TIME_Pos)"
0xFFFF0000 
.PP
Definition at line \fB2118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT1R_TIME_Pos   (16U)"

.PP
Definition at line \fB2117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_DLC   \fBCAN_TDT2R_DLC_Msk\fP"
Data Length Code 
.PP
Definition at line \fB2169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_DLC_Msk   (0xFUL << CAN_TDT2R_DLC_Pos)"
0x0000000F 
.PP
Definition at line \fB2168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_DLC_Pos   (0U)"

.PP
Definition at line \fB2167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_TGT   \fBCAN_TDT2R_TGT_Msk\fP"
Transmit Global Time 
.PP
Definition at line \fB2172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_TGT_Msk   (0x1UL << CAN_TDT2R_TGT_Pos)"
0x00000100 
.PP
Definition at line \fB2171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_TGT_Pos   (8U)"

.PP
Definition at line \fB2170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_TIME   \fBCAN_TDT2R_TIME_Msk\fP"
Message Time Stamp 
.PP
Definition at line \fB2175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_TIME_Msk   (0xFFFFUL << CAN_TDT2R_TIME_Pos)"
0xFFFF0000 
.PP
Definition at line \fB2174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TDT2R_TIME_Pos   (16U)"

.PP
Definition at line \fB2173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_EXID   \fBCAN_TI0R_EXID_Msk\fP"
Extended Identifier 
.PP
Definition at line \fB2049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_EXID_Msk   (0x3FFFFUL << CAN_TI0R_EXID_Pos)"
0x001FFFF8 
.PP
Definition at line \fB2048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_EXID_Pos   (3U)"

.PP
Definition at line \fB2047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_IDE   \fBCAN_TI0R_IDE_Msk\fP"
Identifier Extension 
.PP
Definition at line \fB2046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_IDE_Msk   (0x1UL << CAN_TI0R_IDE_Pos)"
0x00000004 
.PP
Definition at line \fB2045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_IDE_Pos   (2U)"

.PP
Definition at line \fB2044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_RTR   \fBCAN_TI0R_RTR_Msk\fP"
Remote Transmission Request 
.PP
Definition at line \fB2043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_RTR_Msk   (0x1UL << CAN_TI0R_RTR_Pos)"
0x00000002 
.PP
Definition at line \fB2042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_RTR_Pos   (1U)"

.PP
Definition at line \fB2041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_STID   \fBCAN_TI0R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.PP
Definition at line \fB2052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_STID_Msk   (0x7FFUL << CAN_TI0R_STID_Pos)"
0xFFE00000 
.PP
Definition at line \fB2051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_STID_Pos   (21U)"

.PP
Definition at line \fB2050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_TXRQ   \fBCAN_TI0R_TXRQ_Msk\fP"
Transmit Mailbox Request 
.PP
Definition at line \fB2040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_TXRQ_Msk   (0x1UL << CAN_TI0R_TXRQ_Pos)"
0x00000001 
.PP
Definition at line \fB2039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI0R_TXRQ_Pos   (0U)"

.PP
Definition at line \fB2038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_EXID   \fBCAN_TI1R_EXID_Msk\fP"
Extended Identifier 
.PP
Definition at line \fB2105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_EXID_Msk   (0x3FFFFUL << CAN_TI1R_EXID_Pos)"
0x001FFFF8 
.PP
Definition at line \fB2104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_EXID_Pos   (3U)"

.PP
Definition at line \fB2103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_IDE   \fBCAN_TI1R_IDE_Msk\fP"
Identifier Extension 
.PP
Definition at line \fB2102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_IDE_Msk   (0x1UL << CAN_TI1R_IDE_Pos)"
0x00000004 
.PP
Definition at line \fB2101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_IDE_Pos   (2U)"

.PP
Definition at line \fB2100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_RTR   \fBCAN_TI1R_RTR_Msk\fP"
Remote Transmission Request 
.PP
Definition at line \fB2099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_RTR_Msk   (0x1UL << CAN_TI1R_RTR_Pos)"
0x00000002 
.PP
Definition at line \fB2098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_RTR_Pos   (1U)"

.PP
Definition at line \fB2097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_STID   \fBCAN_TI1R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.PP
Definition at line \fB2108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_STID_Msk   (0x7FFUL << CAN_TI1R_STID_Pos)"
0xFFE00000 
.PP
Definition at line \fB2107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_STID_Pos   (21U)"

.PP
Definition at line \fB2106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_TXRQ   \fBCAN_TI1R_TXRQ_Msk\fP"
Transmit Mailbox Request 
.PP
Definition at line \fB2096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_TXRQ_Msk   (0x1UL << CAN_TI1R_TXRQ_Pos)"
0x00000001 
.PP
Definition at line \fB2095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI1R_TXRQ_Pos   (0U)"

.PP
Definition at line \fB2094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_EXID   \fBCAN_TI2R_EXID_Msk\fP"
Extended identifier 
.PP
Definition at line \fB2161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_EXID_Msk   (0x3FFFFUL << CAN_TI2R_EXID_Pos)"
0x001FFFF8 
.PP
Definition at line \fB2160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_EXID_Pos   (3U)"

.PP
Definition at line \fB2159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_IDE   \fBCAN_TI2R_IDE_Msk\fP"
Identifier Extension 
.PP
Definition at line \fB2158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_IDE_Msk   (0x1UL << CAN_TI2R_IDE_Pos)"
0x00000004 
.PP
Definition at line \fB2157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_IDE_Pos   (2U)"

.PP
Definition at line \fB2156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_RTR   \fBCAN_TI2R_RTR_Msk\fP"
Remote Transmission Request 
.PP
Definition at line \fB2155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_RTR_Msk   (0x1UL << CAN_TI2R_RTR_Pos)"
0x00000002 
.PP
Definition at line \fB2154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_RTR_Pos   (1U)"

.PP
Definition at line \fB2153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_STID   \fBCAN_TI2R_STID_Msk\fP"
Standard Identifier or Extended Identifier 
.PP
Definition at line \fB2164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_STID_Msk   (0x7FFUL << CAN_TI2R_STID_Pos)"
0xFFE00000 
.PP
Definition at line \fB2163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_STID_Pos   (21U)"

.PP
Definition at line \fB2162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_TXRQ   \fBCAN_TI2R_TXRQ_Msk\fP"
Transmit Mailbox Request 
.PP
Definition at line \fB2152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_TXRQ_Msk   (0x1UL << CAN_TI2R_TXRQ_Pos)"
0x00000001 
.PP
Definition at line \fB2151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TI2R_TXRQ_Pos   (0U)"

.PP
Definition at line \fB2150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ0   \fBCAN_TSR_ABRQ0_Msk\fP"
Abort Request for Mailbox0 
.PP
Definition at line \fB1847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ0_Msk   (0x1UL << CAN_TSR_ABRQ0_Pos)"
0x00000080 
.PP
Definition at line \fB1846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ0_Pos   (7U)"

.PP
Definition at line \fB1845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ1   \fBCAN_TSR_ABRQ1_Msk\fP"
Abort Request for Mailbox 1 
.PP
Definition at line \fB1862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ1_Msk   (0x1UL << CAN_TSR_ABRQ1_Pos)"
0x00008000 
.PP
Definition at line \fB1861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ1_Pos   (15U)"

.PP
Definition at line \fB1860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ2   \fBCAN_TSR_ABRQ2_Msk\fP"
Abort Request for Mailbox 2 
.PP
Definition at line \fB1877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ2_Msk   (0x1UL << CAN_TSR_ABRQ2_Pos)"
0x00800000 
.PP
Definition at line \fB1876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ABRQ2_Pos   (23U)"

.PP
Definition at line \fB1875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST0   \fBCAN_TSR_ALST0_Msk\fP"
Arbitration Lost for Mailbox0 
.PP
Definition at line \fB1841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST0_Msk   (0x1UL << CAN_TSR_ALST0_Pos)"
0x00000004 
.PP
Definition at line \fB1840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST0_Pos   (2U)"

.PP
Definition at line \fB1839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST1   \fBCAN_TSR_ALST1_Msk\fP"
Arbitration Lost for Mailbox1 
.PP
Definition at line \fB1856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST1_Msk   (0x1UL << CAN_TSR_ALST1_Pos)"
0x00000400 
.PP
Definition at line \fB1855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST1_Pos   (10U)"

.PP
Definition at line \fB1854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST2   \fBCAN_TSR_ALST2_Msk\fP"
Arbitration Lost for mailbox 2 
.PP
Definition at line \fB1871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST2_Msk   (0x1UL << CAN_TSR_ALST2_Pos)"
0x00040000 
.PP
Definition at line \fB1870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_ALST2_Pos   (18U)"

.PP
Definition at line \fB1869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_CODE   \fBCAN_TSR_CODE_Msk\fP"
Mailbox Code 
.PP
Definition at line \fB1880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_CODE_Msk   (0x3UL << CAN_TSR_CODE_Pos)"
0x03000000 
.PP
Definition at line \fB1879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_CODE_Pos   (24U)"

.PP
Definition at line \fB1878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW   \fBCAN_TSR_LOW_Msk\fP"
LOW[2:0] bits 
.PP
Definition at line \fB1897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW0   \fBCAN_TSR_LOW0_Msk\fP"
Lowest Priority Flag for Mailbox 0 
.PP
Definition at line \fB1900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW0_Msk   (0x1UL << CAN_TSR_LOW0_Pos)"
0x20000000 
.PP
Definition at line \fB1899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW0_Pos   (29U)"

.PP
Definition at line \fB1898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW1   \fBCAN_TSR_LOW1_Msk\fP"
Lowest Priority Flag for Mailbox 1 
.PP
Definition at line \fB1903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW1_Msk   (0x1UL << CAN_TSR_LOW1_Pos)"
0x40000000 
.PP
Definition at line \fB1902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW1_Pos   (30U)"

.PP
Definition at line \fB1901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW2   \fBCAN_TSR_LOW2_Msk\fP"
Lowest Priority Flag for Mailbox 2 
.PP
Definition at line \fB1906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW2_Msk   (0x1UL << CAN_TSR_LOW2_Pos)"
0x80000000 
.PP
Definition at line \fB1905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW2_Pos   (31U)"

.PP
Definition at line \fB1904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW_Msk   (0x7UL << CAN_TSR_LOW_Pos)"
0xE0000000 
.PP
Definition at line \fB1896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_LOW_Pos   (29U)"

.PP
Definition at line \fB1895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP0   \fBCAN_TSR_RQCP0_Msk\fP"
Request Completed Mailbox0 
.PP
Definition at line \fB1835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP0_Msk   (0x1UL << CAN_TSR_RQCP0_Pos)"
0x00000001 
.PP
Definition at line \fB1834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP0_Pos   (0U)"

.PP
Definition at line \fB1833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP1   \fBCAN_TSR_RQCP1_Msk\fP"
Request Completed Mailbox1 
.PP
Definition at line \fB1850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP1_Msk   (0x1UL << CAN_TSR_RQCP1_Pos)"
0x00000100 
.PP
Definition at line \fB1849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP1_Pos   (8U)"

.PP
Definition at line \fB1848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP2   \fBCAN_TSR_RQCP2_Msk\fP"
Request Completed Mailbox2 
.PP
Definition at line \fB1865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP2_Msk   (0x1UL << CAN_TSR_RQCP2_Pos)"
0x00010000 
.PP
Definition at line \fB1864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_RQCP2_Pos   (16U)"

.PP
Definition at line \fB1863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR0   \fBCAN_TSR_TERR0_Msk\fP"
Transmission Error of Mailbox0 
.PP
Definition at line \fB1844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR0_Msk   (0x1UL << CAN_TSR_TERR0_Pos)"
0x00000008 
.PP
Definition at line \fB1843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR0_Pos   (3U)"

.PP
Definition at line \fB1842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR1   \fBCAN_TSR_TERR1_Msk\fP"
Transmission Error of Mailbox1 
.PP
Definition at line \fB1859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR1_Msk   (0x1UL << CAN_TSR_TERR1_Pos)"
0x00000800 
.PP
Definition at line \fB1858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR1_Pos   (11U)"

.PP
Definition at line \fB1857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR2   \fBCAN_TSR_TERR2_Msk\fP"
Transmission Error of Mailbox 2 
.PP
Definition at line \fB1874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR2_Msk   (0x1UL << CAN_TSR_TERR2_Pos)"
0x00080000 
.PP
Definition at line \fB1873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TERR2_Pos   (19U)"

.PP
Definition at line \fB1872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME   \fBCAN_TSR_TME_Msk\fP"
TME[2:0] bits 
.PP
Definition at line \fB1884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME0   \fBCAN_TSR_TME0_Msk\fP"
Transmit Mailbox 0 Empty 
.PP
Definition at line \fB1887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME0_Msk   (0x1UL << CAN_TSR_TME0_Pos)"
0x04000000 
.PP
Definition at line \fB1886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME0_Pos   (26U)"

.PP
Definition at line \fB1885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME1   \fBCAN_TSR_TME1_Msk\fP"
Transmit Mailbox 1 Empty 
.PP
Definition at line \fB1890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME1_Msk   (0x1UL << CAN_TSR_TME1_Pos)"
0x08000000 
.PP
Definition at line \fB1889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME1_Pos   (27U)"

.PP
Definition at line \fB1888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME2   \fBCAN_TSR_TME2_Msk\fP"
Transmit Mailbox 2 Empty 
.PP
Definition at line \fB1893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME2_Msk   (0x1UL << CAN_TSR_TME2_Pos)"
0x10000000 
.PP
Definition at line \fB1892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME2_Pos   (28U)"

.PP
Definition at line \fB1891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME_Msk   (0x7UL << CAN_TSR_TME_Pos)"
0x1C000000 
.PP
Definition at line \fB1883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TME_Pos   (26U)"

.PP
Definition at line \fB1882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK0   \fBCAN_TSR_TXOK0_Msk\fP"
Transmission OK of Mailbox0 
.PP
Definition at line \fB1838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK0_Msk   (0x1UL << CAN_TSR_TXOK0_Pos)"
0x00000002 
.PP
Definition at line \fB1837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK0_Pos   (1U)"

.PP
Definition at line \fB1836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK1   \fBCAN_TSR_TXOK1_Msk\fP"
Transmission OK of Mailbox1 
.PP
Definition at line \fB1853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK1_Msk   (0x1UL << CAN_TSR_TXOK1_Pos)"
0x00000200 
.PP
Definition at line \fB1852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK1_Pos   (9U)"

.PP
Definition at line \fB1851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK2   \fBCAN_TSR_TXOK2_Msk\fP"
Transmission OK of Mailbox 2 
.PP
Definition at line \fB1868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK2_Msk   (0x1UL << CAN_TSR_TXOK2_Pos)"
0x00020000 
.PP
Definition at line \fB1867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CAN_TSR_TXOK2_Pos   (17U)"

.PP
Definition at line \fB1866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_CR_RESET   \fBCRC_CR_RESET_Msk\fP"
RESET bit 
.PP
Definition at line \fB5441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_CR_RESET_Msk   (0x1UL << CRC_CR_RESET_Pos)"
0x00000001 
.PP
Definition at line \fB5440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_CR_RESET_Pos   (0U)"

.PP
Definition at line \fB5439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_DR_DR   \fBCRC_DR_DR_Msk\fP"
Data register bits 
.PP
Definition at line \fB5429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_DR_DR_Msk   (0xFFFFFFFFUL << CRC_DR_DR_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB5428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_DR_DR_Pos   (0U)"

.PP
Definition at line \fB5427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_IDR_IDR   \fBCRC_IDR_IDR_Msk\fP"
General-purpose 8-bit data register bits 
.PP
Definition at line \fB5435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_IDR_IDR_Msk   (0xFFUL << CRC_IDR_IDR_Pos)"
0x000000FF 
.PP
Definition at line \fB5434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define CRC_IDR_IDR_Pos   (0U)"

.PP
Definition at line \fB5433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CHANNEL2_SUPPORT"
DAC feature available only on specific devices: availability of DAC channel 2 
.PP
Definition at line \fB5451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_BOFF1   \fBDAC_CR_BOFF1_Msk\fP"
DAC channel1 output buffer disable 
.PP
Definition at line \fB5458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_BOFF1_Msk   (0x1UL << DAC_CR_BOFF1_Pos)"
0x00000002 
.PP
Definition at line \fB5457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_BOFF1_Pos   (1U)"

.PP
Definition at line \fB5456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_BOFF2   \fBDAC_CR_BOFF2_Msk\fP"
DAC channel2 output buffer disable 
.PP
Definition at line \fB5495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_BOFF2_Msk   (0x1UL << DAC_CR_BOFF2_Pos)"
0x00020000 
.PP
Definition at line \fB5494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_BOFF2_Pos   (17U)"

.PP
Definition at line \fB5493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAEN1   \fBDAC_CR_DMAEN1_Msk\fP"
DAC channel1 DMA enable 
.PP
Definition at line \fB5486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAEN1_Msk   (0x1UL << DAC_CR_DMAEN1_Pos)"
0x00001000 
.PP
Definition at line \fB5485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAEN1_Pos   (12U)"

.PP
Definition at line \fB5484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAEN2   \fBDAC_CR_DMAEN2_Msk\fP"
DAC channel2 DMA enabled 
.PP
Definition at line \fB5523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAEN2_Msk   (0x1UL << DAC_CR_DMAEN2_Pos)"
0x10000000 
.PP
Definition at line \fB5522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAEN2_Pos   (28U)"

.PP
Definition at line \fB5521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAUDRIE1   \fBDAC_CR_DMAUDRIE1_Msk\fP"
DAC channel1 DMA underrun interrupt enable 
.PP
Definition at line \fB5489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAUDRIE1_Msk   (0x1UL << DAC_CR_DMAUDRIE1_Pos)"
0x00002000 
.PP
Definition at line \fB5488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAUDRIE1_Pos   (13U)"

.PP
Definition at line \fB5487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAUDRIE2   \fBDAC_CR_DMAUDRIE2_Msk\fP"
DAC channel2 DMA underrun interrupt enable 
.PP
Definition at line \fB5526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAUDRIE2_Msk   (0x1UL << DAC_CR_DMAUDRIE2_Pos)"
0x20000000 
.PP
Definition at line \fB5525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_DMAUDRIE2_Pos   (29U)"

.PP
Definition at line \fB5524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_EN1   \fBDAC_CR_EN1_Msk\fP"
DAC channel1 enable 
.PP
Definition at line \fB5455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_EN1_Msk   (0x1UL << DAC_CR_EN1_Pos)"
0x00000001 
.PP
Definition at line \fB5454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_EN1_Pos   (0U)"

.PP
Definition at line \fB5453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_EN2   \fBDAC_CR_EN2_Msk\fP"
DAC channel2 enable 
.PP
Definition at line \fB5492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_EN2_Msk   (0x1UL << DAC_CR_EN2_Pos)"
0x00010000 
.PP
Definition at line \fB5491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_EN2_Pos   (16U)"

.PP
Definition at line \fB5490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP1   \fBDAC_CR_MAMP1_Msk\fP"
MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) 
.PP
Definition at line \fB5478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP1_0   (0x1UL << DAC_CR_MAMP1_Pos)"
0x00000100 
.PP
Definition at line \fB5479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP1_1   (0x2UL << DAC_CR_MAMP1_Pos)"
0x00000200 
.PP
Definition at line \fB5480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP1_2   (0x4UL << DAC_CR_MAMP1_Pos)"
0x00000400 
.PP
Definition at line \fB5481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP1_3   (0x8UL << DAC_CR_MAMP1_Pos)"
0x00000800 
.PP
Definition at line \fB5482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP1_Msk   (0xFUL << DAC_CR_MAMP1_Pos)"
0x00000F00 
.PP
Definition at line \fB5477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP1_Pos   (8U)"

.PP
Definition at line \fB5476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP2   \fBDAC_CR_MAMP2_Msk\fP"
MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) 
.PP
Definition at line \fB5515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP2_0   (0x1UL << DAC_CR_MAMP2_Pos)"
0x01000000 
.PP
Definition at line \fB5516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP2_1   (0x2UL << DAC_CR_MAMP2_Pos)"
0x02000000 
.PP
Definition at line \fB5517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP2_2   (0x4UL << DAC_CR_MAMP2_Pos)"
0x04000000 
.PP
Definition at line \fB5518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP2_3   (0x8UL << DAC_CR_MAMP2_Pos)"
0x08000000 
.PP
Definition at line \fB5519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP2_Msk   (0xFUL << DAC_CR_MAMP2_Pos)"
0x0F000000 
.PP
Definition at line \fB5514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_MAMP2_Pos   (24U)"

.PP
Definition at line \fB5513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TEN1   \fBDAC_CR_TEN1_Msk\fP"
DAC channel1 Trigger enable 
.PP
Definition at line \fB5461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TEN1_Msk   (0x1UL << DAC_CR_TEN1_Pos)"
0x00000004 
.PP
Definition at line \fB5460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TEN1_Pos   (2U)"

.PP
Definition at line \fB5459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TEN2   \fBDAC_CR_TEN2_Msk\fP"
DAC channel2 Trigger enable 
.PP
Definition at line \fB5498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TEN2_Msk   (0x1UL << DAC_CR_TEN2_Pos)"
0x00040000 
.PP
Definition at line \fB5497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TEN2_Pos   (18U)"

.PP
Definition at line \fB5496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL1   \fBDAC_CR_TSEL1_Msk\fP"
TSEL1[2:0] (DAC channel1 Trigger selection) 
.PP
Definition at line \fB5465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL1_0   (0x1UL << DAC_CR_TSEL1_Pos)"
0x00000008 
.PP
Definition at line \fB5466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL1_1   (0x2UL << DAC_CR_TSEL1_Pos)"
0x00000010 
.PP
Definition at line \fB5467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL1_2   (0x4UL << DAC_CR_TSEL1_Pos)"
0x00000020 
.PP
Definition at line \fB5468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL1_Msk   (0x7UL << DAC_CR_TSEL1_Pos)"
0x00000038 
.PP
Definition at line \fB5464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL1_Pos   (3U)"

.PP
Definition at line \fB5463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL2   \fBDAC_CR_TSEL2_Msk\fP"
TSEL2[2:0] (DAC channel2 Trigger selection) 
.PP
Definition at line \fB5502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL2_0   (0x1UL << DAC_CR_TSEL2_Pos)"
0x00080000 
.PP
Definition at line \fB5503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL2_1   (0x2UL << DAC_CR_TSEL2_Pos)"
0x00100000 
.PP
Definition at line \fB5504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL2_2   (0x4UL << DAC_CR_TSEL2_Pos)"
0x00200000 
.PP
Definition at line \fB5505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL2_Msk   (0x7UL << DAC_CR_TSEL2_Pos)"
0x00380000 
.PP
Definition at line \fB5501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_TSEL2_Pos   (19U)"

.PP
Definition at line \fB5500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE1   \fBDAC_CR_WAVE1_Msk\fP"
WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) 
.PP
Definition at line \fB5472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE1_0   (0x1UL << DAC_CR_WAVE1_Pos)"
0x00000040 
.PP
Definition at line \fB5473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE1_1   (0x2UL << DAC_CR_WAVE1_Pos)"
0x00000080 
.PP
Definition at line \fB5474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE1_Msk   (0x3UL << DAC_CR_WAVE1_Pos)"
0x000000C0 
.PP
Definition at line \fB5471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE1_Pos   (6U)"

.PP
Definition at line \fB5470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE2   \fBDAC_CR_WAVE2_Msk\fP"
WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) 
.PP
Definition at line \fB5509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE2_0   (0x1UL << DAC_CR_WAVE2_Pos)"
0x00400000 
.PP
Definition at line \fB5510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE2_1   (0x2UL << DAC_CR_WAVE2_Pos)"
0x00800000 
.PP
Definition at line \fB5511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE2_Msk   (0x3UL << DAC_CR_WAVE2_Pos)"
0x00C00000 
.PP
Definition at line \fB5508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_CR_WAVE2_Pos   (22U)"

.PP
Definition at line \fB5507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12L1_DACC1DHR   \fBDAC_DHR12L1_DACC1DHR_Msk\fP"
DAC channel1 12-bit Left aligned data 
.PP
Definition at line \fB5544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12L1_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)"
0x0000FFF0 
.PP
Definition at line \fB5543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12L1_DACC1DHR_Pos   (4U)"

.PP
Definition at line \fB5542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12L2_DACC2DHR   \fBDAC_DHR12L2_DACC2DHR_Msk\fP"
DAC channel2 12-bit Left aligned data 
.PP
Definition at line \fB5559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12L2_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)"
0x0000FFF0 
.PP
Definition at line \fB5558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12L2_DACC2DHR_Pos   (4U)"

.PP
Definition at line \fB5557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12LD_DACC1DHR   \fBDAC_DHR12LD_DACC1DHR_Msk\fP"
DAC channel1 12-bit Left aligned data 
.PP
Definition at line \fB5577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12LD_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)"
0x0000FFF0 
.PP
Definition at line \fB5576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12LD_DACC1DHR_Pos   (4U)"

.PP
Definition at line \fB5575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12LD_DACC2DHR   \fBDAC_DHR12LD_DACC2DHR_Msk\fP"
DAC channel2 12-bit Left aligned data 
.PP
Definition at line \fB5580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12LD_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)"
0xFFF00000 
.PP
Definition at line \fB5579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12LD_DACC2DHR_Pos   (20U)"

.PP
Definition at line \fB5578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12R1_DACC1DHR   \fBDAC_DHR12R1_DACC1DHR_Msk\fP"
DAC channel1 12-bit Right aligned data 
.PP
Definition at line \fB5539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12R1_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)"
0x00000FFF 
.PP
Definition at line \fB5538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12R1_DACC1DHR_Pos   (0U)"

.PP
Definition at line \fB5537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12R2_DACC2DHR   \fBDAC_DHR12R2_DACC2DHR_Msk\fP"
DAC channel2 12-bit Right aligned data 
.PP
Definition at line \fB5554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12R2_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)"
0x00000FFF 
.PP
Definition at line \fB5553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12R2_DACC2DHR_Pos   (0U)"

.PP
Definition at line \fB5552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12RD_DACC1DHR   \fBDAC_DHR12RD_DACC1DHR_Msk\fP"
DAC channel1 12-bit Right aligned data 
.PP
Definition at line \fB5569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12RD_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)"
0x00000FFF 
.PP
Definition at line \fB5568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12RD_DACC1DHR_Pos   (0U)"

.PP
Definition at line \fB5567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12RD_DACC2DHR   \fBDAC_DHR12RD_DACC2DHR_Msk\fP"
DAC channel2 12-bit Right aligned data 
.PP
Definition at line \fB5572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12RD_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)"
0x0FFF0000 
.PP
Definition at line \fB5571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR12RD_DACC2DHR_Pos   (16U)"

.PP
Definition at line \fB5570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8R1_DACC1DHR   \fBDAC_DHR8R1_DACC1DHR_Msk\fP"
DAC channel1 8-bit Right aligned data 
.PP
Definition at line \fB5549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8R1_DACC1DHR_Msk   (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)"
0x000000FF 
.PP
Definition at line \fB5548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8R1_DACC1DHR_Pos   (0U)"

.PP
Definition at line \fB5547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8R2_DACC2DHR   \fBDAC_DHR8R2_DACC2DHR_Msk\fP"
DAC channel2 8-bit Right aligned data 
.PP
Definition at line \fB5564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8R2_DACC2DHR_Msk   (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)"
0x000000FF 
.PP
Definition at line \fB5563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8R2_DACC2DHR_Pos   (0U)"

.PP
Definition at line \fB5562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8RD_DACC1DHR   \fBDAC_DHR8RD_DACC1DHR_Msk\fP"
DAC channel1 8-bit Right aligned data 
.PP
Definition at line \fB5585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8RD_DACC1DHR_Msk   (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)"
0x000000FF 
.PP
Definition at line \fB5584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8RD_DACC1DHR_Pos   (0U)"

.PP
Definition at line \fB5583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8RD_DACC2DHR   \fBDAC_DHR8RD_DACC2DHR_Msk\fP"
DAC channel2 8-bit Right aligned data 
.PP
Definition at line \fB5588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8RD_DACC2DHR_Msk   (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)"
0x0000FF00 
.PP
Definition at line \fB5587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DHR8RD_DACC2DHR_Pos   (8U)"

.PP
Definition at line \fB5586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DOR1_DACC1DOR   \fBDAC_DOR1_DACC1DOR_Msk\fP"
DAC channel1 data output 
.PP
Definition at line \fB5593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DOR1_DACC1DOR_Msk   (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)"
0x00000FFF 
.PP
Definition at line \fB5592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DOR1_DACC1DOR_Pos   (0U)"

.PP
Definition at line \fB5591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DOR2_DACC2DOR   \fBDAC_DOR2_DACC2DOR_Msk\fP"
DAC channel2 data output 
.PP
Definition at line \fB5598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DOR2_DACC2DOR_Msk   (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)"
0x00000FFF 
.PP
Definition at line \fB5597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_DOR2_DACC2DOR_Pos   (0U)"

.PP
Definition at line \fB5596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SR_DMAUDR1   \fBDAC_SR_DMAUDR1_Msk\fP"
DAC channel1 DMA underrun flag 
.PP
Definition at line \fB5603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SR_DMAUDR1_Msk   (0x1UL << DAC_SR_DMAUDR1_Pos)"
0x00002000 
.PP
Definition at line \fB5602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SR_DMAUDR1_Pos   (13U)"

.PP
Definition at line \fB5601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SR_DMAUDR2   \fBDAC_SR_DMAUDR2_Msk\fP"
DAC channel2 DMA underrun flag 
.PP
Definition at line \fB5606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SR_DMAUDR2_Msk   (0x1UL << DAC_SR_DMAUDR2_Pos)"
0x20000000 
.PP
Definition at line \fB5605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SR_DMAUDR2_Pos   (29U)"

.PP
Definition at line \fB5604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SWTRIGR_SWTRIG1   \fBDAC_SWTRIGR_SWTRIG1_Msk\fP"
DAC channel1 software trigger 
.PP
Definition at line \fB5531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SWTRIGR_SWTRIG1_Msk   (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)"
0x00000001 
.PP
Definition at line \fB5530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SWTRIGR_SWTRIG1_Pos   (0U)"

.PP
Definition at line \fB5529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SWTRIGR_SWTRIG2   \fBDAC_SWTRIGR_SWTRIG2_Msk\fP"
DAC channel2 software trigger 
.PP
Definition at line \fB5534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SWTRIGR_SWTRIG2_Msk   (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)"
0x00000002 
.PP
Definition at line \fB5533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DAC_SWTRIGR_SWTRIG2_Pos   (1U)"

.PP
Definition at line \fB5532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_CAN1_STOP   \fBDBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk\fP"

.PP
Definition at line \fB12797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)"
0x02000000 
.PP
Definition at line \fB12796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos   (25U)"

.PP
Definition at line \fB12795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_CAN2_STOP   \fBDBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk\fP"

.PP
Definition at line \fB12800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)"
0x04000000 
.PP
Definition at line \fB12799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos   (26U)"

.PP
Definition at line \fB12798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   \fBDBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk\fP"

.PP
Definition at line \fB12788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)"
0x00200000 
.PP
Definition at line \fB12787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos   (21U)"

.PP
Definition at line \fB12786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT   \fBDBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk\fP"

.PP
Definition at line \fB12791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)"
0x00400000 
.PP
Definition at line \fB12790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos   (22U)"

.PP
Definition at line \fB12789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT   \fBDBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk\fP"

.PP
Definition at line \fB12794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)"
0x00800000 
.PP
Definition at line \fB12793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos   (23U)"

.PP
Definition at line \fB12792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_IWDEG_STOP   DBGMCU_APB1_FZ_DBG_IWDG_STOP"

.PP
Definition at line \fB12802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_IWDG_STOP   \fBDBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk\fP"

.PP
Definition at line \fB12785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)"
0x00001000 
.PP
Definition at line \fB12784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos   (12U)"

.PP
Definition at line \fB12783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_RTC_STOP   \fBDBGMCU_APB1_FZ_DBG_RTC_STOP_Msk\fP"

.PP
Definition at line \fB12779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)"
0x00000400 
.PP
Definition at line \fB12778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos   (10U)"

.PP
Definition at line \fB12777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM12_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk\fP"

.PP
Definition at line \fB12770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)"
0x00000040 
.PP
Definition at line \fB12769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos   (6U)"

.PP
Definition at line \fB12768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM13_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk\fP"

.PP
Definition at line \fB12773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)"
0x00000080 
.PP
Definition at line \fB12772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos   (7U)"

.PP
Definition at line \fB12771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM14_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk\fP"

.PP
Definition at line \fB12776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)"
0x00000100 
.PP
Definition at line \fB12775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos   (8U)"

.PP
Definition at line \fB12774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM2_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk\fP"

.PP
Definition at line \fB12752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)"
0x00000001 
.PP
Definition at line \fB12751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos   (0U)"

.PP
Definition at line \fB12750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM3_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk\fP"

.PP
Definition at line \fB12755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)"
0x00000002 
.PP
Definition at line \fB12754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos   (1U)"

.PP
Definition at line \fB12753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM4_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk\fP"

.PP
Definition at line \fB12758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)"
0x00000004 
.PP
Definition at line \fB12757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos   (2U)"

.PP
Definition at line \fB12756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM5_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk\fP"

.PP
Definition at line \fB12761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)"
0x00000008 
.PP
Definition at line \fB12760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos   (3U)"

.PP
Definition at line \fB12759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM6_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk\fP"

.PP
Definition at line \fB12764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)"
0x00000010 
.PP
Definition at line \fB12763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos   (4U)"

.PP
Definition at line \fB12762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM7_STOP   \fBDBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk\fP"

.PP
Definition at line \fB12767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)"
0x00000020 
.PP
Definition at line \fB12766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos   (5U)"

.PP
Definition at line \fB12765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_WWDG_STOP   \fBDBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk\fP"

.PP
Definition at line \fB12782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)"
0x00000800 
.PP
Definition at line \fB12781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos   (11U)"

.PP
Definition at line \fB12780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM10_STOP   \fBDBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk\fP"

.PP
Definition at line \fB12816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)"
0x00020000 
.PP
Definition at line \fB12815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos   (17U)"

.PP
Definition at line \fB12814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM11_STOP   \fBDBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk\fP"

.PP
Definition at line \fB12819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)"
0x00040000 
.PP
Definition at line \fB12818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos   (18U)"

.PP
Definition at line \fB12817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM1_STOP   \fBDBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk\fP"

.PP
Definition at line \fB12807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)"
0x00000001 
.PP
Definition at line \fB12806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos   (0U)"

.PP
Definition at line \fB12805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM8_STOP   \fBDBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk\fP"

.PP
Definition at line \fB12810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)"
0x00000002 
.PP
Definition at line \fB12809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos   (1U)"

.PP
Definition at line \fB12808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM9_STOP   \fBDBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk\fP"

.PP
Definition at line \fB12813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)"
0x00010000 
.PP
Definition at line \fB12812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos   (16U)"

.PP
Definition at line \fB12811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_SLEEP   \fBDBGMCU_CR_DBG_SLEEP_Msk\fP"

.PP
Definition at line \fB12732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_SLEEP_Msk   (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)"
0x00000001 
.PP
Definition at line \fB12731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_SLEEP_Pos   (0U)"

.PP
Definition at line \fB12730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_STANDBY   \fBDBGMCU_CR_DBG_STANDBY_Msk\fP"

.PP
Definition at line \fB12738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_STANDBY_Msk   (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)"
0x00000004 
.PP
Definition at line \fB12737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_STANDBY_Pos   (2U)"

.PP
Definition at line \fB12736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_STOP   \fBDBGMCU_CR_DBG_STOP_Msk\fP"

.PP
Definition at line \fB12735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_STOP_Msk   (0x1UL << DBGMCU_CR_DBG_STOP_Pos)"
0x00000002 
.PP
Definition at line \fB12734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_DBG_STOP_Pos   (1U)"

.PP
Definition at line \fB12733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_TRACE_IOEN   \fBDBGMCU_CR_TRACE_IOEN_Msk\fP"

.PP
Definition at line \fB12741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_TRACE_IOEN_Msk   (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)"
0x00000020 
.PP
Definition at line \fB12740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_TRACE_IOEN_Pos   (5U)"

.PP
Definition at line \fB12739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_TRACE_MODE   \fBDBGMCU_CR_TRACE_MODE_Msk\fP"

.PP
Definition at line \fB12745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_TRACE_MODE_0   (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)"
0x00000040 
.PP
Definition at line \fB12746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_TRACE_MODE_1   (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)"
0x00000080 
.PP
Definition at line \fB12747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_TRACE_MODE_Msk   (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)"
0x000000C0 
.PP
Definition at line \fB12744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_CR_TRACE_MODE_Pos   (6U)"

.PP
Definition at line \fB12743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_IDCODE_DEV_ID   \fBDBGMCU_IDCODE_DEV_ID_Msk\fP"

.PP
Definition at line \fB12724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_IDCODE_DEV_ID_Msk   (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)"
0x00000FFF 
.PP
Definition at line \fB12723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_IDCODE_DEV_ID_Pos   (0U)"

.PP
Definition at line \fB12722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_IDCODE_REV_ID   \fBDBGMCU_IDCODE_REV_ID_Msk\fP"

.PP
Definition at line \fB12727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_IDCODE_REV_ID_Msk   (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)"
0xFFFF0000 
.PP
Definition at line \fB12726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DBGMCU_IDCODE_REV_ID_Pos   (16U)"

.PP
Definition at line \fB12725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CAPTURE   \fBDCMI_CR_CAPTURE_Msk\fP"

.PP
Definition at line \fB5616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CAPTURE_Msk   (0x1UL << DCMI_CR_CAPTURE_Pos)"
0x00000001 
.PP
Definition at line \fB5615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CAPTURE_Pos   (0U)"

.PP
Definition at line \fB5614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CM   \fBDCMI_CR_CM_Msk\fP"

.PP
Definition at line \fB5619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CM_Msk   (0x1UL << DCMI_CR_CM_Pos)"
0x00000002 
.PP
Definition at line \fB5618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CM_Pos   (1U)"

.PP
Definition at line \fB5617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CRE   \fBDCMI_CR_CRE_Msk\fP"

.PP
Definition at line \fB5644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CRE_Msk   (0x1UL << DCMI_CR_CRE_Pos)"
0x00001000 
.PP
Definition at line \fB5643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CRE_Pos   (12U)"

.PP
Definition at line \fB5642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CROP   \fBDCMI_CR_CROP_Msk\fP"

.PP
Definition at line \fB5622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CROP_Msk   (0x1UL << DCMI_CR_CROP_Pos)"
0x00000004 
.PP
Definition at line \fB5621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_CROP_Pos   (2U)"

.PP
Definition at line \fB5620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_EDM_0   0x00000400U"

.PP
Definition at line \fB5640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_EDM_1   0x00000800U"

.PP
Definition at line \fB5641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_ENABLE   \fBDCMI_CR_ENABLE_Msk\fP"

.PP
Definition at line \fB5647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_ENABLE_Msk   (0x1UL << DCMI_CR_ENABLE_Pos)"
0x00004000 
.PP
Definition at line \fB5646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_ENABLE_Pos   (14U)"

.PP
Definition at line \fB5645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_ESS   \fBDCMI_CR_ESS_Msk\fP"

.PP
Definition at line \fB5628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_ESS_Msk   (0x1UL << DCMI_CR_ESS_Pos)"
0x00000010 
.PP
Definition at line \fB5627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_ESS_Pos   (4U)"

.PP
Definition at line \fB5626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_FCRC_0   0x00000100U"

.PP
Definition at line \fB5638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_FCRC_1   0x00000200U"

.PP
Definition at line \fB5639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_HSPOL   \fBDCMI_CR_HSPOL_Msk\fP"

.PP
Definition at line \fB5634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_HSPOL_Msk   (0x1UL << DCMI_CR_HSPOL_Pos)"
0x00000040 
.PP
Definition at line \fB5633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_HSPOL_Pos   (6U)"

.PP
Definition at line \fB5632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_JPEG   \fBDCMI_CR_JPEG_Msk\fP"

.PP
Definition at line \fB5625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_JPEG_Msk   (0x1UL << DCMI_CR_JPEG_Pos)"
0x00000008 
.PP
Definition at line \fB5624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_JPEG_Pos   (3U)"

.PP
Definition at line \fB5623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_PCKPOL   \fBDCMI_CR_PCKPOL_Msk\fP"

.PP
Definition at line \fB5631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_PCKPOL_Msk   (0x1UL << DCMI_CR_PCKPOL_Pos)"
0x00000020 
.PP
Definition at line \fB5630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_PCKPOL_Pos   (5U)"

.PP
Definition at line \fB5629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_VSPOL   \fBDCMI_CR_VSPOL_Msk\fP"

.PP
Definition at line \fB5637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_VSPOL_Msk   (0x1UL << DCMI_CR_VSPOL_Pos)"
0x00000080 
.PP
Definition at line \fB5636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CR_VSPOL_Pos   (7U)"

.PP
Definition at line \fB5635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSIZE_CAPCNT   \fBDCMI_CWSIZE_CAPCNT_Msk\fP"

.PP
Definition at line \fB5786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSIZE_CAPCNT_Msk   (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)"
0x00003FFF 
.PP
Definition at line \fB5785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSIZE_CAPCNT_Pos   (0U)"

.PP
Definition at line \fB5784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSIZE_VLINE   \fBDCMI_CWSIZE_VLINE_Msk\fP"

.PP
Definition at line \fB5789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSIZE_VLINE_Msk   (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)"
0x3FFF0000 
.PP
Definition at line \fB5788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSIZE_VLINE_Pos   (16U)"

.PP
Definition at line \fB5787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSTRT_HOFFCNT   \fBDCMI_CWSTRT_HOFFCNT_Msk\fP"

.PP
Definition at line \fB5778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSTRT_HOFFCNT_Msk   (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)"
0x00003FFF 
.PP
Definition at line \fB5777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSTRT_HOFFCNT_Pos   (0U)"

.PP
Definition at line \fB5776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSTRT_VST   \fBDCMI_CWSTRT_VST_Msk\fP"

.PP
Definition at line \fB5781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSTRT_VST_Msk   (0x1FFFUL << DCMI_CWSTRT_VST_Pos)"
0x1FFF0000 
.PP
Definition at line \fB5780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_CWSTRT_VST_Pos   (16U)"

.PP
Definition at line \fB5779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE0   \fBDCMI_DR_BYTE0_Msk\fP"

.PP
Definition at line \fB5794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE0_Msk   (0xFFUL << DCMI_DR_BYTE0_Pos)"
0x000000FF 
.PP
Definition at line \fB5793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE0_Pos   (0U)"

.PP
Definition at line \fB5792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE1   \fBDCMI_DR_BYTE1_Msk\fP"

.PP
Definition at line \fB5797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE1_Msk   (0xFFUL << DCMI_DR_BYTE1_Pos)"
0x0000FF00 
.PP
Definition at line \fB5796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE1_Pos   (8U)"

.PP
Definition at line \fB5795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE2   \fBDCMI_DR_BYTE2_Msk\fP"

.PP
Definition at line \fB5800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE2_Msk   (0xFFUL << DCMI_DR_BYTE2_Pos)"
0x00FF0000 
.PP
Definition at line \fB5799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE2_Pos   (16U)"

.PP
Definition at line \fB5798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE3   \fBDCMI_DR_BYTE3_Msk\fP"

.PP
Definition at line \fB5803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE3_Msk   (0xFFUL << DCMI_DR_BYTE3_Pos)"
0xFF000000 
.PP
Definition at line \fB5802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_DR_BYTE3_Pos   (24U)"

.PP
Definition at line \fB5801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_FEC   \fBDCMI_ESCR_FEC_Msk\fP"

.PP
Definition at line \fB5759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_FEC_Msk   (0xFFUL << DCMI_ESCR_FEC_Pos)"
0xFF000000 
.PP
Definition at line \fB5758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_FEC_Pos   (24U)"

.PP
Definition at line \fB5757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_FSC   \fBDCMI_ESCR_FSC_Msk\fP"

.PP
Definition at line \fB5750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_FSC_Msk   (0xFFUL << DCMI_ESCR_FSC_Pos)"
0x000000FF 
.PP
Definition at line \fB5749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_FSC_Pos   (0U)"

.PP
Definition at line \fB5748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_LEC   \fBDCMI_ESCR_LEC_Msk\fP"

.PP
Definition at line \fB5756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_LEC_Msk   (0xFFUL << DCMI_ESCR_LEC_Pos)"
0x00FF0000 
.PP
Definition at line \fB5755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_LEC_Pos   (16U)"

.PP
Definition at line \fB5754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_LSC   \fBDCMI_ESCR_LSC_Msk\fP"

.PP
Definition at line \fB5753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_LSC_Msk   (0xFFUL << DCMI_ESCR_LSC_Pos)"
0x0000FF00 
.PP
Definition at line \fB5752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESCR_LSC_Pos   (8U)"

.PP
Definition at line \fB5751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_FEU   \fBDCMI_ESUR_FEU_Msk\fP"

.PP
Definition at line \fB5773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_FEU_Msk   (0xFFUL << DCMI_ESUR_FEU_Pos)"
0xFF000000 
.PP
Definition at line \fB5772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_FEU_Pos   (24U)"

.PP
Definition at line \fB5771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_FSU   \fBDCMI_ESUR_FSU_Msk\fP"

.PP
Definition at line \fB5764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_FSU_Msk   (0xFFUL << DCMI_ESUR_FSU_Pos)"
0x000000FF 
.PP
Definition at line \fB5763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_FSU_Pos   (0U)"

.PP
Definition at line \fB5762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_LEU   \fBDCMI_ESUR_LEU_Msk\fP"

.PP
Definition at line \fB5770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_LEU_Msk   (0xFFUL << DCMI_ESUR_LEU_Pos)"
0x00FF0000 
.PP
Definition at line \fB5769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_LEU_Pos   (16U)"

.PP
Definition at line \fB5768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_LSU   \fBDCMI_ESUR_LSU_Msk\fP"

.PP
Definition at line \fB5767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_LSU_Msk   (0xFFUL << DCMI_ESUR_LSU_Pos)"
0x0000FF00 
.PP
Definition at line \fB5766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ESUR_LSU_Pos   (8U)"

.PP
Definition at line \fB5765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_ERR_ISC   \fBDCMI_ICR_ERR_ISC_Msk\fP"

.PP
Definition at line \fB5736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_ERR_ISC_Msk   (0x1UL << DCMI_ICR_ERR_ISC_Pos)"
0x00000004 
.PP
Definition at line \fB5735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_ERR_ISC_Pos   (2U)"

.PP
Definition at line \fB5734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_FRAME_ISC   \fBDCMI_ICR_FRAME_ISC_Msk\fP"

.PP
Definition at line \fB5730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_FRAME_ISC_Msk   (0x1UL << DCMI_ICR_FRAME_ISC_Pos)"
0x00000001 
.PP
Definition at line \fB5729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_FRAME_ISC_Pos   (0U)"

.PP
Definition at line \fB5728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_LINE_ISC   \fBDCMI_ICR_LINE_ISC_Msk\fP"

.PP
Definition at line \fB5742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_LINE_ISC_Msk   (0x1UL << DCMI_ICR_LINE_ISC_Pos)"
0x00000010 
.PP
Definition at line \fB5741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_LINE_ISC_Pos   (4U)"

.PP
Definition at line \fB5740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_OVF_ISC   DCMI_ICR_OVR_ISC"

.PP
Definition at line \fB5745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_OVR_ISC   \fBDCMI_ICR_OVR_ISC_Msk\fP"

.PP
Definition at line \fB5733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_OVR_ISC_Msk   (0x1UL << DCMI_ICR_OVR_ISC_Pos)"
0x00000002 
.PP
Definition at line \fB5732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_OVR_ISC_Pos   (1U)"

.PP
Definition at line \fB5731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_VSYNC_ISC   \fBDCMI_ICR_VSYNC_ISC_Msk\fP"

.PP
Definition at line \fB5739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_VSYNC_ISC_Msk   (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)"
0x00000008 
.PP
Definition at line \fB5738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_ICR_VSYNC_ISC_Pos   (3U)"

.PP
Definition at line \fB5737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_ERR_IE   \fBDCMI_IER_ERR_IE_Msk\fP"

.PP
Definition at line \fB5693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_ERR_IE_Msk   (0x1UL << DCMI_IER_ERR_IE_Pos)"
0x00000004 
.PP
Definition at line \fB5692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_ERR_IE_Pos   (2U)"

.PP
Definition at line \fB5691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_FRAME_IE   \fBDCMI_IER_FRAME_IE_Msk\fP"

.PP
Definition at line \fB5687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_FRAME_IE_Msk   (0x1UL << DCMI_IER_FRAME_IE_Pos)"
0x00000001 
.PP
Definition at line \fB5686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_FRAME_IE_Pos   (0U)"

.PP
Definition at line \fB5685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_LINE_IE   \fBDCMI_IER_LINE_IE_Msk\fP"

.PP
Definition at line \fB5699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_LINE_IE_Msk   (0x1UL << DCMI_IER_LINE_IE_Pos)"
0x00000010 
.PP
Definition at line \fB5698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_LINE_IE_Pos   (4U)"

.PP
Definition at line \fB5697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_OVF_IE   DCMI_IER_OVR_IE"

.PP
Definition at line \fB5701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_OVR_IE   \fBDCMI_IER_OVR_IE_Msk\fP"

.PP
Definition at line \fB5690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_OVR_IE_Msk   (0x1UL << DCMI_IER_OVR_IE_Pos)"
0x00000002 
.PP
Definition at line \fB5689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_OVR_IE_Pos   (1U)"

.PP
Definition at line \fB5688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_VSYNC_IE   \fBDCMI_IER_VSYNC_IE_Msk\fP"

.PP
Definition at line \fB5696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_VSYNC_IE_Msk   (0x1UL << DCMI_IER_VSYNC_IE_Pos)"
0x00000008 
.PP
Definition at line \fB5695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_IER_VSYNC_IE_Pos   (3U)"

.PP
Definition at line \fB5694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_ERR_MIS   \fBDCMI_MIS_ERR_MIS_Msk\fP"

.PP
Definition at line \fB5712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_ERR_MIS_Msk   (0x1UL << DCMI_MIS_ERR_MIS_Pos)"
0x00000004 
.PP
Definition at line \fB5711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_ERR_MIS_Pos   (2U)"

.PP
Definition at line \fB5710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_FRAME_MIS   \fBDCMI_MIS_FRAME_MIS_Msk\fP"

.PP
Definition at line \fB5706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_FRAME_MIS_Msk   (0x1UL << DCMI_MIS_FRAME_MIS_Pos)"
0x00000001 
.PP
Definition at line \fB5705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_FRAME_MIS_Pos   (0U)"

.PP
Definition at line \fB5704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_LINE_MIS   \fBDCMI_MIS_LINE_MIS_Msk\fP"

.PP
Definition at line \fB5718\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_LINE_MIS_Msk   (0x1UL << DCMI_MIS_LINE_MIS_Pos)"
0x00000010 
.PP
Definition at line \fB5717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_LINE_MIS_Pos   (4U)"

.PP
Definition at line \fB5716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_OVR_MIS   \fBDCMI_MIS_OVR_MIS_Msk\fP"

.PP
Definition at line \fB5709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_OVR_MIS_Msk   (0x1UL << DCMI_MIS_OVR_MIS_Pos)"
0x00000002 
.PP
Definition at line \fB5708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_OVR_MIS_Pos   (1U)"

.PP
Definition at line \fB5707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_VSYNC_MIS   \fBDCMI_MIS_VSYNC_MIS_Msk\fP"

.PP
Definition at line \fB5715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_VSYNC_MIS_Msk   (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)"
0x00000008 
.PP
Definition at line \fB5714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MIS_VSYNC_MIS_Pos   (3U)"

.PP
Definition at line \fB5713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MISR_ERR_MIS   DCMI_MIS_ERR_MIS"

.PP
Definition at line \fB5723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MISR_FRAME_MIS   DCMI_MIS_FRAME_MIS"

.PP
Definition at line \fB5721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MISR_LINE_MIS   DCMI_MIS_LINE_MIS"

.PP
Definition at line \fB5725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MISR_OVF_MIS   DCMI_MIS_OVR_MIS"

.PP
Definition at line \fB5722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_MISR_VSYNC_MIS   DCMI_MIS_VSYNC_MIS"

.PP
Definition at line \fB5724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_ERR_RIS   \fBDCMI_RIS_ERR_RIS_Msk\fP"

.PP
Definition at line \fB5669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_ERR_RIS_Msk   (0x1UL << DCMI_RIS_ERR_RIS_Pos)"
0x00000004 
.PP
Definition at line \fB5668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_ERR_RIS_Pos   (2U)"

.PP
Definition at line \fB5667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_FRAME_RIS   \fBDCMI_RIS_FRAME_RIS_Msk\fP"

.PP
Definition at line \fB5663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_FRAME_RIS_Msk   (0x1UL << DCMI_RIS_FRAME_RIS_Pos)"
0x00000001 
.PP
Definition at line \fB5662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_FRAME_RIS_Pos   (0U)"

.PP
Definition at line \fB5661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_LINE_RIS   \fBDCMI_RIS_LINE_RIS_Msk\fP"

.PP
Definition at line \fB5675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_LINE_RIS_Msk   (0x1UL << DCMI_RIS_LINE_RIS_Pos)"
0x00000010 
.PP
Definition at line \fB5674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_LINE_RIS_Pos   (4U)"

.PP
Definition at line \fB5673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_OVR_RIS   \fBDCMI_RIS_OVR_RIS_Msk\fP"

.PP
Definition at line \fB5666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_OVR_RIS_Msk   (0x1UL << DCMI_RIS_OVR_RIS_Pos)"
0x00000002 
.PP
Definition at line \fB5665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_OVR_RIS_Pos   (1U)"

.PP
Definition at line \fB5664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_VSYNC_RIS   \fBDCMI_RIS_VSYNC_RIS_Msk\fP"

.PP
Definition at line \fB5672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_VSYNC_RIS_Msk   (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)"
0x00000008 
.PP
Definition at line \fB5671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RIS_VSYNC_RIS_Pos   (3U)"

.PP
Definition at line \fB5670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RISR_ERR_RIS   DCMI_RIS_ERR_RIS"

.PP
Definition at line \fB5679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RISR_FRAME_RIS   DCMI_RIS_FRAME_RIS"

.PP
Definition at line \fB5677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RISR_LINE_RIS   DCMI_RIS_LINE_RIS"

.PP
Definition at line \fB5681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RISR_OVF_RIS   DCMI_RIS_OVR_RIS"

.PP
Definition at line \fB5682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RISR_OVR_RIS   DCMI_RIS_OVR_RIS"

.PP
Definition at line \fB5678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_RISR_VSYNC_RIS   DCMI_RIS_VSYNC_RIS"

.PP
Definition at line \fB5680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_FNE   \fBDCMI_SR_FNE_Msk\fP"

.PP
Definition at line \fB5658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_FNE_Msk   (0x1UL << DCMI_SR_FNE_Pos)"
0x00000004 
.PP
Definition at line \fB5657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_FNE_Pos   (2U)"

.PP
Definition at line \fB5656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_HSYNC   \fBDCMI_SR_HSYNC_Msk\fP"

.PP
Definition at line \fB5652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_HSYNC_Msk   (0x1UL << DCMI_SR_HSYNC_Pos)"
0x00000001 
.PP
Definition at line \fB5651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_HSYNC_Pos   (0U)"

.PP
Definition at line \fB5650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_VSYNC   \fBDCMI_SR_VSYNC_Msk\fP"

.PP
Definition at line \fB5655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_VSYNC_Msk   (0x1UL << DCMI_SR_VSYNC_Pos)"
0x00000002 
.PP
Definition at line \fB5654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DCMI_SR_VSYNC_Pos   (1U)"

.PP
Definition at line \fB5653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF4   \fBDMA_HIFCR_CDMEIF4_Msk\fP"

.PP
Definition at line \fB6172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF4_Msk   (0x1UL << DMA_HIFCR_CDMEIF4_Pos)"
0x00000004 
.PP
Definition at line \fB6171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF4_Pos   (2U)"

.PP
Definition at line \fB6170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF5   \fBDMA_HIFCR_CDMEIF5_Msk\fP"

.PP
Definition at line \fB6157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF5_Msk   (0x1UL << DMA_HIFCR_CDMEIF5_Pos)"
0x00000100 
.PP
Definition at line \fB6156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF5_Pos   (8U)"

.PP
Definition at line \fB6155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF6   \fBDMA_HIFCR_CDMEIF6_Msk\fP"

.PP
Definition at line \fB6142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF6_Msk   (0x1UL << DMA_HIFCR_CDMEIF6_Pos)"
0x00040000 
.PP
Definition at line \fB6141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF6_Pos   (18U)"

.PP
Definition at line \fB6140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF7   \fBDMA_HIFCR_CDMEIF7_Msk\fP"

.PP
Definition at line \fB6127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF7_Msk   (0x1UL << DMA_HIFCR_CDMEIF7_Pos)"
0x01000000 
.PP
Definition at line \fB6126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CDMEIF7_Pos   (24U)"

.PP
Definition at line \fB6125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF4   \fBDMA_HIFCR_CFEIF4_Msk\fP"

.PP
Definition at line \fB6175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF4_Msk   (0x1UL << DMA_HIFCR_CFEIF4_Pos)"
0x00000001 
.PP
Definition at line \fB6174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF4_Pos   (0U)"

.PP
Definition at line \fB6173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF5   \fBDMA_HIFCR_CFEIF5_Msk\fP"

.PP
Definition at line \fB6160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF5_Msk   (0x1UL << DMA_HIFCR_CFEIF5_Pos)"
0x00000040 
.PP
Definition at line \fB6159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF5_Pos   (6U)"

.PP
Definition at line \fB6158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF6   \fBDMA_HIFCR_CFEIF6_Msk\fP"

.PP
Definition at line \fB6145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF6_Msk   (0x1UL << DMA_HIFCR_CFEIF6_Pos)"
0x00010000 
.PP
Definition at line \fB6144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF6_Pos   (16U)"

.PP
Definition at line \fB6143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF7   \fBDMA_HIFCR_CFEIF7_Msk\fP"

.PP
Definition at line \fB6130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF7_Msk   (0x1UL << DMA_HIFCR_CFEIF7_Pos)"
0x00400000 
.PP
Definition at line \fB6129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CFEIF7_Pos   (22U)"

.PP
Definition at line \fB6128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF4   \fBDMA_HIFCR_CHTIF4_Msk\fP"

.PP
Definition at line \fB6166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF4_Msk   (0x1UL << DMA_HIFCR_CHTIF4_Pos)"
0x00000010 
.PP
Definition at line \fB6165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF4_Pos   (4U)"

.PP
Definition at line \fB6164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF5   \fBDMA_HIFCR_CHTIF5_Msk\fP"

.PP
Definition at line \fB6151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF5_Msk   (0x1UL << DMA_HIFCR_CHTIF5_Pos)"
0x00000400 
.PP
Definition at line \fB6150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF5_Pos   (10U)"

.PP
Definition at line \fB6149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF6   \fBDMA_HIFCR_CHTIF6_Msk\fP"

.PP
Definition at line \fB6136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF6_Msk   (0x1UL << DMA_HIFCR_CHTIF6_Pos)"
0x00100000 
.PP
Definition at line \fB6135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF6_Pos   (20U)"

.PP
Definition at line \fB6134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF7   \fBDMA_HIFCR_CHTIF7_Msk\fP"

.PP
Definition at line \fB6121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF7_Msk   (0x1UL << DMA_HIFCR_CHTIF7_Pos)"
0x04000000 
.PP
Definition at line \fB6120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CHTIF7_Pos   (26U)"

.PP
Definition at line \fB6119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF4   \fBDMA_HIFCR_CTCIF4_Msk\fP"

.PP
Definition at line \fB6163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF4_Msk   (0x1UL << DMA_HIFCR_CTCIF4_Pos)"
0x00000020 
.PP
Definition at line \fB6162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF4_Pos   (5U)"

.PP
Definition at line \fB6161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF5   \fBDMA_HIFCR_CTCIF5_Msk\fP"

.PP
Definition at line \fB6148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF5_Msk   (0x1UL << DMA_HIFCR_CTCIF5_Pos)"
0x00000800 
.PP
Definition at line \fB6147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF5_Pos   (11U)"

.PP
Definition at line \fB6146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF6   \fBDMA_HIFCR_CTCIF6_Msk\fP"

.PP
Definition at line \fB6133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF6_Msk   (0x1UL << DMA_HIFCR_CTCIF6_Pos)"
0x00200000 
.PP
Definition at line \fB6132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF6_Pos   (21U)"

.PP
Definition at line \fB6131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF7   \fBDMA_HIFCR_CTCIF7_Msk\fP"

.PP
Definition at line \fB6118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF7_Msk   (0x1UL << DMA_HIFCR_CTCIF7_Pos)"
0x08000000 
.PP
Definition at line \fB6117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTCIF7_Pos   (27U)"

.PP
Definition at line \fB6116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF4   \fBDMA_HIFCR_CTEIF4_Msk\fP"

.PP
Definition at line \fB6169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF4_Msk   (0x1UL << DMA_HIFCR_CTEIF4_Pos)"
0x00000008 
.PP
Definition at line \fB6168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF4_Pos   (3U)"

.PP
Definition at line \fB6167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF5   \fBDMA_HIFCR_CTEIF5_Msk\fP"

.PP
Definition at line \fB6154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF5_Msk   (0x1UL << DMA_HIFCR_CTEIF5_Pos)"
0x00000200 
.PP
Definition at line \fB6153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF5_Pos   (9U)"

.PP
Definition at line \fB6152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF6   \fBDMA_HIFCR_CTEIF6_Msk\fP"

.PP
Definition at line \fB6139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF6_Msk   (0x1UL << DMA_HIFCR_CTEIF6_Pos)"
0x00080000 
.PP
Definition at line \fB6138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF6_Pos   (19U)"

.PP
Definition at line \fB6137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF7   \fBDMA_HIFCR_CTEIF7_Msk\fP"

.PP
Definition at line \fB6124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF7_Msk   (0x1UL << DMA_HIFCR_CTEIF7_Pos)"
0x02000000 
.PP
Definition at line \fB6123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HIFCR_CTEIF7_Pos   (25U)"

.PP
Definition at line \fB6122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF4   \fBDMA_HISR_DMEIF4_Msk\fP"

.PP
Definition at line \fB6048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF4_Msk   (0x1UL << DMA_HISR_DMEIF4_Pos)"
0x00000004 
.PP
Definition at line \fB6047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF4_Pos   (2U)"

.PP
Definition at line \fB6046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF5   \fBDMA_HISR_DMEIF5_Msk\fP"

.PP
Definition at line \fB6033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF5_Msk   (0x1UL << DMA_HISR_DMEIF5_Pos)"
0x00000100 
.PP
Definition at line \fB6032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF5_Pos   (8U)"

.PP
Definition at line \fB6031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF6   \fBDMA_HISR_DMEIF6_Msk\fP"

.PP
Definition at line \fB6018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF6_Msk   (0x1UL << DMA_HISR_DMEIF6_Pos)"
0x00040000 
.PP
Definition at line \fB6017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF6_Pos   (18U)"

.PP
Definition at line \fB6016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF7   \fBDMA_HISR_DMEIF7_Msk\fP"

.PP
Definition at line \fB6003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF7_Msk   (0x1UL << DMA_HISR_DMEIF7_Pos)"
0x01000000 
.PP
Definition at line \fB6002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_DMEIF7_Pos   (24U)"

.PP
Definition at line \fB6001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF4   \fBDMA_HISR_FEIF4_Msk\fP"

.PP
Definition at line \fB6051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF4_Msk   (0x1UL << DMA_HISR_FEIF4_Pos)"
0x00000001 
.PP
Definition at line \fB6050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF4_Pos   (0U)"

.PP
Definition at line \fB6049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF5   \fBDMA_HISR_FEIF5_Msk\fP"

.PP
Definition at line \fB6036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF5_Msk   (0x1UL << DMA_HISR_FEIF5_Pos)"
0x00000040 
.PP
Definition at line \fB6035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF5_Pos   (6U)"

.PP
Definition at line \fB6034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF6   \fBDMA_HISR_FEIF6_Msk\fP"

.PP
Definition at line \fB6021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF6_Msk   (0x1UL << DMA_HISR_FEIF6_Pos)"
0x00010000 
.PP
Definition at line \fB6020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF6_Pos   (16U)"

.PP
Definition at line \fB6019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF7   \fBDMA_HISR_FEIF7_Msk\fP"

.PP
Definition at line \fB6006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF7_Msk   (0x1UL << DMA_HISR_FEIF7_Pos)"
0x00400000 
.PP
Definition at line \fB6005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_FEIF7_Pos   (22U)"

.PP
Definition at line \fB6004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF4   \fBDMA_HISR_HTIF4_Msk\fP"

.PP
Definition at line \fB6042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF4_Msk   (0x1UL << DMA_HISR_HTIF4_Pos)"
0x00000010 
.PP
Definition at line \fB6041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF4_Pos   (4U)"

.PP
Definition at line \fB6040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF5   \fBDMA_HISR_HTIF5_Msk\fP"

.PP
Definition at line \fB6027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF5_Msk   (0x1UL << DMA_HISR_HTIF5_Pos)"
0x00000400 
.PP
Definition at line \fB6026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF5_Pos   (10U)"

.PP
Definition at line \fB6025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF6   \fBDMA_HISR_HTIF6_Msk\fP"

.PP
Definition at line \fB6012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF6_Msk   (0x1UL << DMA_HISR_HTIF6_Pos)"
0x00100000 
.PP
Definition at line \fB6011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF6_Pos   (20U)"

.PP
Definition at line \fB6010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF7   \fBDMA_HISR_HTIF7_Msk\fP"

.PP
Definition at line \fB5997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF7_Msk   (0x1UL << DMA_HISR_HTIF7_Pos)"
0x04000000 
.PP
Definition at line \fB5996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_HTIF7_Pos   (26U)"

.PP
Definition at line \fB5995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF4   \fBDMA_HISR_TCIF4_Msk\fP"

.PP
Definition at line \fB6039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF4_Msk   (0x1UL << DMA_HISR_TCIF4_Pos)"
0x00000020 
.PP
Definition at line \fB6038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF4_Pos   (5U)"

.PP
Definition at line \fB6037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF5   \fBDMA_HISR_TCIF5_Msk\fP"

.PP
Definition at line \fB6024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF5_Msk   (0x1UL << DMA_HISR_TCIF5_Pos)"
0x00000800 
.PP
Definition at line \fB6023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF5_Pos   (11U)"

.PP
Definition at line \fB6022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF6   \fBDMA_HISR_TCIF6_Msk\fP"

.PP
Definition at line \fB6009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF6_Msk   (0x1UL << DMA_HISR_TCIF6_Pos)"
0x00200000 
.PP
Definition at line \fB6008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF6_Pos   (21U)"

.PP
Definition at line \fB6007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF7   \fBDMA_HISR_TCIF7_Msk\fP"

.PP
Definition at line \fB5994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF7_Msk   (0x1UL << DMA_HISR_TCIF7_Pos)"
0x08000000 
.PP
Definition at line \fB5993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TCIF7_Pos   (27U)"

.PP
Definition at line \fB5992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF4   \fBDMA_HISR_TEIF4_Msk\fP"

.PP
Definition at line \fB6045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF4_Msk   (0x1UL << DMA_HISR_TEIF4_Pos)"
0x00000008 
.PP
Definition at line \fB6044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF4_Pos   (3U)"

.PP
Definition at line \fB6043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF5   \fBDMA_HISR_TEIF5_Msk\fP"

.PP
Definition at line \fB6030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF5_Msk   (0x1UL << DMA_HISR_TEIF5_Pos)"
0x00000200 
.PP
Definition at line \fB6029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF5_Pos   (9U)"

.PP
Definition at line \fB6028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF6   \fBDMA_HISR_TEIF6_Msk\fP"

.PP
Definition at line \fB6015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF6_Msk   (0x1UL << DMA_HISR_TEIF6_Pos)"
0x00080000 
.PP
Definition at line \fB6014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF6_Pos   (19U)"

.PP
Definition at line \fB6013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF7   \fBDMA_HISR_TEIF7_Msk\fP"

.PP
Definition at line \fB6000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF7_Msk   (0x1UL << DMA_HISR_TEIF7_Pos)"
0x02000000 
.PP
Definition at line \fB5999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_HISR_TEIF7_Pos   (25U)"

.PP
Definition at line \fB5998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF0   \fBDMA_LIFCR_CDMEIF0_Msk\fP"

.PP
Definition at line \fB6110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF0_Msk   (0x1UL << DMA_LIFCR_CDMEIF0_Pos)"
0x00000004 
.PP
Definition at line \fB6109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF0_Pos   (2U)"

.PP
Definition at line \fB6108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF1   \fBDMA_LIFCR_CDMEIF1_Msk\fP"

.PP
Definition at line \fB6095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF1_Msk   (0x1UL << DMA_LIFCR_CDMEIF1_Pos)"
0x00000100 
.PP
Definition at line \fB6094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF1_Pos   (8U)"

.PP
Definition at line \fB6093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF2   \fBDMA_LIFCR_CDMEIF2_Msk\fP"

.PP
Definition at line \fB6080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF2_Msk   (0x1UL << DMA_LIFCR_CDMEIF2_Pos)"
0x00040000 
.PP
Definition at line \fB6079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF2_Pos   (18U)"

.PP
Definition at line \fB6078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF3   \fBDMA_LIFCR_CDMEIF3_Msk\fP"

.PP
Definition at line \fB6065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF3_Msk   (0x1UL << DMA_LIFCR_CDMEIF3_Pos)"
0x01000000 
.PP
Definition at line \fB6064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CDMEIF3_Pos   (24U)"

.PP
Definition at line \fB6063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF0   \fBDMA_LIFCR_CFEIF0_Msk\fP"

.PP
Definition at line \fB6113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF0_Msk   (0x1UL << DMA_LIFCR_CFEIF0_Pos)"
0x00000001 
.PP
Definition at line \fB6112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF0_Pos   (0U)"

.PP
Definition at line \fB6111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF1   \fBDMA_LIFCR_CFEIF1_Msk\fP"

.PP
Definition at line \fB6098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF1_Msk   (0x1UL << DMA_LIFCR_CFEIF1_Pos)"
0x00000040 
.PP
Definition at line \fB6097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF1_Pos   (6U)"

.PP
Definition at line \fB6096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF2   \fBDMA_LIFCR_CFEIF2_Msk\fP"

.PP
Definition at line \fB6083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF2_Msk   (0x1UL << DMA_LIFCR_CFEIF2_Pos)"
0x00010000 
.PP
Definition at line \fB6082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF2_Pos   (16U)"

.PP
Definition at line \fB6081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF3   \fBDMA_LIFCR_CFEIF3_Msk\fP"

.PP
Definition at line \fB6068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF3_Msk   (0x1UL << DMA_LIFCR_CFEIF3_Pos)"
0x00400000 
.PP
Definition at line \fB6067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CFEIF3_Pos   (22U)"

.PP
Definition at line \fB6066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF0   \fBDMA_LIFCR_CHTIF0_Msk\fP"

.PP
Definition at line \fB6104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF0_Msk   (0x1UL << DMA_LIFCR_CHTIF0_Pos)"
0x00000010 
.PP
Definition at line \fB6103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF0_Pos   (4U)"

.PP
Definition at line \fB6102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF1   \fBDMA_LIFCR_CHTIF1_Msk\fP"

.PP
Definition at line \fB6089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF1_Msk   (0x1UL << DMA_LIFCR_CHTIF1_Pos)"
0x00000400 
.PP
Definition at line \fB6088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF1_Pos   (10U)"

.PP
Definition at line \fB6087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF2   \fBDMA_LIFCR_CHTIF2_Msk\fP"

.PP
Definition at line \fB6074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF2_Msk   (0x1UL << DMA_LIFCR_CHTIF2_Pos)"
0x00100000 
.PP
Definition at line \fB6073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF2_Pos   (20U)"

.PP
Definition at line \fB6072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF3   \fBDMA_LIFCR_CHTIF3_Msk\fP"

.PP
Definition at line \fB6059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF3_Msk   (0x1UL << DMA_LIFCR_CHTIF3_Pos)"
0x04000000 
.PP
Definition at line \fB6058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CHTIF3_Pos   (26U)"

.PP
Definition at line \fB6057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF0   \fBDMA_LIFCR_CTCIF0_Msk\fP"

.PP
Definition at line \fB6101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF0_Msk   (0x1UL << DMA_LIFCR_CTCIF0_Pos)"
0x00000020 
.PP
Definition at line \fB6100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF0_Pos   (5U)"

.PP
Definition at line \fB6099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF1   \fBDMA_LIFCR_CTCIF1_Msk\fP"

.PP
Definition at line \fB6086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF1_Msk   (0x1UL << DMA_LIFCR_CTCIF1_Pos)"
0x00000800 
.PP
Definition at line \fB6085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF1_Pos   (11U)"

.PP
Definition at line \fB6084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF2   \fBDMA_LIFCR_CTCIF2_Msk\fP"

.PP
Definition at line \fB6071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF2_Msk   (0x1UL << DMA_LIFCR_CTCIF2_Pos)"
0x00200000 
.PP
Definition at line \fB6070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF2_Pos   (21U)"

.PP
Definition at line \fB6069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF3   \fBDMA_LIFCR_CTCIF3_Msk\fP"

.PP
Definition at line \fB6056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF3_Msk   (0x1UL << DMA_LIFCR_CTCIF3_Pos)"
0x08000000 
.PP
Definition at line \fB6055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTCIF3_Pos   (27U)"

.PP
Definition at line \fB6054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF0   \fBDMA_LIFCR_CTEIF0_Msk\fP"

.PP
Definition at line \fB6107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF0_Msk   (0x1UL << DMA_LIFCR_CTEIF0_Pos)"
0x00000008 
.PP
Definition at line \fB6106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF0_Pos   (3U)"

.PP
Definition at line \fB6105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF1   \fBDMA_LIFCR_CTEIF1_Msk\fP"

.PP
Definition at line \fB6092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF1_Msk   (0x1UL << DMA_LIFCR_CTEIF1_Pos)"
0x00000200 
.PP
Definition at line \fB6091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF1_Pos   (9U)"

.PP
Definition at line \fB6090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF2   \fBDMA_LIFCR_CTEIF2_Msk\fP"

.PP
Definition at line \fB6077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF2_Msk   (0x1UL << DMA_LIFCR_CTEIF2_Pos)"
0x00080000 
.PP
Definition at line \fB6076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF2_Pos   (19U)"

.PP
Definition at line \fB6075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF3   \fBDMA_LIFCR_CTEIF3_Msk\fP"

.PP
Definition at line \fB6062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF3_Msk   (0x1UL << DMA_LIFCR_CTEIF3_Pos)"
0x02000000 
.PP
Definition at line \fB6061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LIFCR_CTEIF3_Pos   (25U)"

.PP
Definition at line \fB6060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF0   \fBDMA_LISR_DMEIF0_Msk\fP"

.PP
Definition at line \fB5986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF0_Msk   (0x1UL << DMA_LISR_DMEIF0_Pos)"
0x00000004 
.PP
Definition at line \fB5985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF0_Pos   (2U)"

.PP
Definition at line \fB5984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF1   \fBDMA_LISR_DMEIF1_Msk\fP"

.PP
Definition at line \fB5971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF1_Msk   (0x1UL << DMA_LISR_DMEIF1_Pos)"
0x00000100 
.PP
Definition at line \fB5970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF1_Pos   (8U)"

.PP
Definition at line \fB5969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF2   \fBDMA_LISR_DMEIF2_Msk\fP"

.PP
Definition at line \fB5956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF2_Msk   (0x1UL << DMA_LISR_DMEIF2_Pos)"
0x00040000 
.PP
Definition at line \fB5955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF2_Pos   (18U)"

.PP
Definition at line \fB5954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF3   \fBDMA_LISR_DMEIF3_Msk\fP"

.PP
Definition at line \fB5941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF3_Msk   (0x1UL << DMA_LISR_DMEIF3_Pos)"
0x01000000 
.PP
Definition at line \fB5940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_DMEIF3_Pos   (24U)"

.PP
Definition at line \fB5939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF0   \fBDMA_LISR_FEIF0_Msk\fP"

.PP
Definition at line \fB5989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF0_Msk   (0x1UL << DMA_LISR_FEIF0_Pos)"
0x00000001 
.PP
Definition at line \fB5988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF0_Pos   (0U)"

.PP
Definition at line \fB5987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF1   \fBDMA_LISR_FEIF1_Msk\fP"

.PP
Definition at line \fB5974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF1_Msk   (0x1UL << DMA_LISR_FEIF1_Pos)"
0x00000040 
.PP
Definition at line \fB5973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF1_Pos   (6U)"

.PP
Definition at line \fB5972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF2   \fBDMA_LISR_FEIF2_Msk\fP"

.PP
Definition at line \fB5959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF2_Msk   (0x1UL << DMA_LISR_FEIF2_Pos)"
0x00010000 
.PP
Definition at line \fB5958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF2_Pos   (16U)"

.PP
Definition at line \fB5957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF3   \fBDMA_LISR_FEIF3_Msk\fP"

.PP
Definition at line \fB5944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF3_Msk   (0x1UL << DMA_LISR_FEIF3_Pos)"
0x00400000 
.PP
Definition at line \fB5943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_FEIF3_Pos   (22U)"

.PP
Definition at line \fB5942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF0   \fBDMA_LISR_HTIF0_Msk\fP"

.PP
Definition at line \fB5980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF0_Msk   (0x1UL << DMA_LISR_HTIF0_Pos)"
0x00000010 
.PP
Definition at line \fB5979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF0_Pos   (4U)"

.PP
Definition at line \fB5978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF1   \fBDMA_LISR_HTIF1_Msk\fP"

.PP
Definition at line \fB5965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF1_Msk   (0x1UL << DMA_LISR_HTIF1_Pos)"
0x00000400 
.PP
Definition at line \fB5964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF1_Pos   (10U)"

.PP
Definition at line \fB5963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF2   \fBDMA_LISR_HTIF2_Msk\fP"

.PP
Definition at line \fB5950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF2_Msk   (0x1UL << DMA_LISR_HTIF2_Pos)"
0x00100000 
.PP
Definition at line \fB5949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF2_Pos   (20U)"

.PP
Definition at line \fB5948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF3   \fBDMA_LISR_HTIF3_Msk\fP"

.PP
Definition at line \fB5935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF3_Msk   (0x1UL << DMA_LISR_HTIF3_Pos)"
0x04000000 
.PP
Definition at line \fB5934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_HTIF3_Pos   (26U)"

.PP
Definition at line \fB5933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF0   \fBDMA_LISR_TCIF0_Msk\fP"

.PP
Definition at line \fB5977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF0_Msk   (0x1UL << DMA_LISR_TCIF0_Pos)"
0x00000020 
.PP
Definition at line \fB5976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF0_Pos   (5U)"

.PP
Definition at line \fB5975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF1   \fBDMA_LISR_TCIF1_Msk\fP"

.PP
Definition at line \fB5962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF1_Msk   (0x1UL << DMA_LISR_TCIF1_Pos)"
0x00000800 
.PP
Definition at line \fB5961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF1_Pos   (11U)"

.PP
Definition at line \fB5960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF2   \fBDMA_LISR_TCIF2_Msk\fP"

.PP
Definition at line \fB5947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF2_Msk   (0x1UL << DMA_LISR_TCIF2_Pos)"
0x00200000 
.PP
Definition at line \fB5946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF2_Pos   (21U)"

.PP
Definition at line \fB5945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF3   \fBDMA_LISR_TCIF3_Msk\fP"

.PP
Definition at line \fB5932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF3_Msk   (0x1UL << DMA_LISR_TCIF3_Pos)"
0x08000000 
.PP
Definition at line \fB5931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TCIF3_Pos   (27U)"

.PP
Definition at line \fB5930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF0   \fBDMA_LISR_TEIF0_Msk\fP"

.PP
Definition at line \fB5983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF0_Msk   (0x1UL << DMA_LISR_TEIF0_Pos)"
0x00000008 
.PP
Definition at line \fB5982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF0_Pos   (3U)"

.PP
Definition at line \fB5981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF1   \fBDMA_LISR_TEIF1_Msk\fP"

.PP
Definition at line \fB5968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF1_Msk   (0x1UL << DMA_LISR_TEIF1_Pos)"
0x00000200 
.PP
Definition at line \fB5967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF1_Pos   (9U)"

.PP
Definition at line \fB5966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF2   \fBDMA_LISR_TEIF2_Msk\fP"

.PP
Definition at line \fB5953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF2_Msk   (0x1UL << DMA_LISR_TEIF2_Pos)"
0x00080000 
.PP
Definition at line \fB5952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF2_Pos   (19U)"

.PP
Definition at line \fB5951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF3   \fBDMA_LISR_TEIF3_Msk\fP"

.PP
Definition at line \fB5938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF3_Msk   (0x1UL << DMA_LISR_TEIF3_Pos)"
0x02000000 
.PP
Definition at line \fB5937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_LISR_TEIF3_Pos   (25U)"

.PP
Definition at line \fB5936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_ACK   \fBDMA_SxCR_ACK_Msk\fP"

.PP
Definition at line \fB5887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_ACK_Msk   (0x1UL << DMA_SxCR_ACK_Pos)"
0x00100000 
.PP
Definition at line \fB5886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_ACK_Pos   (20U)"

.PP
Definition at line \fB5885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CHSEL   \fBDMA_SxCR_CHSEL_Msk\fP"

.PP
Definition at line \fB5813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CHSEL_0   0x02000000U"

.PP
Definition at line \fB5814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CHSEL_1   0x04000000U"

.PP
Definition at line \fB5815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CHSEL_2   0x08000000U"

.PP
Definition at line \fB5816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CHSEL_Msk   (0x7UL << DMA_SxCR_CHSEL_Pos)"
0x0E000000 
.PP
Definition at line \fB5812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CHSEL_Pos   (25U)"

.PP
Definition at line \fB5811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CIRC   \fBDMA_SxCR_CIRC_Msk\fP"

.PP
Definition at line \fB5859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CIRC_Msk   (0x1UL << DMA_SxCR_CIRC_Pos)"
0x00000100 
.PP
Definition at line \fB5858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CIRC_Pos   (8U)"

.PP
Definition at line \fB5857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CT   \fBDMA_SxCR_CT_Msk\fP"

.PP
Definition at line \fB5829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CT_Msk   (0x1UL << DMA_SxCR_CT_Pos)"
0x00080000 
.PP
Definition at line \fB5828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_CT_Pos   (19U)"

.PP
Definition at line \fB5827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DBM   \fBDMA_SxCR_DBM_Msk\fP"

.PP
Definition at line \fB5832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DBM_Msk   (0x1UL << DMA_SxCR_DBM_Pos)"
0x00040000 
.PP
Definition at line \fB5831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DBM_Pos   (18U)"

.PP
Definition at line \fB5830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DIR   \fBDMA_SxCR_DIR_Msk\fP"

.PP
Definition at line \fB5862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DIR_0   (0x1UL << DMA_SxCR_DIR_Pos)"
0x00000040 
.PP
Definition at line \fB5863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DIR_1   (0x2UL << DMA_SxCR_DIR_Pos)"
0x00000080 
.PP
Definition at line \fB5864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DIR_Msk   (0x3UL << DMA_SxCR_DIR_Pos)"
0x000000C0 
.PP
Definition at line \fB5861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DIR_Pos   (6U)"

.PP
Definition at line \fB5860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DMEIE   \fBDMA_SxCR_DMEIE_Msk\fP"

.PP
Definition at line \fB5879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DMEIE_Msk   (0x1UL << DMA_SxCR_DMEIE_Pos)"
0x00000002 
.PP
Definition at line \fB5878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_DMEIE_Pos   (1U)"

.PP
Definition at line \fB5877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_EN   \fBDMA_SxCR_EN_Msk\fP"

.PP
Definition at line \fB5882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_EN_Msk   (0x1UL << DMA_SxCR_EN_Pos)"
0x00000001 
.PP
Definition at line \fB5881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_EN_Pos   (0U)"

.PP
Definition at line \fB5880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_HTIE   \fBDMA_SxCR_HTIE_Msk\fP"

.PP
Definition at line \fB5873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_HTIE_Msk   (0x1UL << DMA_SxCR_HTIE_Pos)"
0x00000008 
.PP
Definition at line \fB5872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_HTIE_Pos   (3U)"

.PP
Definition at line \fB5871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MBURST   \fBDMA_SxCR_MBURST_Msk\fP"

.PP
Definition at line \fB5819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MBURST_0   (0x1UL << DMA_SxCR_MBURST_Pos)"
0x00800000 
.PP
Definition at line \fB5820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MBURST_1   (0x2UL << DMA_SxCR_MBURST_Pos)"
0x01000000 
.PP
Definition at line \fB5821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MBURST_Msk   (0x3UL << DMA_SxCR_MBURST_Pos)"
0x01800000 
.PP
Definition at line \fB5818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MBURST_Pos   (23U)"

.PP
Definition at line \fB5817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MINC   \fBDMA_SxCR_MINC_Msk\fP"

.PP
Definition at line \fB5853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MINC_Msk   (0x1UL << DMA_SxCR_MINC_Pos)"
0x00000400 
.PP
Definition at line \fB5852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MINC_Pos   (10U)"

.PP
Definition at line \fB5851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MSIZE   \fBDMA_SxCR_MSIZE_Msk\fP"

.PP
Definition at line \fB5843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MSIZE_0   (0x1UL << DMA_SxCR_MSIZE_Pos)"
0x00002000 
.PP
Definition at line \fB5844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MSIZE_1   (0x2UL << DMA_SxCR_MSIZE_Pos)"
0x00004000 
.PP
Definition at line \fB5845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MSIZE_Msk   (0x3UL << DMA_SxCR_MSIZE_Pos)"
0x00006000 
.PP
Definition at line \fB5842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_MSIZE_Pos   (13U)"

.PP
Definition at line \fB5841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PBURST   \fBDMA_SxCR_PBURST_Msk\fP"

.PP
Definition at line \fB5824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PBURST_0   (0x1UL << DMA_SxCR_PBURST_Pos)"
0x00200000 
.PP
Definition at line \fB5825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PBURST_1   (0x2UL << DMA_SxCR_PBURST_Pos)"
0x00400000 
.PP
Definition at line \fB5826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PBURST_Msk   (0x3UL << DMA_SxCR_PBURST_Pos)"
0x00600000 
.PP
Definition at line \fB5823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PBURST_Pos   (21U)"

.PP
Definition at line \fB5822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PFCTRL   \fBDMA_SxCR_PFCTRL_Msk\fP"

.PP
Definition at line \fB5867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PFCTRL_Msk   (0x1UL << DMA_SxCR_PFCTRL_Pos)"
0x00000020 
.PP
Definition at line \fB5866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PFCTRL_Pos   (5U)"

.PP
Definition at line \fB5865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PINC   \fBDMA_SxCR_PINC_Msk\fP"

.PP
Definition at line \fB5856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PINC_Msk   (0x1UL << DMA_SxCR_PINC_Pos)"
0x00000200 
.PP
Definition at line \fB5855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PINC_Pos   (9U)"

.PP
Definition at line \fB5854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PINCOS   \fBDMA_SxCR_PINCOS_Msk\fP"

.PP
Definition at line \fB5840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PINCOS_Msk   (0x1UL << DMA_SxCR_PINCOS_Pos)"
0x00008000 
.PP
Definition at line \fB5839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PINCOS_Pos   (15U)"

.PP
Definition at line \fB5838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PL   \fBDMA_SxCR_PL_Msk\fP"

.PP
Definition at line \fB5835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PL_0   (0x1UL << DMA_SxCR_PL_Pos)"
0x00010000 
.PP
Definition at line \fB5836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PL_1   (0x2UL << DMA_SxCR_PL_Pos)"
0x00020000 
.PP
Definition at line \fB5837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PL_Msk   (0x3UL << DMA_SxCR_PL_Pos)"
0x00030000 
.PP
Definition at line \fB5834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PL_Pos   (16U)"

.PP
Definition at line \fB5833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PSIZE   \fBDMA_SxCR_PSIZE_Msk\fP"

.PP
Definition at line \fB5848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PSIZE_0   (0x1UL << DMA_SxCR_PSIZE_Pos)"
0x00000800 
.PP
Definition at line \fB5849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PSIZE_1   (0x2UL << DMA_SxCR_PSIZE_Pos)"
0x00001000 
.PP
Definition at line \fB5850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PSIZE_Msk   (0x3UL << DMA_SxCR_PSIZE_Pos)"
0x00001800 
.PP
Definition at line \fB5847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_PSIZE_Pos   (11U)"

.PP
Definition at line \fB5846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_TCIE   \fBDMA_SxCR_TCIE_Msk\fP"

.PP
Definition at line \fB5870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_TCIE_Msk   (0x1UL << DMA_SxCR_TCIE_Pos)"
0x00000010 
.PP
Definition at line \fB5869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_TCIE_Pos   (4U)"

.PP
Definition at line \fB5868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_TEIE   \fBDMA_SxCR_TEIE_Msk\fP"

.PP
Definition at line \fB5876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_TEIE_Msk   (0x1UL << DMA_SxCR_TEIE_Pos)"
0x00000004 
.PP
Definition at line \fB5875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxCR_TEIE_Pos   (2U)"

.PP
Definition at line \fB5874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_DMDIS   \fBDMA_SxFCR_DMDIS_Msk\fP"

.PP
Definition at line \fB5922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_DMDIS_Msk   (0x1UL << DMA_SxFCR_DMDIS_Pos)"
0x00000004 
.PP
Definition at line \fB5921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_DMDIS_Pos   (2U)"

.PP
Definition at line \fB5920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FEIE   \fBDMA_SxFCR_FEIE_Msk\fP"

.PP
Definition at line \fB5913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FEIE_Msk   (0x1UL << DMA_SxFCR_FEIE_Pos)"
0x00000080 
.PP
Definition at line \fB5912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FEIE_Pos   (7U)"

.PP
Definition at line \fB5911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FS   \fBDMA_SxFCR_FS_Msk\fP"

.PP
Definition at line \fB5916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FS_0   (0x1UL << DMA_SxFCR_FS_Pos)"
0x00000008 
.PP
Definition at line \fB5917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FS_1   (0x2UL << DMA_SxFCR_FS_Pos)"
0x00000010 
.PP
Definition at line \fB5918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FS_2   (0x4UL << DMA_SxFCR_FS_Pos)"
0x00000020 
.PP
Definition at line \fB5919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FS_Msk   (0x7UL << DMA_SxFCR_FS_Pos)"
0x00000038 
.PP
Definition at line \fB5915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FS_Pos   (3U)"

.PP
Definition at line \fB5914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FTH   \fBDMA_SxFCR_FTH_Msk\fP"

.PP
Definition at line \fB5925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FTH_0   (0x1UL << DMA_SxFCR_FTH_Pos)"
0x00000001 
.PP
Definition at line \fB5926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FTH_1   (0x2UL << DMA_SxFCR_FTH_Pos)"
0x00000002 
.PP
Definition at line \fB5927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FTH_Msk   (0x3UL << DMA_SxFCR_FTH_Pos)"
0x00000003 
.PP
Definition at line \fB5924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxFCR_FTH_Pos   (0U)"

.PP
Definition at line \fB5923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxM0AR_M0A   \fBDMA_SxM0AR_M0A_Msk\fP"
Memory Address 
.PP
Definition at line \fB6185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxM0AR_M0A_Msk   (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB6184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxM0AR_M0A_Pos   (0U)"

.PP
Definition at line \fB6183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxM1AR_M1A   \fBDMA_SxM1AR_M1A_Msk\fP"
Memory Address 
.PP
Definition at line \fB6190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxM1AR_M1A_Msk   (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB6189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxM1AR_M1A_Pos   (0U)"

.PP
Definition at line \fB6188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT   \fBDMA_SxNDT_Msk\fP"

.PP
Definition at line \fB5892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_0   (0x0001UL << DMA_SxNDT_Pos)"
0x00000001 
.PP
Definition at line \fB5893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_1   (0x0002UL << DMA_SxNDT_Pos)"
0x00000002 
.PP
Definition at line \fB5894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_10   (0x0400UL << DMA_SxNDT_Pos)"
0x00000400 
.PP
Definition at line \fB5903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_11   (0x0800UL << DMA_SxNDT_Pos)"
0x00000800 
.PP
Definition at line \fB5904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_12   (0x1000UL << DMA_SxNDT_Pos)"
0x00001000 
.PP
Definition at line \fB5905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_13   (0x2000UL << DMA_SxNDT_Pos)"
0x00002000 
.PP
Definition at line \fB5906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_14   (0x4000UL << DMA_SxNDT_Pos)"
0x00004000 
.PP
Definition at line \fB5907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_15   (0x8000UL << DMA_SxNDT_Pos)"
0x00008000 
.PP
Definition at line \fB5908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_2   (0x0004UL << DMA_SxNDT_Pos)"
0x00000004 
.PP
Definition at line \fB5895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_3   (0x0008UL << DMA_SxNDT_Pos)"
0x00000008 
.PP
Definition at line \fB5896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_4   (0x0010UL << DMA_SxNDT_Pos)"
0x00000010 
.PP
Definition at line \fB5897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_5   (0x0020UL << DMA_SxNDT_Pos)"
0x00000020 
.PP
Definition at line \fB5898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_6   (0x0040UL << DMA_SxNDT_Pos)"
0x00000040 
.PP
Definition at line \fB5899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_7   (0x0080UL << DMA_SxNDT_Pos)"
0x00000080 
.PP
Definition at line \fB5900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_8   (0x0100UL << DMA_SxNDT_Pos)"
0x00000100 
.PP
Definition at line \fB5901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_9   (0x0200UL << DMA_SxNDT_Pos)"
0x00000200 
.PP
Definition at line \fB5902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_Msk   (0xFFFFUL << DMA_SxNDT_Pos)"
0x0000FFFF 
.PP
Definition at line \fB5891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxNDT_Pos   (0U)"

.PP
Definition at line \fB5890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxPAR_PA   \fBDMA_SxPAR_PA_Msk\fP"
Peripheral Address 
.PP
Definition at line \fB6180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxPAR_PA_Msk   (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB6179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define DMA_SxPAR_PA_Pos   (0U)"

.PP
Definition at line \fB6178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_AAB   \fBETH_DMABMR_AAB_Msk\fP       /* Address\-Aligned beats */"

.PP
Definition at line \fB13464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_AAB_Msk   (0x1UL << ETH_DMABMR_AAB_Pos)"
0x02000000 
.PP
Definition at line \fB13463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_AAB_Pos   (25U)"

.PP
Definition at line \fB13462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_DA   \fBETH_DMABMR_DA_Msk\fP        /* DMA arbitration scheme */"

.PP
Definition at line \fB13519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_DA_Msk   (0x1UL << ETH_DMABMR_DA_Pos)"
0x00000002 
.PP
Definition at line \fB13518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_DA_Pos   (1U)"

.PP
Definition at line \fB13517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_DSL   \fBETH_DMABMR_DSL_Msk\fP       /* Descriptor Skip Length */"

.PP
Definition at line \fB13516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_DSL_Msk   (0x1FUL << ETH_DMABMR_DSL_Pos)"
0x0000007C 
.PP
Definition at line \fB13515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_DSL_Pos   (2U)"

.PP
Definition at line \fB13514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_EDE   \fBETH_DMABMR_EDE_Msk\fP       /* Enhanced Descriptor Enable */"

.PP
Definition at line \fB13513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_EDE_Msk   (0x1UL << ETH_DMABMR_EDE_Pos)"
0x00000080 
.PP
Definition at line \fB13512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_EDE_Pos   (7U)"

.PP
Definition at line \fB13511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_FB   \fBETH_DMABMR_FB_Msk\fP        /* Fixed Burst */"

.PP
Definition at line \fB13488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_FB_Msk   (0x1UL << ETH_DMABMR_FB_Pos)"
0x00010000 
.PP
Definition at line \fB13487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_FB_Pos   (16U)"

.PP
Definition at line \fB13486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_FPM   \fBETH_DMABMR_FPM_Msk\fP       /* 4xPBL mode */"

.PP
Definition at line \fB13467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_FPM_Msk   (0x1UL << ETH_DMABMR_FPM_Pos)"
0x01000000 
.PP
Definition at line \fB13466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_FPM_Pos   (24U)"

.PP
Definition at line \fB13465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_MB   \fBETH_DMABMR_MB_Msk\fP       /* Mixed Burst */"

.PP
Definition at line \fB13461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_MB_Msk   (0x1UL << ETH_DMABMR_MB_Pos)"
0x04000000 
.PP
Definition at line \fB13460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_MB_Pos   (26U)"

.PP
Definition at line \fB13459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL   \fBETH_DMABMR_PBL_Msk\fP       /* Programmable burst length */"

.PP
Definition at line \fB13498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_16Beat   0x00001000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */"

.PP
Definition at line \fB13503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_1Beat   0x00000100U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */"

.PP
Definition at line \fB13499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_2Beat   0x00000200U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */"

.PP
Definition at line \fB13500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_32Beat   0x00002000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */"

.PP
Definition at line \fB13504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_4Beat   0x00000400U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */"

.PP
Definition at line \fB13501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_4xPBL_128Beat   0x01002000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */"

.PP
Definition at line \fB13510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_4xPBL_16Beat   0x01000400U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */"

.PP
Definition at line \fB13507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_4xPBL_32Beat   0x01000800U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */"

.PP
Definition at line \fB13508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_4xPBL_4Beat   0x01000100U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */"

.PP
Definition at line \fB13505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_4xPBL_64Beat   0x01001000U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */"

.PP
Definition at line \fB13509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_4xPBL_8Beat   0x01000200U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */"

.PP
Definition at line \fB13506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_8Beat   0x00000800U              /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */"

.PP
Definition at line \fB13502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_Msk   (0x3FUL << ETH_DMABMR_PBL_Pos)"
0x00003F00 
.PP
Definition at line \fB13497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_PBL_Pos   (8U)"

.PP
Definition at line \fB13496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP   \fBETH_DMABMR_RDP_Msk\fP       /* RxDMA PBL */"

.PP
Definition at line \fB13473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_16Beat   0x00200000U              /* maximum number of beats to be transferred in one RxDMA transaction is 16 */"

.PP
Definition at line \fB13478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_1Beat   0x00020000U              /* maximum number of beats to be transferred in one RxDMA transaction is 1 */"

.PP
Definition at line \fB13474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_2Beat   0x00040000U              /* maximum number of beats to be transferred in one RxDMA transaction is 2 */"

.PP
Definition at line \fB13475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_32Beat   0x00400000U              /* maximum number of beats to be transferred in one RxDMA transaction is 32 */"

.PP
Definition at line \fB13479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_4Beat   0x00080000U              /* maximum number of beats to be transferred in one RxDMA transaction is 4 */"

.PP
Definition at line \fB13476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_4xPBL_128Beat   0x01400000U              /* maximum number of beats to be transferred in one RxDMA transaction is 128 */"

.PP
Definition at line \fB13485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_4xPBL_16Beat   0x01080000U              /* maximum number of beats to be transferred in one RxDMA transaction is 16 */"

.PP
Definition at line \fB13482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_4xPBL_32Beat   0x01100000U              /* maximum number of beats to be transferred in one RxDMA transaction is 32 */"

.PP
Definition at line \fB13483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_4xPBL_4Beat   0x01020000U              /* maximum number of beats to be transferred in one RxDMA transaction is 4 */"

.PP
Definition at line \fB13480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_4xPBL_64Beat   0x01200000U              /* maximum number of beats to be transferred in one RxDMA transaction is 64 */"

.PP
Definition at line \fB13484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_4xPBL_8Beat   0x01040000U              /* maximum number of beats to be transferred in one RxDMA transaction is 8 */"

.PP
Definition at line \fB13481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_8Beat   0x00100000U              /* maximum number of beats to be transferred in one RxDMA transaction is 8 */"

.PP
Definition at line \fB13477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_Msk   (0x3FUL << ETH_DMABMR_RDP_Pos)"
0x007E0000 
.PP
Definition at line \fB13472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RDP_Pos   (17U)"

.PP
Definition at line \fB13471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RTPR   \fBETH_DMABMR_RTPR_Msk\fP      /* Rx Tx priority ratio */"

.PP
Definition at line \fB13491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RTPR_1_1   0x00000000U              /* Rx Tx priority ratio */"

.PP
Definition at line \fB13492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RTPR_2_1   0x00004000U              /* Rx Tx priority ratio */"

.PP
Definition at line \fB13493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RTPR_3_1   0x00008000U              /* Rx Tx priority ratio */"

.PP
Definition at line \fB13494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RTPR_4_1   0x0000C000U              /* Rx Tx priority ratio */"

.PP
Definition at line \fB13495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RTPR_Msk   (0x3UL << ETH_DMABMR_RTPR_Pos)"
0x0000C000 
.PP
Definition at line \fB13490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_RTPR_Pos   (14U)"

.PP
Definition at line \fB13489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_SR   \fBETH_DMABMR_SR_Msk\fP        /* Software reset */"

.PP
Definition at line \fB13522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_SR_Msk   (0x1UL << ETH_DMABMR_SR_Pos)"
0x00000001 
.PP
Definition at line \fB13521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_SR_Pos   (0U)"

.PP
Definition at line \fB13520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_USP   \fBETH_DMABMR_USP_Msk\fP       /* Use separate PBL */"

.PP
Definition at line \fB13470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_USP_Msk   (0x1UL << ETH_DMABMR_USP_Pos)"
0x00800000 
.PP
Definition at line \fB13469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMABMR_USP_Pos   (23U)"

.PP
Definition at line \fB13468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHRBAR_HRBAP   \fBETH_DMACHRBAR_HRBAP_Msk\fP  /* Host receive buffer address pointer */"

.PP
Definition at line \fB13780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHRBAR_HRBAP_Msk   (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHRBAR_HRBAP_Pos   (0U)"

.PP
Definition at line \fB13778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHRDR_HRDAP   \fBETH_DMACHRDR_HRDAP_Msk\fP   /* Host receive descriptor address pointer */"

.PP
Definition at line \fB13770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHRDR_HRDAP_Msk   (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHRDR_HRDAP_Pos   (0U)"

.PP
Definition at line \fB13768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHTBAR_HTBAP   \fBETH_DMACHTBAR_HTBAP_Msk\fP  /* Host transmit buffer address pointer */"

.PP
Definition at line \fB13775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHTBAR_HTBAP_Msk   (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHTBAR_HTBAP_Pos   (0U)"

.PP
Definition at line \fB13773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHTDR_HTDAP   \fBETH_DMACHTDR_HTDAP_Msk\fP   /* Host transmit descriptor address pointer */"

.PP
Definition at line \fB13765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHTDR_HTDAP_Msk   (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMACHTDR_HTDAP_Pos   (0U)"

.PP
Definition at line \fB13763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_AISE   \fBETH_DMAIER_AISE_Msk\fP      /* Abnormal interrupt summary enable */"

.PP
Definition at line \fB13707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_AISE_Msk   (0x1UL << ETH_DMAIER_AISE_Pos)"
0x00008000 
.PP
Definition at line \fB13706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_AISE_Pos   (15U)"

.PP
Definition at line \fB13705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ERIE   \fBETH_DMAIER_ERIE_Msk\fP      /* Early receive interrupt enable */"

.PP
Definition at line \fB13710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ERIE_Msk   (0x1UL << ETH_DMAIER_ERIE_Pos)"
0x00004000 
.PP
Definition at line \fB13709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ERIE_Pos   (14U)"

.PP
Definition at line \fB13708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ETIE   \fBETH_DMAIER_ETIE_Msk\fP      /* Early transmit interrupt enable */"

.PP
Definition at line \fB13716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ETIE_Msk   (0x1UL << ETH_DMAIER_ETIE_Pos)"
0x00000400 
.PP
Definition at line \fB13715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ETIE_Pos   (10U)"

.PP
Definition at line \fB13714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_FBEIE   \fBETH_DMAIER_FBEIE_Msk\fP     /* Fatal bus error interrupt enable */"

.PP
Definition at line \fB13713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_FBEIE_Msk   (0x1UL << ETH_DMAIER_FBEIE_Pos)"
0x00002000 
.PP
Definition at line \fB13712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_FBEIE_Pos   (13U)"

.PP
Definition at line \fB13711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_NISE   \fBETH_DMAIER_NISE_Msk\fP      /* Normal interrupt summary enable */"

.PP
Definition at line \fB13704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_NISE_Msk   (0x1UL << ETH_DMAIER_NISE_Pos)"
0x00010000 
.PP
Definition at line \fB13703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_NISE_Pos   (16U)"

.PP
Definition at line \fB13702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RBUIE   \fBETH_DMAIER_RBUIE_Msk\fP     /* Receive buffer unavailable interrupt enable */"

.PP
Definition at line \fB13725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RBUIE_Msk   (0x1UL << ETH_DMAIER_RBUIE_Pos)"
0x00000080 
.PP
Definition at line \fB13724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RBUIE_Pos   (7U)"

.PP
Definition at line \fB13723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RIE   \fBETH_DMAIER_RIE_Msk\fP       /* Receive interrupt enable */"

.PP
Definition at line \fB13728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RIE_Msk   (0x1UL << ETH_DMAIER_RIE_Pos)"
0x00000040 
.PP
Definition at line \fB13727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RIE_Pos   (6U)"

.PP
Definition at line \fB13726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ROIE   \fBETH_DMAIER_ROIE_Msk\fP      /* Receive Overflow interrupt enable */"

.PP
Definition at line \fB13734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ROIE_Msk   (0x1UL << ETH_DMAIER_ROIE_Pos)"
0x00000010 
.PP
Definition at line \fB13733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_ROIE_Pos   (4U)"

.PP
Definition at line \fB13732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RPSIE   \fBETH_DMAIER_RPSIE_Msk\fP     /* Receive process stopped interrupt enable */"

.PP
Definition at line \fB13722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RPSIE_Msk   (0x1UL << ETH_DMAIER_RPSIE_Pos)"
0x00000100 
.PP
Definition at line \fB13721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RPSIE_Pos   (8U)"

.PP
Definition at line \fB13720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RWTIE   \fBETH_DMAIER_RWTIE_Msk\fP     /* Receive watchdog timeout interrupt enable */"

.PP
Definition at line \fB13719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RWTIE_Msk   (0x1UL << ETH_DMAIER_RWTIE_Pos)"
0x00000200 
.PP
Definition at line \fB13718\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_RWTIE_Pos   (9U)"

.PP
Definition at line \fB13717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TBUIE   \fBETH_DMAIER_TBUIE_Msk\fP     /* Transmit buffer unavailable interrupt enable */"

.PP
Definition at line \fB13740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TBUIE_Msk   (0x1UL << ETH_DMAIER_TBUIE_Pos)"
0x00000004 
.PP
Definition at line \fB13739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TBUIE_Pos   (2U)"

.PP
Definition at line \fB13738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TIE   \fBETH_DMAIER_TIE_Msk\fP       /* Transmit interrupt enable */"

.PP
Definition at line \fB13746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TIE_Msk   (0x1UL << ETH_DMAIER_TIE_Pos)"
0x00000001 
.PP
Definition at line \fB13745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TIE_Pos   (0U)"

.PP
Definition at line \fB13744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TJTIE   \fBETH_DMAIER_TJTIE_Msk\fP     /* Transmit jabber timeout interrupt enable */"

.PP
Definition at line \fB13737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TJTIE_Msk   (0x1UL << ETH_DMAIER_TJTIE_Pos)"
0x00000008 
.PP
Definition at line \fB13736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TJTIE_Pos   (3U)"

.PP
Definition at line \fB13735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TPSIE   \fBETH_DMAIER_TPSIE_Msk\fP     /* Transmit process stopped interrupt enable */"

.PP
Definition at line \fB13743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TPSIE_Msk   (0x1UL << ETH_DMAIER_TPSIE_Pos)"
0x00000002 
.PP
Definition at line \fB13742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TPSIE_Pos   (1U)"

.PP
Definition at line \fB13741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TUIE   \fBETH_DMAIER_TUIE_Msk\fP      /* Transmit Underflow interrupt enable */"

.PP
Definition at line \fB13731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TUIE_Msk   (0x1UL << ETH_DMAIER_TUIE_Pos)"
0x00000020 
.PP
Definition at line \fB13730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAIER_TUIE_Pos   (5U)"

.PP
Definition at line \fB13729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_MFA   \fBETH_DMAMFBOCR_MFA_Msk\fP    /* Number of frames missed by the application */"

.PP
Definition at line \fB13754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_MFA_Msk   (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)"
0x0FFE0000 
.PP
Definition at line \fB13753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_MFA_Pos   (17U)"

.PP
Definition at line \fB13752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_MFC   \fBETH_DMAMFBOCR_MFC_Msk\fP    /* Number of frames missed by the controller */"

.PP
Definition at line \fB13760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_MFC_Msk   (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)"
0x0000FFFF 
.PP
Definition at line \fB13759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_MFC_Pos   (0U)"

.PP
Definition at line \fB13758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_OFOC   \fBETH_DMAMFBOCR_OFOC_Msk\fP   /* Overflow bit for FIFO overflow counter */"

.PP
Definition at line \fB13751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_OFOC_Msk   (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)"
0x10000000 
.PP
Definition at line \fB13750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_OFOC_Pos   (28U)"

.PP
Definition at line \fB13749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_OMFC   \fBETH_DMAMFBOCR_OMFC_Msk\fP   /* Overflow bit for missed frame counter */"

.PP
Definition at line \fB13757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_OMFC_Msk   (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)"
0x00010000 
.PP
Definition at line \fB13756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAMFBOCR_OMFC_Pos   (16U)"

.PP
Definition at line \fB13755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_DFRF   \fBETH_DMAOMR_DFRF_Msk\fP      /* Disable flushing of received frames */"

.PP
Definition at line \fB13660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_DFRF_Msk   (0x1UL << ETH_DMAOMR_DFRF_Pos)"
0x01000000 
.PP
Definition at line \fB13659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_DFRF_Pos   (24U)"

.PP
Definition at line \fB13658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_DTCEFD   \fBETH_DMAOMR_DTCEFD_Msk\fP    /* Disable Dropping of TCP/IP checksum error frames */"

.PP
Definition at line \fB13654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_DTCEFD_Msk   (0x1UL << ETH_DMAOMR_DTCEFD_Pos)"
0x04000000 
.PP
Definition at line \fB13653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_DTCEFD_Pos   (26U)"

.PP
Definition at line \fB13652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FEF   \fBETH_DMAOMR_FEF_Msk\fP       /* Forward error frames */"

.PP
Definition at line \fB13683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FEF_Msk   (0x1UL << ETH_DMAOMR_FEF_Pos)"
0x00000080 
.PP
Definition at line \fB13682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FEF_Pos   (7U)"

.PP
Definition at line \fB13681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FTF   \fBETH_DMAOMR_FTF_Msk\fP       /* Flush transmit FIFO */"

.PP
Definition at line \fB13666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FTF_Msk   (0x1UL << ETH_DMAOMR_FTF_Pos)"
0x00100000 
.PP
Definition at line \fB13665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FTF_Pos   (20U)"

.PP
Definition at line \fB13664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FUGF   \fBETH_DMAOMR_FUGF_Msk\fP      /* Forward undersized good frames */"

.PP
Definition at line \fB13686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FUGF_Msk   (0x1UL << ETH_DMAOMR_FUGF_Pos)"
0x00000040 
.PP
Definition at line \fB13685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_FUGF_Pos   (6U)"

.PP
Definition at line \fB13684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_OSF   \fBETH_DMAOMR_OSF_Msk\fP       /* operate on second frame */"

.PP
Definition at line \fB13696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_OSF_Msk   (0x1UL << ETH_DMAOMR_OSF_Pos)"
0x00000004 
.PP
Definition at line \fB13695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_OSF_Pos   (2U)"

.PP
Definition at line \fB13694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RSF   \fBETH_DMAOMR_RSF_Msk\fP       /* Receive store and forward */"

.PP
Definition at line \fB13657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RSF_Msk   (0x1UL << ETH_DMAOMR_RSF_Pos)"
0x02000000 
.PP
Definition at line \fB13656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RSF_Pos   (25U)"

.PP
Definition at line \fB13655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RTC   \fBETH_DMAOMR_RTC_Msk\fP       /* receive threshold control */"

.PP
Definition at line \fB13689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RTC_128Bytes   0x00000018U              /* threshold level of the MTL Receive FIFO is 128 Bytes */"

.PP
Definition at line \fB13693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RTC_32Bytes   0x00000008U              /* threshold level of the MTL Receive FIFO is 32 Bytes */"

.PP
Definition at line \fB13691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RTC_64Bytes   0x00000000U              /* threshold level of the MTL Receive FIFO is 64 Bytes */"

.PP
Definition at line \fB13690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RTC_96Bytes   0x00000010U              /* threshold level of the MTL Receive FIFO is 96 Bytes */"

.PP
Definition at line \fB13692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RTC_Msk   (0x3UL << ETH_DMAOMR_RTC_Pos)"
0x00000018 
.PP
Definition at line \fB13688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_RTC_Pos   (3U)"

.PP
Definition at line \fB13687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_SR   \fBETH_DMAOMR_SR_Msk\fP        /* Start/stop receive */"

.PP
Definition at line \fB13699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_SR_Msk   (0x1UL << ETH_DMAOMR_SR_Pos)"
0x00000002 
.PP
Definition at line \fB13698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_SR_Pos   (1U)"

.PP
Definition at line \fB13697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_ST   \fBETH_DMAOMR_ST_Msk\fP        /* Start/stop transmission command */"

.PP
Definition at line \fB13680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_ST_Msk   (0x1UL << ETH_DMAOMR_ST_Pos)"
0x00002000 
.PP
Definition at line \fB13679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_ST_Pos   (13U)"

.PP
Definition at line \fB13678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TSF   \fBETH_DMAOMR_TSF_Msk\fP       /* Transmit store and forward */"

.PP
Definition at line \fB13663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TSF_Msk   (0x1UL << ETH_DMAOMR_TSF_Pos)"
0x00200000 
.PP
Definition at line \fB13662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TSF_Pos   (21U)"

.PP
Definition at line \fB13661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC   \fBETH_DMAOMR_TTC_Msk\fP       /* Transmit threshold control */"

.PP
Definition at line \fB13669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_128Bytes   0x00004000U              /* threshold level of the MTL Transmit FIFO is 128 Bytes */"

.PP
Definition at line \fB13671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_16Bytes   0x0001C000U              /* threshold level of the MTL Transmit FIFO is 16 Bytes */"

.PP
Definition at line \fB13677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_192Bytes   0x00008000U              /* threshold level of the MTL Transmit FIFO is 192 Bytes */"

.PP
Definition at line \fB13672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_24Bytes   0x00018000U              /* threshold level of the MTL Transmit FIFO is 24 Bytes */"

.PP
Definition at line \fB13676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_256Bytes   0x0000C000U              /* threshold level of the MTL Transmit FIFO is 256 Bytes */"

.PP
Definition at line \fB13673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_32Bytes   0x00014000U              /* threshold level of the MTL Transmit FIFO is 32 Bytes */"

.PP
Definition at line \fB13675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_40Bytes   0x00010000U              /* threshold level of the MTL Transmit FIFO is 40 Bytes */"

.PP
Definition at line \fB13674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_64Bytes   0x00000000U              /* threshold level of the MTL Transmit FIFO is 64 Bytes */"

.PP
Definition at line \fB13670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_Msk   (0x7UL << ETH_DMAOMR_TTC_Pos)"
0x0001C000 
.PP
Definition at line \fB13668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMAOMR_TTC_Pos   (14U)"

.PP
Definition at line \fB13667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMARDLAR_SRL   \fBETH_DMARDLAR_SRL_Msk\fP     /* Start of receive list */"

.PP
Definition at line \fB13537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMARDLAR_SRL_Msk   (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMARDLAR_SRL_Pos   (0U)"

.PP
Definition at line \fB13535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMARPDR_RPD   \fBETH_DMARPDR_RPD_Msk\fP      /* Receive poll demand  */"

.PP
Definition at line \fB13532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMARPDR_RPD_Msk   (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMARPDR_RPD_Pos   (0U)"

.PP
Definition at line \fB13530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_AIS   \fBETH_DMASR_AIS_Msk\fP        /* Abnormal interrupt summary */"

.PP
Definition at line \fB13610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_AIS_Msk   (0x1UL << ETH_DMASR_AIS_Pos)"
0x00008000 
.PP
Definition at line \fB13609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_AIS_Pos   (15U)"

.PP
Definition at line \fB13608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS   \fBETH_DMASR_EBS_Msk\fP        /* Error bits status */"

.PP
Definition at line \fB13556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_DataTransfTx   \fBETH_DMASR_EBS_DataTransfTx_Msk\fP /* Error bits 0\-Rx DMA, 1\-Tx DMA */"

.PP
Definition at line \fB13566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_DataTransfTx_Msk   (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)"
0x00800000 
.PP
Definition at line \fB13565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_DataTransfTx_Pos   (23U)"

.PP
Definition at line \fB13564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_DescAccess   \fBETH_DMASR_EBS_DescAccess_Msk\fP /* Error bits 0\-data buffer, 1\-desc\&. access */"

.PP
Definition at line \fB13560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_DescAccess_Msk   (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)"
0x02000000 
.PP
Definition at line \fB13559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_DescAccess_Pos   (25U)"

.PP
Definition at line \fB13558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_Msk   (0x7UL << ETH_DMASR_EBS_Pos)"
0x03800000 
.PP
Definition at line \fB13555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_Pos   (23U)"

.PP
Definition at line \fB13554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_ReadTransf   \fBETH_DMASR_EBS_ReadTransf_Msk\fP /* Error bits 0\-write trnsf, 1\-read transfr */"

.PP
Definition at line \fB13563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_ReadTransf_Msk   (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)"
0x01000000 
.PP
Definition at line \fB13562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_EBS_ReadTransf_Pos   (24U)"

.PP
Definition at line \fB13561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ERS   \fBETH_DMASR_ERS_Msk\fP        /* Early receive status */"

.PP
Definition at line \fB13613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ERS_Msk   (0x1UL << ETH_DMASR_ERS_Pos)"
0x00004000 
.PP
Definition at line \fB13612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ERS_Pos   (14U)"

.PP
Definition at line \fB13611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ETS   \fBETH_DMASR_ETS_Msk\fP        /* Early transmit status */"

.PP
Definition at line \fB13619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ETS_Msk   (0x1UL << ETH_DMASR_ETS_Pos)"
0x00000400 
.PP
Definition at line \fB13618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ETS_Pos   (10U)"

.PP
Definition at line \fB13617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_FBES   \fBETH_DMASR_FBES_Msk\fP       /* Fatal bus error status */"

.PP
Definition at line \fB13616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_FBES_Msk   (0x1UL << ETH_DMASR_FBES_Pos)"
0x00002000 
.PP
Definition at line \fB13615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_FBES_Pos   (13U)"

.PP
Definition at line \fB13614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_MMCS   \fBETH_DMASR_MMCS_Msk\fP       /* MMC status */"

.PP
Definition at line \fB13553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_MMCS_Msk   (0x1UL << ETH_DMASR_MMCS_Pos)"
0x08000000 
.PP
Definition at line \fB13552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_MMCS_Pos   (27U)"

.PP
Definition at line \fB13551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_NIS   \fBETH_DMASR_NIS_Msk\fP        /* Normal interrupt summary */"

.PP
Definition at line \fB13607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_NIS_Msk   (0x1UL << ETH_DMASR_NIS_Pos)"
0x00010000 
.PP
Definition at line \fB13606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_NIS_Pos   (16U)"

.PP
Definition at line \fB13605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_PMTS   \fBETH_DMASR_PMTS_Msk\fP       /* PMT status */"

.PP
Definition at line \fB13550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_PMTS_Msk   (0x1UL << ETH_DMASR_PMTS_Pos)"
0x10000000 
.PP
Definition at line \fB13549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_PMTS_Pos   (28U)"

.PP
Definition at line \fB13548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RBUS   \fBETH_DMASR_RBUS_Msk\fP       /* Receive buffer unavailable status */"

.PP
Definition at line \fB13628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RBUS_Msk   (0x1UL << ETH_DMASR_RBUS_Pos)"
0x00000080 
.PP
Definition at line \fB13627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RBUS_Pos   (7U)"

.PP
Definition at line \fB13626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ROS   \fBETH_DMASR_ROS_Msk\fP        /* Receive overflow status */"

.PP
Definition at line \fB13637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ROS_Msk   (0x1UL << ETH_DMASR_ROS_Pos)"
0x00000010 
.PP
Definition at line \fB13636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_ROS_Pos   (4U)"

.PP
Definition at line \fB13635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS   \fBETH_DMASR_RPS_Msk\fP        /* Receive process state */"

.PP
Definition at line \fB13588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Closing   \fBETH_DMASR_RPS_Closing_Msk\fP /* Running \- closing descriptor */"

.PP
Definition at line \fB13601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Closing_Msk   (0x5UL << ETH_DMASR_RPS_Closing_Pos)"
0x000A0000 
.PP
Definition at line \fB13600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Closing_Pos   (17U)"

.PP
Definition at line \fB13599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Fetching   \fBETH_DMASR_RPS_Fetching_Msk\fP /* Running \- fetching the Rx descriptor */"

.PP
Definition at line \fB13592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Fetching_Msk   (0x1UL << ETH_DMASR_RPS_Fetching_Pos)"
0x00020000 
.PP
Definition at line \fB13591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Fetching_Pos   (17U)"

.PP
Definition at line \fB13590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Msk   (0x7UL << ETH_DMASR_RPS_Pos)"
0x000E0000 
.PP
Definition at line \fB13587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Pos   (17U)"

.PP
Definition at line \fB13586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Queuing   \fBETH_DMASR_RPS_Queuing_Msk\fP /* Running \- queuing the receive frame into host memory */"

.PP
Definition at line \fB13604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Queuing_Msk   (0x7UL << ETH_DMASR_RPS_Queuing_Pos)"
0x000E0000 
.PP
Definition at line \fB13603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Queuing_Pos   (17U)"

.PP
Definition at line \fB13602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Stopped   0x00000000U              /* Stopped \- Reset or Stop Rx Command issued */"

.PP
Definition at line \fB13589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Suspended   \fBETH_DMASR_RPS_Suspended_Msk\fP /* Suspended \- Rx Descriptor unavailable */"

.PP
Definition at line \fB13598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Suspended_Msk   (0x1UL << ETH_DMASR_RPS_Suspended_Pos)"
0x00080000 
.PP
Definition at line \fB13597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Suspended_Pos   (19U)"

.PP
Definition at line \fB13596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Waiting   \fBETH_DMASR_RPS_Waiting_Msk\fP /* Running \- waiting for packet */"

.PP
Definition at line \fB13595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Waiting_Msk   (0x3UL << ETH_DMASR_RPS_Waiting_Pos)"
0x00060000 
.PP
Definition at line \fB13594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPS_Waiting_Pos   (17U)"

.PP
Definition at line \fB13593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPSS   \fBETH_DMASR_RPSS_Msk\fP       /* Receive process stopped status */"

.PP
Definition at line \fB13625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPSS_Msk   (0x1UL << ETH_DMASR_RPSS_Pos)"
0x00000100 
.PP
Definition at line \fB13624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RPSS_Pos   (8U)"

.PP
Definition at line \fB13623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RS   \fBETH_DMASR_RS_Msk\fP         /* Receive status */"

.PP
Definition at line \fB13631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RS_Msk   (0x1UL << ETH_DMASR_RS_Pos)"
0x00000040 
.PP
Definition at line \fB13630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RS_Pos   (6U)"

.PP
Definition at line \fB13629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RWTS   \fBETH_DMASR_RWTS_Msk\fP       /* Receive watchdog timeout status */"

.PP
Definition at line \fB13622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RWTS_Msk   (0x1UL << ETH_DMASR_RWTS_Pos)"
0x00000200 
.PP
Definition at line \fB13621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_RWTS_Pos   (9U)"

.PP
Definition at line \fB13620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TBUS   \fBETH_DMASR_TBUS_Msk\fP       /* Transmit buffer unavailable status */"

.PP
Definition at line \fB13643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TBUS_Msk   (0x1UL << ETH_DMASR_TBUS_Pos)"
0x00000004 
.PP
Definition at line \fB13642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TBUS_Pos   (2U)"

.PP
Definition at line \fB13641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TJTS   \fBETH_DMASR_TJTS_Msk\fP       /* Transmit jabber timeout status */"

.PP
Definition at line \fB13640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TJTS_Msk   (0x1UL << ETH_DMASR_TJTS_Pos)"
0x00000008 
.PP
Definition at line \fB13639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TJTS_Pos   (3U)"

.PP
Definition at line \fB13638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS   \fBETH_DMASR_TPS_Msk\fP        /* Transmit process state */"

.PP
Definition at line \fB13569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Closing   \fBETH_DMASR_TPS_Closing_Msk\fP /* Running \- closing Rx descriptor */"

.PP
Definition at line \fB13585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Closing_Msk   (0x7UL << ETH_DMASR_TPS_Closing_Pos)"
0x00700000 
.PP
Definition at line \fB13584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Closing_Pos   (20U)"

.PP
Definition at line \fB13583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Fetching   \fBETH_DMASR_TPS_Fetching_Msk\fP /* Running \- fetching the Tx descriptor */"

.PP
Definition at line \fB13573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Fetching_Msk   (0x1UL << ETH_DMASR_TPS_Fetching_Pos)"
0x00100000 
.PP
Definition at line \fB13572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Fetching_Pos   (20U)"

.PP
Definition at line \fB13571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Msk   (0x7UL << ETH_DMASR_TPS_Pos)"
0x00700000 
.PP
Definition at line \fB13568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Pos   (20U)"

.PP
Definition at line \fB13567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Reading   \fBETH_DMASR_TPS_Reading_Msk\fP /* Running \- reading the data from host memory */"

.PP
Definition at line \fB13579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Reading_Msk   (0x3UL << ETH_DMASR_TPS_Reading_Pos)"
0x00300000 
.PP
Definition at line \fB13578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Reading_Pos   (20U)"

.PP
Definition at line \fB13577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Stopped   0x00000000U              /* Stopped \- Reset or Stop Tx Command issued  */"

.PP
Definition at line \fB13570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Suspended   \fBETH_DMASR_TPS_Suspended_Msk\fP /* Suspended \- Tx Descriptor unavailable */"

.PP
Definition at line \fB13582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Suspended_Msk   (0x3UL << ETH_DMASR_TPS_Suspended_Pos)"
0x00600000 
.PP
Definition at line \fB13581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Suspended_Pos   (21U)"

.PP
Definition at line \fB13580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Waiting   \fBETH_DMASR_TPS_Waiting_Msk\fP /* Running \- waiting for status */"

.PP
Definition at line \fB13576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Waiting_Msk   (0x1UL << ETH_DMASR_TPS_Waiting_Pos)"
0x00200000 
.PP
Definition at line \fB13575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPS_Waiting_Pos   (21U)"

.PP
Definition at line \fB13574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPSS   \fBETH_DMASR_TPSS_Msk\fP       /* Transmit process stopped status */"

.PP
Definition at line \fB13646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPSS_Msk   (0x1UL << ETH_DMASR_TPSS_Pos)"
0x00000002 
.PP
Definition at line \fB13645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TPSS_Pos   (1U)"

.PP
Definition at line \fB13644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TS   \fBETH_DMASR_TS_Msk\fP         /* Transmit status */"

.PP
Definition at line \fB13649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TS_Msk   (0x1UL << ETH_DMASR_TS_Pos)"
0x00000001 
.PP
Definition at line \fB13648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TS_Pos   (0U)"

.PP
Definition at line \fB13647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TSTS   \fBETH_DMASR_TSTS_Msk\fP       /* Time\-stamp trigger status */"

.PP
Definition at line \fB13547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TSTS_Msk   (0x1UL << ETH_DMASR_TSTS_Pos)"
0x20000000 
.PP
Definition at line \fB13546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TSTS_Pos   (29U)"

.PP
Definition at line \fB13545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TUS   \fBETH_DMASR_TUS_Msk\fP        /* Transmit underflow status */"

.PP
Definition at line \fB13634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TUS_Msk   (0x1UL << ETH_DMASR_TUS_Pos)"
0x00000020 
.PP
Definition at line \fB13633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMASR_TUS_Pos   (5U)"

.PP
Definition at line \fB13632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMATDLAR_STL   \fBETH_DMATDLAR_STL_Msk\fP     /* Start of transmit list */"

.PP
Definition at line \fB13542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMATDLAR_STL_Msk   (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMATDLAR_STL_Pos   (0U)"

.PP
Definition at line \fB13540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMATPDR_TPD   \fBETH_DMATPDR_TPD_Msk\fP      /* Transmit poll demand */"

.PP
Definition at line \fB13527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMATPDR_TPD_Msk   (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_DMATPDR_TPD_Pos   (0U)"

.PP
Definition at line \fB13525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA0HR_MACA0H   \fBETH_MACA0HR_MACA0H_Msk\fP   /* MAC address0 high */"

.PP
Definition at line \fB13165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA0HR_MACA0H_Msk   (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)"
0x0000FFFF 
.PP
Definition at line \fB13164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA0HR_MACA0H_Pos   (0U)"

.PP
Definition at line \fB13163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA0LR_MACA0L   \fBETH_MACA0LR_MACA0L_Msk\fP   /* MAC address0 low */"

.PP
Definition at line \fB13170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA0LR_MACA0L_Msk   (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA0LR_MACA0L_Pos   (0U)"

.PP
Definition at line \fB13168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_AE   \fBETH_MACA1HR_AE_Msk\fP       /* Address enable */"

.PP
Definition at line \fB13175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_AE_Msk   (0x1UL << ETH_MACA1HR_AE_Pos)"
0x80000000 
.PP
Definition at line \fB13174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_AE_Pos   (31U)"

.PP
Definition at line \fB13173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MACA1H   \fBETH_MACA1HR_MACA1H_Msk\fP   /* MAC address1 high */"

.PP
Definition at line \fB13190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MACA1H_Msk   (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)"
0x0000FFFF 
.PP
Definition at line \fB13189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MACA1H_Pos   (0U)"

.PP
Definition at line \fB13188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC   \fBETH_MACA1HR_MBC_Msk\fP      /* Mask byte control: bits to mask for comparison of the MAC Address bytes */"

.PP
Definition at line \fB13181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC_HBits15_8   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"

.PP
Definition at line \fB13182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC_HBits7_0   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"

.PP
Definition at line \fB13183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC_LBits15_8   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"

.PP
Definition at line \fB13186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC_LBits23_16   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"

.PP
Definition at line \fB13185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC_LBits31_24   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"

.PP
Definition at line \fB13184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC_LBits7_0   0x01000000U              /* Mask MAC Address low reg bits [7:0]   */"

.PP
Definition at line \fB13187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC_Msk   (0x3FUL << ETH_MACA1HR_MBC_Pos)"
0x3F000000 
.PP
Definition at line \fB13180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_MBC_Pos   (24U)"

.PP
Definition at line \fB13179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_SA   \fBETH_MACA1HR_SA_Msk\fP       /* Source address */"

.PP
Definition at line \fB13178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_SA_Msk   (0x1UL << ETH_MACA1HR_SA_Pos)"
0x40000000 
.PP
Definition at line \fB13177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1HR_SA_Pos   (30U)"

.PP
Definition at line \fB13176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1LR_MACA1L   \fBETH_MACA1LR_MACA1L_Msk\fP   /* MAC address1 low */"

.PP
Definition at line \fB13195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1LR_MACA1L_Msk   (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA1LR_MACA1L_Pos   (0U)"

.PP
Definition at line \fB13193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_AE   \fBETH_MACA2HR_AE_Msk\fP       /* Address enable */"

.PP
Definition at line \fB13200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_AE_Msk   (0x1UL << ETH_MACA2HR_AE_Pos)"
0x80000000 
.PP
Definition at line \fB13199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_AE_Pos   (31U)"

.PP
Definition at line \fB13198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MACA2H   \fBETH_MACA2HR_MACA2H_Msk\fP   /* MAC address1 high */"

.PP
Definition at line \fB13215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MACA2H_Msk   (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)"
0x0000FFFF 
.PP
Definition at line \fB13214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MACA2H_Pos   (0U)"

.PP
Definition at line \fB13213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC   \fBETH_MACA2HR_MBC_Msk\fP      /* Mask byte control */"

.PP
Definition at line \fB13206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC_HBits15_8   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"

.PP
Definition at line \fB13207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC_HBits7_0   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"

.PP
Definition at line \fB13208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC_LBits15_8   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"

.PP
Definition at line \fB13211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC_LBits23_16   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"

.PP
Definition at line \fB13210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC_LBits31_24   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"

.PP
Definition at line \fB13209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC_LBits7_0   0x01000000U              /* Mask MAC Address low reg bits [70]    */"

.PP
Definition at line \fB13212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC_Msk   (0x3FUL << ETH_MACA2HR_MBC_Pos)"
0x3F000000 
.PP
Definition at line \fB13205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_MBC_Pos   (24U)"

.PP
Definition at line \fB13204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_SA   \fBETH_MACA2HR_SA_Msk\fP       /* Source address */"

.PP
Definition at line \fB13203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_SA_Msk   (0x1UL << ETH_MACA2HR_SA_Pos)"
0x40000000 
.PP
Definition at line \fB13202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2HR_SA_Pos   (30U)"

.PP
Definition at line \fB13201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2LR_MACA2L   \fBETH_MACA2LR_MACA2L_Msk\fP   /* MAC address2 low */"

.PP
Definition at line \fB13220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2LR_MACA2L_Msk   (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA2LR_MACA2L_Pos   (0U)"

.PP
Definition at line \fB13218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_AE   \fBETH_MACA3HR_AE_Msk\fP       /* Address enable */"

.PP
Definition at line \fB13225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_AE_Msk   (0x1UL << ETH_MACA3HR_AE_Pos)"
0x80000000 
.PP
Definition at line \fB13224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_AE_Pos   (31U)"

.PP
Definition at line \fB13223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MACA3H   \fBETH_MACA3HR_MACA3H_Msk\fP   /* MAC address3 high */"

.PP
Definition at line \fB13240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MACA3H_Msk   (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)"
0x0000FFFF 
.PP
Definition at line \fB13239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MACA3H_Pos   (0U)"

.PP
Definition at line \fB13238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC   \fBETH_MACA3HR_MBC_Msk\fP      /* Mask byte control */"

.PP
Definition at line \fB13231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC_HBits15_8   0x20000000U              /* Mask MAC Address high reg bits [15:8] */"

.PP
Definition at line \fB13232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC_HBits7_0   0x10000000U              /* Mask MAC Address high reg bits [7:0]  */"

.PP
Definition at line \fB13233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC_LBits15_8   0x02000000U              /* Mask MAC Address low reg bits [15:8]  */"

.PP
Definition at line \fB13236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC_LBits23_16   0x04000000U              /* Mask MAC Address low reg bits [23:16] */"

.PP
Definition at line \fB13235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC_LBits31_24   0x08000000U              /* Mask MAC Address low reg bits [31:24] */"

.PP
Definition at line \fB13234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC_LBits7_0   0x01000000U              /* Mask MAC Address low reg bits [70]    */"

.PP
Definition at line \fB13237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC_Msk   (0x3FUL << ETH_MACA3HR_MBC_Pos)"
0x3F000000 
.PP
Definition at line \fB13230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_MBC_Pos   (24U)"

.PP
Definition at line \fB13229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_SA   \fBETH_MACA3HR_SA_Msk\fP       /* Source address */"

.PP
Definition at line \fB13228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_SA_Msk   (0x1UL << ETH_MACA3HR_SA_Pos)"
0x40000000 
.PP
Definition at line \fB13227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3HR_SA_Pos   (30U)"

.PP
Definition at line \fB13226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3LR_MACA3L   \fBETH_MACA3LR_MACA3L_Msk\fP   /* MAC address3 low */"

.PP
Definition at line \fB13245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3LR_MACA3L_Msk   (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACA3LR_MACA3L_Pos   (0U)"

.PP
Definition at line \fB13243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_APCS   \fBETH_MACCR_APCS_Msk\fP       /* Automatic Pad/CRC stripping */"

.PP
Definition at line \fB12870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_APCS_Msk   (0x1UL << ETH_MACCR_APCS_Pos)"
0x00000080 
.PP
Definition at line \fB12869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_APCS_Pos   (7U)"

.PP
Definition at line \fB12868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_BL"
\fBValue:\fP
.nf
                                                       ETH_MACCR_BL_Msk         /* Back\-off limit: random integer number (r) of slot time delays before rescheduling
                                                       a transmission attempt during retries after a collision: 0 =< r <2^k */
.PP
.fi

.PP
Definition at line \fB12873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_BL_1   0x00000060U              /* k = min (n, 1) */"

.PP
Definition at line \fB12877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_BL_10   0x00000000U              /* k = min (n, 10) */"

.PP
Definition at line \fB12874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_BL_4   0x00000040U              /* k = min (n, 4) */"

.PP
Definition at line \fB12876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_BL_8   0x00000020U              /* k = min (n, 8) */"

.PP
Definition at line \fB12875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_BL_Msk   (0x3UL << ETH_MACCR_BL_Pos)"
0x00000060 
.PP
Definition at line \fB12872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_BL_Pos   (5U)"

.PP
Definition at line \fB12871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_CSD   \fBETH_MACCR_CSD_Msk\fP        /* Carrier sense disable (during transmission) */"

.PP
Definition at line \fB12849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_CSD_Msk   (0x1UL << ETH_MACCR_CSD_Pos)"
0x00010000 
.PP
Definition at line \fB12848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_CSD_Pos   (16U)"

.PP
Definition at line \fB12847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_CSTF   \fBETH_MACCR_CSTF_Msk\fP       /* CRC stripping for Type frames */"

.PP
Definition at line \fB12829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_CSTF_Msk   (0x1UL << ETH_MACCR_CSTF_Pos)"
0x02000000 
.PP
Definition at line \fB12828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_CSTF_Pos   (25U)"

.PP
Definition at line \fB12827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_DC   \fBETH_MACCR_DC_Msk\fP         /* Defferal check */"

.PP
Definition at line \fB12880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_DC_Msk   (0x1UL << ETH_MACCR_DC_Pos)"
0x00000010 
.PP
Definition at line \fB12879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_DC_Pos   (4U)"

.PP
Definition at line \fB12878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_DM   \fBETH_MACCR_DM_Msk\fP         /* Duplex mode */"

.PP
Definition at line \fB12861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_DM_Msk   (0x1UL << ETH_MACCR_DM_Pos)"
0x00000800 
.PP
Definition at line \fB12860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_DM_Pos   (11U)"

.PP
Definition at line \fB12859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_FES   \fBETH_MACCR_FES_Msk\fP        /* Fast ethernet speed */"

.PP
Definition at line \fB12852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_FES_Msk   (0x1UL << ETH_MACCR_FES_Pos)"
0x00004000 
.PP
Definition at line \fB12851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_FES_Pos   (14U)"

.PP
Definition at line \fB12850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG   \fBETH_MACCR_IFG_Msk\fP        /* Inter\-frame gap */"

.PP
Definition at line \fB12838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_40Bit   0x000E0000U              /* Minimum IFG between frames during transmission is 40Bit */"

.PP
Definition at line \fB12846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_48Bit   0x000C0000U              /* Minimum IFG between frames during transmission is 48Bit */"

.PP
Definition at line \fB12845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_56Bit   0x000A0000U              /* Minimum IFG between frames during transmission is 56Bit */"

.PP
Definition at line \fB12844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_64Bit   0x00080000U              /* Minimum IFG between frames during transmission is 64Bit */"

.PP
Definition at line \fB12843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_72Bit   0x00060000U              /* Minimum IFG between frames during transmission is 72Bit */"

.PP
Definition at line \fB12842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_80Bit   0x00040000U              /* Minimum IFG between frames during transmission is 80Bit */"

.PP
Definition at line \fB12841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_88Bit   0x00020000U              /* Minimum IFG between frames during transmission is 88Bit */"

.PP
Definition at line \fB12840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_96Bit   0x00000000U              /* Minimum IFG between frames during transmission is 96Bit */"

.PP
Definition at line \fB12839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_Msk   (0x7UL << ETH_MACCR_IFG_Pos)"
0x000E0000 
.PP
Definition at line \fB12837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IFG_Pos   (17U)"

.PP
Definition at line \fB12836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IPCO   \fBETH_MACCR_IPCO_Msk\fP       /* IP Checksum offload */"

.PP
Definition at line \fB12864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IPCO_Msk   (0x1UL << ETH_MACCR_IPCO_Pos)"
0x00000400 
.PP
Definition at line \fB12863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_IPCO_Pos   (10U)"

.PP
Definition at line \fB12862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_JD   \fBETH_MACCR_JD_Msk\fP         /* Jabber disable */"

.PP
Definition at line \fB12835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_JD_Msk   (0x1UL << ETH_MACCR_JD_Pos)"
0x00400000 
.PP
Definition at line \fB12834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_JD_Pos   (22U)"

.PP
Definition at line \fB12833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_LM   \fBETH_MACCR_LM_Msk\fP         /* loopback mode */"

.PP
Definition at line \fB12858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_LM_Msk   (0x1UL << ETH_MACCR_LM_Pos)"
0x00001000 
.PP
Definition at line \fB12857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_LM_Pos   (12U)"

.PP
Definition at line \fB12856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_RD   \fBETH_MACCR_RD_Msk\fP         /* Retry disable */"

.PP
Definition at line \fB12867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_RD_Msk   (0x1UL << ETH_MACCR_RD_Pos)"
0x00000200 
.PP
Definition at line \fB12866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_RD_Pos   (9U)"

.PP
Definition at line \fB12865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_RE   \fBETH_MACCR_RE_Msk\fP         /* Receiver enable */"

.PP
Definition at line \fB12886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_RE_Msk   (0x1UL << ETH_MACCR_RE_Pos)"
0x00000004 
.PP
Definition at line \fB12885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_RE_Pos   (2U)"

.PP
Definition at line \fB12884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_ROD   \fBETH_MACCR_ROD_Msk\fP        /* Receive own disable */"

.PP
Definition at line \fB12855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_ROD_Msk   (0x1UL << ETH_MACCR_ROD_Pos)"
0x00002000 
.PP
Definition at line \fB12854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_ROD_Pos   (13U)"

.PP
Definition at line \fB12853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_TE   \fBETH_MACCR_TE_Msk\fP         /* Transmitter enable */"

.PP
Definition at line \fB12883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_TE_Msk   (0x1UL << ETH_MACCR_TE_Pos)"
0x00000008 
.PP
Definition at line \fB12882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_TE_Pos   (3U)"

.PP
Definition at line \fB12881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_WD   \fBETH_MACCR_WD_Msk\fP         /* Watchdog disable */"

.PP
Definition at line \fB12832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_WD_Msk   (0x1UL << ETH_MACCR_WD_Pos)"
0x00800000 
.PP
Definition at line \fB12831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACCR_WD_Pos   (23U)"

.PP
Definition at line \fB12830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MMRPEA   \fBETH_MACDBGR_MMRPEA_Msk\fP   /* MAC MII receive protocol engine active                                  */"

.PP
Definition at line \fB13135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MMRPEA_Msk   (0x1UL << ETH_MACDBGR_MMRPEA_Pos)"
0x00000001 
.PP
Definition at line \fB13134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MMRPEA_Pos   (0U)"

.PP
Definition at line \fB13133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MMTEA   \fBETH_MACDBGR_MMTEA_Msk\fP    /* MAC MII transmit engine active                                          */"

.PP
Definition at line \fB13098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MMTEA_Msk   (0x1UL << ETH_MACDBGR_MMTEA_Pos)"
0x00010000 
.PP
Definition at line \fB13097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MMTEA_Pos   (16U)"

.PP
Definition at line \fB13096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MSFRWCS   \fBETH_MACDBGR_MSFRWCS_Msk\fP  /* MAC small FIFO read / write controllers status  mask                    */"

.PP
Definition at line \fB13130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MSFRWCS_0   (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)"
0x00000002 
.PP
Definition at line \fB13132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MSFRWCS_1   (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)"
0x00000004 
.PP
Definition at line \fB13131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MSFRWCS_Msk   (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)"
0x00000006 
.PP
Definition at line \fB13129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MSFRWCS_Pos   (1U)"

.PP
Definition at line \fB13128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS   \fBETH_MACDBGR_MTFCS_Msk\fP    /* MAC transmit frame controller status mask                               */"

.PP
Definition at line \fB13085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_GENERATINGPCF   \fBETH_MACDBGR_MTFCS_GENERATINGPCF_Msk\fP /* Generating and transmitting a Pause control frame (in full duplex mode) */"

.PP
Definition at line \fB13091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk   (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)"
0x00040000 
.PP
Definition at line \fB13090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos   (18U)"

.PP
Definition at line \fB13089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_IDLE   0x00000000U              /* Idle                                                                    */"

.PP
Definition at line \fB13095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_Msk   (0x3UL << ETH_MACDBGR_MTFCS_Pos)"
0x00060000 
.PP
Definition at line \fB13084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_Pos   (17U)"

.PP
Definition at line \fB13083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_TRANSFERRING   \fBETH_MACDBGR_MTFCS_TRANSFERRING_Msk\fP /* Transferring input frame for transmission                               */"

.PP
Definition at line \fB13088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk   (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)"
0x00060000 
.PP
Definition at line \fB13087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_TRANSFERRING_Pos   (17U)"

.PP
Definition at line \fB13086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_WAITING   \fBETH_MACDBGR_MTFCS_WAITING_Msk\fP /* Waiting for Status of previous frame or IFG/backoff period to be over   */"

.PP
Definition at line \fB13094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_WAITING_Msk   (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)"
0x00020000 
.PP
Definition at line \fB13093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTFCS_WAITING_Pos   (17U)"

.PP
Definition at line \fB13092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTP   \fBETH_MACDBGR_MTP_Msk\fP      /* MAC transmitter in pause                                                */"

.PP
Definition at line \fB13082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTP_Msk   (0x1UL << ETH_MACDBGR_MTP_Pos)"
0x00080000 
.PP
Definition at line \fB13081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_MTP_Pos   (19U)"

.PP
Definition at line \fB13080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL   \fBETH_MACDBGR_RFFL_Msk\fP     /* Rx FIFO fill level mask                                                 */"

.PP
Definition at line \fB13101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_ABOVEFCT   \fBETH_MACDBGR_RFFL_ABOVEFCT_Msk\fP /* RxFIFO fill\-level above flow\-control activate threshold                 */"

.PP
Definition at line \fB13107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk   (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)"
0x00000200 
.PP
Definition at line \fB13106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_ABOVEFCT_Pos   (9U)"

.PP
Definition at line \fB13105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_BELOWFCT   \fBETH_MACDBGR_RFFL_BELOWFCT_Msk\fP /* RxFIFO fill\-level below flow\-control de\-activate threshold              */"

.PP
Definition at line \fB13110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_BELOWFCT_Msk   (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)"
0x00000100 
.PP
Definition at line \fB13109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_BELOWFCT_Pos   (8U)"

.PP
Definition at line \fB13108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_EMPTY   0x00000000U              /* RxFIFO empty                                                            */"

.PP
Definition at line \fB13111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_FULL   \fBETH_MACDBGR_RFFL_FULL_Msk\fP /* RxFIFO full                                                             */"

.PP
Definition at line \fB13104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_FULL_Msk   (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)"
0x00000300 
.PP
Definition at line \fB13103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_FULL_Pos   (8U)"

.PP
Definition at line \fB13102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_Msk   (0x3UL << ETH_MACDBGR_RFFL_Pos)"
0x00000300 
.PP
Definition at line \fB13100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFFL_Pos   (8U)"

.PP
Definition at line \fB13099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS   \fBETH_MACDBGR_RFRCS_Msk\fP    /* Rx FIFO read controller status mask                                     */"

.PP
Definition at line \fB13114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_DATAREADING   \fBETH_MACDBGR_RFRCS_DATAREADING_Msk\fP /* Reading frame data                                                      */"

.PP
Definition at line \fB13123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_DATAREADING_Msk   (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)"
0x00000020 
.PP
Definition at line \fB13122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_DATAREADING_Pos   (5U)"

.PP
Definition at line \fB13121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_FLUSHING   \fBETH_MACDBGR_RFRCS_FLUSHING_Msk\fP /* Flushing the frame data and status                                      */"

.PP
Definition at line \fB13117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_FLUSHING_Msk   (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)"
0x00000060 
.PP
Definition at line \fB13116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_FLUSHING_Pos   (5U)"

.PP
Definition at line \fB13115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_IDLE   0x00000000U              /* IDLE state                                                              */"

.PP
Definition at line \fB13124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_Msk   (0x3UL << ETH_MACDBGR_RFRCS_Pos)"
0x00000060 
.PP
Definition at line \fB13113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_Pos   (5U)"

.PP
Definition at line \fB13112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_STATUSREADING   \fBETH_MACDBGR_RFRCS_STATUSREADING_Msk\fP /* Reading frame status (or time\-stamp)                                    */"

.PP
Definition at line \fB13120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk   (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)"
0x00000040 
.PP
Definition at line \fB13119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFRCS_STATUSREADING_Pos   (6U)"

.PP
Definition at line \fB13118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFWRA   \fBETH_MACDBGR_RFWRA_Msk\fP    /* Rx FIFO write controller active                                         */"

.PP
Definition at line \fB13127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFWRA_Msk   (0x1UL << ETH_MACDBGR_RFWRA_Pos)"
0x00000010 
.PP
Definition at line \fB13126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_RFWRA_Pos   (4U)"

.PP
Definition at line \fB13125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFF   \fBETH_MACDBGR_TFF_Msk\fP      /* Tx FIFO full                                                            */"

.PP
Definition at line \fB13060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFF_Msk   (0x1UL << ETH_MACDBGR_TFF_Pos)"
0x02000000 
.PP
Definition at line \fB13059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFF_Pos   (25U)"

.PP
Definition at line \fB13058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFNE   \fBETH_MACDBGR_TFNE_Msk\fP     /* Tx FIFO not empty                                                       */"

.PP
Definition at line \fB13063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFNE_Msk   (0x1UL << ETH_MACDBGR_TFNE_Pos)"
0x01000000 
.PP
Definition at line \fB13062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFNE_Pos   (24U)"

.PP
Definition at line \fB13061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS   \fBETH_MACDBGR_TFRS_Msk\fP     /* Tx FIFO read status mask                                                */"

.PP
Definition at line \fB13069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_IDLE   0x00000000U              /* Idle state                                                              */"

.PP
Definition at line \fB13079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_Msk   (0x3UL << ETH_MACDBGR_TFRS_Pos)"
0x00300000 
.PP
Definition at line \fB13068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_Pos   (20U)"

.PP
Definition at line \fB13067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_READ   \fBETH_MACDBGR_TFRS_READ_Msk\fP /* Read state (transferring data to the MAC transmitter)                   */"

.PP
Definition at line \fB13078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_READ_Msk   (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)"
0x00100000 
.PP
Definition at line \fB13077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_READ_Pos   (20U)"

.PP
Definition at line \fB13076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_WAITING   \fBETH_MACDBGR_TFRS_WAITING_Msk\fP /* Waiting for TxStatus from MAC transmitter                               */"

.PP
Definition at line \fB13075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_WAITING_Msk   (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)"
0x00200000 
.PP
Definition at line \fB13074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_WAITING_Pos   (21U)"

.PP
Definition at line \fB13073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_WRITING   \fBETH_MACDBGR_TFRS_WRITING_Msk\fP /* Writing the received TxStatus or flushing the TxFIFO                    */"

.PP
Definition at line \fB13072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_WRITING_Msk   (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)"
0x00300000 
.PP
Definition at line \fB13071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFRS_WRITING_Pos   (20U)"

.PP
Definition at line \fB13070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFWA   \fBETH_MACDBGR_TFWA_Msk\fP     /* Tx FIFO write active                                                    */"

.PP
Definition at line \fB13066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFWA_Msk   (0x1UL << ETH_MACDBGR_TFWA_Pos)"
0x00400000 
.PP
Definition at line \fB13065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACDBGR_TFWA_Pos   (22U)"

.PP
Definition at line \fB13064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_FCBBPA   \fBETH_MACFCR_FCBBPA_Msk\fP    /* Flow control busy/backpressure activate */"

.PP
Definition at line \fB13008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_FCBBPA_Msk   (0x1UL << ETH_MACFCR_FCBBPA_Pos)"
0x00000001 
.PP
Definition at line \fB13007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_FCBBPA_Pos   (0U)"

.PP
Definition at line \fB13006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT   \fBETH_MACFCR_PLT_Msk\fP       /* Pause low threshold: 4 cases */"

.PP
Definition at line \fB12986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus144   \fBETH_MACFCR_PLT_Minus144_Msk\fP /* Pause time minus 144 slot times */"

.PP
Definition at line \fB12993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus144_Msk   (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)"
0x00000020 
.PP
Definition at line \fB12992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus144_Pos   (5U)"

.PP
Definition at line \fB12991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus256   \fBETH_MACFCR_PLT_Minus256_Msk\fP /* Pause time minus 256 slot times */"

.PP
Definition at line \fB12996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus256_Msk   (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)"
0x00000030 
.PP
Definition at line \fB12995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus256_Pos   (4U)"

.PP
Definition at line \fB12994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus28   \fBETH_MACFCR_PLT_Minus28_Msk\fP /* Pause time minus 28 slot times  */"

.PP
Definition at line \fB12990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus28_Msk   (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)"
0x00000010 
.PP
Definition at line \fB12989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus28_Pos   (4U)"

.PP
Definition at line \fB12988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Minus4   0x00000000U              /* Pause time minus 4 slot times   */"

.PP
Definition at line \fB12987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Msk   (0x3UL << ETH_MACFCR_PLT_Pos)"
0x00000030 
.PP
Definition at line \fB12985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PLT_Pos   (4U)"

.PP
Definition at line \fB12984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PT   \fBETH_MACFCR_PT_Msk\fP        /* Pause time */"

.PP
Definition at line \fB12980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PT_Msk   (0xFFFFUL << ETH_MACFCR_PT_Pos)"
0xFFFF0000 
.PP
Definition at line \fB12979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_PT_Pos   (16U)"

.PP
Definition at line \fB12978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_RFCE   \fBETH_MACFCR_RFCE_Msk\fP      /* Receive flow control enable */"

.PP
Definition at line \fB13002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_RFCE_Msk   (0x1UL << ETH_MACFCR_RFCE_Pos)"
0x00000004 
.PP
Definition at line \fB13001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_RFCE_Pos   (2U)"

.PP
Definition at line \fB13000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_TFCE   \fBETH_MACFCR_TFCE_Msk\fP      /* Transmit flow control enable */"

.PP
Definition at line \fB13005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_TFCE_Msk   (0x1UL << ETH_MACFCR_TFCE_Pos)"
0x00000002 
.PP
Definition at line \fB13004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_TFCE_Pos   (1U)"

.PP
Definition at line \fB13003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_UPFD   \fBETH_MACFCR_UPFD_Msk\fP      /* Unicast pause frame detect */"

.PP
Definition at line \fB12999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_UPFD_Msk   (0x1UL << ETH_MACFCR_UPFD_Pos)"
0x00000008 
.PP
Definition at line \fB12998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_UPFD_Pos   (3U)"

.PP
Definition at line \fB12997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_ZQPD   \fBETH_MACFCR_ZQPD_Msk\fP      /* Zero\-quanta pause disable */"

.PP
Definition at line \fB12983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_ZQPD_Msk   (0x1UL << ETH_MACFCR_ZQPD_Pos)"
0x00000080 
.PP
Definition at line \fB12982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFCR_ZQPD_Pos   (7U)"

.PP
Definition at line \fB12981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_BFD   \fBETH_MACFFR_BFD_Msk\fP       /* Broadcast frame disable */"

.PP
Definition at line \fB12915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_BFD_Msk   (0x1UL << ETH_MACFFR_BFD_Pos)"
0x00000020 
.PP
Definition at line \fB12914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_BFD_Pos   (5U)"

.PP
Definition at line \fB12913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_DAIF   \fBETH_MACFFR_DAIF_Msk\fP      /* DA Inverse filtering */"

.PP
Definition at line \fB12921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_DAIF_Msk   (0x1UL << ETH_MACFFR_DAIF_Pos)"
0x00000008 
.PP
Definition at line \fB12920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_DAIF_Pos   (3U)"

.PP
Definition at line \fB12919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HM   \fBETH_MACFFR_HM_Msk\fP        /* Hash multicast */"

.PP
Definition at line \fB12924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HM_Msk   (0x1UL << ETH_MACFFR_HM_Pos)"
0x00000004 
.PP
Definition at line \fB12923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HM_Pos   (2U)"

.PP
Definition at line \fB12922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HPF   \fBETH_MACFFR_HPF_Msk\fP       /* Hash or perfect filter */"

.PP
Definition at line \fB12894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HPF_Msk   (0x1UL << ETH_MACFFR_HPF_Pos)"
0x00000400 
.PP
Definition at line \fB12893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HPF_Pos   (10U)"

.PP
Definition at line \fB12892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HU   \fBETH_MACFFR_HU_Msk\fP        /* Hash unicast */"

.PP
Definition at line \fB12927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HU_Msk   (0x1UL << ETH_MACFFR_HU_Pos)"
0x00000002 
.PP
Definition at line \fB12926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_HU_Pos   (1U)"

.PP
Definition at line \fB12925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PAM   \fBETH_MACFFR_PAM_Msk\fP       /* Pass all mutlicast */"

.PP
Definition at line \fB12918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PAM_Msk   (0x1UL << ETH_MACFFR_PAM_Pos)"
0x00000010 
.PP
Definition at line \fB12917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PAM_Pos   (4U)"

.PP
Definition at line \fB12916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF   \fBETH_MACFFR_PCF_Msk\fP       /* Pass control frames: 3 cases */"

.PP
Definition at line \fB12903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_BlockAll   \fBETH_MACFFR_PCF_BlockAll_Msk\fP /* MAC filters all control frames from reaching the application */"

.PP
Definition at line \fB12906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_BlockAll_Msk   (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)"
0x00000040 
.PP
Definition at line \fB12905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_BlockAll_Pos   (6U)"

.PP
Definition at line \fB12904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_ForwardAll   \fBETH_MACFFR_PCF_ForwardAll_Msk\fP /* MAC forwards all control frames to application even if they fail the Address Filter */"

.PP
Definition at line \fB12909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_ForwardAll_Msk   (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)"
0x00000080 
.PP
Definition at line \fB12908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_ForwardAll_Pos   (7U)"

.PP
Definition at line \fB12907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_ForwardPassedAddrFilter   \fBETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk\fP /* MAC forwards control frames that pass the Address Filter\&. */"

.PP
Definition at line \fB12912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk   (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)"
0x000000C0 
.PP
Definition at line \fB12911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos   (6U)"

.PP
Definition at line \fB12910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_Msk   (0x3UL << ETH_MACFFR_PCF_Pos)"
0x000000C0 
.PP
Definition at line \fB12902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PCF_Pos   (6U)"

.PP
Definition at line \fB12901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PM   \fBETH_MACFFR_PM_Msk\fP        /* Promiscuous mode */"

.PP
Definition at line \fB12930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PM_Msk   (0x1UL << ETH_MACFFR_PM_Pos)"
0x00000001 
.PP
Definition at line \fB12929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_PM_Pos   (0U)"

.PP
Definition at line \fB12928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_RA   \fBETH_MACFFR_RA_Msk\fP        /* Receive all */"

.PP
Definition at line \fB12891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_RA_Msk   (0x1UL << ETH_MACFFR_RA_Pos)"
0x80000000 
.PP
Definition at line \fB12890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_RA_Pos   (31U)"

.PP
Definition at line \fB12889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_SAF   \fBETH_MACFFR_SAF_Msk\fP       /* Source address filter enable */"

.PP
Definition at line \fB12897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_SAF_Msk   (0x1UL << ETH_MACFFR_SAF_Pos)"
0x00000200 
.PP
Definition at line \fB12896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_SAF_Pos   (9U)"

.PP
Definition at line \fB12895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_SAIF   \fBETH_MACFFR_SAIF_Msk\fP      /* SA inverse filtering */"

.PP
Definition at line \fB12900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_SAIF_Msk   (0x1UL << ETH_MACFFR_SAIF_Pos)"
0x00000100 
.PP
Definition at line \fB12899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACFFR_SAIF_Pos   (8U)"

.PP
Definition at line \fB12898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACHTHR_HTH   \fBETH_MACHTHR_HTH_Msk\fP      /* Hash table high */"

.PP
Definition at line \fB12935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACHTHR_HTH_Msk   (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB12934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACHTHR_HTH_Pos   (0U)"

.PP
Definition at line \fB12933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACHTLR_HTL   \fBETH_MACHTLR_HTL_Msk\fP      /* Hash table low */"

.PP
Definition at line \fB12940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACHTLR_HTL_Msk   (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB12939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACHTLR_HTL_Pos   (0U)"

.PP
Definition at line \fB12938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACIMR_PMTIM   \fBETH_MACIMR_PMTIM_Msk\fP     /* PMT interrupt mask                */"

.PP
Definition at line \fB13160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACIMR_PMTIM_Msk   (0x1UL << ETH_MACIMR_PMTIM_Pos)"
0x00000008 
.PP
Definition at line \fB13159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACIMR_PMTIM_Pos   (3U)"

.PP
Definition at line \fB13158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACIMR_TSTIM   \fBETH_MACIMR_TSTIM_Msk\fP     /* Time stamp trigger interrupt mask */"

.PP
Definition at line \fB13157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACIMR_TSTIM_Msk   (0x1UL << ETH_MACIMR_TSTIM_Pos)"
0x00000200 
.PP
Definition at line \fB13156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACIMR_TSTIM_Pos   (9U)"

.PP
Definition at line \fB13155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR   \fBETH_MACMIIAR_CR_Msk\fP      /* CR clock range: 6 cases */"

.PP
Definition at line \fB12951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div102   \fBETH_MACMIIAR_CR_Div102_Msk\fP /* HCLK:150\-168 MHz; MDC clock= HCLK/102 */"

.PP
Definition at line \fB12964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div102_Msk   (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)"
0x00000010 
.PP
Definition at line \fB12963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div102_Pos   (4U)"

.PP
Definition at line \fB12962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div16   \fBETH_MACMIIAR_CR_Div16_Msk\fP /* HCLK:20\-35 MHz; MDC clock= HCLK/16    */"

.PP
Definition at line \fB12958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div16_Msk   (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)"
0x00000008 
.PP
Definition at line \fB12957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div16_Pos   (3U)"

.PP
Definition at line \fB12956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div26   \fBETH_MACMIIAR_CR_Div26_Msk\fP /* HCLK:35\-60 MHz; MDC clock= HCLK/26    */"

.PP
Definition at line \fB12961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div26_Msk   (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)"
0x0000000C 
.PP
Definition at line \fB12960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div26_Pos   (2U)"

.PP
Definition at line \fB12959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div42   0x00000000U              /* HCLK:60\-100 MHz; MDC clock= HCLK/42   */"

.PP
Definition at line \fB12952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div62   \fBETH_MACMIIAR_CR_Div62_Msk\fP /* HCLK:100\-150 MHz; MDC clock= HCLK/62  */"

.PP
Definition at line \fB12955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div62_Msk   (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)"
0x00000004 
.PP
Definition at line \fB12954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Div62_Pos   (2U)"

.PP
Definition at line \fB12953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Msk   (0x7UL << ETH_MACMIIAR_CR_Pos)"
0x0000001C 
.PP
Definition at line \fB12950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_CR_Pos   (2U)"

.PP
Definition at line \fB12949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MB   \fBETH_MACMIIAR_MB_Msk\fP      /* MII busy  */"

.PP
Definition at line \fB12970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MB_Msk   (0x1UL << ETH_MACMIIAR_MB_Pos)"
0x00000001 
.PP
Definition at line \fB12969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MB_Pos   (0U)"

.PP
Definition at line \fB12968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MR   \fBETH_MACMIIAR_MR_Msk\fP      /* MII register in the selected PHY */"

.PP
Definition at line \fB12948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MR_Msk   (0x1FUL << ETH_MACMIIAR_MR_Pos)"
0x000007C0 
.PP
Definition at line \fB12947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MR_Pos   (6U)"

.PP
Definition at line \fB12946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MW   \fBETH_MACMIIAR_MW_Msk\fP      /* MII write */"

.PP
Definition at line \fB12967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MW_Msk   (0x1UL << ETH_MACMIIAR_MW_Pos)"
0x00000002 
.PP
Definition at line \fB12966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_MW_Pos   (1U)"

.PP
Definition at line \fB12965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_PA   \fBETH_MACMIIAR_PA_Msk\fP      /* Physical layer address */"

.PP
Definition at line \fB12945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_PA_Msk   (0x1FUL << ETH_MACMIIAR_PA_Pos)"
0x0000F800 
.PP
Definition at line \fB12944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIAR_PA_Pos   (11U)"

.PP
Definition at line \fB12943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIDR_MD   \fBETH_MACMIIDR_MD_Msk\fP      /* MII data: read/write data from/to PHY */"

.PP
Definition at line \fB12975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIDR_MD_Msk   (0xFFFFUL << ETH_MACMIIDR_MD_Pos)"
0x0000FFFF 
.PP
Definition at line \fB12974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACMIIDR_MD_Pos   (0U)"

.PP
Definition at line \fB12973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_GU   \fBETH_MACPMTCSR_GU_Msk\fP     /* Global Unicast                              */"

.PP
Definition at line \fB13040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_GU_Msk   (0x1UL << ETH_MACPMTCSR_GU_Pos)"
0x00000200 
.PP
Definition at line \fB13039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_GU_Pos   (9U)"

.PP
Definition at line \fB13038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_MPE   \fBETH_MACPMTCSR_MPE_Msk\fP    /* Magic Packet Enable                         */"

.PP
Definition at line \fB13052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_MPE_Msk   (0x1UL << ETH_MACPMTCSR_MPE_Pos)"
0x00000002 
.PP
Definition at line \fB13051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_MPE_Pos   (1U)"

.PP
Definition at line \fB13050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_MPR   \fBETH_MACPMTCSR_MPR_Msk\fP    /* Magic Packet Received                       */"

.PP
Definition at line \fB13046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_MPR_Msk   (0x1UL << ETH_MACPMTCSR_MPR_Pos)"
0x00000020 
.PP
Definition at line \fB13045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_MPR_Pos   (5U)"

.PP
Definition at line \fB13044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_PD   \fBETH_MACPMTCSR_PD_Msk\fP     /* Power Down                                  */"

.PP
Definition at line \fB13055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_PD_Msk   (0x1UL << ETH_MACPMTCSR_PD_Pos)"
0x00000001 
.PP
Definition at line \fB13054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_PD_Pos   (0U)"

.PP
Definition at line \fB13053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFE   \fBETH_MACPMTCSR_WFE_Msk\fP    /* Wake\-Up Frame Enable                        */"

.PP
Definition at line \fB13049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFE_Msk   (0x1UL << ETH_MACPMTCSR_WFE_Pos)"
0x00000004 
.PP
Definition at line \fB13048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFE_Pos   (2U)"

.PP
Definition at line \fB13047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFFRPR   \fBETH_MACPMTCSR_WFFRPR_Msk\fP /* Wake\-Up Frame Filter Register Pointer Reset */"

.PP
Definition at line \fB13037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFFRPR_Msk   (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)"
0x80000000 
.PP
Definition at line \fB13036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFFRPR_Pos   (31U)"

.PP
Definition at line \fB13035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFR   \fBETH_MACPMTCSR_WFR_Msk\fP    /* Wake\-Up Frame Received                      */"

.PP
Definition at line \fB13043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFR_Msk   (0x1UL << ETH_MACPMTCSR_WFR_Pos)"
0x00000040 
.PP
Definition at line \fB13042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACPMTCSR_WFR_Pos   (6U)"

.PP
Definition at line \fB13041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACRWUFFR_D   \fBETH_MACRWUFFR_D_Msk\fP      /* Wake\-up frame filter register data */"

.PP
Definition at line \fB13021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACRWUFFR_D_Msk   (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACRWUFFR_D_Pos   (0U)"

.PP
Definition at line \fB13019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMCS   \fBETH_MACSR_MMCS_Msk\fP       /* MMC status                */"

.PP
Definition at line \fB13149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMCS_Msk   (0x1UL << ETH_MACSR_MMCS_Pos)"
0x00000010 
.PP
Definition at line \fB13148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMCS_Pos   (4U)"

.PP
Definition at line \fB13147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMCTS   \fBETH_MACSR_MMCTS_Msk\fP      /* MMC transmit status       */"

.PP
Definition at line \fB13143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMCTS_Msk   (0x1UL << ETH_MACSR_MMCTS_Pos)"
0x00000040 
.PP
Definition at line \fB13142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMCTS_Pos   (6U)"

.PP
Definition at line \fB13141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMMCRS   \fBETH_MACSR_MMMCRS_Msk\fP     /* MMC receive status        */"

.PP
Definition at line \fB13146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMMCRS_Msk   (0x1UL << ETH_MACSR_MMMCRS_Pos)"
0x00000020 
.PP
Definition at line \fB13145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_MMMCRS_Pos   (5U)"

.PP
Definition at line \fB13144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_PMTS   \fBETH_MACSR_PMTS_Msk\fP       /* PMT status                */"

.PP
Definition at line \fB13152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_PMTS_Msk   (0x1UL << ETH_MACSR_PMTS_Pos)"
0x00000008 
.PP
Definition at line \fB13151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_PMTS_Pos   (3U)"

.PP
Definition at line \fB13150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_TSTS   \fBETH_MACSR_TSTS_Msk\fP       /* Time stamp trigger status */"

.PP
Definition at line \fB13140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_TSTS_Msk   (0x1UL << ETH_MACSR_TSTS_Pos)"
0x00000200 
.PP
Definition at line \fB13139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACSR_TSTS_Pos   (9U)"

.PP
Definition at line \fB13138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACVLANTR_VLANTC   \fBETH_MACVLANTR_VLANTC_Msk\fP /* 12\-bit VLAN tag comparison */"

.PP
Definition at line \fB13013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACVLANTR_VLANTC_Msk   (0x1UL << ETH_MACVLANTR_VLANTC_Pos)"
0x00010000 
.PP
Definition at line \fB13012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACVLANTR_VLANTC_Pos   (16U)"

.PP
Definition at line \fB13011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACVLANTR_VLANTI   \fBETH_MACVLANTR_VLANTI_Msk\fP /* VLAN tag identifier (for receive frames) */"

.PP
Definition at line \fB13016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACVLANTR_VLANTI_Msk   (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)"
0x0000FFFF 
.PP
Definition at line \fB13015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MACVLANTR_VLANTI_Pos   (0U)"

.PP
Definition at line \fB13014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_CR   \fBETH_MMCCR_CR_Msk\fP         /* Counters Reset               */"

.PP
Definition at line \fB13269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_CR_Msk   (0x1UL << ETH_MMCCR_CR_Pos)"
0x00000001 
.PP
Definition at line \fB13268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_CR_Pos   (0U)"

.PP
Definition at line \fB13267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_CSR   \fBETH_MMCCR_CSR_Msk\fP        /* Counter Stop Rollover        */"

.PP
Definition at line \fB13266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_CSR_Msk   (0x1UL << ETH_MMCCR_CSR_Pos)"
0x00000002 
.PP
Definition at line \fB13265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_CSR_Pos   (1U)"

.PP
Definition at line \fB13264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCF   \fBETH_MMCCR_MCF_Msk\fP        /* MMC Counter Freeze           */"

.PP
Definition at line \fB13260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCF_Msk   (0x1UL << ETH_MMCCR_MCF_Pos)"
0x00000008 
.PP
Definition at line \fB13259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCF_Pos   (3U)"

.PP
Definition at line \fB13258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCFHP   \fBETH_MMCCR_MCFHP_Msk\fP      /* MMC counter Full\-Half preset */"

.PP
Definition at line \fB13254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCFHP_Msk   (0x1UL << ETH_MMCCR_MCFHP_Pos)"
0x00000020 
.PP
Definition at line \fB13253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCFHP_Pos   (5U)"

.PP
Definition at line \fB13252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCP   \fBETH_MMCCR_MCP_Msk\fP        /* MMC counter preset           */"

.PP
Definition at line \fB13257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCP_Msk   (0x1UL << ETH_MMCCR_MCP_Pos)"
0x00000010 
.PP
Definition at line \fB13256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_MCP_Pos   (4U)"

.PP
Definition at line \fB13255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_ROR   \fBETH_MMCCR_ROR_Msk\fP        /* Reset on Read                */"

.PP
Definition at line \fB13263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_ROR_Msk   (0x1UL << ETH_MMCCR_ROR_Pos)"
0x00000004 
.PP
Definition at line \fB13262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCCR_ROR_Pos   (2U)"

.PP
Definition at line \fB13261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRFAECR_RFAEC   \fBETH_MMCRFAECR_RFAEC_Msk\fP  /* Number of frames received with alignment (dribble) error */"

.PP
Definition at line \fB13338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRFAECR_RFAEC_Msk   (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRFAECR_RFAEC_Pos   (0U)"

.PP
Definition at line \fB13336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRFCECR_RFCEC   \fBETH_MMCRFCECR_RFCEC_Msk\fP  /* Number of frames received with CRC error\&. */"

.PP
Definition at line \fB13333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRFCECR_RFCEC_Msk   (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRFCECR_RFCEC_Pos   (0U)"

.PP
Definition at line \fB13331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRGUFCR_RGUFC   \fBETH_MMCRGUFCR_RGUFC_Msk\fP  /* Number of good unicast frames received\&. */"

.PP
Definition at line \fB13343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRGUFCR_RGUFC_Msk   (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRGUFCR_RGUFC_Pos   (0U)"

.PP
Definition at line \fB13341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RFAEM   \fBETH_MMCRIMR_RFAEM_Msk\fP    /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */"

.PP
Definition at line \fB13299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RFAEM_Msk   (0x1UL << ETH_MMCRIMR_RFAEM_Pos)"
0x00000040 
.PP
Definition at line \fB13298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RFAEM_Pos   (6U)"

.PP
Definition at line \fB13297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RFCEM   \fBETH_MMCRIMR_RFCEM_Msk\fP    /* Mask the interrupt when Rx crc error counter reaches half the maximum value */"

.PP
Definition at line \fB13302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RFCEM_Msk   (0x1UL << ETH_MMCRIMR_RFCEM_Pos)"
0x00000020 
.PP
Definition at line \fB13301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RFCEM_Pos   (5U)"

.PP
Definition at line \fB13300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RGUFM   \fBETH_MMCRIMR_RGUFM_Msk\fP    /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */"

.PP
Definition at line \fB13296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RGUFM_Msk   (0x1UL << ETH_MMCRIMR_RGUFM_Pos)"
0x00020000 
.PP
Definition at line \fB13295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIMR_RGUFM_Pos   (17U)"

.PP
Definition at line \fB13294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RFAES   \fBETH_MMCRIR_RFAES_Msk\fP     /* Set when Rx alignment error counter reaches half the maximum value */"

.PP
Definition at line \fB13277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RFAES_Msk   (0x1UL << ETH_MMCRIR_RFAES_Pos)"
0x00000040 
.PP
Definition at line \fB13276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RFAES_Pos   (6U)"

.PP
Definition at line \fB13275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RFCES   \fBETH_MMCRIR_RFCES_Msk\fP     /* Set when Rx crc error counter reaches half the maximum value */"

.PP
Definition at line \fB13280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RFCES_Msk   (0x1UL << ETH_MMCRIR_RFCES_Pos)"
0x00000020 
.PP
Definition at line \fB13279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RFCES_Pos   (5U)"

.PP
Definition at line \fB13278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RGUFS   \fBETH_MMCRIR_RGUFS_Msk\fP     /* Set when Rx good unicast frames counter reaches half the maximum value */"

.PP
Definition at line \fB13274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RGUFS_Msk   (0x1UL << ETH_MMCRIR_RGUFS_Pos)"
0x00020000 
.PP
Definition at line \fB13273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCRIR_RGUFS_Pos   (17U)"

.PP
Definition at line \fB13272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFCR_TGFC   \fBETH_MMCTGFCR_TGFC_Msk\fP    /* Number of good frames transmitted\&. */"

.PP
Definition at line \fB13328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFCR_TGFC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFCR_TGFC_Pos   (0U)"

.PP
Definition at line \fB13326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFMSCCR_TGFMSCC   \fBETH_MMCTGFMSCCR_TGFMSCC_Msk\fP /* Number of successfully transmitted frames after more than a single collision in Half\-duplex mode\&. */"

.PP
Definition at line \fB13323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFMSCCR_TGFMSCC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFMSCCR_TGFMSCC_Pos   (0U)"

.PP
Definition at line \fB13321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFSCCR_TGFSCC   \fBETH_MMCTGFSCCR_TGFSCC_Msk\fP /* Number of successfully transmitted frames after a single collision in Half\-duplex mode\&. */"

.PP
Definition at line \fB13318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFSCCR_TGFSCC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTGFSCCR_TGFSCC_Pos   (0U)"

.PP
Definition at line \fB13316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFM   \fBETH_MMCTIMR_TGFM_Msk\fP     /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */"

.PP
Definition at line \fB13307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFM_Msk   (0x1UL << ETH_MMCTIMR_TGFM_Pos)"
0x00200000 
.PP
Definition at line \fB13306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFM_Pos   (21U)"

.PP
Definition at line \fB13305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFMSCM   \fBETH_MMCTIMR_TGFMSCM_Msk\fP  /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */"

.PP
Definition at line \fB13310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFMSCM_Msk   (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)"
0x00008000 
.PP
Definition at line \fB13309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFMSCM_Pos   (15U)"

.PP
Definition at line \fB13308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFSCM   \fBETH_MMCTIMR_TGFSCM_Msk\fP   /* Mask the interrupt when Tx good single col counter reaches half the maximum value */"

.PP
Definition at line \fB13313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFSCM_Msk   (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)"
0x00004000 
.PP
Definition at line \fB13312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIMR_TGFSCM_Pos   (14U)"

.PP
Definition at line \fB13311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFMSCS   \fBETH_MMCTIR_TGFMSCS_Msk\fP   /* Set when Tx good multi col counter reaches half the maximum value */"

.PP
Definition at line \fB13288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFMSCS_Msk   (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)"
0x00008000 
.PP
Definition at line \fB13287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFMSCS_Pos   (15U)"

.PP
Definition at line \fB13286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFS   \fBETH_MMCTIR_TGFS_Msk\fP      /* Set when Tx good frame count counter reaches half the maximum value */"

.PP
Definition at line \fB13285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFS_Msk   (0x1UL << ETH_MMCTIR_TGFS_Pos)"
0x00200000 
.PP
Definition at line \fB13284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFS_Pos   (21U)"

.PP
Definition at line \fB13283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFSCS   \fBETH_MMCTIR_TGFSCS_Msk\fP    /* Set when Tx good single col counter reaches half the maximum value */"

.PP
Definition at line \fB13291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFSCS_Msk   (0x1UL << ETH_MMCTIR_TGFSCS_Pos)"
0x00004000 
.PP
Definition at line \fB13290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_MMCTIR_TGFSCS_Pos   (14U)"

.PP
Definition at line \fB13289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPSSIR_STSSI   \fBETH_PTPSSIR_STSSI_Msk\fP    /* System time Sub\-second increment value */"

.PP
Definition at line \fB13403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPSSIR_STSSI_Msk   (0xFFUL << ETH_PTPSSIR_STSSI_Pos)"
0x000000FF 
.PP
Definition at line \fB13402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPSSIR_STSSI_Pos   (0U)"

.PP
Definition at line \fB13401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSAR_TSA   \fBETH_PTPTSAR_TSA_Msk\fP      /* Time stamp addend */"

.PP
Definition at line \fB13434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSAR_TSA_Msk   (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSAR_TSA_Pos   (0U)"

.PP
Definition at line \fB13432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSARU   \fBETH_PTPTSCR_TSARU_Msk\fP    /* Addend register update */"

.PP
Definition at line \fB13383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSARU_Msk   (0x1UL << ETH_PTPTSCR_TSARU_Pos)"
0x00000020 
.PP
Definition at line \fB13382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSARU_Pos   (5U)"

.PP
Definition at line \fB13381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSCNT   \fBETH_PTPTSCR_TSCNT_Msk\fP    /* Time stamp clock node type */"

.PP
Definition at line \fB13355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSCNT_Msk   (0x3UL << ETH_PTPTSCR_TSCNT_Pos)"
0x00030000 
.PP
Definition at line \fB13354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSCNT_Pos   (16U)"

.PP
Definition at line \fB13353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSE   \fBETH_PTPTSCR_TSE_Msk\fP      /* Time stamp enable */"

.PP
Definition at line \fB13398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSE_Msk   (0x1UL << ETH_PTPTSCR_TSE_Pos)"
0x00000001 
.PP
Definition at line \fB13397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSE_Pos   (0U)"

.PP
Definition at line \fB13396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSFCU   \fBETH_PTPTSCR_TSFCU_Msk\fP    /* Time stamp fine or coarse update */"

.PP
Definition at line \fB13395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSFCU_Msk   (0x1UL << ETH_PTPTSCR_TSFCU_Pos)"
0x00000002 
.PP
Definition at line \fB13394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSFCU_Pos   (1U)"

.PP
Definition at line \fB13393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSITE   \fBETH_PTPTSCR_TSITE_Msk\fP    /* Time stamp interrupt trigger enable */"

.PP
Definition at line \fB13386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSITE_Msk   (0x1UL << ETH_PTPTSCR_TSITE_Pos)"
0x00000010 
.PP
Definition at line \fB13385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSITE_Pos   (4U)"

.PP
Definition at line \fB13384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSPFFMAE   \fBETH_PTPTSCR_TSPFFMAE_Msk\fP  /* Time stamp PTP frame filtering MAC address enable */"

.PP
Definition at line \fB13352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSPFFMAE_Msk   (0x1UL << ETH_PTPTSCR_TSPFFMAE_Pos)"
0x00008000 
.PP
Definition at line \fB13351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSPFFMAE_Pos   (18U)"

.PP
Definition at line \fB13350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSPTPPSV2E   \fBETH_PTPTSCR_TSPTPPSV2E_Msk\fP /* Time stamp PTP packet snooping for version2 format enable */"

.PP
Definition at line \fB13373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSPTPPSV2E_Msk   (0x1UL << ETH_PTPTSCR_TSPTPPSV2E_Pos)"
0x00000400 
.PP
Definition at line \fB13372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSPTPPSV2E_Pos   (10U)"

.PP
Definition at line \fB13371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSARFE   \fBETH_PTPTSCR_TSSARFE_Msk\fP  /* Time stamp snapshot for all received frames enable */"

.PP
Definition at line \fB13379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSARFE_Msk   (0x1UL << ETH_PTPTSCR_TSSARFE_Pos)"
0x00000100 
.PP
Definition at line \fB13378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSARFE_Pos   (8U)"

.PP
Definition at line \fB13377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSEME   \fBETH_PTPTSCR_TSSEME_Msk\fP   /* Time stamp snapshot for event message enable */"

.PP
Definition at line \fB13361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSEME_Msk   (0x1UL << ETH_PTPTSCR_TSSEME_Pos)"
0x00004000 
.PP
Definition at line \fB13360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSEME_Pos   (14U)"

.PP
Definition at line \fB13359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSIPV4FE   \fBETH_PTPTSCR_TSSIPV4FE_Msk\fP /* Time stamp snapshot for IPv4 frames enable */"

.PP
Definition at line \fB13364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSIPV4FE_Msk   (0x1UL << ETH_PTPTSCR_TSSIPV4FE_Pos)"
0x00002000 
.PP
Definition at line \fB13363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSIPV4FE_Pos   (13U)"

.PP
Definition at line \fB13362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSIPV6FE   \fBETH_PTPTSCR_TSSIPV6FE_Msk\fP /* Time stamp snapshot for IPv6 frames enable */"

.PP
Definition at line \fB13367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSIPV6FE_Msk   (0x1UL << ETH_PTPTSCR_TSSIPV6FE_Pos)"
0x00001000 
.PP
Definition at line \fB13366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSIPV6FE_Pos   (12U)"

.PP
Definition at line \fB13365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSMRME   \fBETH_PTPTSCR_TSSMRME_Msk\fP  /* Time stamp snapshot for message relevant to master enable */"

.PP
Definition at line \fB13358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSMRME_Msk   (0x1UL << ETH_PTPTSCR_TSSMRME_Pos)"
0x00008000 
.PP
Definition at line \fB13357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSMRME_Pos   (15U)"

.PP
Definition at line \fB13356\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSPTPOEFE   \fBETH_PTPTSCR_TSSPTPOEFE_Msk\fP /* Time stamp snapshot for PTP over ethernet frames enable */"

.PP
Definition at line \fB13370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSPTPOEFE_Msk   (0x1UL << ETH_PTPTSCR_TSSPTPOEFE_Pos)"
0x00000800 
.PP
Definition at line \fB13369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSPTPOEFE_Pos   (11U)"

.PP
Definition at line \fB13368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSSR   \fBETH_PTPTSCR_TSSSR_Msk\fP    /* Time stamp Sub\-seconds rollover */"

.PP
Definition at line \fB13376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSSR_Msk   (0x1UL << ETH_PTPTSCR_TSSSR_Pos)"
0x00000200 
.PP
Definition at line \fB13375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSSR_Pos   (9U)"

.PP
Definition at line \fB13374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSTI   \fBETH_PTPTSCR_TSSTI_Msk\fP    /* Time stamp initialize */"

.PP
Definition at line \fB13392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSTI_Msk   (0x1UL << ETH_PTPTSCR_TSSTI_Pos)"
0x00000004 
.PP
Definition at line \fB13391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSTI_Pos   (2U)"

.PP
Definition at line \fB13390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSTU   \fBETH_PTPTSCR_TSSTU_Msk\fP    /* Time stamp update */"

.PP
Definition at line \fB13389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSTU_Msk   (0x1UL << ETH_PTPTSCR_TSSTU_Pos)"
0x00000008 
.PP
Definition at line \fB13388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSCR_TSSTU_Pos   (3U)"

.PP
Definition at line \fB13387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSHR_STS   \fBETH_PTPTSHR_STS_Msk\fP      /* System Time second */"

.PP
Definition at line \fB13408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSHR_STS_Msk   (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSHR_STS_Pos   (0U)"

.PP
Definition at line \fB13406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSHUR_TSUS   \fBETH_PTPTSHUR_TSUS_Msk\fP    /* Time stamp update seconds */"

.PP
Definition at line \fB13421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSHUR_TSUS_Msk   (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSHUR_TSUS_Pos   (0U)"

.PP
Definition at line \fB13419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLR_STPNS   \fBETH_PTPTSLR_STPNS_Msk\fP    /* System Time Positive or negative time */"

.PP
Definition at line \fB13413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLR_STPNS_Msk   (0x1UL << ETH_PTPTSLR_STPNS_Pos)"
0x80000000 
.PP
Definition at line \fB13412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLR_STPNS_Pos   (31U)"

.PP
Definition at line \fB13411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLR_STSS   \fBETH_PTPTSLR_STSS_Msk\fP     /* System Time sub\-seconds */"

.PP
Definition at line \fB13416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLR_STSS_Msk   (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)"
0x7FFFFFFF 
.PP
Definition at line \fB13415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLR_STSS_Pos   (0U)"

.PP
Definition at line \fB13414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLUR_TSUPNS   \fBETH_PTPTSLUR_TSUPNS_Msk\fP  /* Time stamp update Positive or negative time */"

.PP
Definition at line \fB13426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLUR_TSUPNS_Msk   (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)"
0x80000000 
.PP
Definition at line \fB13425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLUR_TSUPNS_Pos   (31U)"

.PP
Definition at line \fB13424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLUR_TSUSS   \fBETH_PTPTSLUR_TSUSS_Msk\fP   /* Time stamp update sub\-seconds */"

.PP
Definition at line \fB13429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLUR_TSUSS_Msk   (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)"
0x7FFFFFFF 
.PP
Definition at line \fB13428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSLUR_TSUSS_Pos   (0U)"

.PP
Definition at line \fB13427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSSR_TSSO   \fBETH_PTPTSSR_TSSO_Msk\fP     /* Time stamp seconds overflow */"

.PP
Definition at line \fB13452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSSR_TSSO_Msk   (0x1UL << ETH_PTPTSSR_TSSO_Pos)"
0x00000010 
.PP
Definition at line \fB13451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSSR_TSSO_Pos   (4U)"

.PP
Definition at line \fB13450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSSR_TSTTR   \fBETH_PTPTSSR_TSTTR_Msk\fP    /* Time stamp target time reached */"

.PP
Definition at line \fB13449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSSR_TSTTR_Msk   (0x1UL << ETH_PTPTSSR_TSTTR_Pos)"
0x00000020 
.PP
Definition at line \fB13448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTSSR_TSTTR_Pos   (5U)"

.PP
Definition at line \fB13447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTTHR_TTSH   \fBETH_PTPTTHR_TTSH_Msk\fP     /* Target time stamp high */"

.PP
Definition at line \fB13439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTTHR_TTSH_Msk   (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTTHR_TTSH_Pos   (0U)"

.PP
Definition at line \fB13437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTTLR_TTSL   \fBETH_PTPTTLR_TTSL_Msk\fP     /* Target time stamp low */"

.PP
Definition at line \fB13444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTTLR_TTSL_Msk   (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB13443\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define ETH_PTPTTLR_TTSL_Pos   (0U)"

.PP
Definition at line \fB13442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM0   \fBEXTI_EMR_MR0\fP"

.PP
Definition at line \fB6369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM1   \fBEXTI_EMR_MR1\fP"

.PP
Definition at line \fB6370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM10   \fBEXTI_EMR_MR10\fP"

.PP
Definition at line \fB6379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM11   \fBEXTI_EMR_MR11\fP"

.PP
Definition at line \fB6380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM12   \fBEXTI_EMR_MR12\fP"

.PP
Definition at line \fB6381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM13   \fBEXTI_EMR_MR13\fP"

.PP
Definition at line \fB6382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM14   \fBEXTI_EMR_MR14\fP"

.PP
Definition at line \fB6383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM15   \fBEXTI_EMR_MR15\fP"

.PP
Definition at line \fB6384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM16   \fBEXTI_EMR_MR16\fP"

.PP
Definition at line \fB6385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM17   \fBEXTI_EMR_MR17\fP"

.PP
Definition at line \fB6386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM18   \fBEXTI_EMR_MR18\fP"

.PP
Definition at line \fB6387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM19   \fBEXTI_EMR_MR19\fP"

.PP
Definition at line \fB6388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM2   \fBEXTI_EMR_MR2\fP"

.PP
Definition at line \fB6371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM20   \fBEXTI_EMR_MR20\fP"

.PP
Definition at line \fB6389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM21   \fBEXTI_EMR_MR21\fP"

.PP
Definition at line \fB6390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM22   \fBEXTI_EMR_MR22\fP"

.PP
Definition at line \fB6391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM3   \fBEXTI_EMR_MR3\fP"

.PP
Definition at line \fB6372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM4   \fBEXTI_EMR_MR4\fP"

.PP
Definition at line \fB6373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM5   \fBEXTI_EMR_MR5\fP"

.PP
Definition at line \fB6374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM6   \fBEXTI_EMR_MR6\fP"

.PP
Definition at line \fB6375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM7   \fBEXTI_EMR_MR7\fP"

.PP
Definition at line \fB6376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM8   \fBEXTI_EMR_MR8\fP"

.PP
Definition at line \fB6377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_EM9   \fBEXTI_EMR_MR9\fP"

.PP
Definition at line \fB6378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR0   \fBEXTI_EMR_MR0_Msk\fP"
Event Mask on line 0 
.PP
Definition at line \fB6300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR0_Msk   (0x1UL << EXTI_EMR_MR0_Pos)"
0x00000001 
.PP
Definition at line \fB6299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR0_Pos   (0U)"

.PP
Definition at line \fB6298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR1   \fBEXTI_EMR_MR1_Msk\fP"
Event Mask on line 1 
.PP
Definition at line \fB6303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR10   \fBEXTI_EMR_MR10_Msk\fP"
Event Mask on line 10 
.PP
Definition at line \fB6330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR10_Msk   (0x1UL << EXTI_EMR_MR10_Pos)"
0x00000400 
.PP
Definition at line \fB6329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR10_Pos   (10U)"

.PP
Definition at line \fB6328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR11   \fBEXTI_EMR_MR11_Msk\fP"
Event Mask on line 11 
.PP
Definition at line \fB6333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR11_Msk   (0x1UL << EXTI_EMR_MR11_Pos)"
0x00000800 
.PP
Definition at line \fB6332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR11_Pos   (11U)"

.PP
Definition at line \fB6331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR12   \fBEXTI_EMR_MR12_Msk\fP"
Event Mask on line 12 
.PP
Definition at line \fB6336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR12_Msk   (0x1UL << EXTI_EMR_MR12_Pos)"
0x00001000 
.PP
Definition at line \fB6335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR12_Pos   (12U)"

.PP
Definition at line \fB6334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR13   \fBEXTI_EMR_MR13_Msk\fP"
Event Mask on line 13 
.PP
Definition at line \fB6339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR13_Msk   (0x1UL << EXTI_EMR_MR13_Pos)"
0x00002000 
.PP
Definition at line \fB6338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR13_Pos   (13U)"

.PP
Definition at line \fB6337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR14   \fBEXTI_EMR_MR14_Msk\fP"
Event Mask on line 14 
.PP
Definition at line \fB6342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR14_Msk   (0x1UL << EXTI_EMR_MR14_Pos)"
0x00004000 
.PP
Definition at line \fB6341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR14_Pos   (14U)"

.PP
Definition at line \fB6340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR15   \fBEXTI_EMR_MR15_Msk\fP"
Event Mask on line 15 
.PP
Definition at line \fB6345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR15_Msk   (0x1UL << EXTI_EMR_MR15_Pos)"
0x00008000 
.PP
Definition at line \fB6344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR15_Pos   (15U)"

.PP
Definition at line \fB6343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR16   \fBEXTI_EMR_MR16_Msk\fP"
Event Mask on line 16 
.PP
Definition at line \fB6348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR16_Msk   (0x1UL << EXTI_EMR_MR16_Pos)"
0x00010000 
.PP
Definition at line \fB6347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR16_Pos   (16U)"

.PP
Definition at line \fB6346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR17   \fBEXTI_EMR_MR17_Msk\fP"
Event Mask on line 17 
.PP
Definition at line \fB6351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR17_Msk   (0x1UL << EXTI_EMR_MR17_Pos)"
0x00020000 
.PP
Definition at line \fB6350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR17_Pos   (17U)"

.PP
Definition at line \fB6349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR18   \fBEXTI_EMR_MR18_Msk\fP"
Event Mask on line 18 
.PP
Definition at line \fB6354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR18_Msk   (0x1UL << EXTI_EMR_MR18_Pos)"
0x00040000 
.PP
Definition at line \fB6353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR18_Pos   (18U)"

.PP
Definition at line \fB6352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR19   \fBEXTI_EMR_MR19_Msk\fP"
Event Mask on line 19 
.PP
Definition at line \fB6357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR19_Msk   (0x1UL << EXTI_EMR_MR19_Pos)"
0x00080000 
.PP
Definition at line \fB6356\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR19_Pos   (19U)"

.PP
Definition at line \fB6355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR1_Msk   (0x1UL << EXTI_EMR_MR1_Pos)"
0x00000002 
.PP
Definition at line \fB6302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR1_Pos   (1U)"

.PP
Definition at line \fB6301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR2   \fBEXTI_EMR_MR2_Msk\fP"
Event Mask on line 2 
.PP
Definition at line \fB6306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR20   \fBEXTI_EMR_MR20_Msk\fP"
Event Mask on line 20 
.PP
Definition at line \fB6360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR20_Msk   (0x1UL << EXTI_EMR_MR20_Pos)"
0x00100000 
.PP
Definition at line \fB6359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR20_Pos   (20U)"

.PP
Definition at line \fB6358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR21   \fBEXTI_EMR_MR21_Msk\fP"
Event Mask on line 21 
.PP
Definition at line \fB6363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR21_Msk   (0x1UL << EXTI_EMR_MR21_Pos)"
0x00200000 
.PP
Definition at line \fB6362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR21_Pos   (21U)"

.PP
Definition at line \fB6361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR22   \fBEXTI_EMR_MR22_Msk\fP"
Event Mask on line 22 
.PP
Definition at line \fB6366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR22_Msk   (0x1UL << EXTI_EMR_MR22_Pos)"
0x00400000 
.PP
Definition at line \fB6365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR22_Pos   (22U)"

.PP
Definition at line \fB6364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR2_Msk   (0x1UL << EXTI_EMR_MR2_Pos)"
0x00000004 
.PP
Definition at line \fB6305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR2_Pos   (2U)"

.PP
Definition at line \fB6304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR3   \fBEXTI_EMR_MR3_Msk\fP"
Event Mask on line 3 
.PP
Definition at line \fB6309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR3_Msk   (0x1UL << EXTI_EMR_MR3_Pos)"
0x00000008 
.PP
Definition at line \fB6308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR3_Pos   (3U)"

.PP
Definition at line \fB6307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR4   \fBEXTI_EMR_MR4_Msk\fP"
Event Mask on line 4 
.PP
Definition at line \fB6312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR4_Msk   (0x1UL << EXTI_EMR_MR4_Pos)"
0x00000010 
.PP
Definition at line \fB6311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR4_Pos   (4U)"

.PP
Definition at line \fB6310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR5   \fBEXTI_EMR_MR5_Msk\fP"
Event Mask on line 5 
.PP
Definition at line \fB6315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR5_Msk   (0x1UL << EXTI_EMR_MR5_Pos)"
0x00000020 
.PP
Definition at line \fB6314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR5_Pos   (5U)"

.PP
Definition at line \fB6313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR6   \fBEXTI_EMR_MR6_Msk\fP"
Event Mask on line 6 
.PP
Definition at line \fB6318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR6_Msk   (0x1UL << EXTI_EMR_MR6_Pos)"
0x00000040 
.PP
Definition at line \fB6317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR6_Pos   (6U)"

.PP
Definition at line \fB6316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR7   \fBEXTI_EMR_MR7_Msk\fP"
Event Mask on line 7 
.PP
Definition at line \fB6321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR7_Msk   (0x1UL << EXTI_EMR_MR7_Pos)"
0x00000080 
.PP
Definition at line \fB6320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR7_Pos   (7U)"

.PP
Definition at line \fB6319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR8   \fBEXTI_EMR_MR8_Msk\fP"
Event Mask on line 8 
.PP
Definition at line \fB6324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR8_Msk   (0x1UL << EXTI_EMR_MR8_Pos)"
0x00000100 
.PP
Definition at line \fB6323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR8_Pos   (8U)"

.PP
Definition at line \fB6322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR9   \fBEXTI_EMR_MR9_Msk\fP"
Event Mask on line 9 
.PP
Definition at line \fB6327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR9_Msk   (0x1UL << EXTI_EMR_MR9_Pos)"
0x00000200 
.PP
Definition at line \fB6326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_EMR_MR9_Pos   (9U)"

.PP
Definition at line \fB6325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR0   \fBEXTI_FTSR_TR0_Msk\fP"
Falling trigger event configuration bit of line 0 
.PP
Definition at line \fB6467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR0_Msk   (0x1UL << EXTI_FTSR_TR0_Pos)"
0x00000001 
.PP
Definition at line \fB6466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR0_Pos   (0U)"

.PP
Definition at line \fB6465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR1   \fBEXTI_FTSR_TR1_Msk\fP"
Falling trigger event configuration bit of line 1 
.PP
Definition at line \fB6470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR10   \fBEXTI_FTSR_TR10_Msk\fP"
Falling trigger event configuration bit of line 10 
.PP
Definition at line \fB6497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR10_Msk   (0x1UL << EXTI_FTSR_TR10_Pos)"
0x00000400 
.PP
Definition at line \fB6496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR10_Pos   (10U)"

.PP
Definition at line \fB6495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR11   \fBEXTI_FTSR_TR11_Msk\fP"
Falling trigger event configuration bit of line 11 
.PP
Definition at line \fB6500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR11_Msk   (0x1UL << EXTI_FTSR_TR11_Pos)"
0x00000800 
.PP
Definition at line \fB6499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR11_Pos   (11U)"

.PP
Definition at line \fB6498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR12   \fBEXTI_FTSR_TR12_Msk\fP"
Falling trigger event configuration bit of line 12 
.PP
Definition at line \fB6503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR12_Msk   (0x1UL << EXTI_FTSR_TR12_Pos)"
0x00001000 
.PP
Definition at line \fB6502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR12_Pos   (12U)"

.PP
Definition at line \fB6501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR13   \fBEXTI_FTSR_TR13_Msk\fP"
Falling trigger event configuration bit of line 13 
.PP
Definition at line \fB6506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR13_Msk   (0x1UL << EXTI_FTSR_TR13_Pos)"
0x00002000 
.PP
Definition at line \fB6505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR13_Pos   (13U)"

.PP
Definition at line \fB6504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR14   \fBEXTI_FTSR_TR14_Msk\fP"
Falling trigger event configuration bit of line 14 
.PP
Definition at line \fB6509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR14_Msk   (0x1UL << EXTI_FTSR_TR14_Pos)"
0x00004000 
.PP
Definition at line \fB6508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR14_Pos   (14U)"

.PP
Definition at line \fB6507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR15   \fBEXTI_FTSR_TR15_Msk\fP"
Falling trigger event configuration bit of line 15 
.PP
Definition at line \fB6512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR15_Msk   (0x1UL << EXTI_FTSR_TR15_Pos)"
0x00008000 
.PP
Definition at line \fB6511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR15_Pos   (15U)"

.PP
Definition at line \fB6510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR16   \fBEXTI_FTSR_TR16_Msk\fP"
Falling trigger event configuration bit of line 16 
.PP
Definition at line \fB6515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR16_Msk   (0x1UL << EXTI_FTSR_TR16_Pos)"
0x00010000 
.PP
Definition at line \fB6514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR16_Pos   (16U)"

.PP
Definition at line \fB6513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR17   \fBEXTI_FTSR_TR17_Msk\fP"
Falling trigger event configuration bit of line 17 
.PP
Definition at line \fB6518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR17_Msk   (0x1UL << EXTI_FTSR_TR17_Pos)"
0x00020000 
.PP
Definition at line \fB6517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR17_Pos   (17U)"

.PP
Definition at line \fB6516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR18   \fBEXTI_FTSR_TR18_Msk\fP"
Falling trigger event configuration bit of line 18 
.PP
Definition at line \fB6521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR18_Msk   (0x1UL << EXTI_FTSR_TR18_Pos)"
0x00040000 
.PP
Definition at line \fB6520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR18_Pos   (18U)"

.PP
Definition at line \fB6519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR19   \fBEXTI_FTSR_TR19_Msk\fP"
Falling trigger event configuration bit of line 19 
.PP
Definition at line \fB6524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR19_Msk   (0x1UL << EXTI_FTSR_TR19_Pos)"
0x00080000 
.PP
Definition at line \fB6523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR19_Pos   (19U)"

.PP
Definition at line \fB6522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR1_Msk   (0x1UL << EXTI_FTSR_TR1_Pos)"
0x00000002 
.PP
Definition at line \fB6469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR1_Pos   (1U)"

.PP
Definition at line \fB6468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR2   \fBEXTI_FTSR_TR2_Msk\fP"
Falling trigger event configuration bit of line 2 
.PP
Definition at line \fB6473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR20   \fBEXTI_FTSR_TR20_Msk\fP"
Falling trigger event configuration bit of line 20 
.PP
Definition at line \fB6527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR20_Msk   (0x1UL << EXTI_FTSR_TR20_Pos)"
0x00100000 
.PP
Definition at line \fB6526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR20_Pos   (20U)"

.PP
Definition at line \fB6525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR21   \fBEXTI_FTSR_TR21_Msk\fP"
Falling trigger event configuration bit of line 21 
.PP
Definition at line \fB6530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR21_Msk   (0x1UL << EXTI_FTSR_TR21_Pos)"
0x00200000 
.PP
Definition at line \fB6529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR21_Pos   (21U)"

.PP
Definition at line \fB6528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR22   \fBEXTI_FTSR_TR22_Msk\fP"
Falling trigger event configuration bit of line 22 
.PP
Definition at line \fB6533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR22_Msk   (0x1UL << EXTI_FTSR_TR22_Pos)"
0x00400000 
.PP
Definition at line \fB6532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR22_Pos   (22U)"

.PP
Definition at line \fB6531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR2_Msk   (0x1UL << EXTI_FTSR_TR2_Pos)"
0x00000004 
.PP
Definition at line \fB6472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR2_Pos   (2U)"

.PP
Definition at line \fB6471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR3   \fBEXTI_FTSR_TR3_Msk\fP"
Falling trigger event configuration bit of line 3 
.PP
Definition at line \fB6476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR3_Msk   (0x1UL << EXTI_FTSR_TR3_Pos)"
0x00000008 
.PP
Definition at line \fB6475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR3_Pos   (3U)"

.PP
Definition at line \fB6474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR4   \fBEXTI_FTSR_TR4_Msk\fP"
Falling trigger event configuration bit of line 4 
.PP
Definition at line \fB6479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR4_Msk   (0x1UL << EXTI_FTSR_TR4_Pos)"
0x00000010 
.PP
Definition at line \fB6478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR4_Pos   (4U)"

.PP
Definition at line \fB6477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR5   \fBEXTI_FTSR_TR5_Msk\fP"
Falling trigger event configuration bit of line 5 
.PP
Definition at line \fB6482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR5_Msk   (0x1UL << EXTI_FTSR_TR5_Pos)"
0x00000020 
.PP
Definition at line \fB6481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR5_Pos   (5U)"

.PP
Definition at line \fB6480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR6   \fBEXTI_FTSR_TR6_Msk\fP"
Falling trigger event configuration bit of line 6 
.PP
Definition at line \fB6485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR6_Msk   (0x1UL << EXTI_FTSR_TR6_Pos)"
0x00000040 
.PP
Definition at line \fB6484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR6_Pos   (6U)"

.PP
Definition at line \fB6483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR7   \fBEXTI_FTSR_TR7_Msk\fP"
Falling trigger event configuration bit of line 7 
.PP
Definition at line \fB6488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR7_Msk   (0x1UL << EXTI_FTSR_TR7_Pos)"
0x00000080 
.PP
Definition at line \fB6487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR7_Pos   (7U)"

.PP
Definition at line \fB6486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR8   \fBEXTI_FTSR_TR8_Msk\fP"
Falling trigger event configuration bit of line 8 
.PP
Definition at line \fB6491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR8_Msk   (0x1UL << EXTI_FTSR_TR8_Pos)"
0x00000100 
.PP
Definition at line \fB6490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR8_Pos   (8U)"

.PP
Definition at line \fB6489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR9   \fBEXTI_FTSR_TR9_Msk\fP"
Falling trigger event configuration bit of line 9 
.PP
Definition at line \fB6494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR9_Msk   (0x1UL << EXTI_FTSR_TR9_Pos)"
0x00000200 
.PP
Definition at line \fB6493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_FTSR_TR9_Pos   (9U)"

.PP
Definition at line \fB6492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM   \fBEXTI_IMR_IM_Msk\fP"
Interrupt Mask All 
.PP
Definition at line \fB6295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM0   \fBEXTI_IMR_MR0\fP"

.PP
Definition at line \fB6270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM1   \fBEXTI_IMR_MR1\fP"

.PP
Definition at line \fB6271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM10   \fBEXTI_IMR_MR10\fP"

.PP
Definition at line \fB6280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM11   \fBEXTI_IMR_MR11\fP"

.PP
Definition at line \fB6281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM12   \fBEXTI_IMR_MR12\fP"

.PP
Definition at line \fB6282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM13   \fBEXTI_IMR_MR13\fP"

.PP
Definition at line \fB6283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM14   \fBEXTI_IMR_MR14\fP"

.PP
Definition at line \fB6284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM15   \fBEXTI_IMR_MR15\fP"

.PP
Definition at line \fB6285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM16   \fBEXTI_IMR_MR16\fP"

.PP
Definition at line \fB6286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM17   \fBEXTI_IMR_MR17\fP"

.PP
Definition at line \fB6287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM18   \fBEXTI_IMR_MR18\fP"

.PP
Definition at line \fB6288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM19   \fBEXTI_IMR_MR19\fP"

.PP
Definition at line \fB6289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM2   \fBEXTI_IMR_MR2\fP"

.PP
Definition at line \fB6272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM20   \fBEXTI_IMR_MR20\fP"

.PP
Definition at line \fB6290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM21   \fBEXTI_IMR_MR21\fP"

.PP
Definition at line \fB6291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM22   \fBEXTI_IMR_MR22\fP"

.PP
Definition at line \fB6292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM3   \fBEXTI_IMR_MR3\fP"

.PP
Definition at line \fB6273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM4   \fBEXTI_IMR_MR4\fP"

.PP
Definition at line \fB6274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM5   \fBEXTI_IMR_MR5\fP"

.PP
Definition at line \fB6275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM6   \fBEXTI_IMR_MR6\fP"

.PP
Definition at line \fB6276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM7   \fBEXTI_IMR_MR7\fP"

.PP
Definition at line \fB6277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM8   \fBEXTI_IMR_MR8\fP"

.PP
Definition at line \fB6278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM9   \fBEXTI_IMR_MR9\fP"

.PP
Definition at line \fB6279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM_Msk   (0x7FFFFFUL << EXTI_IMR_IM_Pos)"
0x007FFFFF 
.PP
Definition at line \fB6294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_IM_Pos   (0U)"

.PP
Definition at line \fB6293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR0   \fBEXTI_IMR_MR0_Msk\fP"
Interrupt Mask on line 0 
.PP
Definition at line \fB6201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR0_Msk   (0x1UL << EXTI_IMR_MR0_Pos)"
0x00000001 
.PP
Definition at line \fB6200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR0_Pos   (0U)"

.PP
Definition at line \fB6199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR1   \fBEXTI_IMR_MR1_Msk\fP"
Interrupt Mask on line 1 
.PP
Definition at line \fB6204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR10   \fBEXTI_IMR_MR10_Msk\fP"
Interrupt Mask on line 10 
.PP
Definition at line \fB6231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR10_Msk   (0x1UL << EXTI_IMR_MR10_Pos)"
0x00000400 
.PP
Definition at line \fB6230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR10_Pos   (10U)"

.PP
Definition at line \fB6229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR11   \fBEXTI_IMR_MR11_Msk\fP"
Interrupt Mask on line 11 
.PP
Definition at line \fB6234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR11_Msk   (0x1UL << EXTI_IMR_MR11_Pos)"
0x00000800 
.PP
Definition at line \fB6233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR11_Pos   (11U)"

.PP
Definition at line \fB6232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR12   \fBEXTI_IMR_MR12_Msk\fP"
Interrupt Mask on line 12 
.PP
Definition at line \fB6237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR12_Msk   (0x1UL << EXTI_IMR_MR12_Pos)"
0x00001000 
.PP
Definition at line \fB6236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR12_Pos   (12U)"

.PP
Definition at line \fB6235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR13   \fBEXTI_IMR_MR13_Msk\fP"
Interrupt Mask on line 13 
.PP
Definition at line \fB6240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR13_Msk   (0x1UL << EXTI_IMR_MR13_Pos)"
0x00002000 
.PP
Definition at line \fB6239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR13_Pos   (13U)"

.PP
Definition at line \fB6238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR14   \fBEXTI_IMR_MR14_Msk\fP"
Interrupt Mask on line 14 
.PP
Definition at line \fB6243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR14_Msk   (0x1UL << EXTI_IMR_MR14_Pos)"
0x00004000 
.PP
Definition at line \fB6242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR14_Pos   (14U)"

.PP
Definition at line \fB6241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR15   \fBEXTI_IMR_MR15_Msk\fP"
Interrupt Mask on line 15 
.PP
Definition at line \fB6246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR15_Msk   (0x1UL << EXTI_IMR_MR15_Pos)"
0x00008000 
.PP
Definition at line \fB6245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR15_Pos   (15U)"

.PP
Definition at line \fB6244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR16   \fBEXTI_IMR_MR16_Msk\fP"
Interrupt Mask on line 16 
.PP
Definition at line \fB6249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR16_Msk   (0x1UL << EXTI_IMR_MR16_Pos)"
0x00010000 
.PP
Definition at line \fB6248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR16_Pos   (16U)"

.PP
Definition at line \fB6247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR17   \fBEXTI_IMR_MR17_Msk\fP"
Interrupt Mask on line 17 
.PP
Definition at line \fB6252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR17_Msk   (0x1UL << EXTI_IMR_MR17_Pos)"
0x00020000 
.PP
Definition at line \fB6251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR17_Pos   (17U)"

.PP
Definition at line \fB6250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR18   \fBEXTI_IMR_MR18_Msk\fP"
Interrupt Mask on line 18 
.PP
Definition at line \fB6255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR18_Msk   (0x1UL << EXTI_IMR_MR18_Pos)"
0x00040000 
.PP
Definition at line \fB6254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR18_Pos   (18U)"

.PP
Definition at line \fB6253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR19   \fBEXTI_IMR_MR19_Msk\fP"
Interrupt Mask on line 19 
.PP
Definition at line \fB6258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR19_Msk   (0x1UL << EXTI_IMR_MR19_Pos)"
0x00080000 
.PP
Definition at line \fB6257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR19_Pos   (19U)"

.PP
Definition at line \fB6256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR1_Msk   (0x1UL << EXTI_IMR_MR1_Pos)"
0x00000002 
.PP
Definition at line \fB6203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR1_Pos   (1U)"

.PP
Definition at line \fB6202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR2   \fBEXTI_IMR_MR2_Msk\fP"
Interrupt Mask on line 2 
.PP
Definition at line \fB6207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR20   \fBEXTI_IMR_MR20_Msk\fP"
Interrupt Mask on line 20 
.PP
Definition at line \fB6261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR20_Msk   (0x1UL << EXTI_IMR_MR20_Pos)"
0x00100000 
.PP
Definition at line \fB6260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR20_Pos   (20U)"

.PP
Definition at line \fB6259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR21   \fBEXTI_IMR_MR21_Msk\fP"
Interrupt Mask on line 21 
.PP
Definition at line \fB6264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR21_Msk   (0x1UL << EXTI_IMR_MR21_Pos)"
0x00200000 
.PP
Definition at line \fB6263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR21_Pos   (21U)"

.PP
Definition at line \fB6262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR22   \fBEXTI_IMR_MR22_Msk\fP"
Interrupt Mask on line 22 
.PP
Definition at line \fB6267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR22_Msk   (0x1UL << EXTI_IMR_MR22_Pos)"
0x00400000 
.PP
Definition at line \fB6266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR22_Pos   (22U)"

.PP
Definition at line \fB6265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR2_Msk   (0x1UL << EXTI_IMR_MR2_Pos)"
0x00000004 
.PP
Definition at line \fB6206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR2_Pos   (2U)"

.PP
Definition at line \fB6205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR3   \fBEXTI_IMR_MR3_Msk\fP"
Interrupt Mask on line 3 
.PP
Definition at line \fB6210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR3_Msk   (0x1UL << EXTI_IMR_MR3_Pos)"
0x00000008 
.PP
Definition at line \fB6209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR3_Pos   (3U)"

.PP
Definition at line \fB6208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR4   \fBEXTI_IMR_MR4_Msk\fP"
Interrupt Mask on line 4 
.PP
Definition at line \fB6213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR4_Msk   (0x1UL << EXTI_IMR_MR4_Pos)"
0x00000010 
.PP
Definition at line \fB6212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR4_Pos   (4U)"

.PP
Definition at line \fB6211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR5   \fBEXTI_IMR_MR5_Msk\fP"
Interrupt Mask on line 5 
.PP
Definition at line \fB6216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR5_Msk   (0x1UL << EXTI_IMR_MR5_Pos)"
0x00000020 
.PP
Definition at line \fB6215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR5_Pos   (5U)"

.PP
Definition at line \fB6214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR6   \fBEXTI_IMR_MR6_Msk\fP"
Interrupt Mask on line 6 
.PP
Definition at line \fB6219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR6_Msk   (0x1UL << EXTI_IMR_MR6_Pos)"
0x00000040 
.PP
Definition at line \fB6218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR6_Pos   (6U)"

.PP
Definition at line \fB6217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR7   \fBEXTI_IMR_MR7_Msk\fP"
Interrupt Mask on line 7 
.PP
Definition at line \fB6222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR7_Msk   (0x1UL << EXTI_IMR_MR7_Pos)"
0x00000080 
.PP
Definition at line \fB6221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR7_Pos   (7U)"

.PP
Definition at line \fB6220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR8   \fBEXTI_IMR_MR8_Msk\fP"
Interrupt Mask on line 8 
.PP
Definition at line \fB6225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR8_Msk   (0x1UL << EXTI_IMR_MR8_Pos)"
0x00000100 
.PP
Definition at line \fB6224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR8_Pos   (8U)"

.PP
Definition at line \fB6223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR9   \fBEXTI_IMR_MR9_Msk\fP"
Interrupt Mask on line 9 
.PP
Definition at line \fB6228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR9_Msk   (0x1UL << EXTI_IMR_MR9_Pos)"
0x00000200 
.PP
Definition at line \fB6227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_IMR_MR9_Pos   (9U)"

.PP
Definition at line \fB6226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR0   \fBEXTI_PR_PR0_Msk\fP"
Pending bit for line 0 
.PP
Definition at line \fB6609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR0_Msk   (0x1UL << EXTI_PR_PR0_Pos)"
0x00000001 
.PP
Definition at line \fB6608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR0_Pos   (0U)"

.PP
Definition at line \fB6607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR1   \fBEXTI_PR_PR1_Msk\fP"
Pending bit for line 1 
.PP
Definition at line \fB6612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR10   \fBEXTI_PR_PR10_Msk\fP"
Pending bit for line 10 
.PP
Definition at line \fB6639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR10_Msk   (0x1UL << EXTI_PR_PR10_Pos)"
0x00000400 
.PP
Definition at line \fB6638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR10_Pos   (10U)"

.PP
Definition at line \fB6637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR11   \fBEXTI_PR_PR11_Msk\fP"
Pending bit for line 11 
.PP
Definition at line \fB6642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR11_Msk   (0x1UL << EXTI_PR_PR11_Pos)"
0x00000800 
.PP
Definition at line \fB6641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR11_Pos   (11U)"

.PP
Definition at line \fB6640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR12   \fBEXTI_PR_PR12_Msk\fP"
Pending bit for line 12 
.PP
Definition at line \fB6645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR12_Msk   (0x1UL << EXTI_PR_PR12_Pos)"
0x00001000 
.PP
Definition at line \fB6644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR12_Pos   (12U)"

.PP
Definition at line \fB6643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR13   \fBEXTI_PR_PR13_Msk\fP"
Pending bit for line 13 
.PP
Definition at line \fB6648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR13_Msk   (0x1UL << EXTI_PR_PR13_Pos)"
0x00002000 
.PP
Definition at line \fB6647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR13_Pos   (13U)"

.PP
Definition at line \fB6646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR14   \fBEXTI_PR_PR14_Msk\fP"
Pending bit for line 14 
.PP
Definition at line \fB6651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR14_Msk   (0x1UL << EXTI_PR_PR14_Pos)"
0x00004000 
.PP
Definition at line \fB6650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR14_Pos   (14U)"

.PP
Definition at line \fB6649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR15   \fBEXTI_PR_PR15_Msk\fP"
Pending bit for line 15 
.PP
Definition at line \fB6654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR15_Msk   (0x1UL << EXTI_PR_PR15_Pos)"
0x00008000 
.PP
Definition at line \fB6653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR15_Pos   (15U)"

.PP
Definition at line \fB6652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR16   \fBEXTI_PR_PR16_Msk\fP"
Pending bit for line 16 
.PP
Definition at line \fB6657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR16_Msk   (0x1UL << EXTI_PR_PR16_Pos)"
0x00010000 
.PP
Definition at line \fB6656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR16_Pos   (16U)"

.PP
Definition at line \fB6655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR17   \fBEXTI_PR_PR17_Msk\fP"
Pending bit for line 17 
.PP
Definition at line \fB6660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR17_Msk   (0x1UL << EXTI_PR_PR17_Pos)"
0x00020000 
.PP
Definition at line \fB6659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR17_Pos   (17U)"

.PP
Definition at line \fB6658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR18   \fBEXTI_PR_PR18_Msk\fP"
Pending bit for line 18 
.PP
Definition at line \fB6663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR18_Msk   (0x1UL << EXTI_PR_PR18_Pos)"
0x00040000 
.PP
Definition at line \fB6662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR18_Pos   (18U)"

.PP
Definition at line \fB6661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR19   \fBEXTI_PR_PR19_Msk\fP"
Pending bit for line 19 
.PP
Definition at line \fB6666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR19_Msk   (0x1UL << EXTI_PR_PR19_Pos)"
0x00080000 
.PP
Definition at line \fB6665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR19_Pos   (19U)"

.PP
Definition at line \fB6664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR1_Msk   (0x1UL << EXTI_PR_PR1_Pos)"
0x00000002 
.PP
Definition at line \fB6611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR1_Pos   (1U)"

.PP
Definition at line \fB6610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR2   \fBEXTI_PR_PR2_Msk\fP"
Pending bit for line 2 
.PP
Definition at line \fB6615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR20   \fBEXTI_PR_PR20_Msk\fP"
Pending bit for line 20 
.PP
Definition at line \fB6669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR20_Msk   (0x1UL << EXTI_PR_PR20_Pos)"
0x00100000 
.PP
Definition at line \fB6668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR20_Pos   (20U)"

.PP
Definition at line \fB6667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR21   \fBEXTI_PR_PR21_Msk\fP"
Pending bit for line 21 
.PP
Definition at line \fB6672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR21_Msk   (0x1UL << EXTI_PR_PR21_Pos)"
0x00200000 
.PP
Definition at line \fB6671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR21_Pos   (21U)"

.PP
Definition at line \fB6670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR22   \fBEXTI_PR_PR22_Msk\fP"
Pending bit for line 22 
.PP
Definition at line \fB6675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR22_Msk   (0x1UL << EXTI_PR_PR22_Pos)"
0x00400000 
.PP
Definition at line \fB6674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR22_Pos   (22U)"

.PP
Definition at line \fB6673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR2_Msk   (0x1UL << EXTI_PR_PR2_Pos)"
0x00000004 
.PP
Definition at line \fB6614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR2_Pos   (2U)"

.PP
Definition at line \fB6613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR3   \fBEXTI_PR_PR3_Msk\fP"
Pending bit for line 3 
.PP
Definition at line \fB6618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR3_Msk   (0x1UL << EXTI_PR_PR3_Pos)"
0x00000008 
.PP
Definition at line \fB6617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR3_Pos   (3U)"

.PP
Definition at line \fB6616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR4   \fBEXTI_PR_PR4_Msk\fP"
Pending bit for line 4 
.PP
Definition at line \fB6621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR4_Msk   (0x1UL << EXTI_PR_PR4_Pos)"
0x00000010 
.PP
Definition at line \fB6620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR4_Pos   (4U)"

.PP
Definition at line \fB6619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR5   \fBEXTI_PR_PR5_Msk\fP"
Pending bit for line 5 
.PP
Definition at line \fB6624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR5_Msk   (0x1UL << EXTI_PR_PR5_Pos)"
0x00000020 
.PP
Definition at line \fB6623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR5_Pos   (5U)"

.PP
Definition at line \fB6622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR6   \fBEXTI_PR_PR6_Msk\fP"
Pending bit for line 6 
.PP
Definition at line \fB6627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR6_Msk   (0x1UL << EXTI_PR_PR6_Pos)"
0x00000040 
.PP
Definition at line \fB6626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR6_Pos   (6U)"

.PP
Definition at line \fB6625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR7   \fBEXTI_PR_PR7_Msk\fP"
Pending bit for line 7 
.PP
Definition at line \fB6630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR7_Msk   (0x1UL << EXTI_PR_PR7_Pos)"
0x00000080 
.PP
Definition at line \fB6629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR7_Pos   (7U)"

.PP
Definition at line \fB6628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR8   \fBEXTI_PR_PR8_Msk\fP"
Pending bit for line 8 
.PP
Definition at line \fB6633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR8_Msk   (0x1UL << EXTI_PR_PR8_Pos)"
0x00000100 
.PP
Definition at line \fB6632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR8_Pos   (8U)"

.PP
Definition at line \fB6631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR9   \fBEXTI_PR_PR9_Msk\fP"
Pending bit for line 9 
.PP
Definition at line \fB6636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR9_Msk   (0x1UL << EXTI_PR_PR9_Pos)"
0x00000200 
.PP
Definition at line \fB6635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_PR_PR9_Pos   (9U)"

.PP
Definition at line \fB6634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR0   \fBEXTI_RTSR_TR0_Msk\fP"
Rising trigger event configuration bit of line 0 
.PP
Definition at line \fB6396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR0_Msk   (0x1UL << EXTI_RTSR_TR0_Pos)"
0x00000001 
.PP
Definition at line \fB6395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR0_Pos   (0U)"

.PP
Definition at line \fB6394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR1   \fBEXTI_RTSR_TR1_Msk\fP"
Rising trigger event configuration bit of line 1 
.PP
Definition at line \fB6399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR10   \fBEXTI_RTSR_TR10_Msk\fP"
Rising trigger event configuration bit of line 10 
.PP
Definition at line \fB6426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR10_Msk   (0x1UL << EXTI_RTSR_TR10_Pos)"
0x00000400 
.PP
Definition at line \fB6425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR10_Pos   (10U)"

.PP
Definition at line \fB6424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR11   \fBEXTI_RTSR_TR11_Msk\fP"
Rising trigger event configuration bit of line 11 
.PP
Definition at line \fB6429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR11_Msk   (0x1UL << EXTI_RTSR_TR11_Pos)"
0x00000800 
.PP
Definition at line \fB6428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR11_Pos   (11U)"

.PP
Definition at line \fB6427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR12   \fBEXTI_RTSR_TR12_Msk\fP"
Rising trigger event configuration bit of line 12 
.PP
Definition at line \fB6432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR12_Msk   (0x1UL << EXTI_RTSR_TR12_Pos)"
0x00001000 
.PP
Definition at line \fB6431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR12_Pos   (12U)"

.PP
Definition at line \fB6430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR13   \fBEXTI_RTSR_TR13_Msk\fP"
Rising trigger event configuration bit of line 13 
.PP
Definition at line \fB6435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR13_Msk   (0x1UL << EXTI_RTSR_TR13_Pos)"
0x00002000 
.PP
Definition at line \fB6434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR13_Pos   (13U)"

.PP
Definition at line \fB6433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR14   \fBEXTI_RTSR_TR14_Msk\fP"
Rising trigger event configuration bit of line 14 
.PP
Definition at line \fB6438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR14_Msk   (0x1UL << EXTI_RTSR_TR14_Pos)"
0x00004000 
.PP
Definition at line \fB6437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR14_Pos   (14U)"

.PP
Definition at line \fB6436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR15   \fBEXTI_RTSR_TR15_Msk\fP"
Rising trigger event configuration bit of line 15 
.PP
Definition at line \fB6441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR15_Msk   (0x1UL << EXTI_RTSR_TR15_Pos)"
0x00008000 
.PP
Definition at line \fB6440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR15_Pos   (15U)"

.PP
Definition at line \fB6439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR16   \fBEXTI_RTSR_TR16_Msk\fP"
Rising trigger event configuration bit of line 16 
.PP
Definition at line \fB6444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR16_Msk   (0x1UL << EXTI_RTSR_TR16_Pos)"
0x00010000 
.PP
Definition at line \fB6443\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR16_Pos   (16U)"

.PP
Definition at line \fB6442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR17   \fBEXTI_RTSR_TR17_Msk\fP"
Rising trigger event configuration bit of line 17 
.PP
Definition at line \fB6447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR17_Msk   (0x1UL << EXTI_RTSR_TR17_Pos)"
0x00020000 
.PP
Definition at line \fB6446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR17_Pos   (17U)"

.PP
Definition at line \fB6445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR18   \fBEXTI_RTSR_TR18_Msk\fP"
Rising trigger event configuration bit of line 18 
.PP
Definition at line \fB6450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR18_Msk   (0x1UL << EXTI_RTSR_TR18_Pos)"
0x00040000 
.PP
Definition at line \fB6449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR18_Pos   (18U)"

.PP
Definition at line \fB6448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR19   \fBEXTI_RTSR_TR19_Msk\fP"
Rising trigger event configuration bit of line 19 
.PP
Definition at line \fB6453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR19_Msk   (0x1UL << EXTI_RTSR_TR19_Pos)"
0x00080000 
.PP
Definition at line \fB6452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR19_Pos   (19U)"

.PP
Definition at line \fB6451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR1_Msk   (0x1UL << EXTI_RTSR_TR1_Pos)"
0x00000002 
.PP
Definition at line \fB6398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR1_Pos   (1U)"

.PP
Definition at line \fB6397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR2   \fBEXTI_RTSR_TR2_Msk\fP"
Rising trigger event configuration bit of line 2 
.PP
Definition at line \fB6402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR20   \fBEXTI_RTSR_TR20_Msk\fP"
Rising trigger event configuration bit of line 20 
.PP
Definition at line \fB6456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR20_Msk   (0x1UL << EXTI_RTSR_TR20_Pos)"
0x00100000 
.PP
Definition at line \fB6455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR20_Pos   (20U)"

.PP
Definition at line \fB6454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR21   \fBEXTI_RTSR_TR21_Msk\fP"
Rising trigger event configuration bit of line 21 
.PP
Definition at line \fB6459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR21_Msk   (0x1UL << EXTI_RTSR_TR21_Pos)"
0x00200000 
.PP
Definition at line \fB6458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR21_Pos   (21U)"

.PP
Definition at line \fB6457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR22   \fBEXTI_RTSR_TR22_Msk\fP"
Rising trigger event configuration bit of line 22 
.PP
Definition at line \fB6462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR22_Msk   (0x1UL << EXTI_RTSR_TR22_Pos)"
0x00400000 
.PP
Definition at line \fB6461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR22_Pos   (22U)"

.PP
Definition at line \fB6460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR2_Msk   (0x1UL << EXTI_RTSR_TR2_Pos)"
0x00000004 
.PP
Definition at line \fB6401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR2_Pos   (2U)"

.PP
Definition at line \fB6400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR3   \fBEXTI_RTSR_TR3_Msk\fP"
Rising trigger event configuration bit of line 3 
.PP
Definition at line \fB6405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR3_Msk   (0x1UL << EXTI_RTSR_TR3_Pos)"
0x00000008 
.PP
Definition at line \fB6404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR3_Pos   (3U)"

.PP
Definition at line \fB6403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR4   \fBEXTI_RTSR_TR4_Msk\fP"
Rising trigger event configuration bit of line 4 
.PP
Definition at line \fB6408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR4_Msk   (0x1UL << EXTI_RTSR_TR4_Pos)"
0x00000010 
.PP
Definition at line \fB6407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR4_Pos   (4U)"

.PP
Definition at line \fB6406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR5   \fBEXTI_RTSR_TR5_Msk\fP"
Rising trigger event configuration bit of line 5 
.PP
Definition at line \fB6411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR5_Msk   (0x1UL << EXTI_RTSR_TR5_Pos)"
0x00000020 
.PP
Definition at line \fB6410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR5_Pos   (5U)"

.PP
Definition at line \fB6409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR6   \fBEXTI_RTSR_TR6_Msk\fP"
Rising trigger event configuration bit of line 6 
.PP
Definition at line \fB6414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR6_Msk   (0x1UL << EXTI_RTSR_TR6_Pos)"
0x00000040 
.PP
Definition at line \fB6413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR6_Pos   (6U)"

.PP
Definition at line \fB6412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR7   \fBEXTI_RTSR_TR7_Msk\fP"
Rising trigger event configuration bit of line 7 
.PP
Definition at line \fB6417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR7_Msk   (0x1UL << EXTI_RTSR_TR7_Pos)"
0x00000080 
.PP
Definition at line \fB6416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR7_Pos   (7U)"

.PP
Definition at line \fB6415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR8   \fBEXTI_RTSR_TR8_Msk\fP"
Rising trigger event configuration bit of line 8 
.PP
Definition at line \fB6420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR8_Msk   (0x1UL << EXTI_RTSR_TR8_Pos)"
0x00000100 
.PP
Definition at line \fB6419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR8_Pos   (8U)"

.PP
Definition at line \fB6418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR9   \fBEXTI_RTSR_TR9_Msk\fP"
Rising trigger event configuration bit of line 9 
.PP
Definition at line \fB6423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR9_Msk   (0x1UL << EXTI_RTSR_TR9_Pos)"
0x00000200 
.PP
Definition at line \fB6422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_RTSR_TR9_Pos   (9U)"

.PP
Definition at line \fB6421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER0   \fBEXTI_SWIER_SWIER0_Msk\fP"
Software Interrupt on line 0 
.PP
Definition at line \fB6538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER0_Msk   (0x1UL << EXTI_SWIER_SWIER0_Pos)"
0x00000001 
.PP
Definition at line \fB6537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER0_Pos   (0U)"

.PP
Definition at line \fB6536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER1   \fBEXTI_SWIER_SWIER1_Msk\fP"
Software Interrupt on line 1 
.PP
Definition at line \fB6541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER10   \fBEXTI_SWIER_SWIER10_Msk\fP"
Software Interrupt on line 10 
.PP
Definition at line \fB6568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER10_Msk   (0x1UL << EXTI_SWIER_SWIER10_Pos)"
0x00000400 
.PP
Definition at line \fB6567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER10_Pos   (10U)"

.PP
Definition at line \fB6566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER11   \fBEXTI_SWIER_SWIER11_Msk\fP"
Software Interrupt on line 11 
.PP
Definition at line \fB6571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER11_Msk   (0x1UL << EXTI_SWIER_SWIER11_Pos)"
0x00000800 
.PP
Definition at line \fB6570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER11_Pos   (11U)"

.PP
Definition at line \fB6569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER12   \fBEXTI_SWIER_SWIER12_Msk\fP"
Software Interrupt on line 12 
.PP
Definition at line \fB6574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER12_Msk   (0x1UL << EXTI_SWIER_SWIER12_Pos)"
0x00001000 
.PP
Definition at line \fB6573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER12_Pos   (12U)"

.PP
Definition at line \fB6572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER13   \fBEXTI_SWIER_SWIER13_Msk\fP"
Software Interrupt on line 13 
.PP
Definition at line \fB6577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER13_Msk   (0x1UL << EXTI_SWIER_SWIER13_Pos)"
0x00002000 
.PP
Definition at line \fB6576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER13_Pos   (13U)"

.PP
Definition at line \fB6575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER14   \fBEXTI_SWIER_SWIER14_Msk\fP"
Software Interrupt on line 14 
.PP
Definition at line \fB6580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER14_Msk   (0x1UL << EXTI_SWIER_SWIER14_Pos)"
0x00004000 
.PP
Definition at line \fB6579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER14_Pos   (14U)"

.PP
Definition at line \fB6578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER15   \fBEXTI_SWIER_SWIER15_Msk\fP"
Software Interrupt on line 15 
.PP
Definition at line \fB6583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER15_Msk   (0x1UL << EXTI_SWIER_SWIER15_Pos)"
0x00008000 
.PP
Definition at line \fB6582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER15_Pos   (15U)"

.PP
Definition at line \fB6581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER16   \fBEXTI_SWIER_SWIER16_Msk\fP"
Software Interrupt on line 16 
.PP
Definition at line \fB6586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER16_Msk   (0x1UL << EXTI_SWIER_SWIER16_Pos)"
0x00010000 
.PP
Definition at line \fB6585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER16_Pos   (16U)"

.PP
Definition at line \fB6584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER17   \fBEXTI_SWIER_SWIER17_Msk\fP"
Software Interrupt on line 17 
.PP
Definition at line \fB6589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER17_Msk   (0x1UL << EXTI_SWIER_SWIER17_Pos)"
0x00020000 
.PP
Definition at line \fB6588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER17_Pos   (17U)"

.PP
Definition at line \fB6587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER18   \fBEXTI_SWIER_SWIER18_Msk\fP"
Software Interrupt on line 18 
.PP
Definition at line \fB6592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER18_Msk   (0x1UL << EXTI_SWIER_SWIER18_Pos)"
0x00040000 
.PP
Definition at line \fB6591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER18_Pos   (18U)"

.PP
Definition at line \fB6590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER19   \fBEXTI_SWIER_SWIER19_Msk\fP"
Software Interrupt on line 19 
.PP
Definition at line \fB6595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER19_Msk   (0x1UL << EXTI_SWIER_SWIER19_Pos)"
0x00080000 
.PP
Definition at line \fB6594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER19_Pos   (19U)"

.PP
Definition at line \fB6593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER1_Msk   (0x1UL << EXTI_SWIER_SWIER1_Pos)"
0x00000002 
.PP
Definition at line \fB6540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER1_Pos   (1U)"

.PP
Definition at line \fB6539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER2   \fBEXTI_SWIER_SWIER2_Msk\fP"
Software Interrupt on line 2 
.PP
Definition at line \fB6544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER20   \fBEXTI_SWIER_SWIER20_Msk\fP"
Software Interrupt on line 20 
.PP
Definition at line \fB6598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER20_Msk   (0x1UL << EXTI_SWIER_SWIER20_Pos)"
0x00100000 
.PP
Definition at line \fB6597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER20_Pos   (20U)"

.PP
Definition at line \fB6596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER21   \fBEXTI_SWIER_SWIER21_Msk\fP"
Software Interrupt on line 21 
.PP
Definition at line \fB6601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER21_Msk   (0x1UL << EXTI_SWIER_SWIER21_Pos)"
0x00200000 
.PP
Definition at line \fB6600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER21_Pos   (21U)"

.PP
Definition at line \fB6599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER22   \fBEXTI_SWIER_SWIER22_Msk\fP"
Software Interrupt on line 22 
.PP
Definition at line \fB6604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER22_Msk   (0x1UL << EXTI_SWIER_SWIER22_Pos)"
0x00400000 
.PP
Definition at line \fB6603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER22_Pos   (22U)"

.PP
Definition at line \fB6602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER2_Msk   (0x1UL << EXTI_SWIER_SWIER2_Pos)"
0x00000004 
.PP
Definition at line \fB6543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER2_Pos   (2U)"

.PP
Definition at line \fB6542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER3   \fBEXTI_SWIER_SWIER3_Msk\fP"
Software Interrupt on line 3 
.PP
Definition at line \fB6547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER3_Msk   (0x1UL << EXTI_SWIER_SWIER3_Pos)"
0x00000008 
.PP
Definition at line \fB6546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER3_Pos   (3U)"

.PP
Definition at line \fB6545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER4   \fBEXTI_SWIER_SWIER4_Msk\fP"
Software Interrupt on line 4 
.PP
Definition at line \fB6550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER4_Msk   (0x1UL << EXTI_SWIER_SWIER4_Pos)"
0x00000010 
.PP
Definition at line \fB6549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER4_Pos   (4U)"

.PP
Definition at line \fB6548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER5   \fBEXTI_SWIER_SWIER5_Msk\fP"
Software Interrupt on line 5 
.PP
Definition at line \fB6553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER5_Msk   (0x1UL << EXTI_SWIER_SWIER5_Pos)"
0x00000020 
.PP
Definition at line \fB6552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER5_Pos   (5U)"

.PP
Definition at line \fB6551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER6   \fBEXTI_SWIER_SWIER6_Msk\fP"
Software Interrupt on line 6 
.PP
Definition at line \fB6556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER6_Msk   (0x1UL << EXTI_SWIER_SWIER6_Pos)"
0x00000040 
.PP
Definition at line \fB6555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER6_Pos   (6U)"

.PP
Definition at line \fB6554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER7   \fBEXTI_SWIER_SWIER7_Msk\fP"
Software Interrupt on line 7 
.PP
Definition at line \fB6559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER7_Msk   (0x1UL << EXTI_SWIER_SWIER7_Pos)"
0x00000080 
.PP
Definition at line \fB6558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER7_Pos   (7U)"

.PP
Definition at line \fB6557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER8   \fBEXTI_SWIER_SWIER8_Msk\fP"
Software Interrupt on line 8 
.PP
Definition at line \fB6562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER8_Msk   (0x1UL << EXTI_SWIER_SWIER8_Pos)"
0x00000100 
.PP
Definition at line \fB6561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER8_Pos   (8U)"

.PP
Definition at line \fB6560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER9   \fBEXTI_SWIER_SWIER9_Msk\fP"
Software Interrupt on line 9 
.PP
Definition at line \fB6565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER9_Msk   (0x1UL << EXTI_SWIER_SWIER9_Pos)"
0x00000200 
.PP
Definition at line \fB6564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define EXTI_SWIER_SWIER9_Pos   (9U)"

.PP
Definition at line \fB6563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_BYTE0_ADDRESS   \fBFLASH_ACR_BYTE0_ADDRESS_Msk\fP"

.PP
Definition at line \fB6713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_BYTE0_ADDRESS_Msk   (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos)"
0x40023C00 
.PP
Definition at line \fB6712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_BYTE0_ADDRESS_Pos   (10U)"

.PP
Definition at line \fB6711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_BYTE2_ADDRESS   \fBFLASH_ACR_BYTE2_ADDRESS_Msk\fP"

.PP
Definition at line \fB6716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_BYTE2_ADDRESS_Msk   (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos)"
0x40023C03 
.PP
Definition at line \fB6715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_BYTE2_ADDRESS_Pos   (0U)"

.PP
Definition at line \fB6714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_DCEN   \fBFLASH_ACR_DCEN_Msk\fP"

.PP
Definition at line \fB6704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_DCEN_Msk   (0x1UL << FLASH_ACR_DCEN_Pos)"
0x00000400 
.PP
Definition at line \fB6703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_DCEN_Pos   (10U)"

.PP
Definition at line \fB6702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_DCRST   \fBFLASH_ACR_DCRST_Msk\fP"

.PP
Definition at line \fB6710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_DCRST_Msk   (0x1UL << FLASH_ACR_DCRST_Pos)"
0x00001000 
.PP
Definition at line \fB6709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_DCRST_Pos   (12U)"

.PP
Definition at line \fB6708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_ICEN   \fBFLASH_ACR_ICEN_Msk\fP"

.PP
Definition at line \fB6701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_ICEN_Msk   (0x1UL << FLASH_ACR_ICEN_Pos)"
0x00000200 
.PP
Definition at line \fB6700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_ICEN_Pos   (9U)"

.PP
Definition at line \fB6699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_ICRST   \fBFLASH_ACR_ICRST_Msk\fP"

.PP
Definition at line \fB6707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_ICRST_Msk   (0x1UL << FLASH_ACR_ICRST_Pos)"
0x00000800 
.PP
Definition at line \fB6706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_ICRST_Pos   (11U)"

.PP
Definition at line \fB6705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY   \fBFLASH_ACR_LATENCY_Msk\fP"

.PP
Definition at line \fB6685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_0WS   0x00000000U"

.PP
Definition at line \fB6686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_1WS   0x00000001U"

.PP
Definition at line \fB6687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_2WS   0x00000002U"

.PP
Definition at line \fB6688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_3WS   0x00000003U"

.PP
Definition at line \fB6689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_4WS   0x00000004U"

.PP
Definition at line \fB6690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_5WS   0x00000005U"

.PP
Definition at line \fB6691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_6WS   0x00000006U"

.PP
Definition at line \fB6692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_7WS   0x00000007U"

.PP
Definition at line \fB6693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_Msk   (0x7UL << FLASH_ACR_LATENCY_Pos)"
0x00000007 
.PP
Definition at line \fB6684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_LATENCY_Pos   (0U)"

.PP
Definition at line \fB6683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_PRFTEN   \fBFLASH_ACR_PRFTEN_Msk\fP"

.PP
Definition at line \fB6698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_PRFTEN_Msk   (0x1UL << FLASH_ACR_PRFTEN_Pos)"
0x00000100 
.PP
Definition at line \fB6697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_ACR_PRFTEN_Pos   (8U)"

.PP
Definition at line \fB6696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_EOPIE   \fBFLASH_CR_EOPIE_Msk\fP"

.PP
Definition at line \fB6769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_EOPIE_Msk   (0x1UL << FLASH_CR_EOPIE_Pos)"
0x01000000 
.PP
Definition at line \fB6768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_EOPIE_Pos   (24U)"

.PP
Definition at line \fB6767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_ERRIE   FLASH_CR_ERRIE_Msk"

.PP
Definition at line \fB6772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_ERRIE_Msk   (0x1UL << FLASH_CR_ERRIE_Pos)"

.PP
Definition at line \fB6771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_ERRIE_Pos   (25U)"

.PP
Definition at line \fB6770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_LOCK   \fBFLASH_CR_LOCK_Msk\fP"

.PP
Definition at line \fB6775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_LOCK_Msk   (0x1UL << FLASH_CR_LOCK_Pos)"
0x80000000 
.PP
Definition at line \fB6774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_LOCK_Pos   (31U)"

.PP
Definition at line \fB6773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_MER   \fBFLASH_CR_MER_Msk\fP"

.PP
Definition at line \fB6750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_MER_Msk   (0x1UL << FLASH_CR_MER_Pos)"
0x00000004 
.PP
Definition at line \fB6749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_MER_Pos   (2U)"

.PP
Definition at line \fB6748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_PG   \fBFLASH_CR_PG_Msk\fP"

.PP
Definition at line \fB6744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_PG_Msk   (0x1UL << FLASH_CR_PG_Pos)"
0x00000001 
.PP
Definition at line \fB6743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_PG_Pos   (0U)"

.PP
Definition at line \fB6742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_PSIZE   \fBFLASH_CR_PSIZE_Msk\fP"

.PP
Definition at line \fB6761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_PSIZE_0   (0x1UL << FLASH_CR_PSIZE_Pos)"
0x00000100 
.PP
Definition at line \fB6762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_PSIZE_1   (0x2UL << FLASH_CR_PSIZE_Pos)"
0x00000200 
.PP
Definition at line \fB6763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_PSIZE_Msk   (0x3UL << FLASH_CR_PSIZE_Pos)"
0x00000300 
.PP
Definition at line \fB6760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_PSIZE_Pos   (8U)"

.PP
Definition at line \fB6759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SER   \fBFLASH_CR_SER_Msk\fP"

.PP
Definition at line \fB6747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SER_Msk   (0x1UL << FLASH_CR_SER_Pos)"
0x00000002 
.PP
Definition at line \fB6746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SER_Pos   (1U)"

.PP
Definition at line \fB6745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SNB   \fBFLASH_CR_SNB_Msk\fP"

.PP
Definition at line \fB6753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SNB_0   (0x01UL << FLASH_CR_SNB_Pos)"
0x00000008 
.PP
Definition at line \fB6754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SNB_1   (0x02UL << FLASH_CR_SNB_Pos)"
0x00000010 
.PP
Definition at line \fB6755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SNB_2   (0x04UL << FLASH_CR_SNB_Pos)"
0x00000020 
.PP
Definition at line \fB6756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SNB_3   (0x08UL << FLASH_CR_SNB_Pos)"
0x00000040 
.PP
Definition at line \fB6757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SNB_4   (0x10UL << FLASH_CR_SNB_Pos)"
0x00000080 
.PP
Definition at line \fB6758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SNB_Msk   (0x1FUL << FLASH_CR_SNB_Pos)"
0x000000F8 
.PP
Definition at line \fB6752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_SNB_Pos   (3U)"

.PP
Definition at line \fB6751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_STRT   \fBFLASH_CR_STRT_Msk\fP"

.PP
Definition at line \fB6766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_STRT_Msk   (0x1UL << FLASH_CR_STRT_Pos)"
0x00010000 
.PP
Definition at line \fB6765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_CR_STRT_Pos   (16U)"

.PP
Definition at line \fB6764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP   \fBFLASH_OPTCR1_nWRP_Msk\fP"

.PP
Definition at line \fB6829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_0   (0x001UL << FLASH_OPTCR1_nWRP_Pos)"
0x00010000 
.PP
Definition at line \fB6830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_1   (0x002UL << FLASH_OPTCR1_nWRP_Pos)"
0x00020000 
.PP
Definition at line \fB6831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_10   (0x400UL << FLASH_OPTCR1_nWRP_Pos)"
0x04000000 
.PP
Definition at line \fB6840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_11   (0x800UL << FLASH_OPTCR1_nWRP_Pos)"
0x08000000 
.PP
Definition at line \fB6841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_2   (0x004UL << FLASH_OPTCR1_nWRP_Pos)"
0x00040000 
.PP
Definition at line \fB6832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_3   (0x008UL << FLASH_OPTCR1_nWRP_Pos)"
0x00080000 
.PP
Definition at line \fB6833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_4   (0x010UL << FLASH_OPTCR1_nWRP_Pos)"
0x00100000 
.PP
Definition at line \fB6834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_5   (0x020UL << FLASH_OPTCR1_nWRP_Pos)"
0x00200000 
.PP
Definition at line \fB6835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_6   (0x040UL << FLASH_OPTCR1_nWRP_Pos)"
0x00400000 
.PP
Definition at line \fB6836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_7   (0x080UL << FLASH_OPTCR1_nWRP_Pos)"
0x00800000 
.PP
Definition at line \fB6837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_8   (0x100UL << FLASH_OPTCR1_nWRP_Pos)"
0x01000000 
.PP
Definition at line \fB6838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_9   (0x200UL << FLASH_OPTCR1_nWRP_Pos)"
0x02000000 
.PP
Definition at line \fB6839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_Msk   (0xFFFUL << FLASH_OPTCR1_nWRP_Pos)"
0x0FFF0000 
.PP
Definition at line \fB6828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR1_nWRP_Pos   (16U)"

.PP
Definition at line \fB6827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_BOR_LEV   \fBFLASH_OPTCR_BOR_LEV_Msk\fP"

.PP
Definition at line \fB6789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_BOR_LEV_0   0x00000004U"

.PP
Definition at line \fB6785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_BOR_LEV_1   0x00000008U"

.PP
Definition at line \fB6786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_BOR_LEV_Msk   (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)"
0x0000000C 
.PP
Definition at line \fB6788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_BOR_LEV_Pos   (2U)"

.PP
Definition at line \fB6787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nRST_STDBY   \fBFLASH_OPTCR_nRST_STDBY_Msk\fP"

.PP
Definition at line \fB6798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nRST_STDBY_Msk   (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)"
0x00000080 
.PP
Definition at line \fB6797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nRST_STDBY_Pos   (7U)"

.PP
Definition at line \fB6796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nRST_STOP   \fBFLASH_OPTCR_nRST_STOP_Msk\fP"

.PP
Definition at line \fB6795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nRST_STOP_Msk   (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)"
0x00000040 
.PP
Definition at line \fB6794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nRST_STOP_Pos   (6U)"

.PP
Definition at line \fB6793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP   \fBFLASH_OPTCR_nWRP_Msk\fP"

.PP
Definition at line \fB6812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_0   0x00010000U"

.PP
Definition at line \fB6813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_1   0x00020000U"

.PP
Definition at line \fB6814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_10   0x04000000U"

.PP
Definition at line \fB6823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_11   0x08000000U"

.PP
Definition at line \fB6824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_2   0x00040000U"

.PP
Definition at line \fB6815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_3   0x00080000U"

.PP
Definition at line \fB6816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_4   0x00100000U"

.PP
Definition at line \fB6817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_5   0x00200000U"

.PP
Definition at line \fB6818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_6   0x00400000U"

.PP
Definition at line \fB6819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_7   0x00800000U"

.PP
Definition at line \fB6820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_8   0x01000000U"

.PP
Definition at line \fB6821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_9   0x02000000U"

.PP
Definition at line \fB6822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_Msk   (0xFFFUL << FLASH_OPTCR_nWRP_Pos)"
0x0FFF0000 
.PP
Definition at line \fB6811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_nWRP_Pos   (16U)"

.PP
Definition at line \fB6810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_OPTLOCK   \fBFLASH_OPTCR_OPTLOCK_Msk\fP"

.PP
Definition at line \fB6780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_OPTLOCK_Msk   (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)"
0x00000001 
.PP
Definition at line \fB6779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_OPTLOCK_Pos   (0U)"

.PP
Definition at line \fB6778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_OPTSTRT   \fBFLASH_OPTCR_OPTSTRT_Msk\fP"

.PP
Definition at line \fB6783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_OPTSTRT_Msk   (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)"
0x00000002 
.PP
Definition at line \fB6782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_OPTSTRT_Pos   (1U)"

.PP
Definition at line \fB6781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP   \fBFLASH_OPTCR_RDP_Msk\fP"

.PP
Definition at line \fB6801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_0   (0x01UL << FLASH_OPTCR_RDP_Pos)"
0x00000100 
.PP
Definition at line \fB6802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_1   (0x02UL << FLASH_OPTCR_RDP_Pos)"
0x00000200 
.PP
Definition at line \fB6803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_2   (0x04UL << FLASH_OPTCR_RDP_Pos)"
0x00000400 
.PP
Definition at line \fB6804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_3   (0x08UL << FLASH_OPTCR_RDP_Pos)"
0x00000800 
.PP
Definition at line \fB6805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_4   (0x10UL << FLASH_OPTCR_RDP_Pos)"
0x00001000 
.PP
Definition at line \fB6806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_5   (0x20UL << FLASH_OPTCR_RDP_Pos)"
0x00002000 
.PP
Definition at line \fB6807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_6   (0x40UL << FLASH_OPTCR_RDP_Pos)"
0x00004000 
.PP
Definition at line \fB6808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_7   (0x80UL << FLASH_OPTCR_RDP_Pos)"
0x00008000 
.PP
Definition at line \fB6809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_Msk   (0xFFUL << FLASH_OPTCR_RDP_Pos)"
0x0000FF00 
.PP
Definition at line \fB6800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_RDP_Pos   (8U)"

.PP
Definition at line \fB6799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_WDG_SW   \fBFLASH_OPTCR_WDG_SW_Msk\fP"

.PP
Definition at line \fB6792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_WDG_SW_Msk   (0x1UL << FLASH_OPTCR_WDG_SW_Pos)"
0x00000020 
.PP
Definition at line \fB6791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_OPTCR_WDG_SW_Pos   (5U)"

.PP
Definition at line \fB6790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_BSY   \fBFLASH_SR_BSY_Msk\fP"

.PP
Definition at line \fB6739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_BSY_Msk   (0x1UL << FLASH_SR_BSY_Pos)"
0x00010000 
.PP
Definition at line \fB6738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_BSY_Pos   (16U)"

.PP
Definition at line \fB6737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_EOP   \fBFLASH_SR_EOP_Msk\fP"

.PP
Definition at line \fB6721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_EOP_Msk   (0x1UL << FLASH_SR_EOP_Pos)"
0x00000001 
.PP
Definition at line \fB6720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_EOP_Pos   (0U)"

.PP
Definition at line \fB6719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGAERR   \fBFLASH_SR_PGAERR_Msk\fP"

.PP
Definition at line \fB6730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGAERR_Msk   (0x1UL << FLASH_SR_PGAERR_Pos)"
0x00000020 
.PP
Definition at line \fB6729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGAERR_Pos   (5U)"

.PP
Definition at line \fB6728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGPERR   \fBFLASH_SR_PGPERR_Msk\fP"

.PP
Definition at line \fB6733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGPERR_Msk   (0x1UL << FLASH_SR_PGPERR_Pos)"
0x00000040 
.PP
Definition at line \fB6732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGPERR_Pos   (6U)"

.PP
Definition at line \fB6731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGSERR   \fBFLASH_SR_PGSERR_Msk\fP"

.PP
Definition at line \fB6736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGSERR_Msk   (0x1UL << FLASH_SR_PGSERR_Pos)"
0x00000080 
.PP
Definition at line \fB6735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_PGSERR_Pos   (7U)"

.PP
Definition at line \fB6734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_SOP   \fBFLASH_SR_SOP_Msk\fP"

.PP
Definition at line \fB6724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_SOP_Msk   (0x1UL << FLASH_SR_SOP_Pos)"
0x00000002 
.PP
Definition at line \fB6723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_SOP_Pos   (1U)"

.PP
Definition at line \fB6722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_WRPERR   \fBFLASH_SR_WRPERR_Msk\fP"

.PP
Definition at line \fB6727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_WRPERR_Msk   (0x1UL << FLASH_SR_WRPERR_Pos)"
0x00000010 
.PP
Definition at line \fB6726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FLASH_SR_WRPERR_Pos   (4U)"

.PP
Definition at line \fB6725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_ASYNCWAIT   \fBFSMC_BCR1_ASYNCWAIT_Msk\fP"
Asynchronous wait 
.br
 
.PP
Definition at line \fB6894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_ASYNCWAIT_Msk   (0x1UL << FSMC_BCR1_ASYNCWAIT_Pos)"
0x00008000 
.PP
Definition at line \fB6893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_ASYNCWAIT_Pos   (15U)"

.PP
Definition at line \fB6892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_BURSTEN   \fBFSMC_BCR1_BURSTEN_Msk\fP"
Burst enable bit 
.br
 
.PP
Definition at line \fB6873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_BURSTEN_Msk   (0x1UL << FSMC_BCR1_BURSTEN_Pos)"
0x00000100 
.PP
Definition at line \fB6872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_BURSTEN_Pos   (8U)"

.PP
Definition at line \fB6871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CBURSTRW   \fBFSMC_BCR1_CBURSTRW_Msk\fP"
Write burst enable 
.br
 
.PP
Definition at line \fB6903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CBURSTRW_Msk   (0x1UL << FSMC_BCR1_CBURSTRW_Pos)"
0x00080000 
.PP
Definition at line \fB6902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CBURSTRW_Pos   (19U)"

.PP
Definition at line \fB6901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CPSIZE   \fBFSMC_BCR1_CPSIZE_Msk\fP"
CRAM page size 
.PP
Definition at line \fB6897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CPSIZE_0   (0x1UL << FSMC_BCR1_CPSIZE_Pos)"
0x00010000 
.PP
Definition at line \fB6898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CPSIZE_1   (0x2UL << FSMC_BCR1_CPSIZE_Pos)"
0x00020000 
.PP
Definition at line \fB6899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CPSIZE_2   (0x4UL << FSMC_BCR1_CPSIZE_Pos)"
0x00040000 
.PP
Definition at line \fB6900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CPSIZE_Msk   (0x7UL << FSMC_BCR1_CPSIZE_Pos)"
0x00070000 
.PP
Definition at line \fB6896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_CPSIZE_Pos   (16U)"

.PP
Definition at line \fB6895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_EXTMOD   \fBFSMC_BCR1_EXTMOD_Msk\fP"
Extended mode enable 
.br
 
.PP
Definition at line \fB6891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_EXTMOD_Msk   (0x1UL << FSMC_BCR1_EXTMOD_Pos)"
0x00004000 
.PP
Definition at line \fB6890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_EXTMOD_Pos   (14U)"

.PP
Definition at line \fB6889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_FACCEN   \fBFSMC_BCR1_FACCEN_Msk\fP"
Flash access enable 
.br
 
.PP
Definition at line \fB6870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_FACCEN_Msk   (0x1UL << FSMC_BCR1_FACCEN_Pos)"
0x00000040 
.PP
Definition at line \fB6869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_FACCEN_Pos   (6U)"

.PP
Definition at line \fB6868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MBKEN   \fBFSMC_BCR1_MBKEN_Msk\fP"
Memory bank enable bit 
.br
 
.PP
Definition at line \fB6851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MBKEN_Msk   (0x1UL << FSMC_BCR1_MBKEN_Pos)"
0x00000001 
.PP
Definition at line \fB6850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MBKEN_Pos   (0U)"

.PP
Definition at line \fB6849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MTYP   \fBFSMC_BCR1_MTYP_Msk\fP"
MTYP[1:0] bits (Memory type) 
.br
 
.PP
Definition at line \fB6858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MTYP_0   (0x1UL << FSMC_BCR1_MTYP_Pos)"
0x00000004 
.PP
Definition at line \fB6859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MTYP_1   (0x2UL << FSMC_BCR1_MTYP_Pos)"
0x00000008 
.PP
Definition at line \fB6860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MTYP_Msk   (0x3UL << FSMC_BCR1_MTYP_Pos)"
0x0000000C 
.PP
Definition at line \fB6857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MTYP_Pos   (2U)"

.PP
Definition at line \fB6856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MUXEN   \fBFSMC_BCR1_MUXEN_Msk\fP"
Address/data multiplexing enable bit 
.br
 
.PP
Definition at line \fB6854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MUXEN_Msk   (0x1UL << FSMC_BCR1_MUXEN_Pos)"
0x00000002 
.PP
Definition at line \fB6853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MUXEN_Pos   (1U)"

.PP
Definition at line \fB6852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MWID   \fBFSMC_BCR1_MWID_Msk\fP"
MWID[1:0] bits (Memory data bus width) 
.PP
Definition at line \fB6864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MWID_0   (0x1UL << FSMC_BCR1_MWID_Pos)"
0x00000010 
.PP
Definition at line \fB6865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MWID_1   (0x2UL << FSMC_BCR1_MWID_Pos)"
0x00000020 
.PP
Definition at line \fB6866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MWID_Msk   (0x3UL << FSMC_BCR1_MWID_Pos)"
0x00000030 
.PP
Definition at line \fB6863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_MWID_Pos   (4U)"

.PP
Definition at line \fB6862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITCFG   \fBFSMC_BCR1_WAITCFG_Msk\fP"
Wait timing configuration 
.br
 
.PP
Definition at line \fB6882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITCFG_Msk   (0x1UL << FSMC_BCR1_WAITCFG_Pos)"
0x00000800 
.PP
Definition at line \fB6881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITCFG_Pos   (11U)"

.PP
Definition at line \fB6880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITEN   \fBFSMC_BCR1_WAITEN_Msk\fP"
Wait enable bit 
.br
 
.PP
Definition at line \fB6888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITEN_Msk   (0x1UL << FSMC_BCR1_WAITEN_Pos)"
0x00002000 
.PP
Definition at line \fB6887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITEN_Pos   (13U)"

.PP
Definition at line \fB6886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITPOL   \fBFSMC_BCR1_WAITPOL_Msk\fP"
Wait signal polarity bit 
.br
 
.PP
Definition at line \fB6876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITPOL_Msk   (0x1UL << FSMC_BCR1_WAITPOL_Pos)"
0x00000200 
.PP
Definition at line \fB6875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WAITPOL_Pos   (9U)"

.PP
Definition at line \fB6874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WRAPMOD   \fBFSMC_BCR1_WRAPMOD_Msk\fP"
Wrapped burst mode support 
.br
 
.PP
Definition at line \fB6879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WRAPMOD_Msk   (0x1UL << FSMC_BCR1_WRAPMOD_Pos)"
0x00000400 
.PP
Definition at line \fB6878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WRAPMOD_Pos   (10U)"

.PP
Definition at line \fB6877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WREN   \fBFSMC_BCR1_WREN_Msk\fP"
Write enable bit 
.br
 
.PP
Definition at line \fB6885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WREN_Msk   (0x1UL << FSMC_BCR1_WREN_Pos)"
0x00001000 
.PP
Definition at line \fB6884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR1_WREN_Pos   (12U)"

.PP
Definition at line \fB6883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_ASYNCWAIT   \fBFSMC_BCR2_ASYNCWAIT_Msk\fP"
Asynchronous wait 
.br
 
.PP
Definition at line \fB6951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_ASYNCWAIT_Msk   (0x1UL << FSMC_BCR2_ASYNCWAIT_Pos)"
0x00008000 
.PP
Definition at line \fB6950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_ASYNCWAIT_Pos   (15U)"

.PP
Definition at line \fB6949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_BURSTEN   \fBFSMC_BCR2_BURSTEN_Msk\fP"
Burst enable bit 
.br
 
.PP
Definition at line \fB6930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_BURSTEN_Msk   (0x1UL << FSMC_BCR2_BURSTEN_Pos)"
0x00000100 
.PP
Definition at line \fB6929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_BURSTEN_Pos   (8U)"

.PP
Definition at line \fB6928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CBURSTRW   \fBFSMC_BCR2_CBURSTRW_Msk\fP"
Write burst enable 
.br
 
.PP
Definition at line \fB6960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CBURSTRW_Msk   (0x1UL << FSMC_BCR2_CBURSTRW_Pos)"
0x00080000 
.PP
Definition at line \fB6959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CBURSTRW_Pos   (19U)"

.PP
Definition at line \fB6958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CPSIZE   \fBFSMC_BCR2_CPSIZE_Msk\fP"
CRAM page size 
.PP
Definition at line \fB6954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CPSIZE_0   (0x1UL << FSMC_BCR2_CPSIZE_Pos)"
0x00010000 
.PP
Definition at line \fB6955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CPSIZE_1   (0x2UL << FSMC_BCR2_CPSIZE_Pos)"
0x00020000 
.PP
Definition at line \fB6956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CPSIZE_2   (0x4UL << FSMC_BCR2_CPSIZE_Pos)"
0x00040000 
.PP
Definition at line \fB6957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CPSIZE_Msk   (0x7UL << FSMC_BCR2_CPSIZE_Pos)"
0x00070000 
.PP
Definition at line \fB6953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_CPSIZE_Pos   (16U)"

.PP
Definition at line \fB6952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_EXTMOD   \fBFSMC_BCR2_EXTMOD_Msk\fP"
Extended mode enable 
.br
 
.PP
Definition at line \fB6948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_EXTMOD_Msk   (0x1UL << FSMC_BCR2_EXTMOD_Pos)"
0x00004000 
.PP
Definition at line \fB6947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_EXTMOD_Pos   (14U)"

.PP
Definition at line \fB6946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_FACCEN   \fBFSMC_BCR2_FACCEN_Msk\fP"
Flash access enable 
.br
 
.PP
Definition at line \fB6927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_FACCEN_Msk   (0x1UL << FSMC_BCR2_FACCEN_Pos)"
0x00000040 
.PP
Definition at line \fB6926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_FACCEN_Pos   (6U)"

.PP
Definition at line \fB6925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MBKEN   \fBFSMC_BCR2_MBKEN_Msk\fP"
Memory bank enable bit 
.br
 
.PP
Definition at line \fB6908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MBKEN_Msk   (0x1UL << FSMC_BCR2_MBKEN_Pos)"
0x00000001 
.PP
Definition at line \fB6907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MBKEN_Pos   (0U)"

.PP
Definition at line \fB6906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MTYP   \fBFSMC_BCR2_MTYP_Msk\fP"
MTYP[1:0] bits (Memory type) 
.br
 
.PP
Definition at line \fB6915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MTYP_0   (0x1UL << FSMC_BCR2_MTYP_Pos)"
0x00000004 
.PP
Definition at line \fB6916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MTYP_1   (0x2UL << FSMC_BCR2_MTYP_Pos)"
0x00000008 
.PP
Definition at line \fB6917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MTYP_Msk   (0x3UL << FSMC_BCR2_MTYP_Pos)"
0x0000000C 
.PP
Definition at line \fB6914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MTYP_Pos   (2U)"

.PP
Definition at line \fB6913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MUXEN   \fBFSMC_BCR2_MUXEN_Msk\fP"
Address/data multiplexing enable bit 
.br
 
.PP
Definition at line \fB6911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MUXEN_Msk   (0x1UL << FSMC_BCR2_MUXEN_Pos)"
0x00000002 
.PP
Definition at line \fB6910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MUXEN_Pos   (1U)"

.PP
Definition at line \fB6909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MWID   \fBFSMC_BCR2_MWID_Msk\fP"
MWID[1:0] bits (Memory data bus width) 
.PP
Definition at line \fB6921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MWID_0   (0x1UL << FSMC_BCR2_MWID_Pos)"
0x00000010 
.PP
Definition at line \fB6922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MWID_1   (0x2UL << FSMC_BCR2_MWID_Pos)"
0x00000020 
.PP
Definition at line \fB6923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MWID_Msk   (0x3UL << FSMC_BCR2_MWID_Pos)"
0x00000030 
.PP
Definition at line \fB6920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_MWID_Pos   (4U)"

.PP
Definition at line \fB6919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITCFG   \fBFSMC_BCR2_WAITCFG_Msk\fP"
Wait timing configuration 
.br
 
.PP
Definition at line \fB6939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITCFG_Msk   (0x1UL << FSMC_BCR2_WAITCFG_Pos)"
0x00000800 
.PP
Definition at line \fB6938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITCFG_Pos   (11U)"

.PP
Definition at line \fB6937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITEN   \fBFSMC_BCR2_WAITEN_Msk\fP"
Wait enable bit 
.br
 
.PP
Definition at line \fB6945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITEN_Msk   (0x1UL << FSMC_BCR2_WAITEN_Pos)"
0x00002000 
.PP
Definition at line \fB6944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITEN_Pos   (13U)"

.PP
Definition at line \fB6943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITPOL   \fBFSMC_BCR2_WAITPOL_Msk\fP"
Wait signal polarity bit 
.br
 
.PP
Definition at line \fB6933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITPOL_Msk   (0x1UL << FSMC_BCR2_WAITPOL_Pos)"
0x00000200 
.PP
Definition at line \fB6932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WAITPOL_Pos   (9U)"

.PP
Definition at line \fB6931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WRAPMOD   \fBFSMC_BCR2_WRAPMOD_Msk\fP"
Wrapped burst mode support 
.br
 
.PP
Definition at line \fB6936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WRAPMOD_Msk   (0x1UL << FSMC_BCR2_WRAPMOD_Pos)"
0x00000400 
.PP
Definition at line \fB6935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WRAPMOD_Pos   (10U)"

.PP
Definition at line \fB6934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WREN   \fBFSMC_BCR2_WREN_Msk\fP"
Write enable bit 
.br
 
.PP
Definition at line \fB6942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WREN_Msk   (0x1UL << FSMC_BCR2_WREN_Pos)"
0x00001000 
.PP
Definition at line \fB6941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR2_WREN_Pos   (12U)"

.PP
Definition at line \fB6940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_ASYNCWAIT   \fBFSMC_BCR3_ASYNCWAIT_Msk\fP"
Asynchronous wait 
.br
 
.PP
Definition at line \fB7008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_ASYNCWAIT_Msk   (0x1UL << FSMC_BCR3_ASYNCWAIT_Pos)"
0x00008000 
.PP
Definition at line \fB7007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_ASYNCWAIT_Pos   (15U)"

.PP
Definition at line \fB7006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_BURSTEN   \fBFSMC_BCR3_BURSTEN_Msk\fP"
Burst enable bit 
.br
 
.PP
Definition at line \fB6987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_BURSTEN_Msk   (0x1UL << FSMC_BCR3_BURSTEN_Pos)"
0x00000100 
.PP
Definition at line \fB6986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_BURSTEN_Pos   (8U)"

.PP
Definition at line \fB6985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CBURSTRW   \fBFSMC_BCR3_CBURSTRW_Msk\fP"
Write burst enable 
.br
 
.PP
Definition at line \fB7017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CBURSTRW_Msk   (0x1UL << FSMC_BCR3_CBURSTRW_Pos)"
0x00080000 
.PP
Definition at line \fB7016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CBURSTRW_Pos   (19U)"

.PP
Definition at line \fB7015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CPSIZE   \fBFSMC_BCR3_CPSIZE_Msk\fP"
CRAM page size 
.PP
Definition at line \fB7011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CPSIZE_0   (0x1UL << FSMC_BCR3_CPSIZE_Pos)"
0x00010000 
.PP
Definition at line \fB7012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CPSIZE_1   (0x2UL << FSMC_BCR3_CPSIZE_Pos)"
0x00020000 
.PP
Definition at line \fB7013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CPSIZE_2   (0x4UL << FSMC_BCR3_CPSIZE_Pos)"
0x00040000 
.PP
Definition at line \fB7014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CPSIZE_Msk   (0x7UL << FSMC_BCR3_CPSIZE_Pos)"
0x00070000 
.PP
Definition at line \fB7010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_CPSIZE_Pos   (16U)"

.PP
Definition at line \fB7009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_EXTMOD   \fBFSMC_BCR3_EXTMOD_Msk\fP"
Extended mode enable 
.br
 
.PP
Definition at line \fB7005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_EXTMOD_Msk   (0x1UL << FSMC_BCR3_EXTMOD_Pos)"
0x00004000 
.PP
Definition at line \fB7004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_EXTMOD_Pos   (14U)"

.PP
Definition at line \fB7003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_FACCEN   \fBFSMC_BCR3_FACCEN_Msk\fP"
Flash access enable 
.br
 
.PP
Definition at line \fB6984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_FACCEN_Msk   (0x1UL << FSMC_BCR3_FACCEN_Pos)"
0x00000040 
.PP
Definition at line \fB6983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_FACCEN_Pos   (6U)"

.PP
Definition at line \fB6982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MBKEN   \fBFSMC_BCR3_MBKEN_Msk\fP"
Memory bank enable bit 
.br
 
.PP
Definition at line \fB6965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MBKEN_Msk   (0x1UL << FSMC_BCR3_MBKEN_Pos)"
0x00000001 
.PP
Definition at line \fB6964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MBKEN_Pos   (0U)"

.PP
Definition at line \fB6963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MTYP   \fBFSMC_BCR3_MTYP_Msk\fP"
MTYP[1:0] bits (Memory type) 
.br
 
.PP
Definition at line \fB6972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MTYP_0   (0x1UL << FSMC_BCR3_MTYP_Pos)"
0x00000004 
.PP
Definition at line \fB6973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MTYP_1   (0x2UL << FSMC_BCR3_MTYP_Pos)"
0x00000008 
.PP
Definition at line \fB6974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MTYP_Msk   (0x3UL << FSMC_BCR3_MTYP_Pos)"
0x0000000C 
.PP
Definition at line \fB6971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MTYP_Pos   (2U)"

.PP
Definition at line \fB6970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MUXEN   \fBFSMC_BCR3_MUXEN_Msk\fP"
Address/data multiplexing enable bit 
.br
 
.PP
Definition at line \fB6968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MUXEN_Msk   (0x1UL << FSMC_BCR3_MUXEN_Pos)"
0x00000002 
.PP
Definition at line \fB6967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MUXEN_Pos   (1U)"

.PP
Definition at line \fB6966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MWID   \fBFSMC_BCR3_MWID_Msk\fP"
MWID[1:0] bits (Memory data bus width) 
.PP
Definition at line \fB6978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MWID_0   (0x1UL << FSMC_BCR3_MWID_Pos)"
0x00000010 
.PP
Definition at line \fB6979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MWID_1   (0x2UL << FSMC_BCR3_MWID_Pos)"
0x00000020 
.PP
Definition at line \fB6980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MWID_Msk   (0x3UL << FSMC_BCR3_MWID_Pos)"
0x00000030 
.PP
Definition at line \fB6977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_MWID_Pos   (4U)"

.PP
Definition at line \fB6976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITCFG   \fBFSMC_BCR3_WAITCFG_Msk\fP"
Wait timing configuration 
.br
 
.PP
Definition at line \fB6996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITCFG_Msk   (0x1UL << FSMC_BCR3_WAITCFG_Pos)"
0x00000800 
.PP
Definition at line \fB6995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITCFG_Pos   (11U)"

.PP
Definition at line \fB6994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITEN   \fBFSMC_BCR3_WAITEN_Msk\fP"
Wait enable bit 
.br
 
.PP
Definition at line \fB7002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITEN_Msk   (0x1UL << FSMC_BCR3_WAITEN_Pos)"
0x00002000 
.PP
Definition at line \fB7001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITEN_Pos   (13U)"

.PP
Definition at line \fB7000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITPOL   \fBFSMC_BCR3_WAITPOL_Msk\fP"
Wait signal polarity bit 
.br
 
.PP
Definition at line \fB6990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITPOL_Msk   (0x1UL << FSMC_BCR3_WAITPOL_Pos)"
0x00000200 
.PP
Definition at line \fB6989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WAITPOL_Pos   (9U)"

.PP
Definition at line \fB6988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WRAPMOD   \fBFSMC_BCR3_WRAPMOD_Msk\fP"
Wrapped burst mode support 
.br
 
.PP
Definition at line \fB6993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WRAPMOD_Msk   (0x1UL << FSMC_BCR3_WRAPMOD_Pos)"
0x00000400 
.PP
Definition at line \fB6992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WRAPMOD_Pos   (10U)"

.PP
Definition at line \fB6991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WREN   \fBFSMC_BCR3_WREN_Msk\fP"
Write enable bit 
.br
 
.PP
Definition at line \fB6999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WREN_Msk   (0x1UL << FSMC_BCR3_WREN_Pos)"
0x00001000 
.PP
Definition at line \fB6998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR3_WREN_Pos   (12U)"

.PP
Definition at line \fB6997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_ASYNCWAIT   \fBFSMC_BCR4_ASYNCWAIT_Msk\fP"
Asynchronous wait 
.br
 
.PP
Definition at line \fB7065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_ASYNCWAIT_Msk   (0x1UL << FSMC_BCR4_ASYNCWAIT_Pos)"
0x00008000 
.PP
Definition at line \fB7064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_ASYNCWAIT_Pos   (15U)"

.PP
Definition at line \fB7063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_BURSTEN   \fBFSMC_BCR4_BURSTEN_Msk\fP"
Burst enable bit 
.br
 
.PP
Definition at line \fB7044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_BURSTEN_Msk   (0x1UL << FSMC_BCR4_BURSTEN_Pos)"
0x00000100 
.PP
Definition at line \fB7043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_BURSTEN_Pos   (8U)"

.PP
Definition at line \fB7042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CBURSTRW   \fBFSMC_BCR4_CBURSTRW_Msk\fP"
Write burst enable 
.br
 
.PP
Definition at line \fB7074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CBURSTRW_Msk   (0x1UL << FSMC_BCR4_CBURSTRW_Pos)"
0x00080000 
.PP
Definition at line \fB7073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CBURSTRW_Pos   (19U)"

.PP
Definition at line \fB7072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CPSIZE   \fBFSMC_BCR4_CPSIZE_Msk\fP"
CRAM page size 
.PP
Definition at line \fB7068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CPSIZE_0   (0x1UL << FSMC_BCR4_CPSIZE_Pos)"
0x00010000 
.PP
Definition at line \fB7069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CPSIZE_1   (0x2UL << FSMC_BCR4_CPSIZE_Pos)"
0x00020000 
.PP
Definition at line \fB7070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CPSIZE_2   (0x4UL << FSMC_BCR4_CPSIZE_Pos)"
0x00040000 
.PP
Definition at line \fB7071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CPSIZE_Msk   (0x7UL << FSMC_BCR4_CPSIZE_Pos)"
0x00070000 
.PP
Definition at line \fB7067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_CPSIZE_Pos   (16U)"

.PP
Definition at line \fB7066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_EXTMOD   \fBFSMC_BCR4_EXTMOD_Msk\fP"
Extended mode enable 
.br
 
.PP
Definition at line \fB7062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_EXTMOD_Msk   (0x1UL << FSMC_BCR4_EXTMOD_Pos)"
0x00004000 
.PP
Definition at line \fB7061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_EXTMOD_Pos   (14U)"

.PP
Definition at line \fB7060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_FACCEN   \fBFSMC_BCR4_FACCEN_Msk\fP"
Flash access enable 
.br
 
.PP
Definition at line \fB7041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_FACCEN_Msk   (0x1UL << FSMC_BCR4_FACCEN_Pos)"
0x00000040 
.PP
Definition at line \fB7040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_FACCEN_Pos   (6U)"

.PP
Definition at line \fB7039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MBKEN   \fBFSMC_BCR4_MBKEN_Msk\fP"
Memory bank enable bit 
.PP
Definition at line \fB7022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MBKEN_Msk   (0x1UL << FSMC_BCR4_MBKEN_Pos)"
0x00000001 
.PP
Definition at line \fB7021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MBKEN_Pos   (0U)"

.PP
Definition at line \fB7020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MTYP   \fBFSMC_BCR4_MTYP_Msk\fP"
MTYP[1:0] bits (Memory type) 
.br
 
.PP
Definition at line \fB7029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MTYP_0   (0x1UL << FSMC_BCR4_MTYP_Pos)"
0x00000004 
.PP
Definition at line \fB7030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MTYP_1   (0x2UL << FSMC_BCR4_MTYP_Pos)"
0x00000008 
.PP
Definition at line \fB7031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MTYP_Msk   (0x3UL << FSMC_BCR4_MTYP_Pos)"
0x0000000C 
.PP
Definition at line \fB7028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MTYP_Pos   (2U)"

.PP
Definition at line \fB7027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MUXEN   \fBFSMC_BCR4_MUXEN_Msk\fP"
Address/data multiplexing enable bit 
.br
 
.PP
Definition at line \fB7025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MUXEN_Msk   (0x1UL << FSMC_BCR4_MUXEN_Pos)"
0x00000002 
.PP
Definition at line \fB7024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MUXEN_Pos   (1U)"

.PP
Definition at line \fB7023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MWID   \fBFSMC_BCR4_MWID_Msk\fP"
MWID[1:0] bits (Memory data bus width) 
.PP
Definition at line \fB7035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MWID_0   (0x1UL << FSMC_BCR4_MWID_Pos)"
0x00000010 
.PP
Definition at line \fB7036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MWID_1   (0x2UL << FSMC_BCR4_MWID_Pos)"
0x00000020 
.PP
Definition at line \fB7037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MWID_Msk   (0x3UL << FSMC_BCR4_MWID_Pos)"
0x00000030 
.PP
Definition at line \fB7034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_MWID_Pos   (4U)"

.PP
Definition at line \fB7033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITCFG   \fBFSMC_BCR4_WAITCFG_Msk\fP"
Wait timing configuration 
.br
 
.PP
Definition at line \fB7053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITCFG_Msk   (0x1UL << FSMC_BCR4_WAITCFG_Pos)"
0x00000800 
.PP
Definition at line \fB7052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITCFG_Pos   (11U)"

.PP
Definition at line \fB7051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITEN   \fBFSMC_BCR4_WAITEN_Msk\fP"
Wait enable bit 
.br
 
.PP
Definition at line \fB7059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITEN_Msk   (0x1UL << FSMC_BCR4_WAITEN_Pos)"
0x00002000 
.PP
Definition at line \fB7058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITEN_Pos   (13U)"

.PP
Definition at line \fB7057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITPOL   \fBFSMC_BCR4_WAITPOL_Msk\fP"
Wait signal polarity bit 
.br
 
.PP
Definition at line \fB7047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITPOL_Msk   (0x1UL << FSMC_BCR4_WAITPOL_Pos)"
0x00000200 
.PP
Definition at line \fB7046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WAITPOL_Pos   (9U)"

.PP
Definition at line \fB7045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WRAPMOD   \fBFSMC_BCR4_WRAPMOD_Msk\fP"
Wrapped burst mode support 
.br
 
.PP
Definition at line \fB7050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WRAPMOD_Msk   (0x1UL << FSMC_BCR4_WRAPMOD_Pos)"
0x00000400 
.PP
Definition at line \fB7049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WRAPMOD_Pos   (10U)"

.PP
Definition at line \fB7048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WREN   \fBFSMC_BCR4_WREN_Msk\fP"
Write enable bit 
.br
 
.PP
Definition at line \fB7056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WREN_Msk   (0x1UL << FSMC_BCR4_WREN_Pos)"
0x00001000 
.PP
Definition at line \fB7055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BCR4_WREN_Pos   (12U)"

.PP
Definition at line \fB7054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ACCMOD   \fBFSMC_BTR1_ACCMOD_Msk\fP"
ACCMOD[1:0] bits (Access mode) 
.PP
Definition at line \fB7131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ACCMOD_0   (0x1UL << FSMC_BTR1_ACCMOD_Pos)"
0x10000000 
.PP
Definition at line \fB7132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ACCMOD_1   (0x2UL << FSMC_BTR1_ACCMOD_Pos)"
0x20000000 
.PP
Definition at line \fB7133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ACCMOD_Msk   (0x3UL << FSMC_BTR1_ACCMOD_Pos)"
0x30000000 
.PP
Definition at line \fB7130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ACCMOD_Pos   (28U)"

.PP
Definition at line \fB7129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDHLD   \fBFSMC_BTR1_ADDHLD_Msk\fP"
ADDHLD[3:0] bits (Address-hold phase duration) 
.PP
Definition at line \fB7087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDHLD_0   (0x1UL << FSMC_BTR1_ADDHLD_Pos)"
0x00000010 
.PP
Definition at line \fB7088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDHLD_1   (0x2UL << FSMC_BTR1_ADDHLD_Pos)"
0x00000020 
.PP
Definition at line \fB7089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDHLD_2   (0x4UL << FSMC_BTR1_ADDHLD_Pos)"
0x00000040 
.PP
Definition at line \fB7090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDHLD_3   (0x8UL << FSMC_BTR1_ADDHLD_Pos)"
0x00000080 
.PP
Definition at line \fB7091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDHLD_Msk   (0xFUL << FSMC_BTR1_ADDHLD_Pos)"
0x000000F0 
.PP
Definition at line \fB7086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDHLD_Pos   (4U)"

.PP
Definition at line \fB7085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDSET   \fBFSMC_BTR1_ADDSET_Msk\fP"
ADDSET[3:0] bits (Address setup phase duration) 
.PP
Definition at line \fB7079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDSET_0   (0x1UL << FSMC_BTR1_ADDSET_Pos)"
0x00000001 
.PP
Definition at line \fB7080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDSET_1   (0x2UL << FSMC_BTR1_ADDSET_Pos)"
0x00000002 
.PP
Definition at line \fB7081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDSET_2   (0x4UL << FSMC_BTR1_ADDSET_Pos)"
0x00000004 
.PP
Definition at line \fB7082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDSET_3   (0x8UL << FSMC_BTR1_ADDSET_Pos)"
0x00000008 
.PP
Definition at line \fB7083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDSET_Msk   (0xFUL << FSMC_BTR1_ADDSET_Pos)"
0x0000000F 
.PP
Definition at line \fB7078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_ADDSET_Pos   (0U)"

.PP
Definition at line \fB7077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_BUSTURN   \fBFSMC_BTR1_BUSTURN_Msk\fP"
BUSTURN[3:0] bits (Bus turnaround phase duration) 
.PP
Definition at line \fB7107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_BUSTURN_0   (0x1UL << FSMC_BTR1_BUSTURN_Pos)"
0x00010000 
.PP
Definition at line \fB7108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_BUSTURN_1   (0x2UL << FSMC_BTR1_BUSTURN_Pos)"
0x00020000 
.PP
Definition at line \fB7109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_BUSTURN_2   (0x4UL << FSMC_BTR1_BUSTURN_Pos)"
0x00040000 
.PP
Definition at line \fB7110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_BUSTURN_3   (0x8UL << FSMC_BTR1_BUSTURN_Pos)"
0x00080000 
.PP
Definition at line \fB7111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_BUSTURN_Msk   (0xFUL << FSMC_BTR1_BUSTURN_Pos)"
0x000F0000 
.PP
Definition at line \fB7106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_BUSTURN_Pos   (16U)"

.PP
Definition at line \fB7105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_CLKDIV   \fBFSMC_BTR1_CLKDIV_Msk\fP"
CLKDIV[3:0] bits (Clock divide ratio) 
.PP
Definition at line \fB7115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_CLKDIV_0   (0x1UL << FSMC_BTR1_CLKDIV_Pos)"
0x00100000 
.PP
Definition at line \fB7116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_CLKDIV_1   (0x2UL << FSMC_BTR1_CLKDIV_Pos)"
0x00200000 
.PP
Definition at line \fB7117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_CLKDIV_2   (0x4UL << FSMC_BTR1_CLKDIV_Pos)"
0x00400000 
.PP
Definition at line \fB7118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_CLKDIV_3   (0x8UL << FSMC_BTR1_CLKDIV_Pos)"
0x00800000 
.PP
Definition at line \fB7119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_CLKDIV_Msk   (0xFUL << FSMC_BTR1_CLKDIV_Pos)"
0x00F00000 
.PP
Definition at line \fB7114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_CLKDIV_Pos   (20U)"

.PP
Definition at line \fB7113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST   \fBFSMC_BTR1_DATAST_Msk\fP"
DATAST [7:0] bits (Data-phase duration) 
.PP
Definition at line \fB7095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_0   (0x01UL << FSMC_BTR1_DATAST_Pos)"
0x00000100 
.PP
Definition at line \fB7096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_1   (0x02UL << FSMC_BTR1_DATAST_Pos)"
0x00000200 
.PP
Definition at line \fB7097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_2   (0x04UL << FSMC_BTR1_DATAST_Pos)"
0x00000400 
.PP
Definition at line \fB7098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_3   (0x08UL << FSMC_BTR1_DATAST_Pos)"
0x00000800 
.PP
Definition at line \fB7099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_4   (0x10UL << FSMC_BTR1_DATAST_Pos)"
0x00001000 
.PP
Definition at line \fB7100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_5   (0x20UL << FSMC_BTR1_DATAST_Pos)"
0x00002000 
.PP
Definition at line \fB7101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_6   (0x40UL << FSMC_BTR1_DATAST_Pos)"
0x00004000 
.PP
Definition at line \fB7102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_7   (0x80UL << FSMC_BTR1_DATAST_Pos)"
0x00008000 
.PP
Definition at line \fB7103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_Msk   (0xFFUL << FSMC_BTR1_DATAST_Pos)"
0x0000FF00 
.PP
Definition at line \fB7094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATAST_Pos   (8U)"

.PP
Definition at line \fB7093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATLAT   \fBFSMC_BTR1_DATLAT_Msk\fP"
DATLA[3:0] bits (Data latency) 
.PP
Definition at line \fB7123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATLAT_0   (0x1UL << FSMC_BTR1_DATLAT_Pos)"
0x01000000 
.PP
Definition at line \fB7124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATLAT_1   (0x2UL << FSMC_BTR1_DATLAT_Pos)"
0x02000000 
.PP
Definition at line \fB7125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATLAT_2   (0x4UL << FSMC_BTR1_DATLAT_Pos)"
0x04000000 
.PP
Definition at line \fB7126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATLAT_3   (0x8UL << FSMC_BTR1_DATLAT_Pos)"
0x08000000 
.PP
Definition at line \fB7127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATLAT_Msk   (0xFUL << FSMC_BTR1_DATLAT_Pos)"
0x0F000000 
.PP
Definition at line \fB7122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR1_DATLAT_Pos   (24U)"

.PP
Definition at line \fB7121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ACCMOD   \fBFSMC_BTR2_ACCMOD_Msk\fP"
ACCMOD[1:0] bits (Access mode) 
.PP
Definition at line \fB7190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ACCMOD_0   (0x1UL << FSMC_BTR2_ACCMOD_Pos)"
0x10000000 
.PP
Definition at line \fB7191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ACCMOD_1   (0x2UL << FSMC_BTR2_ACCMOD_Pos)"
0x20000000 
.PP
Definition at line \fB7192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ACCMOD_Msk   (0x3UL << FSMC_BTR2_ACCMOD_Pos)"
0x30000000 
.PP
Definition at line \fB7189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ACCMOD_Pos   (28U)"

.PP
Definition at line \fB7188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDHLD   \fBFSMC_BTR2_ADDHLD_Msk\fP"
ADDHLD[3:0] bits (Address-hold phase duration) 
.PP
Definition at line \fB7146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDHLD_0   (0x1UL << FSMC_BTR2_ADDHLD_Pos)"
0x00000010 
.PP
Definition at line \fB7147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDHLD_1   (0x2UL << FSMC_BTR2_ADDHLD_Pos)"
0x00000020 
.PP
Definition at line \fB7148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDHLD_2   (0x4UL << FSMC_BTR2_ADDHLD_Pos)"
0x00000040 
.PP
Definition at line \fB7149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDHLD_3   (0x8UL << FSMC_BTR2_ADDHLD_Pos)"
0x00000080 
.PP
Definition at line \fB7150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDHLD_Msk   (0xFUL << FSMC_BTR2_ADDHLD_Pos)"
0x000000F0 
.PP
Definition at line \fB7145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDHLD_Pos   (4U)"

.PP
Definition at line \fB7144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDSET   \fBFSMC_BTR2_ADDSET_Msk\fP"
ADDSET[3:0] bits (Address setup phase duration) 
.PP
Definition at line \fB7138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDSET_0   (0x1UL << FSMC_BTR2_ADDSET_Pos)"
0x00000001 
.PP
Definition at line \fB7139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDSET_1   (0x2UL << FSMC_BTR2_ADDSET_Pos)"
0x00000002 
.PP
Definition at line \fB7140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDSET_2   (0x4UL << FSMC_BTR2_ADDSET_Pos)"
0x00000004 
.PP
Definition at line \fB7141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDSET_3   (0x8UL << FSMC_BTR2_ADDSET_Pos)"
0x00000008 
.PP
Definition at line \fB7142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDSET_Msk   (0xFUL << FSMC_BTR2_ADDSET_Pos)"
0x0000000F 
.PP
Definition at line \fB7137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_ADDSET_Pos   (0U)"

.PP
Definition at line \fB7136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_BUSTURN   \fBFSMC_BTR2_BUSTURN_Msk\fP"
BUSTURN[3:0] bits (Bus turnaround phase duration) 
.PP
Definition at line \fB7166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_BUSTURN_0   (0x1UL << FSMC_BTR2_BUSTURN_Pos)"
0x00010000 
.PP
Definition at line \fB7167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_BUSTURN_1   (0x2UL << FSMC_BTR2_BUSTURN_Pos)"
0x00020000 
.PP
Definition at line \fB7168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_BUSTURN_2   (0x4UL << FSMC_BTR2_BUSTURN_Pos)"
0x00040000 
.PP
Definition at line \fB7169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_BUSTURN_3   (0x8UL << FSMC_BTR2_BUSTURN_Pos)"
0x00080000 
.PP
Definition at line \fB7170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_BUSTURN_Msk   (0xFUL << FSMC_BTR2_BUSTURN_Pos)"
0x000F0000 
.PP
Definition at line \fB7165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_BUSTURN_Pos   (16U)"

.PP
Definition at line \fB7164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_CLKDIV   \fBFSMC_BTR2_CLKDIV_Msk\fP"
CLKDIV[3:0] bits (Clock divide ratio) 
.PP
Definition at line \fB7174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_CLKDIV_0   (0x1UL << FSMC_BTR2_CLKDIV_Pos)"
0x00100000 
.PP
Definition at line \fB7175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_CLKDIV_1   (0x2UL << FSMC_BTR2_CLKDIV_Pos)"
0x00200000 
.PP
Definition at line \fB7176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_CLKDIV_2   (0x4UL << FSMC_BTR2_CLKDIV_Pos)"
0x00400000 
.PP
Definition at line \fB7177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_CLKDIV_3   (0x8UL << FSMC_BTR2_CLKDIV_Pos)"
0x00800000 
.PP
Definition at line \fB7178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_CLKDIV_Msk   (0xFUL << FSMC_BTR2_CLKDIV_Pos)"
0x00F00000 
.PP
Definition at line \fB7173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_CLKDIV_Pos   (20U)"

.PP
Definition at line \fB7172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST   \fBFSMC_BTR2_DATAST_Msk\fP"
DATAST [7:0] bits (Data-phase duration) 
.PP
Definition at line \fB7154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_0   (0x01UL << FSMC_BTR2_DATAST_Pos)"
0x00000100 
.PP
Definition at line \fB7155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_1   (0x02UL << FSMC_BTR2_DATAST_Pos)"
0x00000200 
.PP
Definition at line \fB7156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_2   (0x04UL << FSMC_BTR2_DATAST_Pos)"
0x00000400 
.PP
Definition at line \fB7157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_3   (0x08UL << FSMC_BTR2_DATAST_Pos)"
0x00000800 
.PP
Definition at line \fB7158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_4   (0x10UL << FSMC_BTR2_DATAST_Pos)"
0x00001000 
.PP
Definition at line \fB7159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_5   (0x20UL << FSMC_BTR2_DATAST_Pos)"
0x00002000 
.PP
Definition at line \fB7160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_6   (0x40UL << FSMC_BTR2_DATAST_Pos)"
0x00004000 
.PP
Definition at line \fB7161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_7   (0x80UL << FSMC_BTR2_DATAST_Pos)"
0x00008000 
.PP
Definition at line \fB7162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_Msk   (0xFFUL << FSMC_BTR2_DATAST_Pos)"
0x0000FF00 
.PP
Definition at line \fB7153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATAST_Pos   (8U)"

.PP
Definition at line \fB7152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATLAT   \fBFSMC_BTR2_DATLAT_Msk\fP"
DATLA[3:0] bits (Data latency) 
.PP
Definition at line \fB7182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATLAT_0   (0x1UL << FSMC_BTR2_DATLAT_Pos)"
0x01000000 
.PP
Definition at line \fB7183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATLAT_1   (0x2UL << FSMC_BTR2_DATLAT_Pos)"
0x02000000 
.PP
Definition at line \fB7184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATLAT_2   (0x4UL << FSMC_BTR2_DATLAT_Pos)"
0x04000000 
.PP
Definition at line \fB7185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATLAT_3   (0x8UL << FSMC_BTR2_DATLAT_Pos)"
0x08000000 
.PP
Definition at line \fB7186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATLAT_Msk   (0xFUL << FSMC_BTR2_DATLAT_Pos)"
0x0F000000 
.PP
Definition at line \fB7181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR2_DATLAT_Pos   (24U)"

.PP
Definition at line \fB7180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ACCMOD   \fBFSMC_BTR3_ACCMOD_Msk\fP"
ACCMOD[1:0] bits (Access mode) 
.PP
Definition at line \fB7249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ACCMOD_0   (0x1UL << FSMC_BTR3_ACCMOD_Pos)"
0x10000000 
.PP
Definition at line \fB7250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ACCMOD_1   (0x2UL << FSMC_BTR3_ACCMOD_Pos)"
0x20000000 
.PP
Definition at line \fB7251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ACCMOD_Msk   (0x3UL << FSMC_BTR3_ACCMOD_Pos)"
0x30000000 
.PP
Definition at line \fB7248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ACCMOD_Pos   (28U)"

.PP
Definition at line \fB7247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDHLD   \fBFSMC_BTR3_ADDHLD_Msk\fP"
ADDHLD[3:0] bits (Address-hold phase duration) 
.PP
Definition at line \fB7205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDHLD_0   (0x1UL << FSMC_BTR3_ADDHLD_Pos)"
0x00000010 
.PP
Definition at line \fB7206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDHLD_1   (0x2UL << FSMC_BTR3_ADDHLD_Pos)"
0x00000020 
.PP
Definition at line \fB7207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDHLD_2   (0x4UL << FSMC_BTR3_ADDHLD_Pos)"
0x00000040 
.PP
Definition at line \fB7208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDHLD_3   (0x8UL << FSMC_BTR3_ADDHLD_Pos)"
0x00000080 
.PP
Definition at line \fB7209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDHLD_Msk   (0xFUL << FSMC_BTR3_ADDHLD_Pos)"
0x000000F0 
.PP
Definition at line \fB7204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDHLD_Pos   (4U)"

.PP
Definition at line \fB7203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDSET   \fBFSMC_BTR3_ADDSET_Msk\fP"
ADDSET[3:0] bits (Address setup phase duration) 
.PP
Definition at line \fB7197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDSET_0   (0x1UL << FSMC_BTR3_ADDSET_Pos)"
0x00000001 
.PP
Definition at line \fB7198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDSET_1   (0x2UL << FSMC_BTR3_ADDSET_Pos)"
0x00000002 
.PP
Definition at line \fB7199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDSET_2   (0x4UL << FSMC_BTR3_ADDSET_Pos)"
0x00000004 
.PP
Definition at line \fB7200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDSET_3   (0x8UL << FSMC_BTR3_ADDSET_Pos)"
0x00000008 
.PP
Definition at line \fB7201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDSET_Msk   (0xFUL << FSMC_BTR3_ADDSET_Pos)"
0x0000000F 
.PP
Definition at line \fB7196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_ADDSET_Pos   (0U)"

.PP
Definition at line \fB7195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_BUSTURN   \fBFSMC_BTR3_BUSTURN_Msk\fP"
BUSTURN[3:0] bits (Bus turnaround phase duration) 
.PP
Definition at line \fB7225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_BUSTURN_0   (0x1UL << FSMC_BTR3_BUSTURN_Pos)"
0x00010000 
.PP
Definition at line \fB7226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_BUSTURN_1   (0x2UL << FSMC_BTR3_BUSTURN_Pos)"
0x00020000 
.PP
Definition at line \fB7227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_BUSTURN_2   (0x4UL << FSMC_BTR3_BUSTURN_Pos)"
0x00040000 
.PP
Definition at line \fB7228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_BUSTURN_3   (0x8UL << FSMC_BTR3_BUSTURN_Pos)"
0x00080000 
.PP
Definition at line \fB7229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_BUSTURN_Msk   (0xFUL << FSMC_BTR3_BUSTURN_Pos)"
0x000F0000 
.PP
Definition at line \fB7224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_BUSTURN_Pos   (16U)"

.PP
Definition at line \fB7223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_CLKDIV   \fBFSMC_BTR3_CLKDIV_Msk\fP"
CLKDIV[3:0] bits (Clock divide ratio) 
.PP
Definition at line \fB7233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_CLKDIV_0   (0x1UL << FSMC_BTR3_CLKDIV_Pos)"
0x00100000 
.PP
Definition at line \fB7234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_CLKDIV_1   (0x2UL << FSMC_BTR3_CLKDIV_Pos)"
0x00200000 
.PP
Definition at line \fB7235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_CLKDIV_2   (0x4UL << FSMC_BTR3_CLKDIV_Pos)"
0x00400000 
.PP
Definition at line \fB7236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_CLKDIV_3   (0x8UL << FSMC_BTR3_CLKDIV_Pos)"
0x00800000 
.PP
Definition at line \fB7237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_CLKDIV_Msk   (0xFUL << FSMC_BTR3_CLKDIV_Pos)"
0x00F00000 
.PP
Definition at line \fB7232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_CLKDIV_Pos   (20U)"

.PP
Definition at line \fB7231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST   \fBFSMC_BTR3_DATAST_Msk\fP"
DATAST [7:0] bits (Data-phase duration) 
.PP
Definition at line \fB7213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_0   (0x01UL << FSMC_BTR3_DATAST_Pos)"
0x00000100 
.PP
Definition at line \fB7214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_1   (0x02UL << FSMC_BTR3_DATAST_Pos)"
0x00000200 
.PP
Definition at line \fB7215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_2   (0x04UL << FSMC_BTR3_DATAST_Pos)"
0x00000400 
.PP
Definition at line \fB7216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_3   (0x08UL << FSMC_BTR3_DATAST_Pos)"
0x00000800 
.PP
Definition at line \fB7217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_4   (0x10UL << FSMC_BTR3_DATAST_Pos)"
0x00001000 
.PP
Definition at line \fB7218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_5   (0x20UL << FSMC_BTR3_DATAST_Pos)"
0x00002000 
.PP
Definition at line \fB7219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_6   (0x40UL << FSMC_BTR3_DATAST_Pos)"
0x00004000 
.PP
Definition at line \fB7220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_7   (0x80UL << FSMC_BTR3_DATAST_Pos)"
0x00008000 
.PP
Definition at line \fB7221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_Msk   (0xFFUL << FSMC_BTR3_DATAST_Pos)"
0x0000FF00 
.PP
Definition at line \fB7212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATAST_Pos   (8U)"

.PP
Definition at line \fB7211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATLAT   \fBFSMC_BTR3_DATLAT_Msk\fP"
DATLA[3:0] bits (Data latency) 
.PP
Definition at line \fB7241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATLAT_0   (0x1UL << FSMC_BTR3_DATLAT_Pos)"
0x01000000 
.PP
Definition at line \fB7242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATLAT_1   (0x2UL << FSMC_BTR3_DATLAT_Pos)"
0x02000000 
.PP
Definition at line \fB7243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATLAT_2   (0x4UL << FSMC_BTR3_DATLAT_Pos)"
0x04000000 
.PP
Definition at line \fB7244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATLAT_3   (0x8UL << FSMC_BTR3_DATLAT_Pos)"
0x08000000 
.PP
Definition at line \fB7245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATLAT_Msk   (0xFUL << FSMC_BTR3_DATLAT_Pos)"
0x0F000000 
.PP
Definition at line \fB7240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR3_DATLAT_Pos   (24U)"

.PP
Definition at line \fB7239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ACCMOD   \fBFSMC_BTR4_ACCMOD_Msk\fP"
ACCMOD[1:0] bits (Access mode) 
.PP
Definition at line \fB7308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ACCMOD_0   (0x1UL << FSMC_BTR4_ACCMOD_Pos)"
0x10000000 
.PP
Definition at line \fB7309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ACCMOD_1   (0x2UL << FSMC_BTR4_ACCMOD_Pos)"
0x20000000 
.PP
Definition at line \fB7310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ACCMOD_Msk   (0x3UL << FSMC_BTR4_ACCMOD_Pos)"
0x30000000 
.PP
Definition at line \fB7307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ACCMOD_Pos   (28U)"

.PP
Definition at line \fB7306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDHLD   \fBFSMC_BTR4_ADDHLD_Msk\fP"
ADDHLD[3:0] bits (Address-hold phase duration) 
.PP
Definition at line \fB7264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDHLD_0   (0x1UL << FSMC_BTR4_ADDHLD_Pos)"
0x00000010 
.PP
Definition at line \fB7265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDHLD_1   (0x2UL << FSMC_BTR4_ADDHLD_Pos)"
0x00000020 
.PP
Definition at line \fB7266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDHLD_2   (0x4UL << FSMC_BTR4_ADDHLD_Pos)"
0x00000040 
.PP
Definition at line \fB7267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDHLD_3   (0x8UL << FSMC_BTR4_ADDHLD_Pos)"
0x00000080 
.PP
Definition at line \fB7268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDHLD_Msk   (0xFUL << FSMC_BTR4_ADDHLD_Pos)"
0x000000F0 
.PP
Definition at line \fB7263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDHLD_Pos   (4U)"

.PP
Definition at line \fB7262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDSET   \fBFSMC_BTR4_ADDSET_Msk\fP"
ADDSET[3:0] bits (Address setup phase duration) 
.PP
Definition at line \fB7256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDSET_0   (0x1UL << FSMC_BTR4_ADDSET_Pos)"
0x00000001 
.PP
Definition at line \fB7257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDSET_1   (0x2UL << FSMC_BTR4_ADDSET_Pos)"
0x00000002 
.PP
Definition at line \fB7258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDSET_2   (0x4UL << FSMC_BTR4_ADDSET_Pos)"
0x00000004 
.PP
Definition at line \fB7259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDSET_3   (0x8UL << FSMC_BTR4_ADDSET_Pos)"
0x00000008 
.PP
Definition at line \fB7260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDSET_Msk   (0xFUL << FSMC_BTR4_ADDSET_Pos)"
0x0000000F 
.PP
Definition at line \fB7255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_ADDSET_Pos   (0U)"

.PP
Definition at line \fB7254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_BUSTURN   \fBFSMC_BTR4_BUSTURN_Msk\fP"
BUSTURN[3:0] bits (Bus turnaround phase duration) 
.PP
Definition at line \fB7284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_BUSTURN_0   (0x1UL << FSMC_BTR4_BUSTURN_Pos)"
0x00010000 
.PP
Definition at line \fB7285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_BUSTURN_1   (0x2UL << FSMC_BTR4_BUSTURN_Pos)"
0x00020000 
.PP
Definition at line \fB7286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_BUSTURN_2   (0x4UL << FSMC_BTR4_BUSTURN_Pos)"
0x00040000 
.PP
Definition at line \fB7287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_BUSTURN_3   (0x8UL << FSMC_BTR4_BUSTURN_Pos)"
0x00080000 
.PP
Definition at line \fB7288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_BUSTURN_Msk   (0xFUL << FSMC_BTR4_BUSTURN_Pos)"
0x000F0000 
.PP
Definition at line \fB7283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_BUSTURN_Pos   (16U)"

.PP
Definition at line \fB7282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_CLKDIV   \fBFSMC_BTR4_CLKDIV_Msk\fP"
CLKDIV[3:0] bits (Clock divide ratio) 
.PP
Definition at line \fB7292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_CLKDIV_0   (0x1UL << FSMC_BTR4_CLKDIV_Pos)"
0x00100000 
.PP
Definition at line \fB7293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_CLKDIV_1   (0x2UL << FSMC_BTR4_CLKDIV_Pos)"
0x00200000 
.PP
Definition at line \fB7294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_CLKDIV_2   (0x4UL << FSMC_BTR4_CLKDIV_Pos)"
0x00400000 
.PP
Definition at line \fB7295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_CLKDIV_3   (0x8UL << FSMC_BTR4_CLKDIV_Pos)"
0x00800000 
.PP
Definition at line \fB7296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_CLKDIV_Msk   (0xFUL << FSMC_BTR4_CLKDIV_Pos)"
0x00F00000 
.PP
Definition at line \fB7291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_CLKDIV_Pos   (20U)"

.PP
Definition at line \fB7290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST   \fBFSMC_BTR4_DATAST_Msk\fP"
DATAST [7:0] bits (Data-phase duration) 
.PP
Definition at line \fB7272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_0   (0x01UL << FSMC_BTR4_DATAST_Pos)"
0x00000100 
.PP
Definition at line \fB7273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_1   (0x02UL << FSMC_BTR4_DATAST_Pos)"
0x00000200 
.PP
Definition at line \fB7274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_2   (0x04UL << FSMC_BTR4_DATAST_Pos)"
0x00000400 
.PP
Definition at line \fB7275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_3   (0x08UL << FSMC_BTR4_DATAST_Pos)"
0x00000800 
.PP
Definition at line \fB7276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_4   (0x10UL << FSMC_BTR4_DATAST_Pos)"
0x00001000 
.PP
Definition at line \fB7277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_5   (0x20UL << FSMC_BTR4_DATAST_Pos)"
0x00002000 
.PP
Definition at line \fB7278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_6   (0x40UL << FSMC_BTR4_DATAST_Pos)"
0x00004000 
.PP
Definition at line \fB7279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_7   (0x80UL << FSMC_BTR4_DATAST_Pos)"
0x00008000 
.PP
Definition at line \fB7280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_Msk   (0xFFUL << FSMC_BTR4_DATAST_Pos)"
0x0000FF00 
.PP
Definition at line \fB7271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATAST_Pos   (8U)"

.PP
Definition at line \fB7270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATLAT   \fBFSMC_BTR4_DATLAT_Msk\fP"
DATLA[3:0] bits (Data latency) 
.PP
Definition at line \fB7300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATLAT_0   (0x1UL << FSMC_BTR4_DATLAT_Pos)"
0x01000000 
.PP
Definition at line \fB7301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATLAT_1   (0x2UL << FSMC_BTR4_DATLAT_Pos)"
0x02000000 
.PP
Definition at line \fB7302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATLAT_2   (0x4UL << FSMC_BTR4_DATLAT_Pos)"
0x04000000 
.PP
Definition at line \fB7303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATLAT_3   (0x8UL << FSMC_BTR4_DATLAT_Pos)"
0x08000000 
.PP
Definition at line \fB7304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATLAT_Msk   (0xFUL << FSMC_BTR4_DATLAT_Pos)"
0x0F000000 
.PP
Definition at line \fB7299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BTR4_DATLAT_Pos   (24U)"

.PP
Definition at line \fB7298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ACCMOD   \fBFSMC_BWTR1_ACCMOD_Msk\fP"
ACCMOD[1:0] bits (Access mode) 
.PP
Definition at line \fB7351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ACCMOD_0   (0x1UL << FSMC_BWTR1_ACCMOD_Pos)"
0x10000000 
.PP
Definition at line \fB7352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ACCMOD_1   (0x2UL << FSMC_BWTR1_ACCMOD_Pos)"
0x20000000 
.PP
Definition at line \fB7353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ACCMOD_Msk   (0x3UL << FSMC_BWTR1_ACCMOD_Pos)"
0x30000000 
.PP
Definition at line \fB7350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ACCMOD_Pos   (28U)"

.PP
Definition at line \fB7349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDHLD   \fBFSMC_BWTR1_ADDHLD_Msk\fP"
ADDHLD[3:0] bits (Address-hold phase duration) 
.PP
Definition at line \fB7323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDHLD_0   (0x1UL << FSMC_BWTR1_ADDHLD_Pos)"
0x00000010 
.PP
Definition at line \fB7324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDHLD_1   (0x2UL << FSMC_BWTR1_ADDHLD_Pos)"
0x00000020 
.PP
Definition at line \fB7325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDHLD_2   (0x4UL << FSMC_BWTR1_ADDHLD_Pos)"
0x00000040 
.PP
Definition at line \fB7326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDHLD_3   (0x8UL << FSMC_BWTR1_ADDHLD_Pos)"
0x00000080 
.PP
Definition at line \fB7327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDHLD_Msk   (0xFUL << FSMC_BWTR1_ADDHLD_Pos)"
0x000000F0 
.PP
Definition at line \fB7322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDHLD_Pos   (4U)"

.PP
Definition at line \fB7321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDSET   \fBFSMC_BWTR1_ADDSET_Msk\fP"
ADDSET[3:0] bits (Address setup phase duration) 
.PP
Definition at line \fB7315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDSET_0   (0x1UL << FSMC_BWTR1_ADDSET_Pos)"
0x00000001 
.PP
Definition at line \fB7316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDSET_1   (0x2UL << FSMC_BWTR1_ADDSET_Pos)"
0x00000002 
.PP
Definition at line \fB7317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDSET_2   (0x4UL << FSMC_BWTR1_ADDSET_Pos)"
0x00000004 
.PP
Definition at line \fB7318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDSET_3   (0x8UL << FSMC_BWTR1_ADDSET_Pos)"
0x00000008 
.PP
Definition at line \fB7319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDSET_Msk   (0xFUL << FSMC_BWTR1_ADDSET_Pos)"
0x0000000F 
.PP
Definition at line \fB7314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_ADDSET_Pos   (0U)"

.PP
Definition at line \fB7313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_BUSTURN   \fBFSMC_BWTR1_BUSTURN_Msk\fP"
BUSTURN[3:0] bits (Bus turnaround duration) 
.PP
Definition at line \fB7343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_BUSTURN_0   (0x1UL << FSMC_BWTR1_BUSTURN_Pos)"
0x00010000 
.PP
Definition at line \fB7344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_BUSTURN_1   (0x2UL << FSMC_BWTR1_BUSTURN_Pos)"
0x00020000 
.PP
Definition at line \fB7345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_BUSTURN_2   (0x4UL << FSMC_BWTR1_BUSTURN_Pos)"
0x00040000 
.PP
Definition at line \fB7346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_BUSTURN_3   (0x8UL << FSMC_BWTR1_BUSTURN_Pos)"
0x00080000 
.PP
Definition at line \fB7347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_BUSTURN_Msk   (0xFUL << FSMC_BWTR1_BUSTURN_Pos)"
0x000F0000 
.PP
Definition at line \fB7342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_BUSTURN_Pos   (16U)"

.PP
Definition at line \fB7341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST   \fBFSMC_BWTR1_DATAST_Msk\fP"
DATAST [7:0] bits (Data-phase duration) 
.PP
Definition at line \fB7331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_0   (0x01UL << FSMC_BWTR1_DATAST_Pos)"
0x00000100 
.PP
Definition at line \fB7332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_1   (0x02UL << FSMC_BWTR1_DATAST_Pos)"
0x00000200 
.PP
Definition at line \fB7333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_2   (0x04UL << FSMC_BWTR1_DATAST_Pos)"
0x00000400 
.PP
Definition at line \fB7334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_3   (0x08UL << FSMC_BWTR1_DATAST_Pos)"
0x00000800 
.PP
Definition at line \fB7335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_4   (0x10UL << FSMC_BWTR1_DATAST_Pos)"
0x00001000 
.PP
Definition at line \fB7336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_5   (0x20UL << FSMC_BWTR1_DATAST_Pos)"
0x00002000 
.PP
Definition at line \fB7337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_6   (0x40UL << FSMC_BWTR1_DATAST_Pos)"
0x00004000 
.PP
Definition at line \fB7338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_7   (0x80UL << FSMC_BWTR1_DATAST_Pos)"
0x00008000 
.PP
Definition at line \fB7339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_Msk   (0xFFUL << FSMC_BWTR1_DATAST_Pos)"
0x0000FF00 
.PP
Definition at line \fB7330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR1_DATAST_Pos   (8U)"

.PP
Definition at line \fB7329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ACCMOD   \fBFSMC_BWTR2_ACCMOD_Msk\fP"
ACCMOD[1:0] bits (Access mode) 
.PP
Definition at line \fB7394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ACCMOD_0   (0x1UL << FSMC_BWTR2_ACCMOD_Pos)"
0x10000000 
.PP
Definition at line \fB7395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ACCMOD_1   (0x2UL << FSMC_BWTR2_ACCMOD_Pos)"
0x20000000 
.PP
Definition at line \fB7396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ACCMOD_Msk   (0x3UL << FSMC_BWTR2_ACCMOD_Pos)"
0x30000000 
.PP
Definition at line \fB7393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ACCMOD_Pos   (28U)"

.PP
Definition at line \fB7392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDHLD   \fBFSMC_BWTR2_ADDHLD_Msk\fP"
ADDHLD[3:0] bits (Address-hold phase duration) 
.PP
Definition at line \fB7366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDHLD_0   (0x1UL << FSMC_BWTR2_ADDHLD_Pos)"
0x00000010 
.PP
Definition at line \fB7367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDHLD_1   (0x2UL << FSMC_BWTR2_ADDHLD_Pos)"
0x00000020 
.PP
Definition at line \fB7368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDHLD_2   (0x4UL << FSMC_BWTR2_ADDHLD_Pos)"
0x00000040 
.PP
Definition at line \fB7369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDHLD_3   (0x8UL << FSMC_BWTR2_ADDHLD_Pos)"
0x00000080 
.PP
Definition at line \fB7370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDHLD_Msk   (0xFUL << FSMC_BWTR2_ADDHLD_Pos)"
0x000000F0 
.PP
Definition at line \fB7365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDHLD_Pos   (4U)"

.PP
Definition at line \fB7364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDSET   \fBFSMC_BWTR2_ADDSET_Msk\fP"
ADDSET[3:0] bits (Address setup phase duration) 
.PP
Definition at line \fB7358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDSET_0   (0x1UL << FSMC_BWTR2_ADDSET_Pos)"
0x00000001 
.PP
Definition at line \fB7359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDSET_1   (0x2UL << FSMC_BWTR2_ADDSET_Pos)"
0x00000002 
.PP
Definition at line \fB7360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDSET_2   (0x4UL << FSMC_BWTR2_ADDSET_Pos)"
0x00000004 
.PP
Definition at line \fB7361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDSET_3   (0x8UL << FSMC_BWTR2_ADDSET_Pos)"
0x00000008 
.PP
Definition at line \fB7362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDSET_Msk   (0xFUL << FSMC_BWTR2_ADDSET_Pos)"
0x0000000F 
.PP
Definition at line \fB7357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_ADDSET_Pos   (0U)"

.PP
Definition at line \fB7356\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_BUSTURN   \fBFSMC_BWTR2_BUSTURN_Msk\fP"
BUSTURN[3:0] bits (Bus turnaround duration) 
.PP
Definition at line \fB7386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_BUSTURN_0   (0x1UL << FSMC_BWTR2_BUSTURN_Pos)"
0x00010000 
.PP
Definition at line \fB7387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_BUSTURN_1   (0x2UL << FSMC_BWTR2_BUSTURN_Pos)"
0x00020000 
.PP
Definition at line \fB7388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_BUSTURN_2   (0x4UL << FSMC_BWTR2_BUSTURN_Pos)"
0x00040000 
.PP
Definition at line \fB7389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_BUSTURN_3   (0x8UL << FSMC_BWTR2_BUSTURN_Pos)"
0x00080000 
.PP
Definition at line \fB7390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_BUSTURN_Msk   (0xFUL << FSMC_BWTR2_BUSTURN_Pos)"
0x000F0000 
.PP
Definition at line \fB7385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_BUSTURN_Pos   (16U)"

.PP
Definition at line \fB7384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST   \fBFSMC_BWTR2_DATAST_Msk\fP"
DATAST [7:0] bits (Data-phase duration) 
.PP
Definition at line \fB7374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_0   (0x01UL << FSMC_BWTR2_DATAST_Pos)"
0x00000100 
.PP
Definition at line \fB7375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_1   (0x02UL << FSMC_BWTR2_DATAST_Pos)"
0x00000200 
.PP
Definition at line \fB7376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_2   (0x04UL << FSMC_BWTR2_DATAST_Pos)"
0x00000400 
.PP
Definition at line \fB7377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_3   (0x08UL << FSMC_BWTR2_DATAST_Pos)"
0x00000800 
.PP
Definition at line \fB7378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_4   (0x10UL << FSMC_BWTR2_DATAST_Pos)"
0x00001000 
.PP
Definition at line \fB7379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_5   (0x20UL << FSMC_BWTR2_DATAST_Pos)"
0x00002000 
.PP
Definition at line \fB7380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_6   (0x40UL << FSMC_BWTR2_DATAST_Pos)"
0x00004000 
.PP
Definition at line \fB7381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_7   (0x80UL << FSMC_BWTR2_DATAST_Pos)"
0x00008000 
.PP
Definition at line \fB7382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_Msk   (0xFFUL << FSMC_BWTR2_DATAST_Pos)"
0x0000FF00 
.PP
Definition at line \fB7373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR2_DATAST_Pos   (8U)"

.PP
Definition at line \fB7372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ACCMOD   \fBFSMC_BWTR3_ACCMOD_Msk\fP"
ACCMOD[1:0] bits (Access mode) 
.PP
Definition at line \fB7437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ACCMOD_0   (0x1UL << FSMC_BWTR3_ACCMOD_Pos)"
0x10000000 
.PP
Definition at line \fB7438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ACCMOD_1   (0x2UL << FSMC_BWTR3_ACCMOD_Pos)"
0x20000000 
.PP
Definition at line \fB7439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ACCMOD_Msk   (0x3UL << FSMC_BWTR3_ACCMOD_Pos)"
0x30000000 
.PP
Definition at line \fB7436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ACCMOD_Pos   (28U)"

.PP
Definition at line \fB7435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDHLD   \fBFSMC_BWTR3_ADDHLD_Msk\fP"
ADDHLD[3:0] bits (Address-hold phase duration) 
.PP
Definition at line \fB7409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDHLD_0   (0x1UL << FSMC_BWTR3_ADDHLD_Pos)"
0x00000010 
.PP
Definition at line \fB7410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDHLD_1   (0x2UL << FSMC_BWTR3_ADDHLD_Pos)"
0x00000020 
.PP
Definition at line \fB7411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDHLD_2   (0x4UL << FSMC_BWTR3_ADDHLD_Pos)"
0x00000040 
.PP
Definition at line \fB7412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDHLD_3   (0x8UL << FSMC_BWTR3_ADDHLD_Pos)"
0x00000080 
.PP
Definition at line \fB7413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDHLD_Msk   (0xFUL << FSMC_BWTR3_ADDHLD_Pos)"
0x000000F0 
.PP
Definition at line \fB7408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDHLD_Pos   (4U)"

.PP
Definition at line \fB7407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDSET   \fBFSMC_BWTR3_ADDSET_Msk\fP"
ADDSET[3:0] bits (Address setup phase duration) 
.PP
Definition at line \fB7401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDSET_0   (0x1UL << FSMC_BWTR3_ADDSET_Pos)"
0x00000001 
.PP
Definition at line \fB7402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDSET_1   (0x2UL << FSMC_BWTR3_ADDSET_Pos)"
0x00000002 
.PP
Definition at line \fB7403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDSET_2   (0x4UL << FSMC_BWTR3_ADDSET_Pos)"
0x00000004 
.PP
Definition at line \fB7404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDSET_3   (0x8UL << FSMC_BWTR3_ADDSET_Pos)"
0x00000008 
.PP
Definition at line \fB7405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDSET_Msk   (0xFUL << FSMC_BWTR3_ADDSET_Pos)"
0x0000000F 
.PP
Definition at line \fB7400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_ADDSET_Pos   (0U)"

.PP
Definition at line \fB7399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_BUSTURN   \fBFSMC_BWTR3_BUSTURN_Msk\fP"
BUSTURN[3:0] bits (Bus turnaround duration) 
.PP
Definition at line \fB7429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_BUSTURN_0   (0x1UL << FSMC_BWTR3_BUSTURN_Pos)"
0x00010000 
.PP
Definition at line \fB7430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_BUSTURN_1   (0x2UL << FSMC_BWTR3_BUSTURN_Pos)"
0x00020000 
.PP
Definition at line \fB7431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_BUSTURN_2   (0x4UL << FSMC_BWTR3_BUSTURN_Pos)"
0x00040000 
.PP
Definition at line \fB7432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_BUSTURN_3   (0x8UL << FSMC_BWTR3_BUSTURN_Pos)"
0x00080000 
.PP
Definition at line \fB7433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_BUSTURN_Msk   (0xFUL << FSMC_BWTR3_BUSTURN_Pos)"
0x000F0000 
.PP
Definition at line \fB7428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_BUSTURN_Pos   (16U)"

.PP
Definition at line \fB7427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST   \fBFSMC_BWTR3_DATAST_Msk\fP"
DATAST [7:0] bits (Data-phase duration) 
.PP
Definition at line \fB7417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_0   (0x01UL << FSMC_BWTR3_DATAST_Pos)"
0x00000100 
.PP
Definition at line \fB7418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_1   (0x02UL << FSMC_BWTR3_DATAST_Pos)"
0x00000200 
.PP
Definition at line \fB7419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_2   (0x04UL << FSMC_BWTR3_DATAST_Pos)"
0x00000400 
.PP
Definition at line \fB7420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_3   (0x08UL << FSMC_BWTR3_DATAST_Pos)"
0x00000800 
.PP
Definition at line \fB7421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_4   (0x10UL << FSMC_BWTR3_DATAST_Pos)"
0x00001000 
.PP
Definition at line \fB7422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_5   (0x20UL << FSMC_BWTR3_DATAST_Pos)"
0x00002000 
.PP
Definition at line \fB7423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_6   (0x40UL << FSMC_BWTR3_DATAST_Pos)"
0x00004000 
.PP
Definition at line \fB7424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_7   (0x80UL << FSMC_BWTR3_DATAST_Pos)"
0x00008000 
.PP
Definition at line \fB7425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_Msk   (0xFFUL << FSMC_BWTR3_DATAST_Pos)"
0x0000FF00 
.PP
Definition at line \fB7416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR3_DATAST_Pos   (8U)"

.PP
Definition at line \fB7415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ACCMOD   \fBFSMC_BWTR4_ACCMOD_Msk\fP"
ACCMOD[1:0] bits (Access mode) 
.PP
Definition at line \fB7480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ACCMOD_0   (0x1UL << FSMC_BWTR4_ACCMOD_Pos)"
0x10000000 
.PP
Definition at line \fB7481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ACCMOD_1   (0x2UL << FSMC_BWTR4_ACCMOD_Pos)"
0x20000000 
.PP
Definition at line \fB7482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ACCMOD_Msk   (0x3UL << FSMC_BWTR4_ACCMOD_Pos)"
0x30000000 
.PP
Definition at line \fB7479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ACCMOD_Pos   (28U)"

.PP
Definition at line \fB7478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDHLD   \fBFSMC_BWTR4_ADDHLD_Msk\fP"
ADDHLD[3:0] bits (Address-hold phase duration) 
.PP
Definition at line \fB7452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDHLD_0   (0x1UL << FSMC_BWTR4_ADDHLD_Pos)"
0x00000010 
.PP
Definition at line \fB7453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDHLD_1   (0x2UL << FSMC_BWTR4_ADDHLD_Pos)"
0x00000020 
.PP
Definition at line \fB7454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDHLD_2   (0x4UL << FSMC_BWTR4_ADDHLD_Pos)"
0x00000040 
.PP
Definition at line \fB7455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDHLD_3   (0x8UL << FSMC_BWTR4_ADDHLD_Pos)"
0x00000080 
.PP
Definition at line \fB7456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDHLD_Msk   (0xFUL << FSMC_BWTR4_ADDHLD_Pos)"
0x000000F0 
.PP
Definition at line \fB7451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDHLD_Pos   (4U)"

.PP
Definition at line \fB7450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDSET   \fBFSMC_BWTR4_ADDSET_Msk\fP"
ADDSET[3:0] bits (Address setup phase duration) 
.PP
Definition at line \fB7444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDSET_0   (0x1UL << FSMC_BWTR4_ADDSET_Pos)"
0x00000001 
.PP
Definition at line \fB7445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDSET_1   (0x2UL << FSMC_BWTR4_ADDSET_Pos)"
0x00000002 
.PP
Definition at line \fB7446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDSET_2   (0x4UL << FSMC_BWTR4_ADDSET_Pos)"
0x00000004 
.PP
Definition at line \fB7447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDSET_3   (0x8UL << FSMC_BWTR4_ADDSET_Pos)"
0x00000008 
.PP
Definition at line \fB7448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDSET_Msk   (0xFUL << FSMC_BWTR4_ADDSET_Pos)"
0x0000000F 
.PP
Definition at line \fB7443\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_ADDSET_Pos   (0U)"

.PP
Definition at line \fB7442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_BUSTURN   \fBFSMC_BWTR4_BUSTURN_Msk\fP"
BUSTURN[3:0] bits (Bus turnaround duration) 
.PP
Definition at line \fB7472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_BUSTURN_0   (0x1UL << FSMC_BWTR4_BUSTURN_Pos)"
0x00010000 
.PP
Definition at line \fB7473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_BUSTURN_1   (0x2UL << FSMC_BWTR4_BUSTURN_Pos)"
0x00020000 
.PP
Definition at line \fB7474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_BUSTURN_2   (0x4UL << FSMC_BWTR4_BUSTURN_Pos)"
0x00040000 
.PP
Definition at line \fB7475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_BUSTURN_3   (0x8UL << FSMC_BWTR4_BUSTURN_Pos)"
0x00080000 
.PP
Definition at line \fB7476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_BUSTURN_Msk   (0xFUL << FSMC_BWTR4_BUSTURN_Pos)"
0x000F0000 
.PP
Definition at line \fB7471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_BUSTURN_Pos   (16U)"

.PP
Definition at line \fB7470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST   \fBFSMC_BWTR4_DATAST_Msk\fP"
DATAST [3:0] bits (Data-phase duration) 
.PP
Definition at line \fB7460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_0   0x00000100U"
Bit 0 
.PP
Definition at line \fB7461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_1   0x00000200U"
Bit 1 
.PP
Definition at line \fB7462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_2   0x00000400U"
Bit 2 
.PP
Definition at line \fB7463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_3   0x00000800U"
Bit 3 
.PP
Definition at line \fB7464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_4   0x00001000U"
Bit 4 
.PP
Definition at line \fB7465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_5   0x00002000U"
Bit 5 
.PP
Definition at line \fB7466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_6   0x00004000U"
Bit 6 
.PP
Definition at line \fB7467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_7   0x00008000U"
Bit 7 
.PP
Definition at line \fB7468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_Msk   (0xFFUL << FSMC_BWTR4_DATAST_Pos)"
0x0000FF00 
.PP
Definition at line \fB7459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_BWTR4_DATAST_Pos   (8U)"

.PP
Definition at line \fB7458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_ECCR2_ECC2   \fBFSMC_ECCR2_ECC2_Msk\fP"
ECC result 
.PP
Definition at line \fB8031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_ECCR2_ECC2_Msk   (0xFFFFFFFFUL << FSMC_ECCR2_ECC2_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB8030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_ECCR2_ECC2_Pos   (0U)"

.PP
Definition at line \fB8029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_ECCR3_ECC3   \fBFSMC_ECCR3_ECC3_Msk\fP"
ECC result 
.PP
Definition at line \fB8036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_ECCR3_ECC3_Msk   (0xFFFFFFFFUL << FSMC_ECCR3_ECC3_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB8035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_ECCR3_ECC3_Pos   (0U)"

.PP
Definition at line \fB8034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2   \fBFSMC_PATT2_ATTHIZ2_Msk\fP"
ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) 
.PP
Definition at line \fB7871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_0   (0x01UL << FSMC_PATT2_ATTHIZ2_Pos)"
0x01000000 
.PP
Definition at line \fB7872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_1   (0x02UL << FSMC_PATT2_ATTHIZ2_Pos)"
0x02000000 
.PP
Definition at line \fB7873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_2   (0x04UL << FSMC_PATT2_ATTHIZ2_Pos)"
0x04000000 
.PP
Definition at line \fB7874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_3   (0x08UL << FSMC_PATT2_ATTHIZ2_Pos)"
0x08000000 
.PP
Definition at line \fB7875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_4   (0x10UL << FSMC_PATT2_ATTHIZ2_Pos)"
0x10000000 
.PP
Definition at line \fB7876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_5   (0x20UL << FSMC_PATT2_ATTHIZ2_Pos)"
0x20000000 
.PP
Definition at line \fB7877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_6   (0x40UL << FSMC_PATT2_ATTHIZ2_Pos)"
0x40000000 
.PP
Definition at line \fB7878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_7   (0x80UL << FSMC_PATT2_ATTHIZ2_Pos)"
0x80000000 
.PP
Definition at line \fB7879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_Msk   (0xFFUL << FSMC_PATT2_ATTHIZ2_Pos)"
0xFF000000 
.PP
Definition at line \fB7870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHIZ2_Pos   (24U)"

.PP
Definition at line \fB7869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2   \fBFSMC_PATT2_ATTHOLD2_Msk\fP"
ATTHOLD2[7:0] bits (Attribute memory 2 hold time) 
.PP
Definition at line \fB7859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_0   (0x01UL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00010000 
.PP
Definition at line \fB7860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_1   (0x02UL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00020000 
.PP
Definition at line \fB7861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_2   (0x04UL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00040000 
.PP
Definition at line \fB7862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_3   (0x08UL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00080000 
.PP
Definition at line \fB7863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_4   (0x10UL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00100000 
.PP
Definition at line \fB7864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_5   (0x20UL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00200000 
.PP
Definition at line \fB7865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_6   (0x40UL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00400000 
.PP
Definition at line \fB7866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_7   (0x80UL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00800000 
.PP
Definition at line \fB7867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_Msk   (0xFFUL << FSMC_PATT2_ATTHOLD2_Pos)"
0x00FF0000 
.PP
Definition at line \fB7858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTHOLD2_Pos   (16U)"

.PP
Definition at line \fB7857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2   \fBFSMC_PATT2_ATTSET2_Msk\fP"
ATTSET2[7:0] bits (Attribute memory 2 setup time) 
.PP
Definition at line \fB7835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_0   (0x01UL << FSMC_PATT2_ATTSET2_Pos)"
0x00000001 
.PP
Definition at line \fB7836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_1   (0x02UL << FSMC_PATT2_ATTSET2_Pos)"
0x00000002 
.PP
Definition at line \fB7837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_2   (0x04UL << FSMC_PATT2_ATTSET2_Pos)"
0x00000004 
.PP
Definition at line \fB7838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_3   (0x08UL << FSMC_PATT2_ATTSET2_Pos)"
0x00000008 
.PP
Definition at line \fB7839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_4   (0x10UL << FSMC_PATT2_ATTSET2_Pos)"
0x00000010 
.PP
Definition at line \fB7840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_5   (0x20UL << FSMC_PATT2_ATTSET2_Pos)"
0x00000020 
.PP
Definition at line \fB7841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_6   (0x40UL << FSMC_PATT2_ATTSET2_Pos)"
0x00000040 
.PP
Definition at line \fB7842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_7   (0x80UL << FSMC_PATT2_ATTSET2_Pos)"
0x00000080 
.PP
Definition at line \fB7843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_Msk   (0xFFUL << FSMC_PATT2_ATTSET2_Pos)"
0x000000FF 
.PP
Definition at line \fB7834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTSET2_Pos   (0U)"

.PP
Definition at line \fB7833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2   \fBFSMC_PATT2_ATTWAIT2_Msk\fP"
ATTWAIT2[7:0] bits (Attribute memory 2 wait time) 
.PP
Definition at line \fB7847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_0   (0x01UL << FSMC_PATT2_ATTWAIT2_Pos)"
0x00000100 
.PP
Definition at line \fB7848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_1   (0x02UL << FSMC_PATT2_ATTWAIT2_Pos)"
0x00000200 
.PP
Definition at line \fB7849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_2   (0x04UL << FSMC_PATT2_ATTWAIT2_Pos)"
0x00000400 
.PP
Definition at line \fB7850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_3   (0x08UL << FSMC_PATT2_ATTWAIT2_Pos)"
0x00000800 
.PP
Definition at line \fB7851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_4   (0x10UL << FSMC_PATT2_ATTWAIT2_Pos)"
0x00001000 
.PP
Definition at line \fB7852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_5   (0x20UL << FSMC_PATT2_ATTWAIT2_Pos)"
0x00002000 
.PP
Definition at line \fB7853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_6   (0x40UL << FSMC_PATT2_ATTWAIT2_Pos)"
0x00004000 
.PP
Definition at line \fB7854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_7   (0x80UL << FSMC_PATT2_ATTWAIT2_Pos)"
0x00008000 
.PP
Definition at line \fB7855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_Msk   (0xFFUL << FSMC_PATT2_ATTWAIT2_Pos)"
0x0000FF00 
.PP
Definition at line \fB7846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT2_ATTWAIT2_Pos   (8U)"

.PP
Definition at line \fB7845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3   \fBFSMC_PATT3_ATTHIZ3_Msk\fP"
ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) 
.PP
Definition at line \fB7920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_0   (0x01UL << FSMC_PATT3_ATTHIZ3_Pos)"
0x01000000 
.PP
Definition at line \fB7921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_1   (0x02UL << FSMC_PATT3_ATTHIZ3_Pos)"
0x02000000 
.PP
Definition at line \fB7922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_2   (0x04UL << FSMC_PATT3_ATTHIZ3_Pos)"
0x04000000 
.PP
Definition at line \fB7923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_3   (0x08UL << FSMC_PATT3_ATTHIZ3_Pos)"
0x08000000 
.PP
Definition at line \fB7924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_4   (0x10UL << FSMC_PATT3_ATTHIZ3_Pos)"
0x10000000 
.PP
Definition at line \fB7925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_5   (0x20UL << FSMC_PATT3_ATTHIZ3_Pos)"
0x20000000 
.PP
Definition at line \fB7926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_6   (0x40UL << FSMC_PATT3_ATTHIZ3_Pos)"
0x40000000 
.PP
Definition at line \fB7927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_7   (0x80UL << FSMC_PATT3_ATTHIZ3_Pos)"
0x80000000 
.PP
Definition at line \fB7928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_Msk   (0xFFUL << FSMC_PATT3_ATTHIZ3_Pos)"
0xFF000000 
.PP
Definition at line \fB7919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHIZ3_Pos   (24U)"

.PP
Definition at line \fB7918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3   \fBFSMC_PATT3_ATTHOLD3_Msk\fP"
ATTHOLD3[7:0] bits (Attribute memory 3 hold time) 
.PP
Definition at line \fB7908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_0   (0x01UL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00010000 
.PP
Definition at line \fB7909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_1   (0x02UL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00020000 
.PP
Definition at line \fB7910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_2   (0x04UL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00040000 
.PP
Definition at line \fB7911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_3   (0x08UL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00080000 
.PP
Definition at line \fB7912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_4   (0x10UL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00100000 
.PP
Definition at line \fB7913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_5   (0x20UL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00200000 
.PP
Definition at line \fB7914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_6   (0x40UL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00400000 
.PP
Definition at line \fB7915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_7   (0x80UL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00800000 
.PP
Definition at line \fB7916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_Msk   (0xFFUL << FSMC_PATT3_ATTHOLD3_Pos)"
0x00FF0000 
.PP
Definition at line \fB7907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTHOLD3_Pos   (16U)"

.PP
Definition at line \fB7906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3   \fBFSMC_PATT3_ATTSET3_Msk\fP"
ATTSET3[7:0] bits (Attribute memory 3 setup time) 
.PP
Definition at line \fB7884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_0   (0x01UL << FSMC_PATT3_ATTSET3_Pos)"
0x00000001 
.PP
Definition at line \fB7885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_1   (0x02UL << FSMC_PATT3_ATTSET3_Pos)"
0x00000002 
.PP
Definition at line \fB7886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_2   (0x04UL << FSMC_PATT3_ATTSET3_Pos)"
0x00000004 
.PP
Definition at line \fB7887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_3   (0x08UL << FSMC_PATT3_ATTSET3_Pos)"
0x00000008 
.PP
Definition at line \fB7888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_4   (0x10UL << FSMC_PATT3_ATTSET3_Pos)"
0x00000010 
.PP
Definition at line \fB7889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_5   (0x20UL << FSMC_PATT3_ATTSET3_Pos)"
0x00000020 
.PP
Definition at line \fB7890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_6   (0x40UL << FSMC_PATT3_ATTSET3_Pos)"
0x00000040 
.PP
Definition at line \fB7891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_7   (0x80UL << FSMC_PATT3_ATTSET3_Pos)"
0x00000080 
.PP
Definition at line \fB7892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_Msk   (0xFFUL << FSMC_PATT3_ATTSET3_Pos)"
0x000000FF 
.PP
Definition at line \fB7883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTSET3_Pos   (0U)"

.PP
Definition at line \fB7882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3   \fBFSMC_PATT3_ATTWAIT3_Msk\fP"
ATTWAIT3[7:0] bits (Attribute memory 3 wait time) 
.PP
Definition at line \fB7896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_0   (0x01UL << FSMC_PATT3_ATTWAIT3_Pos)"
0x00000100 
.PP
Definition at line \fB7897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_1   (0x02UL << FSMC_PATT3_ATTWAIT3_Pos)"
0x00000200 
.PP
Definition at line \fB7898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_2   (0x04UL << FSMC_PATT3_ATTWAIT3_Pos)"
0x00000400 
.PP
Definition at line \fB7899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_3   (0x08UL << FSMC_PATT3_ATTWAIT3_Pos)"
0x00000800 
.PP
Definition at line \fB7900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_4   (0x10UL << FSMC_PATT3_ATTWAIT3_Pos)"
0x00001000 
.PP
Definition at line \fB7901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_5   (0x20UL << FSMC_PATT3_ATTWAIT3_Pos)"
0x00002000 
.PP
Definition at line \fB7902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_6   (0x40UL << FSMC_PATT3_ATTWAIT3_Pos)"
0x00004000 
.PP
Definition at line \fB7903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_7   (0x80UL << FSMC_PATT3_ATTWAIT3_Pos)"
0x00008000 
.PP
Definition at line \fB7904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_Msk   (0xFFUL << FSMC_PATT3_ATTWAIT3_Pos)"
0x0000FF00 
.PP
Definition at line \fB7895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT3_ATTWAIT3_Pos   (8U)"

.PP
Definition at line \fB7894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4   \fBFSMC_PATT4_ATTHIZ4_Msk\fP"
ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) 
.PP
Definition at line \fB7969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_0   (0x01UL << FSMC_PATT4_ATTHIZ4_Pos)"
0x01000000 
.PP
Definition at line \fB7970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_1   (0x02UL << FSMC_PATT4_ATTHIZ4_Pos)"
0x02000000 
.PP
Definition at line \fB7971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_2   (0x04UL << FSMC_PATT4_ATTHIZ4_Pos)"
0x04000000 
.PP
Definition at line \fB7972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_3   (0x08UL << FSMC_PATT4_ATTHIZ4_Pos)"
0x08000000 
.PP
Definition at line \fB7973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_4   (0x10UL << FSMC_PATT4_ATTHIZ4_Pos)"
0x10000000 
.PP
Definition at line \fB7974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_5   (0x20UL << FSMC_PATT4_ATTHIZ4_Pos)"
0x20000000 
.PP
Definition at line \fB7975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_6   (0x40UL << FSMC_PATT4_ATTHIZ4_Pos)"
0x40000000 
.PP
Definition at line \fB7976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_7   (0x80UL << FSMC_PATT4_ATTHIZ4_Pos)"
0x80000000 
.PP
Definition at line \fB7977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_Msk   (0xFFUL << FSMC_PATT4_ATTHIZ4_Pos)"
0xFF000000 
.PP
Definition at line \fB7968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHIZ4_Pos   (24U)"

.PP
Definition at line \fB7967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4   \fBFSMC_PATT4_ATTHOLD4_Msk\fP"
ATTHOLD4[7:0] bits (Attribute memory 4 hold time) 
.PP
Definition at line \fB7957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_0   (0x01UL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00010000 
.PP
Definition at line \fB7958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_1   (0x02UL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00020000 
.PP
Definition at line \fB7959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_2   (0x04UL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00040000 
.PP
Definition at line \fB7960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_3   (0x08UL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00080000 
.PP
Definition at line \fB7961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_4   (0x10UL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00100000 
.PP
Definition at line \fB7962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_5   (0x20UL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00200000 
.PP
Definition at line \fB7963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_6   (0x40UL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00400000 
.PP
Definition at line \fB7964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_7   (0x80UL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00800000 
.PP
Definition at line \fB7965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_Msk   (0xFFUL << FSMC_PATT4_ATTHOLD4_Pos)"
0x00FF0000 
.PP
Definition at line \fB7956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTHOLD4_Pos   (16U)"

.PP
Definition at line \fB7955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4   \fBFSMC_PATT4_ATTSET4_Msk\fP"
ATTSET4[7:0] bits (Attribute memory 4 setup time) 
.PP
Definition at line \fB7933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_0   (0x01UL << FSMC_PATT4_ATTSET4_Pos)"
0x00000001 
.PP
Definition at line \fB7934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_1   (0x02UL << FSMC_PATT4_ATTSET4_Pos)"
0x00000002 
.PP
Definition at line \fB7935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_2   (0x04UL << FSMC_PATT4_ATTSET4_Pos)"
0x00000004 
.PP
Definition at line \fB7936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_3   (0x08UL << FSMC_PATT4_ATTSET4_Pos)"
0x00000008 
.PP
Definition at line \fB7937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_4   (0x10UL << FSMC_PATT4_ATTSET4_Pos)"
0x00000010 
.PP
Definition at line \fB7938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_5   (0x20UL << FSMC_PATT4_ATTSET4_Pos)"
0x00000020 
.PP
Definition at line \fB7939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_6   (0x40UL << FSMC_PATT4_ATTSET4_Pos)"
0x00000040 
.PP
Definition at line \fB7940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_7   (0x80UL << FSMC_PATT4_ATTSET4_Pos)"
0x00000080 
.PP
Definition at line \fB7941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_Msk   (0xFFUL << FSMC_PATT4_ATTSET4_Pos)"
0x000000FF 
.PP
Definition at line \fB7932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTSET4_Pos   (0U)"

.PP
Definition at line \fB7931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4   \fBFSMC_PATT4_ATTWAIT4_Msk\fP"
ATTWAIT4[7:0] bits (Attribute memory 4 wait time) 
.PP
Definition at line \fB7945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_0   (0x01UL << FSMC_PATT4_ATTWAIT4_Pos)"
0x00000100 
.PP
Definition at line \fB7946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_1   (0x02UL << FSMC_PATT4_ATTWAIT4_Pos)"
0x00000200 
.PP
Definition at line \fB7947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_2   (0x04UL << FSMC_PATT4_ATTWAIT4_Pos)"
0x00000400 
.PP
Definition at line \fB7948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_3   (0x08UL << FSMC_PATT4_ATTWAIT4_Pos)"
0x00000800 
.PP
Definition at line \fB7949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_4   (0x10UL << FSMC_PATT4_ATTWAIT4_Pos)"
0x00001000 
.PP
Definition at line \fB7950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_5   (0x20UL << FSMC_PATT4_ATTWAIT4_Pos)"
0x00002000 
.PP
Definition at line \fB7951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_6   (0x40UL << FSMC_PATT4_ATTWAIT4_Pos)"
0x00004000 
.PP
Definition at line \fB7952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_7   (0x80UL << FSMC_PATT4_ATTWAIT4_Pos)"
0x00008000 
.PP
Definition at line \fB7953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_Msk   (0xFFUL << FSMC_PATT4_ATTWAIT4_Pos)"
0x0000FF00 
.PP
Definition at line \fB7944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PATT4_ATTWAIT4_Pos   (8U)"

.PP
Definition at line \fB7943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCEN   \fBFSMC_PCR2_ECCEN_Msk\fP"
ECC computation logic enable bit 
.PP
Definition at line \fB7503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCEN_Msk   (0x1UL << FSMC_PCR2_ECCEN_Pos)"
0x00000040 
.PP
Definition at line \fB7502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCEN_Pos   (6U)"

.PP
Definition at line \fB7501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCPS   \fBFSMC_PCR2_ECCPS_Msk\fP"
ECCPS[1:0] bits (ECC page size) 
.PP
Definition at line \fB7523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCPS_0   (0x1UL << FSMC_PCR2_ECCPS_Pos)"
0x00020000 
.PP
Definition at line \fB7524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCPS_1   (0x2UL << FSMC_PCR2_ECCPS_Pos)"
0x00040000 
.PP
Definition at line \fB7525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCPS_2   (0x4UL << FSMC_PCR2_ECCPS_Pos)"
0x00080000 
.PP
Definition at line \fB7526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCPS_Msk   (0x7UL << FSMC_PCR2_ECCPS_Pos)"
0x000E0000 
.PP
Definition at line \fB7522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_ECCPS_Pos   (17U)"

.PP
Definition at line \fB7521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PBKEN   \fBFSMC_PCR2_PBKEN_Msk\fP"
PC Card/NAND Flash memory bank enable bit 
.PP
Definition at line \fB7490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PBKEN_Msk   (0x1UL << FSMC_PCR2_PBKEN_Pos)"
0x00000004 
.PP
Definition at line \fB7489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PBKEN_Pos   (2U)"

.PP
Definition at line \fB7488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PTYP   \fBFSMC_PCR2_PTYP_Msk\fP"
Memory type 
.PP
Definition at line \fB7493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PTYP_Msk   (0x1UL << FSMC_PCR2_PTYP_Pos)"
0x00000008 
.PP
Definition at line \fB7492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PTYP_Pos   (3U)"

.PP
Definition at line \fB7491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PWAITEN   \fBFSMC_PCR2_PWAITEN_Msk\fP"
Wait feature enable bit 
.PP
Definition at line \fB7487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PWAITEN_Msk   (0x1UL << FSMC_PCR2_PWAITEN_Pos)"
0x00000002 
.PP
Definition at line \fB7486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PWAITEN_Pos   (1U)"

.PP
Definition at line \fB7485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PWID   \fBFSMC_PCR2_PWID_Msk\fP"
PWID[1:0] bits (NAND Flash databus width) 
.PP
Definition at line \fB7497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PWID_0   (0x1UL << FSMC_PCR2_PWID_Pos)"
0x00000010 
.PP
Definition at line \fB7498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PWID_1   (0x2UL << FSMC_PCR2_PWID_Pos)"
0x00000020 
.PP
Definition at line \fB7499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PWID_Msk   (0x3UL << FSMC_PCR2_PWID_Pos)"
0x00000030 
.PP
Definition at line \fB7496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_PWID_Pos   (4U)"

.PP
Definition at line \fB7495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TAR   \fBFSMC_PCR2_TAR_Msk\fP"
TAR[3:0] bits (ALE to RE delay) 
.PP
Definition at line \fB7515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TAR_0   (0x1UL << FSMC_PCR2_TAR_Pos)"
0x00002000 
.PP
Definition at line \fB7516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TAR_1   (0x2UL << FSMC_PCR2_TAR_Pos)"
0x00004000 
.PP
Definition at line \fB7517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TAR_2   (0x4UL << FSMC_PCR2_TAR_Pos)"
0x00008000 
.PP
Definition at line \fB7518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TAR_3   (0x8UL << FSMC_PCR2_TAR_Pos)"
0x00010000 
.PP
Definition at line \fB7519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TAR_Msk   (0xFUL << FSMC_PCR2_TAR_Pos)"
0x0001E000 
.PP
Definition at line \fB7514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TAR_Pos   (13U)"

.PP
Definition at line \fB7513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TCLR   \fBFSMC_PCR2_TCLR_Msk\fP"
TCLR[3:0] bits (CLE to RE delay) 
.PP
Definition at line \fB7507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TCLR_0   (0x1UL << FSMC_PCR2_TCLR_Pos)"
0x00000200 
.PP
Definition at line \fB7508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TCLR_1   (0x2UL << FSMC_PCR2_TCLR_Pos)"
0x00000400 
.PP
Definition at line \fB7509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TCLR_2   (0x4UL << FSMC_PCR2_TCLR_Pos)"
0x00000800 
.PP
Definition at line \fB7510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TCLR_3   (0x8UL << FSMC_PCR2_TCLR_Pos)"
0x00001000 
.PP
Definition at line \fB7511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TCLR_Msk   (0xFUL << FSMC_PCR2_TCLR_Pos)"
0x00001E00 
.PP
Definition at line \fB7506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR2_TCLR_Pos   (9U)"

.PP
Definition at line \fB7505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCEN   \fBFSMC_PCR3_ECCEN_Msk\fP"
ECC computation logic enable bit 
.PP
Definition at line \fB7547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCEN_Msk   (0x1UL << FSMC_PCR3_ECCEN_Pos)"
0x00000040 
.PP
Definition at line \fB7546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCEN_Pos   (6U)"

.PP
Definition at line \fB7545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCPS   \fBFSMC_PCR3_ECCPS_Msk\fP"
ECCPS[2:0] bits (ECC page size) 
.PP
Definition at line \fB7567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCPS_0   (0x1UL << FSMC_PCR3_ECCPS_Pos)"
0x00020000 
.PP
Definition at line \fB7568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCPS_1   (0x2UL << FSMC_PCR3_ECCPS_Pos)"
0x00040000 
.PP
Definition at line \fB7569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCPS_2   (0x4UL << FSMC_PCR3_ECCPS_Pos)"
0x00080000 
.PP
Definition at line \fB7570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCPS_Msk   (0x7UL << FSMC_PCR3_ECCPS_Pos)"
0x000E0000 
.PP
Definition at line \fB7566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_ECCPS_Pos   (17U)"

.PP
Definition at line \fB7565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PBKEN   \fBFSMC_PCR3_PBKEN_Msk\fP"
PC Card/NAND Flash memory bank enable bit 
.PP
Definition at line \fB7534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PBKEN_Msk   (0x1UL << FSMC_PCR3_PBKEN_Pos)"
0x00000004 
.PP
Definition at line \fB7533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PBKEN_Pos   (2U)"

.PP
Definition at line \fB7532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PTYP   \fBFSMC_PCR3_PTYP_Msk\fP"
Memory type 
.PP
Definition at line \fB7537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PTYP_Msk   (0x1UL << FSMC_PCR3_PTYP_Pos)"
0x00000008 
.PP
Definition at line \fB7536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PTYP_Pos   (3U)"

.PP
Definition at line \fB7535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PWAITEN   \fBFSMC_PCR3_PWAITEN_Msk\fP"
Wait feature enable bit 
.PP
Definition at line \fB7531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PWAITEN_Msk   (0x1UL << FSMC_PCR3_PWAITEN_Pos)"
0x00000002 
.PP
Definition at line \fB7530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PWAITEN_Pos   (1U)"

.PP
Definition at line \fB7529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PWID   \fBFSMC_PCR3_PWID_Msk\fP"
PWID[1:0] bits (NAND Flash databus width) 
.PP
Definition at line \fB7541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PWID_0   (0x1UL << FSMC_PCR3_PWID_Pos)"
0x00000010 
.PP
Definition at line \fB7542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PWID_1   (0x2UL << FSMC_PCR3_PWID_Pos)"
0x00000020 
.PP
Definition at line \fB7543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PWID_Msk   (0x3UL << FSMC_PCR3_PWID_Pos)"
0x00000030 
.PP
Definition at line \fB7540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_PWID_Pos   (4U)"

.PP
Definition at line \fB7539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TAR   \fBFSMC_PCR3_TAR_Msk\fP"
TAR[3:0] bits (ALE to RE delay) 
.PP
Definition at line \fB7559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TAR_0   (0x1UL << FSMC_PCR3_TAR_Pos)"
0x00002000 
.PP
Definition at line \fB7560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TAR_1   (0x2UL << FSMC_PCR3_TAR_Pos)"
0x00004000 
.PP
Definition at line \fB7561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TAR_2   (0x4UL << FSMC_PCR3_TAR_Pos)"
0x00008000 
.PP
Definition at line \fB7562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TAR_3   (0x8UL << FSMC_PCR3_TAR_Pos)"
0x00010000 
.PP
Definition at line \fB7563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TAR_Msk   (0xFUL << FSMC_PCR3_TAR_Pos)"
0x0001E000 
.PP
Definition at line \fB7558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TAR_Pos   (13U)"

.PP
Definition at line \fB7557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TCLR   \fBFSMC_PCR3_TCLR_Msk\fP"
TCLR[3:0] bits (CLE to RE delay) 
.PP
Definition at line \fB7551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TCLR_0   (0x1UL << FSMC_PCR3_TCLR_Pos)"
0x00000200 
.PP
Definition at line \fB7552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TCLR_1   (0x2UL << FSMC_PCR3_TCLR_Pos)"
0x00000400 
.PP
Definition at line \fB7553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TCLR_2   (0x4UL << FSMC_PCR3_TCLR_Pos)"
0x00000800 
.PP
Definition at line \fB7554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TCLR_3   (0x8UL << FSMC_PCR3_TCLR_Pos)"
0x00001000 
.PP
Definition at line \fB7555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TCLR_Msk   (0xFUL << FSMC_PCR3_TCLR_Pos)"
0x00001E00 
.PP
Definition at line \fB7550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR3_TCLR_Pos   (9U)"

.PP
Definition at line \fB7549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCEN   \fBFSMC_PCR4_ECCEN_Msk\fP"
ECC computation logic enable bit 
.PP
Definition at line \fB7591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCEN_Msk   (0x1UL << FSMC_PCR4_ECCEN_Pos)"
0x00000040 
.PP
Definition at line \fB7590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCEN_Pos   (6U)"

.PP
Definition at line \fB7589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCPS   \fBFSMC_PCR4_ECCPS_Msk\fP"
ECCPS[2:0] bits (ECC page size) 
.PP
Definition at line \fB7611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCPS_0   (0x1UL << FSMC_PCR4_ECCPS_Pos)"
0x00020000 
.PP
Definition at line \fB7612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCPS_1   (0x2UL << FSMC_PCR4_ECCPS_Pos)"
0x00040000 
.PP
Definition at line \fB7613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCPS_2   (0x4UL << FSMC_PCR4_ECCPS_Pos)"
0x00080000 
.PP
Definition at line \fB7614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCPS_Msk   (0x7UL << FSMC_PCR4_ECCPS_Pos)"
0x000E0000 
.PP
Definition at line \fB7610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_ECCPS_Pos   (17U)"

.PP
Definition at line \fB7609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PBKEN   \fBFSMC_PCR4_PBKEN_Msk\fP"
PC Card/NAND Flash memory bank enable bit 
.PP
Definition at line \fB7578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PBKEN_Msk   (0x1UL << FSMC_PCR4_PBKEN_Pos)"
0x00000004 
.PP
Definition at line \fB7577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PBKEN_Pos   (2U)"

.PP
Definition at line \fB7576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PTYP   \fBFSMC_PCR4_PTYP_Msk\fP"
Memory type 
.PP
Definition at line \fB7581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PTYP_Msk   (0x1UL << FSMC_PCR4_PTYP_Pos)"
0x00000008 
.PP
Definition at line \fB7580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PTYP_Pos   (3U)"

.PP
Definition at line \fB7579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PWAITEN   \fBFSMC_PCR4_PWAITEN_Msk\fP"
Wait feature enable bit 
.PP
Definition at line \fB7575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PWAITEN_Msk   (0x1UL << FSMC_PCR4_PWAITEN_Pos)"
0x00000002 
.PP
Definition at line \fB7574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PWAITEN_Pos   (1U)"

.PP
Definition at line \fB7573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PWID   \fBFSMC_PCR4_PWID_Msk\fP"
PWID[1:0] bits (NAND Flash databus width) 
.PP
Definition at line \fB7585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PWID_0   (0x1UL << FSMC_PCR4_PWID_Pos)"
0x00000010 
.PP
Definition at line \fB7586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PWID_1   (0x2UL << FSMC_PCR4_PWID_Pos)"
0x00000020 
.PP
Definition at line \fB7587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PWID_Msk   (0x3UL << FSMC_PCR4_PWID_Pos)"
0x00000030 
.PP
Definition at line \fB7584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_PWID_Pos   (4U)"

.PP
Definition at line \fB7583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TAR   \fBFSMC_PCR4_TAR_Msk\fP"
TAR[3:0] bits (ALE to RE delay) 
.PP
Definition at line \fB7603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TAR_0   (0x1UL << FSMC_PCR4_TAR_Pos)"
0x00002000 
.PP
Definition at line \fB7604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TAR_1   (0x2UL << FSMC_PCR4_TAR_Pos)"
0x00004000 
.PP
Definition at line \fB7605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TAR_2   (0x4UL << FSMC_PCR4_TAR_Pos)"
0x00008000 
.PP
Definition at line \fB7606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TAR_3   (0x8UL << FSMC_PCR4_TAR_Pos)"
0x00010000 
.PP
Definition at line \fB7607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TAR_Msk   (0xFUL << FSMC_PCR4_TAR_Pos)"
0x0001E000 
.PP
Definition at line \fB7602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TAR_Pos   (13U)"

.PP
Definition at line \fB7601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TCLR   \fBFSMC_PCR4_TCLR_Msk\fP"
TCLR[3:0] bits (CLE to RE delay) 
.PP
Definition at line \fB7595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TCLR_0   (0x1UL << FSMC_PCR4_TCLR_Pos)"
0x00000200 
.PP
Definition at line \fB7596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TCLR_1   (0x2UL << FSMC_PCR4_TCLR_Pos)"
0x00000400 
.PP
Definition at line \fB7597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TCLR_2   (0x4UL << FSMC_PCR4_TCLR_Pos)"
0x00000800 
.PP
Definition at line \fB7598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TCLR_3   (0x8UL << FSMC_PCR4_TCLR_Pos)"
0x00001000 
.PP
Definition at line \fB7599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TCLR_Msk   (0xFUL << FSMC_PCR4_TCLR_Pos)"
0x00001E00 
.PP
Definition at line \fB7594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PCR4_TCLR_Pos   (9U)"

.PP
Definition at line \fB7593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4   \fBFSMC_PIO4_IOHIZ4_Msk\fP"
IOHIZ4[7:0] bits (I/O 4 databus HiZ time) 
.PP
Definition at line \fB8018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_0   (0x01UL << FSMC_PIO4_IOHIZ4_Pos)"
0x01000000 
.PP
Definition at line \fB8019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_1   (0x02UL << FSMC_PIO4_IOHIZ4_Pos)"
0x02000000 
.PP
Definition at line \fB8020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_2   (0x04UL << FSMC_PIO4_IOHIZ4_Pos)"
0x04000000 
.PP
Definition at line \fB8021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_3   (0x08UL << FSMC_PIO4_IOHIZ4_Pos)"
0x08000000 
.PP
Definition at line \fB8022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_4   (0x10UL << FSMC_PIO4_IOHIZ4_Pos)"
0x10000000 
.PP
Definition at line \fB8023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_5   (0x20UL << FSMC_PIO4_IOHIZ4_Pos)"
0x20000000 
.PP
Definition at line \fB8024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_6   (0x40UL << FSMC_PIO4_IOHIZ4_Pos)"
0x40000000 
.PP
Definition at line \fB8025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_7   (0x80UL << FSMC_PIO4_IOHIZ4_Pos)"
0x80000000 
.PP
Definition at line \fB8026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_Msk   (0xFFUL << FSMC_PIO4_IOHIZ4_Pos)"
0xFF000000 
.PP
Definition at line \fB8017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHIZ4_Pos   (24U)"

.PP
Definition at line \fB8016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4   \fBFSMC_PIO4_IOHOLD4_Msk\fP"
IOHOLD4[7:0] bits (I/O 4 hold time) 
.PP
Definition at line \fB8006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_0   (0x01UL << FSMC_PIO4_IOHOLD4_Pos)"
0x00010000 
.PP
Definition at line \fB8007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_1   (0x02UL << FSMC_PIO4_IOHOLD4_Pos)"
0x00020000 
.PP
Definition at line \fB8008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_2   (0x04UL << FSMC_PIO4_IOHOLD4_Pos)"
0x00040000 
.PP
Definition at line \fB8009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_3   (0x08UL << FSMC_PIO4_IOHOLD4_Pos)"
0x00080000 
.PP
Definition at line \fB8010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_4   (0x10UL << FSMC_PIO4_IOHOLD4_Pos)"
0x00100000 
.PP
Definition at line \fB8011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_5   (0x20UL << FSMC_PIO4_IOHOLD4_Pos)"
0x00200000 
.PP
Definition at line \fB8012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_6   (0x40UL << FSMC_PIO4_IOHOLD4_Pos)"
0x00400000 
.PP
Definition at line \fB8013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_7   (0x80UL << FSMC_PIO4_IOHOLD4_Pos)"
0x00800000 
.PP
Definition at line \fB8014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_Msk   (0xFFUL << FSMC_PIO4_IOHOLD4_Pos)"
0x00FF0000 
.PP
Definition at line \fB8005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOHOLD4_Pos   (16U)"

.PP
Definition at line \fB8004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4   \fBFSMC_PIO4_IOSET4_Msk\fP"
IOSET4[7:0] bits (I/O 4 setup time) 
.PP
Definition at line \fB7982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_0   (0x01UL << FSMC_PIO4_IOSET4_Pos)"
0x00000001 
.PP
Definition at line \fB7983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_1   (0x02UL << FSMC_PIO4_IOSET4_Pos)"
0x00000002 
.PP
Definition at line \fB7984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_2   (0x04UL << FSMC_PIO4_IOSET4_Pos)"
0x00000004 
.PP
Definition at line \fB7985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_3   (0x08UL << FSMC_PIO4_IOSET4_Pos)"
0x00000008 
.PP
Definition at line \fB7986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_4   (0x10UL << FSMC_PIO4_IOSET4_Pos)"
0x00000010 
.PP
Definition at line \fB7987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_5   (0x20UL << FSMC_PIO4_IOSET4_Pos)"
0x00000020 
.PP
Definition at line \fB7988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_6   (0x40UL << FSMC_PIO4_IOSET4_Pos)"
0x00000040 
.PP
Definition at line \fB7989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_7   (0x80UL << FSMC_PIO4_IOSET4_Pos)"
0x00000080 
.PP
Definition at line \fB7990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_Msk   (0xFFUL << FSMC_PIO4_IOSET4_Pos)"
0x000000FF 
.PP
Definition at line \fB7981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOSET4_Pos   (0U)"

.PP
Definition at line \fB7980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4   \fBFSMC_PIO4_IOWAIT4_Msk\fP"
IOWAIT4[7:0] bits (I/O 4 wait time) 
.PP
Definition at line \fB7994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_0   (0x01UL << FSMC_PIO4_IOWAIT4_Pos)"
0x00000100 
.PP
Definition at line \fB7995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_1   (0x02UL << FSMC_PIO4_IOWAIT4_Pos)"
0x00000200 
.PP
Definition at line \fB7996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_2   (0x04UL << FSMC_PIO4_IOWAIT4_Pos)"
0x00000400 
.PP
Definition at line \fB7997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_3   (0x08UL << FSMC_PIO4_IOWAIT4_Pos)"
0x00000800 
.PP
Definition at line \fB7998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_4   (0x10UL << FSMC_PIO4_IOWAIT4_Pos)"
0x00001000 
.PP
Definition at line \fB7999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_5   (0x20UL << FSMC_PIO4_IOWAIT4_Pos)"
0x00002000 
.PP
Definition at line \fB8000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_6   (0x40UL << FSMC_PIO4_IOWAIT4_Pos)"
0x00004000 
.PP
Definition at line \fB8001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_7   (0x80UL << FSMC_PIO4_IOWAIT4_Pos)"
0x00008000 
.PP
Definition at line \fB8002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_Msk   (0xFFUL << FSMC_PIO4_IOWAIT4_Pos)"
0x0000FF00 
.PP
Definition at line \fB7993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PIO4_IOWAIT4_Pos   (8U)"

.PP
Definition at line \fB7992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2   \fBFSMC_PMEM2_MEMHIZ2_Msk\fP"
MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) 
.PP
Definition at line \fB7724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_0   (0x01UL << FSMC_PMEM2_MEMHIZ2_Pos)"
0x01000000 
.PP
Definition at line \fB7725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_1   (0x02UL << FSMC_PMEM2_MEMHIZ2_Pos)"
0x02000000 
.PP
Definition at line \fB7726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_2   (0x04UL << FSMC_PMEM2_MEMHIZ2_Pos)"
0x04000000 
.PP
Definition at line \fB7727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_3   (0x08UL << FSMC_PMEM2_MEMHIZ2_Pos)"
0x08000000 
.PP
Definition at line \fB7728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_4   (0x10UL << FSMC_PMEM2_MEMHIZ2_Pos)"
0x10000000 
.PP
Definition at line \fB7729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_5   (0x20UL << FSMC_PMEM2_MEMHIZ2_Pos)"
0x20000000 
.PP
Definition at line \fB7730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_6   (0x40UL << FSMC_PMEM2_MEMHIZ2_Pos)"
0x40000000 
.PP
Definition at line \fB7731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_7   (0x80UL << FSMC_PMEM2_MEMHIZ2_Pos)"
0x80000000 
.PP
Definition at line \fB7732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_Msk   (0xFFUL << FSMC_PMEM2_MEMHIZ2_Pos)"
0xFF000000 
.PP
Definition at line \fB7723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHIZ2_Pos   (24U)"

.PP
Definition at line \fB7722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2   \fBFSMC_PMEM2_MEMHOLD2_Msk\fP"
MEMHOLD2[7:0] bits (Common memory 2 hold time) 
.PP
Definition at line \fB7712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_0   (0x01UL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00010000 
.PP
Definition at line \fB7713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_1   (0x02UL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00020000 
.PP
Definition at line \fB7714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_2   (0x04UL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00040000 
.PP
Definition at line \fB7715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_3   (0x08UL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00080000 
.PP
Definition at line \fB7716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_4   (0x10UL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00100000 
.PP
Definition at line \fB7717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_5   (0x20UL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00200000 
.PP
Definition at line \fB7718\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_6   (0x40UL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00400000 
.PP
Definition at line \fB7719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_7   (0x80UL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00800000 
.PP
Definition at line \fB7720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_Msk   (0xFFUL << FSMC_PMEM2_MEMHOLD2_Pos)"
0x00FF0000 
.PP
Definition at line \fB7711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMHOLD2_Pos   (16U)"

.PP
Definition at line \fB7710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2   \fBFSMC_PMEM2_MEMSET2_Msk\fP"
MEMSET2[7:0] bits (Common memory 2 setup time) 
.PP
Definition at line \fB7688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_0   (0x01UL << FSMC_PMEM2_MEMSET2_Pos)"
0x00000001 
.PP
Definition at line \fB7689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_1   (0x02UL << FSMC_PMEM2_MEMSET2_Pos)"
0x00000002 
.PP
Definition at line \fB7690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_2   (0x04UL << FSMC_PMEM2_MEMSET2_Pos)"
0x00000004 
.PP
Definition at line \fB7691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_3   (0x08UL << FSMC_PMEM2_MEMSET2_Pos)"
0x00000008 
.PP
Definition at line \fB7692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_4   (0x10UL << FSMC_PMEM2_MEMSET2_Pos)"
0x00000010 
.PP
Definition at line \fB7693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_5   (0x20UL << FSMC_PMEM2_MEMSET2_Pos)"
0x00000020 
.PP
Definition at line \fB7694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_6   (0x40UL << FSMC_PMEM2_MEMSET2_Pos)"
0x00000040 
.PP
Definition at line \fB7695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_7   (0x80UL << FSMC_PMEM2_MEMSET2_Pos)"
0x00000080 
.PP
Definition at line \fB7696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_Msk   (0xFFUL << FSMC_PMEM2_MEMSET2_Pos)"
0x000000FF 
.PP
Definition at line \fB7687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMSET2_Pos   (0U)"

.PP
Definition at line \fB7686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2   \fBFSMC_PMEM2_MEMWAIT2_Msk\fP"
MEMWAIT2[7:0] bits (Common memory 2 wait time) 
.PP
Definition at line \fB7700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_0   (0x01UL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x00000100 
.PP
Definition at line \fB7701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_1   (0x02UL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x00000200 
.PP
Definition at line \fB7702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_2   (0x04UL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x00000400 
.PP
Definition at line \fB7703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_3   (0x08UL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x00000800 
.PP
Definition at line \fB7704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_4   (0x10UL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x00001000 
.PP
Definition at line \fB7705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_5   (0x20UL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x00002000 
.PP
Definition at line \fB7706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_6   (0x40UL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x00004000 
.PP
Definition at line \fB7707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_7   (0x80UL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x00008000 
.PP
Definition at line \fB7708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_Msk   (0xFFUL << FSMC_PMEM2_MEMWAIT2_Pos)"
0x0000FF00 
.PP
Definition at line \fB7699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM2_MEMWAIT2_Pos   (8U)"

.PP
Definition at line \fB7698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3   \fBFSMC_PMEM3_MEMHIZ3_Msk\fP"
MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) 
.PP
Definition at line \fB7773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_0   (0x01UL << FSMC_PMEM3_MEMHIZ3_Pos)"
0x01000000 
.PP
Definition at line \fB7774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_1   (0x02UL << FSMC_PMEM3_MEMHIZ3_Pos)"
0x02000000 
.PP
Definition at line \fB7775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_2   (0x04UL << FSMC_PMEM3_MEMHIZ3_Pos)"
0x04000000 
.PP
Definition at line \fB7776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_3   (0x08UL << FSMC_PMEM3_MEMHIZ3_Pos)"
0x08000000 
.PP
Definition at line \fB7777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_4   (0x10UL << FSMC_PMEM3_MEMHIZ3_Pos)"
0x10000000 
.PP
Definition at line \fB7778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_5   (0x20UL << FSMC_PMEM3_MEMHIZ3_Pos)"
0x20000000 
.PP
Definition at line \fB7779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_6   (0x40UL << FSMC_PMEM3_MEMHIZ3_Pos)"
0x40000000 
.PP
Definition at line \fB7780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_7   (0x80UL << FSMC_PMEM3_MEMHIZ3_Pos)"
0x80000000 
.PP
Definition at line \fB7781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_Msk   (0xFFUL << FSMC_PMEM3_MEMHIZ3_Pos)"
0xFF000000 
.PP
Definition at line \fB7772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHIZ3_Pos   (24U)"

.PP
Definition at line \fB7771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3   \fBFSMC_PMEM3_MEMHOLD3_Msk\fP"
MEMHOLD3[7:0] bits (Common memory 3 hold time) 
.PP
Definition at line \fB7761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_0   (0x01UL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00010000 
.PP
Definition at line \fB7762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_1   (0x02UL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00020000 
.PP
Definition at line \fB7763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_2   (0x04UL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00040000 
.PP
Definition at line \fB7764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_3   (0x08UL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00080000 
.PP
Definition at line \fB7765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_4   (0x10UL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00100000 
.PP
Definition at line \fB7766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_5   (0x20UL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00200000 
.PP
Definition at line \fB7767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_6   (0x40UL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00400000 
.PP
Definition at line \fB7768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_7   (0x80UL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00800000 
.PP
Definition at line \fB7769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_Msk   (0xFFUL << FSMC_PMEM3_MEMHOLD3_Pos)"
0x00FF0000 
.PP
Definition at line \fB7760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMHOLD3_Pos   (16U)"

.PP
Definition at line \fB7759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3   \fBFSMC_PMEM3_MEMSET3_Msk\fP"
MEMSET3[7:0] bits (Common memory 3 setup time) 
.PP
Definition at line \fB7737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_0   (0x01UL << FSMC_PMEM3_MEMSET3_Pos)"
0x00000001 
.PP
Definition at line \fB7738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_1   (0x02UL << FSMC_PMEM3_MEMSET3_Pos)"
0x00000002 
.PP
Definition at line \fB7739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_2   (0x04UL << FSMC_PMEM3_MEMSET3_Pos)"
0x00000004 
.PP
Definition at line \fB7740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_3   (0x08UL << FSMC_PMEM3_MEMSET3_Pos)"
0x00000008 
.PP
Definition at line \fB7741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_4   (0x10UL << FSMC_PMEM3_MEMSET3_Pos)"
0x00000010 
.PP
Definition at line \fB7742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_5   (0x20UL << FSMC_PMEM3_MEMSET3_Pos)"
0x00000020 
.PP
Definition at line \fB7743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_6   (0x40UL << FSMC_PMEM3_MEMSET3_Pos)"
0x00000040 
.PP
Definition at line \fB7744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_7   (0x80UL << FSMC_PMEM3_MEMSET3_Pos)"
0x00000080 
.PP
Definition at line \fB7745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_Msk   (0xFFUL << FSMC_PMEM3_MEMSET3_Pos)"
0x000000FF 
.PP
Definition at line \fB7736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMSET3_Pos   (0U)"

.PP
Definition at line \fB7735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3   \fBFSMC_PMEM3_MEMWAIT3_Msk\fP"
MEMWAIT3[7:0] bits (Common memory 3 wait time) 
.PP
Definition at line \fB7749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_0   (0x01UL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x00000100 
.PP
Definition at line \fB7750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_1   (0x02UL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x00000200 
.PP
Definition at line \fB7751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_2   (0x04UL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x00000400 
.PP
Definition at line \fB7752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_3   (0x08UL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x00000800 
.PP
Definition at line \fB7753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_4   (0x10UL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x00001000 
.PP
Definition at line \fB7754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_5   (0x20UL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x00002000 
.PP
Definition at line \fB7755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_6   (0x40UL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x00004000 
.PP
Definition at line \fB7756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_7   (0x80UL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x00008000 
.PP
Definition at line \fB7757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_Msk   (0xFFUL << FSMC_PMEM3_MEMWAIT3_Pos)"
0x0000FF00 
.PP
Definition at line \fB7748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM3_MEMWAIT3_Pos   (8U)"

.PP
Definition at line \fB7747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4   \fBFSMC_PMEM4_MEMHIZ4_Msk\fP"
MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) 
.PP
Definition at line \fB7822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_0   (0x01UL << FSMC_PMEM4_MEMHIZ4_Pos)"
0x01000000 
.PP
Definition at line \fB7823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_1   (0x02UL << FSMC_PMEM4_MEMHIZ4_Pos)"
0x02000000 
.PP
Definition at line \fB7824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_2   (0x04UL << FSMC_PMEM4_MEMHIZ4_Pos)"
0x04000000 
.PP
Definition at line \fB7825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_3   (0x08UL << FSMC_PMEM4_MEMHIZ4_Pos)"
0x08000000 
.PP
Definition at line \fB7826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_4   (0x10UL << FSMC_PMEM4_MEMHIZ4_Pos)"
0x10000000 
.PP
Definition at line \fB7827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_5   (0x20UL << FSMC_PMEM4_MEMHIZ4_Pos)"
0x20000000 
.PP
Definition at line \fB7828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_6   (0x40UL << FSMC_PMEM4_MEMHIZ4_Pos)"
0x40000000 
.PP
Definition at line \fB7829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_7   (0x80UL << FSMC_PMEM4_MEMHIZ4_Pos)"
0x80000000 
.PP
Definition at line \fB7830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_Msk   (0xFFUL << FSMC_PMEM4_MEMHIZ4_Pos)"
0xFF000000 
.PP
Definition at line \fB7821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHIZ4_Pos   (24U)"

.PP
Definition at line \fB7820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4   \fBFSMC_PMEM4_MEMHOLD4_Msk\fP"
MEMHOLD4[7:0] bits (Common memory 4 hold time) 
.PP
Definition at line \fB7810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_0   (0x01UL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00010000 
.PP
Definition at line \fB7811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_1   (0x02UL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00020000 
.PP
Definition at line \fB7812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_2   (0x04UL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00040000 
.PP
Definition at line \fB7813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_3   (0x08UL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00080000 
.PP
Definition at line \fB7814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_4   (0x10UL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00100000 
.PP
Definition at line \fB7815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_5   (0x20UL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00200000 
.PP
Definition at line \fB7816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_6   (0x40UL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00400000 
.PP
Definition at line \fB7817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_7   (0x80UL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00800000 
.PP
Definition at line \fB7818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_Msk   (0xFFUL << FSMC_PMEM4_MEMHOLD4_Pos)"
0x00FF0000 
.PP
Definition at line \fB7809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMHOLD4_Pos   (16U)"

.PP
Definition at line \fB7808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4   \fBFSMC_PMEM4_MEMSET4_Msk\fP"
MEMSET4[7:0] bits (Common memory 4 setup time) 
.PP
Definition at line \fB7786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_0   (0x01UL << FSMC_PMEM4_MEMSET4_Pos)"
0x00000001 
.PP
Definition at line \fB7787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_1   (0x02UL << FSMC_PMEM4_MEMSET4_Pos)"
0x00000002 
.PP
Definition at line \fB7788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_2   (0x04UL << FSMC_PMEM4_MEMSET4_Pos)"
0x00000004 
.PP
Definition at line \fB7789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_3   (0x08UL << FSMC_PMEM4_MEMSET4_Pos)"
0x00000008 
.PP
Definition at line \fB7790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_4   (0x10UL << FSMC_PMEM4_MEMSET4_Pos)"
0x00000010 
.PP
Definition at line \fB7791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_5   (0x20UL << FSMC_PMEM4_MEMSET4_Pos)"
0x00000020 
.PP
Definition at line \fB7792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_6   (0x40UL << FSMC_PMEM4_MEMSET4_Pos)"
0x00000040 
.PP
Definition at line \fB7793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_7   (0x80UL << FSMC_PMEM4_MEMSET4_Pos)"
0x00000080 
.PP
Definition at line \fB7794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_Msk   (0xFFUL << FSMC_PMEM4_MEMSET4_Pos)"
0x000000FF 
.PP
Definition at line \fB7785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMSET4_Pos   (0U)"

.PP
Definition at line \fB7784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4   \fBFSMC_PMEM4_MEMWAIT4_Msk\fP"
MEMWAIT4[7:0] bits (Common memory 4 wait time) 
.PP
Definition at line \fB7798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_0   (0x01UL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x00000100 
.PP
Definition at line \fB7799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_1   (0x02UL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x00000200 
.PP
Definition at line \fB7800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_2   (0x04UL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x00000400 
.PP
Definition at line \fB7801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_3   (0x08UL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x00000800 
.PP
Definition at line \fB7802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_4   (0x10UL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x00001000 
.PP
Definition at line \fB7803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_5   (0x20UL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x00002000 
.PP
Definition at line \fB7804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_6   (0x40UL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x00004000 
.PP
Definition at line \fB7805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_7   (0x80UL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x00008000 
.PP
Definition at line \fB7806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_Msk   (0xFFUL << FSMC_PMEM4_MEMWAIT4_Pos)"
0x0000FF00 
.PP
Definition at line \fB7797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_PMEM4_MEMWAIT4_Pos   (8U)"

.PP
Definition at line \fB7796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_FEMPT   \fBFSMC_SR2_FEMPT_Msk\fP"
FIFO empty 
.PP
Definition at line \fB7637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_FEMPT_Msk   (0x1UL << FSMC_SR2_FEMPT_Pos)"
0x00000040 
.PP
Definition at line \fB7636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_FEMPT_Pos   (6U)"

.PP
Definition at line \fB7635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IFEN   \fBFSMC_SR2_IFEN_Msk\fP"
Interrupt Falling Edge detection Enable bit 
.PP
Definition at line \fB7634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IFEN_Msk   (0x1UL << FSMC_SR2_IFEN_Pos)"
0x00000020 
.PP
Definition at line \fB7633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IFEN_Pos   (5U)"

.PP
Definition at line \fB7632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IFS   \fBFSMC_SR2_IFS_Msk\fP"
Interrupt Falling Edge status 
.br
 
.PP
Definition at line \fB7625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IFS_Msk   (0x1UL << FSMC_SR2_IFS_Pos)"
0x00000004 
.PP
Definition at line \fB7624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IFS_Pos   (2U)"

.PP
Definition at line \fB7623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_ILEN   \fBFSMC_SR2_ILEN_Msk\fP"
Interrupt Level detection Enable bit 
.br
 
.PP
Definition at line \fB7631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_ILEN_Msk   (0x1UL << FSMC_SR2_ILEN_Pos)"
0x00000010 
.PP
Definition at line \fB7630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_ILEN_Pos   (4U)"

.PP
Definition at line \fB7629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_ILS   \fBFSMC_SR2_ILS_Msk\fP"
Interrupt Level status 
.br
 
.PP
Definition at line \fB7622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_ILS_Msk   (0x1UL << FSMC_SR2_ILS_Pos)"
0x00000002 
.PP
Definition at line \fB7621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_ILS_Pos   (1U)"

.PP
Definition at line \fB7620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IREN   \fBFSMC_SR2_IREN_Msk\fP"
Interrupt Rising Edge detection Enable bit 
.br
 
.PP
Definition at line \fB7628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IREN_Msk   (0x1UL << FSMC_SR2_IREN_Pos)"
0x00000008 
.PP
Definition at line \fB7627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IREN_Pos   (3U)"

.PP
Definition at line \fB7626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IRS   \fBFSMC_SR2_IRS_Msk\fP"
Interrupt Rising Edge status 
.br
 
.PP
Definition at line \fB7619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IRS_Msk   (0x1UL << FSMC_SR2_IRS_Pos)"
0x00000001 
.PP
Definition at line \fB7618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR2_IRS_Pos   (0U)"

.PP
Definition at line \fB7617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_FEMPT   \fBFSMC_SR3_FEMPT_Msk\fP"
FIFO empty 
.PP
Definition at line \fB7660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_FEMPT_Msk   (0x1UL << FSMC_SR3_FEMPT_Pos)"
0x00000040 
.PP
Definition at line \fB7659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_FEMPT_Pos   (6U)"

.PP
Definition at line \fB7658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IFEN   \fBFSMC_SR3_IFEN_Msk\fP"
Interrupt Falling Edge detection Enable bit 
.PP
Definition at line \fB7657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IFEN_Msk   (0x1UL << FSMC_SR3_IFEN_Pos)"
0x00000020 
.PP
Definition at line \fB7656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IFEN_Pos   (5U)"

.PP
Definition at line \fB7655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IFS   \fBFSMC_SR3_IFS_Msk\fP"
Interrupt Falling Edge status 
.br
 
.PP
Definition at line \fB7648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IFS_Msk   (0x1UL << FSMC_SR3_IFS_Pos)"
0x00000004 
.PP
Definition at line \fB7647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IFS_Pos   (2U)"

.PP
Definition at line \fB7646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_ILEN   \fBFSMC_SR3_ILEN_Msk\fP"
Interrupt Level detection Enable bit 
.br
 
.PP
Definition at line \fB7654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_ILEN_Msk   (0x1UL << FSMC_SR3_ILEN_Pos)"
0x00000010 
.PP
Definition at line \fB7653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_ILEN_Pos   (4U)"

.PP
Definition at line \fB7652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_ILS   \fBFSMC_SR3_ILS_Msk\fP"
Interrupt Level status 
.br
 
.PP
Definition at line \fB7645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_ILS_Msk   (0x1UL << FSMC_SR3_ILS_Pos)"
0x00000002 
.PP
Definition at line \fB7644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_ILS_Pos   (1U)"

.PP
Definition at line \fB7643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IREN   \fBFSMC_SR3_IREN_Msk\fP"
Interrupt Rising Edge detection Enable bit 
.br
 
.PP
Definition at line \fB7651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IREN_Msk   (0x1UL << FSMC_SR3_IREN_Pos)"
0x00000008 
.PP
Definition at line \fB7650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IREN_Pos   (3U)"

.PP
Definition at line \fB7649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IRS   \fBFSMC_SR3_IRS_Msk\fP"
Interrupt Rising Edge status 
.br
 
.PP
Definition at line \fB7642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IRS_Msk   (0x1UL << FSMC_SR3_IRS_Pos)"
0x00000001 
.PP
Definition at line \fB7641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR3_IRS_Pos   (0U)"

.PP
Definition at line \fB7640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_FEMPT   \fBFSMC_SR4_FEMPT_Msk\fP"
FIFO empty 
.PP
Definition at line \fB7683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_FEMPT_Msk   (0x1UL << FSMC_SR4_FEMPT_Pos)"
0x00000040 
.PP
Definition at line \fB7682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_FEMPT_Pos   (6U)"

.PP
Definition at line \fB7681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IFEN   \fBFSMC_SR4_IFEN_Msk\fP"
Interrupt Falling Edge detection Enable bit 
.br
 
.PP
Definition at line \fB7680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IFEN_Msk   (0x1UL << FSMC_SR4_IFEN_Pos)"
0x00000020 
.PP
Definition at line \fB7679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IFEN_Pos   (5U)"

.PP
Definition at line \fB7678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IFS   \fBFSMC_SR4_IFS_Msk\fP"
Interrupt Falling Edge status 
.br
 
.PP
Definition at line \fB7671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IFS_Msk   (0x1UL << FSMC_SR4_IFS_Pos)"
0x00000004 
.PP
Definition at line \fB7670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IFS_Pos   (2U)"

.PP
Definition at line \fB7669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_ILEN   \fBFSMC_SR4_ILEN_Msk\fP"
Interrupt Level detection Enable bit 
.br
 
.PP
Definition at line \fB7677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_ILEN_Msk   (0x1UL << FSMC_SR4_ILEN_Pos)"
0x00000010 
.PP
Definition at line \fB7676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_ILEN_Pos   (4U)"

.PP
Definition at line \fB7675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_ILS   \fBFSMC_SR4_ILS_Msk\fP"
Interrupt Level status 
.br
 
.PP
Definition at line \fB7668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_ILS_Msk   (0x1UL << FSMC_SR4_ILS_Pos)"
0x00000002 
.PP
Definition at line \fB7667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_ILS_Pos   (1U)"

.PP
Definition at line \fB7666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IREN   \fBFSMC_SR4_IREN_Msk\fP"
Interrupt Rising Edge detection Enable bit 
.br
 
.PP
Definition at line \fB7674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IREN_Msk   (0x1UL << FSMC_SR4_IREN_Pos)"
0x00000008 
.PP
Definition at line \fB7673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IREN_Pos   (3U)"

.PP
Definition at line \fB7672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IRS   \fBFSMC_SR4_IRS_Msk\fP"
Interrupt Rising Edge status 
.br
 
.PP
Definition at line \fB7665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IRS_Msk   (0x1UL << FSMC_SR4_IRS_Pos)"
0x00000001 
.PP
Definition at line \fB7664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define FSMC_SR4_IRS_Pos   (0U)"

.PP
Definition at line \fB7663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH0   GPIO_AFRH_AFSEL8"

.PP
Definition at line \fB9064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH0_0   \fBGPIO_AFRH_AFSEL8_0\fP"

.PP
Definition at line \fB9065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH0_1   \fBGPIO_AFRH_AFSEL8_1\fP"

.PP
Definition at line \fB9066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH0_2   \fBGPIO_AFRH_AFSEL8_2\fP"

.PP
Definition at line \fB9067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH0_3   \fBGPIO_AFRH_AFSEL8_3\fP"

.PP
Definition at line \fB9068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH1   GPIO_AFRH_AFSEL9"

.PP
Definition at line \fB9069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH1_0   \fBGPIO_AFRH_AFSEL9_0\fP"

.PP
Definition at line \fB9070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH1_1   \fBGPIO_AFRH_AFSEL9_1\fP"

.PP
Definition at line \fB9071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH1_2   \fBGPIO_AFRH_AFSEL9_2\fP"

.PP
Definition at line \fB9072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH1_3   \fBGPIO_AFRH_AFSEL9_3\fP"

.PP
Definition at line \fB9073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH2   GPIO_AFRH_AFSEL10"

.PP
Definition at line \fB9074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH2_0   \fBGPIO_AFRH_AFSEL10_0\fP"

.PP
Definition at line \fB9075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH2_1   \fBGPIO_AFRH_AFSEL10_1\fP"

.PP
Definition at line \fB9076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH2_2   \fBGPIO_AFRH_AFSEL10_2\fP"

.PP
Definition at line \fB9077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH2_3   \fBGPIO_AFRH_AFSEL10_3\fP"

.PP
Definition at line \fB9078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH3   GPIO_AFRH_AFSEL11"

.PP
Definition at line \fB9079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH3_0   \fBGPIO_AFRH_AFSEL11_0\fP"

.PP
Definition at line \fB9080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH3_1   \fBGPIO_AFRH_AFSEL11_1\fP"

.PP
Definition at line \fB9081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH3_2   \fBGPIO_AFRH_AFSEL11_2\fP"

.PP
Definition at line \fB9082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH3_3   \fBGPIO_AFRH_AFSEL11_3\fP"

.PP
Definition at line \fB9083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH4   GPIO_AFRH_AFSEL12"

.PP
Definition at line \fB9084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH4_0   \fBGPIO_AFRH_AFSEL12_0\fP"

.PP
Definition at line \fB9085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH4_1   \fBGPIO_AFRH_AFSEL12_1\fP"

.PP
Definition at line \fB9086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH4_2   \fBGPIO_AFRH_AFSEL12_2\fP"

.PP
Definition at line \fB9087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH4_3   \fBGPIO_AFRH_AFSEL12_3\fP"

.PP
Definition at line \fB9088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH5   GPIO_AFRH_AFSEL13"

.PP
Definition at line \fB9089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH5_0   \fBGPIO_AFRH_AFSEL13_0\fP"

.PP
Definition at line \fB9090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH5_1   \fBGPIO_AFRH_AFSEL13_1\fP"

.PP
Definition at line \fB9091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH5_2   \fBGPIO_AFRH_AFSEL13_2\fP"

.PP
Definition at line \fB9092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH5_3   \fBGPIO_AFRH_AFSEL13_3\fP"

.PP
Definition at line \fB9093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH6   GPIO_AFRH_AFSEL14"

.PP
Definition at line \fB9094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH6_0   \fBGPIO_AFRH_AFSEL14_0\fP"

.PP
Definition at line \fB9095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH6_1   \fBGPIO_AFRH_AFSEL14_1\fP"

.PP
Definition at line \fB9096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH6_2   \fBGPIO_AFRH_AFSEL14_2\fP"

.PP
Definition at line \fB9097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH6_3   \fBGPIO_AFRH_AFSEL14_3\fP"

.PP
Definition at line \fB9098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH7   GPIO_AFRH_AFSEL15"

.PP
Definition at line \fB9099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH7_0   \fBGPIO_AFRH_AFSEL15_0\fP"

.PP
Definition at line \fB9100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH7_1   \fBGPIO_AFRH_AFSEL15_1\fP"

.PP
Definition at line \fB9101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH7_2   \fBGPIO_AFRH_AFSEL15_2\fP"

.PP
Definition at line \fB9102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFRH7_3   \fBGPIO_AFRH_AFSEL15_3\fP"

.PP
Definition at line \fB9103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL10   \fBGPIO_AFRH_AFSEL10_Msk\fP"

.PP
Definition at line \fB9022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL10_0   (0x1UL << GPIO_AFRH_AFSEL10_Pos)"
0x00000100 
.PP
Definition at line \fB9023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL10_1   (0x2UL << GPIO_AFRH_AFSEL10_Pos)"
0x00000200 
.PP
Definition at line \fB9024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL10_2   (0x4UL << GPIO_AFRH_AFSEL10_Pos)"
0x00000400 
.PP
Definition at line \fB9025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL10_3   (0x8UL << GPIO_AFRH_AFSEL10_Pos)"
0x00000800 
.PP
Definition at line \fB9026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL10_Msk   (0xFUL << GPIO_AFRH_AFSEL10_Pos)"
0x00000F00 
.PP
Definition at line \fB9021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL10_Pos   (8U)"

.PP
Definition at line \fB9020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL11   \fBGPIO_AFRH_AFSEL11_Msk\fP"

.PP
Definition at line \fB9029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL11_0   (0x1UL << GPIO_AFRH_AFSEL11_Pos)"
0x00001000 
.PP
Definition at line \fB9030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL11_1   (0x2UL << GPIO_AFRH_AFSEL11_Pos)"
0x00002000 
.PP
Definition at line \fB9031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL11_2   (0x4UL << GPIO_AFRH_AFSEL11_Pos)"
0x00004000 
.PP
Definition at line \fB9032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL11_3   (0x8UL << GPIO_AFRH_AFSEL11_Pos)"
0x00008000 
.PP
Definition at line \fB9033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL11_Msk   (0xFUL << GPIO_AFRH_AFSEL11_Pos)"
0x0000F000 
.PP
Definition at line \fB9028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL11_Pos   (12U)"

.PP
Definition at line \fB9027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL12   \fBGPIO_AFRH_AFSEL12_Msk\fP"

.PP
Definition at line \fB9036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL12_0   (0x1UL << GPIO_AFRH_AFSEL12_Pos)"
0x00010000 
.PP
Definition at line \fB9037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL12_1   (0x2UL << GPIO_AFRH_AFSEL12_Pos)"
0x00020000 
.PP
Definition at line \fB9038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL12_2   (0x4UL << GPIO_AFRH_AFSEL12_Pos)"
0x00040000 
.PP
Definition at line \fB9039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL12_3   (0x8UL << GPIO_AFRH_AFSEL12_Pos)"
0x00080000 
.PP
Definition at line \fB9040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL12_Msk   (0xFUL << GPIO_AFRH_AFSEL12_Pos)"
0x000F0000 
.PP
Definition at line \fB9035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL12_Pos   (16U)"

.PP
Definition at line \fB9034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL13   \fBGPIO_AFRH_AFSEL13_Msk\fP"

.PP
Definition at line \fB9043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL13_0   (0x1UL << GPIO_AFRH_AFSEL13_Pos)"
0x00100000 
.PP
Definition at line \fB9044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL13_1   (0x2UL << GPIO_AFRH_AFSEL13_Pos)"
0x00200000 
.PP
Definition at line \fB9045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL13_2   (0x4UL << GPIO_AFRH_AFSEL13_Pos)"
0x00400000 
.PP
Definition at line \fB9046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL13_3   (0x8UL << GPIO_AFRH_AFSEL13_Pos)"
0x00800000 
.PP
Definition at line \fB9047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL13_Msk   (0xFUL << GPIO_AFRH_AFSEL13_Pos)"
0x00F00000 
.PP
Definition at line \fB9042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL13_Pos   (20U)"

.PP
Definition at line \fB9041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL14   \fBGPIO_AFRH_AFSEL14_Msk\fP"

.PP
Definition at line \fB9050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL14_0   (0x1UL << GPIO_AFRH_AFSEL14_Pos)"
0x01000000 
.PP
Definition at line \fB9051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL14_1   (0x2UL << GPIO_AFRH_AFSEL14_Pos)"
0x02000000 
.PP
Definition at line \fB9052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL14_2   (0x4UL << GPIO_AFRH_AFSEL14_Pos)"
0x04000000 
.PP
Definition at line \fB9053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL14_3   (0x8UL << GPIO_AFRH_AFSEL14_Pos)"
0x08000000 
.PP
Definition at line \fB9054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL14_Msk   (0xFUL << GPIO_AFRH_AFSEL14_Pos)"
0x0F000000 
.PP
Definition at line \fB9049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL14_Pos   (24U)"

.PP
Definition at line \fB9048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL15   \fBGPIO_AFRH_AFSEL15_Msk\fP"

.PP
Definition at line \fB9057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL15_0   (0x1UL << GPIO_AFRH_AFSEL15_Pos)"
0x10000000 
.PP
Definition at line \fB9058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL15_1   (0x2UL << GPIO_AFRH_AFSEL15_Pos)"
0x20000000 
.PP
Definition at line \fB9059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL15_2   (0x4UL << GPIO_AFRH_AFSEL15_Pos)"
0x40000000 
.PP
Definition at line \fB9060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL15_3   (0x8UL << GPIO_AFRH_AFSEL15_Pos)"
0x80000000 
.PP
Definition at line \fB9061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL15_Msk   (0xFUL << GPIO_AFRH_AFSEL15_Pos)"
0xF0000000 
.PP
Definition at line \fB9056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL15_Pos   (28U)"

.PP
Definition at line \fB9055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL8   \fBGPIO_AFRH_AFSEL8_Msk\fP"

.PP
Definition at line \fB9008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL8_0   (0x1UL << GPIO_AFRH_AFSEL8_Pos)"
0x00000001 
.PP
Definition at line \fB9009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL8_1   (0x2UL << GPIO_AFRH_AFSEL8_Pos)"
0x00000002 
.PP
Definition at line \fB9010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL8_2   (0x4UL << GPIO_AFRH_AFSEL8_Pos)"
0x00000004 
.PP
Definition at line \fB9011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL8_3   (0x8UL << GPIO_AFRH_AFSEL8_Pos)"
0x00000008 
.PP
Definition at line \fB9012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL8_Msk   (0xFUL << GPIO_AFRH_AFSEL8_Pos)"
0x0000000F 
.PP
Definition at line \fB9007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL8_Pos   (0U)"

.PP
Definition at line \fB9006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL9   \fBGPIO_AFRH_AFSEL9_Msk\fP"

.PP
Definition at line \fB9015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL9_0   (0x1UL << GPIO_AFRH_AFSEL9_Pos)"
0x00000010 
.PP
Definition at line \fB9016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL9_1   (0x2UL << GPIO_AFRH_AFSEL9_Pos)"
0x00000020 
.PP
Definition at line \fB9017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL9_2   (0x4UL << GPIO_AFRH_AFSEL9_Pos)"
0x00000040 
.PP
Definition at line \fB9018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL9_3   (0x8UL << GPIO_AFRH_AFSEL9_Pos)"
0x00000080 
.PP
Definition at line \fB9019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL9_Msk   (0xFUL << GPIO_AFRH_AFSEL9_Pos)"
0x000000F0 
.PP
Definition at line \fB9014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRH_AFSEL9_Pos   (4U)"

.PP
Definition at line \fB9013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL0   GPIO_AFRL_AFSEL0"

.PP
Definition at line \fB8964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL0_0   \fBGPIO_AFRL_AFSEL0_0\fP"

.PP
Definition at line \fB8965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL0_1   \fBGPIO_AFRL_AFSEL0_1\fP"

.PP
Definition at line \fB8966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL0_2   \fBGPIO_AFRL_AFSEL0_2\fP"

.PP
Definition at line \fB8967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL0_3   \fBGPIO_AFRL_AFSEL0_3\fP"

.PP
Definition at line \fB8968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL1   GPIO_AFRL_AFSEL1"

.PP
Definition at line \fB8969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL1_0   \fBGPIO_AFRL_AFSEL1_0\fP"

.PP
Definition at line \fB8970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL1_1   \fBGPIO_AFRL_AFSEL1_1\fP"

.PP
Definition at line \fB8971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL1_2   \fBGPIO_AFRL_AFSEL1_2\fP"

.PP
Definition at line \fB8972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL1_3   \fBGPIO_AFRL_AFSEL1_3\fP"

.PP
Definition at line \fB8973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL2   GPIO_AFRL_AFSEL2"

.PP
Definition at line \fB8974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL2_0   \fBGPIO_AFRL_AFSEL2_0\fP"

.PP
Definition at line \fB8975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL2_1   \fBGPIO_AFRL_AFSEL2_1\fP"

.PP
Definition at line \fB8976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL2_2   \fBGPIO_AFRL_AFSEL2_2\fP"

.PP
Definition at line \fB8977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL2_3   \fBGPIO_AFRL_AFSEL2_3\fP"

.PP
Definition at line \fB8978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL3   GPIO_AFRL_AFSEL3"

.PP
Definition at line \fB8979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL3_0   \fBGPIO_AFRL_AFSEL3_0\fP"

.PP
Definition at line \fB8980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL3_1   \fBGPIO_AFRL_AFSEL3_1\fP"

.PP
Definition at line \fB8981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL3_2   \fBGPIO_AFRL_AFSEL3_2\fP"

.PP
Definition at line \fB8982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL3_3   \fBGPIO_AFRL_AFSEL3_3\fP"

.PP
Definition at line \fB8983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL4   GPIO_AFRL_AFSEL4"

.PP
Definition at line \fB8984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL4_0   \fBGPIO_AFRL_AFSEL4_0\fP"

.PP
Definition at line \fB8985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL4_1   \fBGPIO_AFRL_AFSEL4_1\fP"

.PP
Definition at line \fB8986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL4_2   \fBGPIO_AFRL_AFSEL4_2\fP"

.PP
Definition at line \fB8987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL4_3   \fBGPIO_AFRL_AFSEL4_3\fP"

.PP
Definition at line \fB8988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL5   GPIO_AFRL_AFSEL5"

.PP
Definition at line \fB8989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL5_0   \fBGPIO_AFRL_AFSEL5_0\fP"

.PP
Definition at line \fB8990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL5_1   \fBGPIO_AFRL_AFSEL5_1\fP"

.PP
Definition at line \fB8991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL5_2   \fBGPIO_AFRL_AFSEL5_2\fP"

.PP
Definition at line \fB8992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL5_3   \fBGPIO_AFRL_AFSEL5_3\fP"

.PP
Definition at line \fB8993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL6   GPIO_AFRL_AFSEL6"

.PP
Definition at line \fB8994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL6_0   \fBGPIO_AFRL_AFSEL6_0\fP"

.PP
Definition at line \fB8995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL6_1   \fBGPIO_AFRL_AFSEL6_1\fP"

.PP
Definition at line \fB8996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL6_2   \fBGPIO_AFRL_AFSEL6_2\fP"

.PP
Definition at line \fB8997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL6_3   \fBGPIO_AFRL_AFSEL6_3\fP"

.PP
Definition at line \fB8998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL7   GPIO_AFRL_AFSEL7"

.PP
Definition at line \fB8999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL7_0   \fBGPIO_AFRL_AFSEL7_0\fP"

.PP
Definition at line \fB9000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL7_1   \fBGPIO_AFRL_AFSEL7_1\fP"

.PP
Definition at line \fB9001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL7_2   \fBGPIO_AFRL_AFSEL7_2\fP"

.PP
Definition at line \fB9002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFRL7_3   \fBGPIO_AFRL_AFSEL7_3\fP"

.PP
Definition at line \fB9003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL0   \fBGPIO_AFRL_AFSEL0_Msk\fP"

.PP
Definition at line \fB8908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL0_0   (0x1UL << GPIO_AFRL_AFSEL0_Pos)"
0x00000001 
.PP
Definition at line \fB8909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL0_1   (0x2UL << GPIO_AFRL_AFSEL0_Pos)"
0x00000002 
.PP
Definition at line \fB8910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL0_2   (0x4UL << GPIO_AFRL_AFSEL0_Pos)"
0x00000004 
.PP
Definition at line \fB8911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL0_3   (0x8UL << GPIO_AFRL_AFSEL0_Pos)"
0x00000008 
.PP
Definition at line \fB8912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL0_Msk   (0xFUL << GPIO_AFRL_AFSEL0_Pos)"
0x0000000F 
.PP
Definition at line \fB8907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL0_Pos   (0U)"

.PP
Definition at line \fB8906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL1   \fBGPIO_AFRL_AFSEL1_Msk\fP"

.PP
Definition at line \fB8915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL1_0   (0x1UL << GPIO_AFRL_AFSEL1_Pos)"
0x00000010 
.PP
Definition at line \fB8916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL1_1   (0x2UL << GPIO_AFRL_AFSEL1_Pos)"
0x00000020 
.PP
Definition at line \fB8917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL1_2   (0x4UL << GPIO_AFRL_AFSEL1_Pos)"
0x00000040 
.PP
Definition at line \fB8918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL1_3   (0x8UL << GPIO_AFRL_AFSEL1_Pos)"
0x00000080 
.PP
Definition at line \fB8919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL1_Msk   (0xFUL << GPIO_AFRL_AFSEL1_Pos)"
0x000000F0 
.PP
Definition at line \fB8914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL1_Pos   (4U)"

.PP
Definition at line \fB8913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL2   \fBGPIO_AFRL_AFSEL2_Msk\fP"

.PP
Definition at line \fB8922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL2_0   (0x1UL << GPIO_AFRL_AFSEL2_Pos)"
0x00000100 
.PP
Definition at line \fB8923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL2_1   (0x2UL << GPIO_AFRL_AFSEL2_Pos)"
0x00000200 
.PP
Definition at line \fB8924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL2_2   (0x4UL << GPIO_AFRL_AFSEL2_Pos)"
0x00000400 
.PP
Definition at line \fB8925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL2_3   (0x8UL << GPIO_AFRL_AFSEL2_Pos)"
0x00000800 
.PP
Definition at line \fB8926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL2_Msk   (0xFUL << GPIO_AFRL_AFSEL2_Pos)"
0x00000F00 
.PP
Definition at line \fB8921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL2_Pos   (8U)"

.PP
Definition at line \fB8920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL3   \fBGPIO_AFRL_AFSEL3_Msk\fP"

.PP
Definition at line \fB8929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL3_0   (0x1UL << GPIO_AFRL_AFSEL3_Pos)"
0x00001000 
.PP
Definition at line \fB8930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL3_1   (0x2UL << GPIO_AFRL_AFSEL3_Pos)"
0x00002000 
.PP
Definition at line \fB8931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL3_2   (0x4UL << GPIO_AFRL_AFSEL3_Pos)"
0x00004000 
.PP
Definition at line \fB8932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL3_3   (0x8UL << GPIO_AFRL_AFSEL3_Pos)"
0x00008000 
.PP
Definition at line \fB8933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL3_Msk   (0xFUL << GPIO_AFRL_AFSEL3_Pos)"
0x0000F000 
.PP
Definition at line \fB8928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL3_Pos   (12U)"

.PP
Definition at line \fB8927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL4   \fBGPIO_AFRL_AFSEL4_Msk\fP"

.PP
Definition at line \fB8936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL4_0   (0x1UL << GPIO_AFRL_AFSEL4_Pos)"
0x00010000 
.PP
Definition at line \fB8937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL4_1   (0x2UL << GPIO_AFRL_AFSEL4_Pos)"
0x00020000 
.PP
Definition at line \fB8938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL4_2   (0x4UL << GPIO_AFRL_AFSEL4_Pos)"
0x00040000 
.PP
Definition at line \fB8939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL4_3   (0x8UL << GPIO_AFRL_AFSEL4_Pos)"
0x00080000 
.PP
Definition at line \fB8940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL4_Msk   (0xFUL << GPIO_AFRL_AFSEL4_Pos)"
0x000F0000 
.PP
Definition at line \fB8935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL4_Pos   (16U)"

.PP
Definition at line \fB8934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL5   \fBGPIO_AFRL_AFSEL5_Msk\fP"

.PP
Definition at line \fB8943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL5_0   (0x1UL << GPIO_AFRL_AFSEL5_Pos)"
0x00100000 
.PP
Definition at line \fB8944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL5_1   (0x2UL << GPIO_AFRL_AFSEL5_Pos)"
0x00200000 
.PP
Definition at line \fB8945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL5_2   (0x4UL << GPIO_AFRL_AFSEL5_Pos)"
0x00400000 
.PP
Definition at line \fB8946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL5_3   (0x8UL << GPIO_AFRL_AFSEL5_Pos)"
0x00800000 
.PP
Definition at line \fB8947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL5_Msk   (0xFUL << GPIO_AFRL_AFSEL5_Pos)"
0x00F00000 
.PP
Definition at line \fB8942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL5_Pos   (20U)"

.PP
Definition at line \fB8941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL6   \fBGPIO_AFRL_AFSEL6_Msk\fP"

.PP
Definition at line \fB8950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL6_0   (0x1UL << GPIO_AFRL_AFSEL6_Pos)"
0x01000000 
.PP
Definition at line \fB8951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL6_1   (0x2UL << GPIO_AFRL_AFSEL6_Pos)"
0x02000000 
.PP
Definition at line \fB8952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL6_2   (0x4UL << GPIO_AFRL_AFSEL6_Pos)"
0x04000000 
.PP
Definition at line \fB8953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL6_3   (0x8UL << GPIO_AFRL_AFSEL6_Pos)"
0x08000000 
.PP
Definition at line \fB8954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL6_Msk   (0xFUL << GPIO_AFRL_AFSEL6_Pos)"
0x0F000000 
.PP
Definition at line \fB8949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL6_Pos   (24U)"

.PP
Definition at line \fB8948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL7   \fBGPIO_AFRL_AFSEL7_Msk\fP"

.PP
Definition at line \fB8957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL7_0   (0x1UL << GPIO_AFRL_AFSEL7_Pos)"
0x10000000 
.PP
Definition at line \fB8958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL7_1   (0x2UL << GPIO_AFRL_AFSEL7_Pos)"
0x20000000 
.PP
Definition at line \fB8959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL7_2   (0x4UL << GPIO_AFRL_AFSEL7_Pos)"
0x40000000 
.PP
Definition at line \fB8960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL7_3   (0x8UL << GPIO_AFRL_AFSEL7_Pos)"
0x80000000 
.PP
Definition at line \fB8961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL7_Msk   (0xFUL << GPIO_AFRL_AFSEL7_Pos)"
0xF0000000 
.PP
Definition at line \fB8956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_AFRL_AFSEL7_Pos   (28U)"

.PP
Definition at line \fB8955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR0   GPIO_BSRR_BR0"

.PP
Definition at line \fB8805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR0_Msk   \fBGPIO_BSRR_BR0_Msk\fP"

.PP
Definition at line \fB8807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR0_Pos   GPIO_BSRR_BR0_Pos"

.PP
Definition at line \fB8806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR1   GPIO_BSRR_BR1"

.PP
Definition at line \fB8808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR10   GPIO_BSRR_BR10"

.PP
Definition at line \fB8835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR10_Msk   \fBGPIO_BSRR_BR10_Msk\fP"

.PP
Definition at line \fB8837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR10_Pos   GPIO_BSRR_BR10_Pos"

.PP
Definition at line \fB8836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR11   GPIO_BSRR_BR11"

.PP
Definition at line \fB8838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR11_Msk   \fBGPIO_BSRR_BR11_Msk\fP"

.PP
Definition at line \fB8840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR11_Pos   GPIO_BSRR_BR11_Pos"

.PP
Definition at line \fB8839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR12   GPIO_BSRR_BR12"

.PP
Definition at line \fB8841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR12_Msk   \fBGPIO_BSRR_BR12_Msk\fP"

.PP
Definition at line \fB8843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR12_Pos   GPIO_BSRR_BR12_Pos"

.PP
Definition at line \fB8842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR13   GPIO_BSRR_BR13"

.PP
Definition at line \fB8844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR13_Msk   \fBGPIO_BSRR_BR13_Msk\fP"

.PP
Definition at line \fB8846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR13_Pos   GPIO_BSRR_BR13_Pos"

.PP
Definition at line \fB8845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR14   GPIO_BSRR_BR14"

.PP
Definition at line \fB8847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR14_Msk   \fBGPIO_BSRR_BR14_Msk\fP"

.PP
Definition at line \fB8849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR14_Pos   GPIO_BSRR_BR14_Pos"

.PP
Definition at line \fB8848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR15   GPIO_BSRR_BR15"

.PP
Definition at line \fB8850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR15_Msk   \fBGPIO_BSRR_BR15_Msk\fP"

.PP
Definition at line \fB8852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR15_Pos   GPIO_BSRR_BR15_Pos"

.PP
Definition at line \fB8851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR1_Msk   \fBGPIO_BSRR_BR1_Msk\fP"

.PP
Definition at line \fB8810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR1_Pos   GPIO_BSRR_BR1_Pos"

.PP
Definition at line \fB8809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR2   GPIO_BSRR_BR2"

.PP
Definition at line \fB8811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR2_Msk   \fBGPIO_BSRR_BR2_Msk\fP"

.PP
Definition at line \fB8813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR2_Pos   GPIO_BSRR_BR2_Pos"

.PP
Definition at line \fB8812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR3   GPIO_BSRR_BR3"

.PP
Definition at line \fB8814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR3_Msk   \fBGPIO_BSRR_BR3_Msk\fP"

.PP
Definition at line \fB8816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR3_Pos   GPIO_BSRR_BR3_Pos"

.PP
Definition at line \fB8815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR4   GPIO_BSRR_BR4"

.PP
Definition at line \fB8817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR4_Msk   \fBGPIO_BSRR_BR4_Msk\fP"

.PP
Definition at line \fB8819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR4_Pos   GPIO_BSRR_BR4_Pos"

.PP
Definition at line \fB8818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR5   GPIO_BSRR_BR5"

.PP
Definition at line \fB8820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR5_Msk   \fBGPIO_BSRR_BR5_Msk\fP"

.PP
Definition at line \fB8822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR5_Pos   GPIO_BSRR_BR5_Pos"

.PP
Definition at line \fB8821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR6   GPIO_BSRR_BR6"

.PP
Definition at line \fB8823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR6_Msk   \fBGPIO_BSRR_BR6_Msk\fP"

.PP
Definition at line \fB8825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR6_Pos   GPIO_BSRR_BR6_Pos"

.PP
Definition at line \fB8824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR7   GPIO_BSRR_BR7"

.PP
Definition at line \fB8826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR7_Msk   \fBGPIO_BSRR_BR7_Msk\fP"

.PP
Definition at line \fB8828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR7_Pos   GPIO_BSRR_BR7_Pos"

.PP
Definition at line \fB8827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR8   GPIO_BSRR_BR8"

.PP
Definition at line \fB8829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR8_Msk   \fBGPIO_BSRR_BR8_Msk\fP"

.PP
Definition at line \fB8831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR8_Pos   GPIO_BSRR_BR8_Pos"

.PP
Definition at line \fB8830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR9   GPIO_BSRR_BR9"

.PP
Definition at line \fB8832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR9_Msk   \fBGPIO_BSRR_BR9_Msk\fP"

.PP
Definition at line \fB8834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BRR_BR9_Pos   GPIO_BSRR_BR9_Pos"

.PP
Definition at line \fB8833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR0   \fBGPIO_BSRR_BR0_Msk\fP"

.PP
Definition at line \fB8725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR0_Msk   (0x1UL << GPIO_BSRR_BR0_Pos)"
0x00010000 
.PP
Definition at line \fB8724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR0_Pos   (16U)"

.PP
Definition at line \fB8723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR1   \fBGPIO_BSRR_BR1_Msk\fP"

.PP
Definition at line \fB8728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR10   \fBGPIO_BSRR_BR10_Msk\fP"

.PP
Definition at line \fB8755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR10_Msk   (0x1UL << GPIO_BSRR_BR10_Pos)"
0x04000000 
.PP
Definition at line \fB8754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR10_Pos   (26U)"

.PP
Definition at line \fB8753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR11   \fBGPIO_BSRR_BR11_Msk\fP"

.PP
Definition at line \fB8758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR11_Msk   (0x1UL << GPIO_BSRR_BR11_Pos)"
0x08000000 
.PP
Definition at line \fB8757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR11_Pos   (27U)"

.PP
Definition at line \fB8756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR12   \fBGPIO_BSRR_BR12_Msk\fP"

.PP
Definition at line \fB8761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR12_Msk   (0x1UL << GPIO_BSRR_BR12_Pos)"
0x10000000 
.PP
Definition at line \fB8760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR12_Pos   (28U)"

.PP
Definition at line \fB8759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR13   \fBGPIO_BSRR_BR13_Msk\fP"

.PP
Definition at line \fB8764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR13_Msk   (0x1UL << GPIO_BSRR_BR13_Pos)"
0x20000000 
.PP
Definition at line \fB8763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR13_Pos   (29U)"

.PP
Definition at line \fB8762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR14   \fBGPIO_BSRR_BR14_Msk\fP"

.PP
Definition at line \fB8767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR14_Msk   (0x1UL << GPIO_BSRR_BR14_Pos)"
0x40000000 
.PP
Definition at line \fB8766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR14_Pos   (30U)"

.PP
Definition at line \fB8765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR15   \fBGPIO_BSRR_BR15_Msk\fP"

.PP
Definition at line \fB8770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR15_Msk   (0x1UL << GPIO_BSRR_BR15_Pos)"
0x80000000 
.PP
Definition at line \fB8769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR15_Pos   (31U)"

.PP
Definition at line \fB8768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR1_Msk   (0x1UL << GPIO_BSRR_BR1_Pos)"
0x00020000 
.PP
Definition at line \fB8727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR1_Pos   (17U)"

.PP
Definition at line \fB8726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR2   \fBGPIO_BSRR_BR2_Msk\fP"

.PP
Definition at line \fB8731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR2_Msk   (0x1UL << GPIO_BSRR_BR2_Pos)"
0x00040000 
.PP
Definition at line \fB8730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR2_Pos   (18U)"

.PP
Definition at line \fB8729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR3   \fBGPIO_BSRR_BR3_Msk\fP"

.PP
Definition at line \fB8734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR3_Msk   (0x1UL << GPIO_BSRR_BR3_Pos)"
0x00080000 
.PP
Definition at line \fB8733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR3_Pos   (19U)"

.PP
Definition at line \fB8732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR4   \fBGPIO_BSRR_BR4_Msk\fP"

.PP
Definition at line \fB8737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR4_Msk   (0x1UL << GPIO_BSRR_BR4_Pos)"
0x00100000 
.PP
Definition at line \fB8736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR4_Pos   (20U)"

.PP
Definition at line \fB8735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR5   \fBGPIO_BSRR_BR5_Msk\fP"

.PP
Definition at line \fB8740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR5_Msk   (0x1UL << GPIO_BSRR_BR5_Pos)"
0x00200000 
.PP
Definition at line \fB8739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR5_Pos   (21U)"

.PP
Definition at line \fB8738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR6   \fBGPIO_BSRR_BR6_Msk\fP"

.PP
Definition at line \fB8743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR6_Msk   (0x1UL << GPIO_BSRR_BR6_Pos)"
0x00400000 
.PP
Definition at line \fB8742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR6_Pos   (22U)"

.PP
Definition at line \fB8741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR7   \fBGPIO_BSRR_BR7_Msk\fP"

.PP
Definition at line \fB8746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR7_Msk   (0x1UL << GPIO_BSRR_BR7_Pos)"
0x00800000 
.PP
Definition at line \fB8745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR7_Pos   (23U)"

.PP
Definition at line \fB8744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR8   \fBGPIO_BSRR_BR8_Msk\fP"

.PP
Definition at line \fB8749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR8_Msk   (0x1UL << GPIO_BSRR_BR8_Pos)"
0x01000000 
.PP
Definition at line \fB8748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR8_Pos   (24U)"

.PP
Definition at line \fB8747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR9   \fBGPIO_BSRR_BR9_Msk\fP"

.PP
Definition at line \fB8752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR9_Msk   (0x1UL << GPIO_BSRR_BR9_Pos)"
0x02000000 
.PP
Definition at line \fB8751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR9_Pos   (25U)"

.PP
Definition at line \fB8750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_0   GPIO_BSRR_BR0"

.PP
Definition at line \fB8789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_1   GPIO_BSRR_BR1"

.PP
Definition at line \fB8790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_10   GPIO_BSRR_BR10"

.PP
Definition at line \fB8799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_11   GPIO_BSRR_BR11"

.PP
Definition at line \fB8800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_12   GPIO_BSRR_BR12"

.PP
Definition at line \fB8801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_13   GPIO_BSRR_BR13"

.PP
Definition at line \fB8802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_14   GPIO_BSRR_BR14"

.PP
Definition at line \fB8803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_15   GPIO_BSRR_BR15"

.PP
Definition at line \fB8804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_2   GPIO_BSRR_BR2"

.PP
Definition at line \fB8791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_3   GPIO_BSRR_BR3"

.PP
Definition at line \fB8792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_4   GPIO_BSRR_BR4"

.PP
Definition at line \fB8793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_5   GPIO_BSRR_BR5"

.PP
Definition at line \fB8794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_6   GPIO_BSRR_BR6"

.PP
Definition at line \fB8795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_7   GPIO_BSRR_BR7"

.PP
Definition at line \fB8796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_8   GPIO_BSRR_BR8"

.PP
Definition at line \fB8797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BR_9   GPIO_BSRR_BR9"

.PP
Definition at line \fB8798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS0   \fBGPIO_BSRR_BS0_Msk\fP"

.PP
Definition at line \fB8677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS0_Msk   (0x1UL << GPIO_BSRR_BS0_Pos)"
0x00000001 
.PP
Definition at line \fB8676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS0_Pos   (0U)"

.PP
Definition at line \fB8675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS1   \fBGPIO_BSRR_BS1_Msk\fP"

.PP
Definition at line \fB8680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS10   \fBGPIO_BSRR_BS10_Msk\fP"

.PP
Definition at line \fB8707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS10_Msk   (0x1UL << GPIO_BSRR_BS10_Pos)"
0x00000400 
.PP
Definition at line \fB8706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS10_Pos   (10U)"

.PP
Definition at line \fB8705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS11   \fBGPIO_BSRR_BS11_Msk\fP"

.PP
Definition at line \fB8710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS11_Msk   (0x1UL << GPIO_BSRR_BS11_Pos)"
0x00000800 
.PP
Definition at line \fB8709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS11_Pos   (11U)"

.PP
Definition at line \fB8708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS12   \fBGPIO_BSRR_BS12_Msk\fP"

.PP
Definition at line \fB8713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS12_Msk   (0x1UL << GPIO_BSRR_BS12_Pos)"
0x00001000 
.PP
Definition at line \fB8712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS12_Pos   (12U)"

.PP
Definition at line \fB8711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS13   \fBGPIO_BSRR_BS13_Msk\fP"

.PP
Definition at line \fB8716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS13_Msk   (0x1UL << GPIO_BSRR_BS13_Pos)"
0x00002000 
.PP
Definition at line \fB8715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS13_Pos   (13U)"

.PP
Definition at line \fB8714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS14   \fBGPIO_BSRR_BS14_Msk\fP"

.PP
Definition at line \fB8719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS14_Msk   (0x1UL << GPIO_BSRR_BS14_Pos)"
0x00004000 
.PP
Definition at line \fB8718\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS14_Pos   (14U)"

.PP
Definition at line \fB8717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS15   \fBGPIO_BSRR_BS15_Msk\fP"

.PP
Definition at line \fB8722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS15_Msk   (0x1UL << GPIO_BSRR_BS15_Pos)"
0x00008000 
.PP
Definition at line \fB8721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS15_Pos   (15U)"

.PP
Definition at line \fB8720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS1_Msk   (0x1UL << GPIO_BSRR_BS1_Pos)"
0x00000002 
.PP
Definition at line \fB8679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS1_Pos   (1U)"

.PP
Definition at line \fB8678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS2   \fBGPIO_BSRR_BS2_Msk\fP"

.PP
Definition at line \fB8683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS2_Msk   (0x1UL << GPIO_BSRR_BS2_Pos)"
0x00000004 
.PP
Definition at line \fB8682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS2_Pos   (2U)"

.PP
Definition at line \fB8681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS3   \fBGPIO_BSRR_BS3_Msk\fP"

.PP
Definition at line \fB8686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS3_Msk   (0x1UL << GPIO_BSRR_BS3_Pos)"
0x00000008 
.PP
Definition at line \fB8685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS3_Pos   (3U)"

.PP
Definition at line \fB8684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS4   \fBGPIO_BSRR_BS4_Msk\fP"

.PP
Definition at line \fB8689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS4_Msk   (0x1UL << GPIO_BSRR_BS4_Pos)"
0x00000010 
.PP
Definition at line \fB8688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS4_Pos   (4U)"

.PP
Definition at line \fB8687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS5   \fBGPIO_BSRR_BS5_Msk\fP"

.PP
Definition at line \fB8692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS5_Msk   (0x1UL << GPIO_BSRR_BS5_Pos)"
0x00000020 
.PP
Definition at line \fB8691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS5_Pos   (5U)"

.PP
Definition at line \fB8690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS6   \fBGPIO_BSRR_BS6_Msk\fP"

.PP
Definition at line \fB8695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS6_Msk   (0x1UL << GPIO_BSRR_BS6_Pos)"
0x00000040 
.PP
Definition at line \fB8694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS6_Pos   (6U)"

.PP
Definition at line \fB8693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS7   \fBGPIO_BSRR_BS7_Msk\fP"

.PP
Definition at line \fB8698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS7_Msk   (0x1UL << GPIO_BSRR_BS7_Pos)"
0x00000080 
.PP
Definition at line \fB8697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS7_Pos   (7U)"

.PP
Definition at line \fB8696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS8   \fBGPIO_BSRR_BS8_Msk\fP"

.PP
Definition at line \fB8701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS8_Msk   (0x1UL << GPIO_BSRR_BS8_Pos)"
0x00000100 
.PP
Definition at line \fB8700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS8_Pos   (8U)"

.PP
Definition at line \fB8699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS9   \fBGPIO_BSRR_BS9_Msk\fP"

.PP
Definition at line \fB8704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS9_Msk   (0x1UL << GPIO_BSRR_BS9_Pos)"
0x00000200 
.PP
Definition at line \fB8703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS9_Pos   (9U)"

.PP
Definition at line \fB8702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_0   GPIO_BSRR_BS0"

.PP
Definition at line \fB8773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_1   GPIO_BSRR_BS1"

.PP
Definition at line \fB8774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_10   GPIO_BSRR_BS10"

.PP
Definition at line \fB8783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_11   GPIO_BSRR_BS11"

.PP
Definition at line \fB8784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_12   GPIO_BSRR_BS12"

.PP
Definition at line \fB8785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_13   GPIO_BSRR_BS13"

.PP
Definition at line \fB8786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_14   GPIO_BSRR_BS14"

.PP
Definition at line \fB8787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_15   GPIO_BSRR_BS15"

.PP
Definition at line \fB8788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_2   GPIO_BSRR_BS2"

.PP
Definition at line \fB8775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_3   GPIO_BSRR_BS3"

.PP
Definition at line \fB8776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_4   GPIO_BSRR_BS4"

.PP
Definition at line \fB8777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_5   GPIO_BSRR_BS5"

.PP
Definition at line \fB8778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_6   GPIO_BSRR_BS6"

.PP
Definition at line \fB8779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_7   GPIO_BSRR_BS7"

.PP
Definition at line \fB8780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_8   GPIO_BSRR_BS8"

.PP
Definition at line \fB8781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_BSRR_BS_9   GPIO_BSRR_BS9"

.PP
Definition at line \fB8782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID0   \fBGPIO_IDR_ID0_Msk\fP"

.PP
Definition at line \fB8542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID0_Msk   (0x1UL << GPIO_IDR_ID0_Pos)"
0x00000001 
.PP
Definition at line \fB8541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID0_Pos   (0U)"

.PP
Definition at line \fB8540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID1   \fBGPIO_IDR_ID1_Msk\fP"

.PP
Definition at line \fB8545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID10   \fBGPIO_IDR_ID10_Msk\fP"

.PP
Definition at line \fB8572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID10_Msk   (0x1UL << GPIO_IDR_ID10_Pos)"
0x00000400 
.PP
Definition at line \fB8571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID10_Pos   (10U)"

.PP
Definition at line \fB8570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID11   \fBGPIO_IDR_ID11_Msk\fP"

.PP
Definition at line \fB8575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID11_Msk   (0x1UL << GPIO_IDR_ID11_Pos)"
0x00000800 
.PP
Definition at line \fB8574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID11_Pos   (11U)"

.PP
Definition at line \fB8573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID12   \fBGPIO_IDR_ID12_Msk\fP"

.PP
Definition at line \fB8578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID12_Msk   (0x1UL << GPIO_IDR_ID12_Pos)"
0x00001000 
.PP
Definition at line \fB8577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID12_Pos   (12U)"

.PP
Definition at line \fB8576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID13   \fBGPIO_IDR_ID13_Msk\fP"

.PP
Definition at line \fB8581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID13_Msk   (0x1UL << GPIO_IDR_ID13_Pos)"
0x00002000 
.PP
Definition at line \fB8580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID13_Pos   (13U)"

.PP
Definition at line \fB8579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID14   \fBGPIO_IDR_ID14_Msk\fP"

.PP
Definition at line \fB8584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID14_Msk   (0x1UL << GPIO_IDR_ID14_Pos)"
0x00004000 
.PP
Definition at line \fB8583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID14_Pos   (14U)"

.PP
Definition at line \fB8582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID15   \fBGPIO_IDR_ID15_Msk\fP"

.PP
Definition at line \fB8587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID15_Msk   (0x1UL << GPIO_IDR_ID15_Pos)"
0x00008000 
.PP
Definition at line \fB8586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID15_Pos   (15U)"

.PP
Definition at line \fB8585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID1_Msk   (0x1UL << GPIO_IDR_ID1_Pos)"
0x00000002 
.PP
Definition at line \fB8544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID1_Pos   (1U)"

.PP
Definition at line \fB8543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID2   \fBGPIO_IDR_ID2_Msk\fP"

.PP
Definition at line \fB8548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID2_Msk   (0x1UL << GPIO_IDR_ID2_Pos)"
0x00000004 
.PP
Definition at line \fB8547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID2_Pos   (2U)"

.PP
Definition at line \fB8546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID3   \fBGPIO_IDR_ID3_Msk\fP"

.PP
Definition at line \fB8551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID3_Msk   (0x1UL << GPIO_IDR_ID3_Pos)"
0x00000008 
.PP
Definition at line \fB8550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID3_Pos   (3U)"

.PP
Definition at line \fB8549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID4   \fBGPIO_IDR_ID4_Msk\fP"

.PP
Definition at line \fB8554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID4_Msk   (0x1UL << GPIO_IDR_ID4_Pos)"
0x00000010 
.PP
Definition at line \fB8553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID4_Pos   (4U)"

.PP
Definition at line \fB8552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID5   \fBGPIO_IDR_ID5_Msk\fP"

.PP
Definition at line \fB8557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID5_Msk   (0x1UL << GPIO_IDR_ID5_Pos)"
0x00000020 
.PP
Definition at line \fB8556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID5_Pos   (5U)"

.PP
Definition at line \fB8555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID6   \fBGPIO_IDR_ID6_Msk\fP"

.PP
Definition at line \fB8560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID6_Msk   (0x1UL << GPIO_IDR_ID6_Pos)"
0x00000040 
.PP
Definition at line \fB8559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID6_Pos   (6U)"

.PP
Definition at line \fB8558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID7   \fBGPIO_IDR_ID7_Msk\fP"

.PP
Definition at line \fB8563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID7_Msk   (0x1UL << GPIO_IDR_ID7_Pos)"
0x00000080 
.PP
Definition at line \fB8562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID7_Pos   (7U)"

.PP
Definition at line \fB8561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID8   \fBGPIO_IDR_ID8_Msk\fP"

.PP
Definition at line \fB8566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID8_Msk   (0x1UL << GPIO_IDR_ID8_Pos)"
0x00000100 
.PP
Definition at line \fB8565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID8_Pos   (8U)"

.PP
Definition at line \fB8564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID9   \fBGPIO_IDR_ID9_Msk\fP"

.PP
Definition at line \fB8569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID9_Msk   (0x1UL << GPIO_IDR_ID9_Pos)"
0x00000200 
.PP
Definition at line \fB8568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_ID9_Pos   (9U)"

.PP
Definition at line \fB8567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_0   GPIO_IDR_ID0"

.PP
Definition at line \fB8590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_1   GPIO_IDR_ID1"

.PP
Definition at line \fB8591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_10   GPIO_IDR_ID10"

.PP
Definition at line \fB8600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_11   GPIO_IDR_ID11"

.PP
Definition at line \fB8601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_12   GPIO_IDR_ID12"

.PP
Definition at line \fB8602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_13   GPIO_IDR_ID13"

.PP
Definition at line \fB8603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_14   GPIO_IDR_ID14"

.PP
Definition at line \fB8604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_15   GPIO_IDR_ID15"

.PP
Definition at line \fB8605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_2   GPIO_IDR_ID2"

.PP
Definition at line \fB8592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_3   GPIO_IDR_ID3"

.PP
Definition at line \fB8593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_4   GPIO_IDR_ID4"

.PP
Definition at line \fB8594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_5   GPIO_IDR_ID5"

.PP
Definition at line \fB8595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_6   GPIO_IDR_ID6"

.PP
Definition at line \fB8596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_7   GPIO_IDR_ID7"

.PP
Definition at line \fB8597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_8   GPIO_IDR_ID8"

.PP
Definition at line \fB8598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_IDR_IDR_9   GPIO_IDR_ID9"

.PP
Definition at line \fB8599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK0   \fBGPIO_LCKR_LCK0_Msk\fP"

.PP
Definition at line \fB8856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK0_Msk   (0x1UL << GPIO_LCKR_LCK0_Pos)"
0x00000001 
.PP
Definition at line \fB8855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK0_Pos   (0U)"

.PP
Definition at line \fB8854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK1   \fBGPIO_LCKR_LCK1_Msk\fP"

.PP
Definition at line \fB8859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK10   \fBGPIO_LCKR_LCK10_Msk\fP"

.PP
Definition at line \fB8886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK10_Msk   (0x1UL << GPIO_LCKR_LCK10_Pos)"
0x00000400 
.PP
Definition at line \fB8885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK10_Pos   (10U)"

.PP
Definition at line \fB8884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK11   \fBGPIO_LCKR_LCK11_Msk\fP"

.PP
Definition at line \fB8889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK11_Msk   (0x1UL << GPIO_LCKR_LCK11_Pos)"
0x00000800 
.PP
Definition at line \fB8888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK11_Pos   (11U)"

.PP
Definition at line \fB8887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK12   \fBGPIO_LCKR_LCK12_Msk\fP"

.PP
Definition at line \fB8892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK12_Msk   (0x1UL << GPIO_LCKR_LCK12_Pos)"
0x00001000 
.PP
Definition at line \fB8891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK12_Pos   (12U)"

.PP
Definition at line \fB8890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK13   \fBGPIO_LCKR_LCK13_Msk\fP"

.PP
Definition at line \fB8895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK13_Msk   (0x1UL << GPIO_LCKR_LCK13_Pos)"
0x00002000 
.PP
Definition at line \fB8894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK13_Pos   (13U)"

.PP
Definition at line \fB8893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK14   \fBGPIO_LCKR_LCK14_Msk\fP"

.PP
Definition at line \fB8898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK14_Msk   (0x1UL << GPIO_LCKR_LCK14_Pos)"
0x00004000 
.PP
Definition at line \fB8897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK14_Pos   (14U)"

.PP
Definition at line \fB8896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK15   \fBGPIO_LCKR_LCK15_Msk\fP"

.PP
Definition at line \fB8901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK15_Msk   (0x1UL << GPIO_LCKR_LCK15_Pos)"
0x00008000 
.PP
Definition at line \fB8900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK15_Pos   (15U)"

.PP
Definition at line \fB8899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK1_Msk   (0x1UL << GPIO_LCKR_LCK1_Pos)"
0x00000002 
.PP
Definition at line \fB8858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK1_Pos   (1U)"

.PP
Definition at line \fB8857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK2   \fBGPIO_LCKR_LCK2_Msk\fP"

.PP
Definition at line \fB8862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK2_Msk   (0x1UL << GPIO_LCKR_LCK2_Pos)"
0x00000004 
.PP
Definition at line \fB8861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK2_Pos   (2U)"

.PP
Definition at line \fB8860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK3   \fBGPIO_LCKR_LCK3_Msk\fP"

.PP
Definition at line \fB8865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK3_Msk   (0x1UL << GPIO_LCKR_LCK3_Pos)"
0x00000008 
.PP
Definition at line \fB8864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK3_Pos   (3U)"

.PP
Definition at line \fB8863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK4   \fBGPIO_LCKR_LCK4_Msk\fP"

.PP
Definition at line \fB8868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK4_Msk   (0x1UL << GPIO_LCKR_LCK4_Pos)"
0x00000010 
.PP
Definition at line \fB8867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK4_Pos   (4U)"

.PP
Definition at line \fB8866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK5   \fBGPIO_LCKR_LCK5_Msk\fP"

.PP
Definition at line \fB8871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK5_Msk   (0x1UL << GPIO_LCKR_LCK5_Pos)"
0x00000020 
.PP
Definition at line \fB8870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK5_Pos   (5U)"

.PP
Definition at line \fB8869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK6   \fBGPIO_LCKR_LCK6_Msk\fP"

.PP
Definition at line \fB8874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK6_Msk   (0x1UL << GPIO_LCKR_LCK6_Pos)"
0x00000040 
.PP
Definition at line \fB8873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK6_Pos   (6U)"

.PP
Definition at line \fB8872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK7   \fBGPIO_LCKR_LCK7_Msk\fP"

.PP
Definition at line \fB8877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK7_Msk   (0x1UL << GPIO_LCKR_LCK7_Pos)"
0x00000080 
.PP
Definition at line \fB8876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK7_Pos   (7U)"

.PP
Definition at line \fB8875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK8   \fBGPIO_LCKR_LCK8_Msk\fP"

.PP
Definition at line \fB8880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK8_Msk   (0x1UL << GPIO_LCKR_LCK8_Pos)"
0x00000100 
.PP
Definition at line \fB8879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK8_Pos   (8U)"

.PP
Definition at line \fB8878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK9   \fBGPIO_LCKR_LCK9_Msk\fP"

.PP
Definition at line \fB8883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK9_Msk   (0x1UL << GPIO_LCKR_LCK9_Pos)"
0x00000200 
.PP
Definition at line \fB8882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCK9_Pos   (9U)"

.PP
Definition at line \fB8881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCKK   \fBGPIO_LCKR_LCKK_Msk\fP"

.PP
Definition at line \fB8904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCKK_Msk   (0x1UL << GPIO_LCKR_LCKK_Pos)"
0x00010000 
.PP
Definition at line \fB8903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_LCKR_LCKK_Pos   (16U)"

.PP
Definition at line \fB8902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE0   GPIO_MODER_MODER0"

.PP
Definition at line \fB8128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE0_0   \fBGPIO_MODER_MODER0_0\fP"

.PP
Definition at line \fB8129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE0_1   \fBGPIO_MODER_MODER0_1\fP"

.PP
Definition at line \fB8130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE0_Msk   \fBGPIO_MODER_MODER0_Msk\fP"

.PP
Definition at line \fB8127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE0_Pos   GPIO_MODER_MODER0_Pos"

.PP
Definition at line \fB8126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE1   GPIO_MODER_MODER1"

.PP
Definition at line \fB8133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE10   GPIO_MODER_MODER10"

.PP
Definition at line \fB8178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE10_0   \fBGPIO_MODER_MODER10_0\fP"

.PP
Definition at line \fB8179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE10_1   \fBGPIO_MODER_MODER10_1\fP"

.PP
Definition at line \fB8180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE10_Msk   \fBGPIO_MODER_MODER10_Msk\fP"

.PP
Definition at line \fB8177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE10_Pos   GPIO_MODER_MODER10_Pos"

.PP
Definition at line \fB8176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE11   GPIO_MODER_MODER11"

.PP
Definition at line \fB8183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE11_0   \fBGPIO_MODER_MODER11_0\fP"

.PP
Definition at line \fB8184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE11_1   \fBGPIO_MODER_MODER11_1\fP"

.PP
Definition at line \fB8185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE11_Msk   \fBGPIO_MODER_MODER11_Msk\fP"

.PP
Definition at line \fB8182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE11_Pos   GPIO_MODER_MODER11_Pos"

.PP
Definition at line \fB8181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE12   GPIO_MODER_MODER12"

.PP
Definition at line \fB8188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE12_0   \fBGPIO_MODER_MODER12_0\fP"

.PP
Definition at line \fB8189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE12_1   \fBGPIO_MODER_MODER12_1\fP"

.PP
Definition at line \fB8190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE12_Msk   \fBGPIO_MODER_MODER12_Msk\fP"

.PP
Definition at line \fB8187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE12_Pos   GPIO_MODER_MODER12_Pos"

.PP
Definition at line \fB8186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE13   GPIO_MODER_MODER13"

.PP
Definition at line \fB8193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE13_0   \fBGPIO_MODER_MODER13_0\fP"

.PP
Definition at line \fB8194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE13_1   \fBGPIO_MODER_MODER13_1\fP"

.PP
Definition at line \fB8195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE13_Msk   \fBGPIO_MODER_MODER13_Msk\fP"

.PP
Definition at line \fB8192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE13_Pos   GPIO_MODER_MODER13_Pos"

.PP
Definition at line \fB8191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE14   GPIO_MODER_MODER14"

.PP
Definition at line \fB8198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE14_0   \fBGPIO_MODER_MODER14_0\fP"

.PP
Definition at line \fB8199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE14_1   \fBGPIO_MODER_MODER14_1\fP"

.PP
Definition at line \fB8200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE14_Msk   \fBGPIO_MODER_MODER14_Msk\fP"

.PP
Definition at line \fB8197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE14_Pos   GPIO_MODER_MODER14_Pos"

.PP
Definition at line \fB8196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE15   GPIO_MODER_MODER15"

.PP
Definition at line \fB8203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE15_0   \fBGPIO_MODER_MODER15_0\fP"

.PP
Definition at line \fB8204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE15_1   \fBGPIO_MODER_MODER15_1\fP"

.PP
Definition at line \fB8205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE15_Msk   \fBGPIO_MODER_MODER15_Msk\fP"

.PP
Definition at line \fB8202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE15_Pos   GPIO_MODER_MODER15_Pos"

.PP
Definition at line \fB8201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE1_0   \fBGPIO_MODER_MODER1_0\fP"

.PP
Definition at line \fB8134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE1_1   \fBGPIO_MODER_MODER1_1\fP"

.PP
Definition at line \fB8135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE1_Msk   \fBGPIO_MODER_MODER1_Msk\fP"

.PP
Definition at line \fB8132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE1_Pos   GPIO_MODER_MODER1_Pos"

.PP
Definition at line \fB8131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE2   GPIO_MODER_MODER2"

.PP
Definition at line \fB8138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE2_0   \fBGPIO_MODER_MODER2_0\fP"

.PP
Definition at line \fB8139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE2_1   \fBGPIO_MODER_MODER2_1\fP"

.PP
Definition at line \fB8140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE2_Msk   \fBGPIO_MODER_MODER2_Msk\fP"

.PP
Definition at line \fB8137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE2_Pos   GPIO_MODER_MODER2_Pos"

.PP
Definition at line \fB8136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE3   GPIO_MODER_MODER3"

.PP
Definition at line \fB8143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE3_0   \fBGPIO_MODER_MODER3_0\fP"

.PP
Definition at line \fB8144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE3_1   \fBGPIO_MODER_MODER3_1\fP"

.PP
Definition at line \fB8145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE3_Msk   \fBGPIO_MODER_MODER3_Msk\fP"

.PP
Definition at line \fB8142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE3_Pos   GPIO_MODER_MODER3_Pos"

.PP
Definition at line \fB8141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE4   GPIO_MODER_MODER4"

.PP
Definition at line \fB8148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE4_0   \fBGPIO_MODER_MODER4_0\fP"

.PP
Definition at line \fB8149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE4_1   \fBGPIO_MODER_MODER4_1\fP"

.PP
Definition at line \fB8150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE4_Msk   \fBGPIO_MODER_MODER4_Msk\fP"

.PP
Definition at line \fB8147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE4_Pos   GPIO_MODER_MODER4_Pos"

.PP
Definition at line \fB8146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE5   GPIO_MODER_MODER5"

.PP
Definition at line \fB8153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE5_0   \fBGPIO_MODER_MODER5_0\fP"

.PP
Definition at line \fB8154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE5_1   \fBGPIO_MODER_MODER5_1\fP"

.PP
Definition at line \fB8155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE5_Msk   \fBGPIO_MODER_MODER5_Msk\fP"

.PP
Definition at line \fB8152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE5_Pos   GPIO_MODER_MODER5_Pos"

.PP
Definition at line \fB8151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE6   GPIO_MODER_MODER6"

.PP
Definition at line \fB8158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE6_0   \fBGPIO_MODER_MODER6_0\fP"

.PP
Definition at line \fB8159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE6_1   \fBGPIO_MODER_MODER6_1\fP"

.PP
Definition at line \fB8160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE6_Msk   \fBGPIO_MODER_MODER6_Msk\fP"

.PP
Definition at line \fB8157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE6_Pos   GPIO_MODER_MODER6_Pos"

.PP
Definition at line \fB8156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE7   GPIO_MODER_MODER7"

.PP
Definition at line \fB8163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE7_0   \fBGPIO_MODER_MODER7_0\fP"

.PP
Definition at line \fB8164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE7_1   \fBGPIO_MODER_MODER7_1\fP"

.PP
Definition at line \fB8165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE7_Msk   \fBGPIO_MODER_MODER7_Msk\fP"

.PP
Definition at line \fB8162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE7_Pos   GPIO_MODER_MODER7_Pos"

.PP
Definition at line \fB8161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE8   GPIO_MODER_MODER8"

.PP
Definition at line \fB8168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE8_0   \fBGPIO_MODER_MODER8_0\fP"

.PP
Definition at line \fB8169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE8_1   \fBGPIO_MODER_MODER8_1\fP"

.PP
Definition at line \fB8170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE8_Msk   \fBGPIO_MODER_MODER8_Msk\fP"

.PP
Definition at line \fB8167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE8_Pos   GPIO_MODER_MODER8_Pos"

.PP
Definition at line \fB8166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE9   GPIO_MODER_MODER9"

.PP
Definition at line \fB8173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE9_0   \fBGPIO_MODER_MODER9_0\fP"

.PP
Definition at line \fB8174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE9_1   \fBGPIO_MODER_MODER9_1\fP"

.PP
Definition at line \fB8175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE9_Msk   \fBGPIO_MODER_MODER9_Msk\fP"

.PP
Definition at line \fB8172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODE9_Pos   GPIO_MODER_MODER9_Pos"

.PP
Definition at line \fB8171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER0   \fBGPIO_MODER_MODER0_Msk\fP"

.PP
Definition at line \fB8046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER0_0   (0x1UL << GPIO_MODER_MODER0_Pos)"
0x00000001 
.PP
Definition at line \fB8047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER0_1   (0x2UL << GPIO_MODER_MODER0_Pos)"
0x00000002 
.PP
Definition at line \fB8048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER0_Msk   (0x3UL << GPIO_MODER_MODER0_Pos)"
0x00000003 
.PP
Definition at line \fB8045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER0_Pos   (0U)"

.PP
Definition at line \fB8044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER1   \fBGPIO_MODER_MODER1_Msk\fP"

.PP
Definition at line \fB8051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER10   \fBGPIO_MODER_MODER10_Msk\fP"

.PP
Definition at line \fB8096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER10_0   (0x1UL << GPIO_MODER_MODER10_Pos)"
0x00100000 
.PP
Definition at line \fB8097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER10_1   (0x2UL << GPIO_MODER_MODER10_Pos)"
0x00200000 
.PP
Definition at line \fB8098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER10_Msk   (0x3UL << GPIO_MODER_MODER10_Pos)"
0x00300000 
.PP
Definition at line \fB8095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER10_Pos   (20U)"

.PP
Definition at line \fB8094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER11   \fBGPIO_MODER_MODER11_Msk\fP"

.PP
Definition at line \fB8101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER11_0   (0x1UL << GPIO_MODER_MODER11_Pos)"
0x00400000 
.PP
Definition at line \fB8102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER11_1   (0x2UL << GPIO_MODER_MODER11_Pos)"
0x00800000 
.PP
Definition at line \fB8103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER11_Msk   (0x3UL << GPIO_MODER_MODER11_Pos)"
0x00C00000 
.PP
Definition at line \fB8100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER11_Pos   (22U)"

.PP
Definition at line \fB8099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER12   \fBGPIO_MODER_MODER12_Msk\fP"

.PP
Definition at line \fB8106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER12_0   (0x1UL << GPIO_MODER_MODER12_Pos)"
0x01000000 
.PP
Definition at line \fB8107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER12_1   (0x2UL << GPIO_MODER_MODER12_Pos)"
0x02000000 
.PP
Definition at line \fB8108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER12_Msk   (0x3UL << GPIO_MODER_MODER12_Pos)"
0x03000000 
.PP
Definition at line \fB8105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER12_Pos   (24U)"

.PP
Definition at line \fB8104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER13   \fBGPIO_MODER_MODER13_Msk\fP"

.PP
Definition at line \fB8111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER13_0   (0x1UL << GPIO_MODER_MODER13_Pos)"
0x04000000 
.PP
Definition at line \fB8112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER13_1   (0x2UL << GPIO_MODER_MODER13_Pos)"
0x08000000 
.PP
Definition at line \fB8113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER13_Msk   (0x3UL << GPIO_MODER_MODER13_Pos)"
0x0C000000 
.PP
Definition at line \fB8110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER13_Pos   (26U)"

.PP
Definition at line \fB8109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER14   \fBGPIO_MODER_MODER14_Msk\fP"

.PP
Definition at line \fB8116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER14_0   (0x1UL << GPIO_MODER_MODER14_Pos)"
0x10000000 
.PP
Definition at line \fB8117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER14_1   (0x2UL << GPIO_MODER_MODER14_Pos)"
0x20000000 
.PP
Definition at line \fB8118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER14_Msk   (0x3UL << GPIO_MODER_MODER14_Pos)"
0x30000000 
.PP
Definition at line \fB8115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER14_Pos   (28U)"

.PP
Definition at line \fB8114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER15   \fBGPIO_MODER_MODER15_Msk\fP"

.PP
Definition at line \fB8121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER15_0   (0x1UL << GPIO_MODER_MODER15_Pos)"
0x40000000 
.PP
Definition at line \fB8122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER15_1   (0x2UL << GPIO_MODER_MODER15_Pos)"
0x80000000 
.PP
Definition at line \fB8123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER15_Msk   (0x3UL << GPIO_MODER_MODER15_Pos)"
0xC0000000 
.PP
Definition at line \fB8120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER15_Pos   (30U)"

.PP
Definition at line \fB8119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER1_0   (0x1UL << GPIO_MODER_MODER1_Pos)"
0x00000004 
.PP
Definition at line \fB8052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER1_1   (0x2UL << GPIO_MODER_MODER1_Pos)"
0x00000008 
.PP
Definition at line \fB8053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER1_Msk   (0x3UL << GPIO_MODER_MODER1_Pos)"
0x0000000C 
.PP
Definition at line \fB8050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER1_Pos   (2U)"

.PP
Definition at line \fB8049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER2   \fBGPIO_MODER_MODER2_Msk\fP"

.PP
Definition at line \fB8056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER2_0   (0x1UL << GPIO_MODER_MODER2_Pos)"
0x00000010 
.PP
Definition at line \fB8057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER2_1   (0x2UL << GPIO_MODER_MODER2_Pos)"
0x00000020 
.PP
Definition at line \fB8058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER2_Msk   (0x3UL << GPIO_MODER_MODER2_Pos)"
0x00000030 
.PP
Definition at line \fB8055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER2_Pos   (4U)"

.PP
Definition at line \fB8054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER3   \fBGPIO_MODER_MODER3_Msk\fP"

.PP
Definition at line \fB8061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER3_0   (0x1UL << GPIO_MODER_MODER3_Pos)"
0x00000040 
.PP
Definition at line \fB8062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER3_1   (0x2UL << GPIO_MODER_MODER3_Pos)"
0x00000080 
.PP
Definition at line \fB8063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER3_Msk   (0x3UL << GPIO_MODER_MODER3_Pos)"
0x000000C0 
.PP
Definition at line \fB8060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER3_Pos   (6U)"

.PP
Definition at line \fB8059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER4   \fBGPIO_MODER_MODER4_Msk\fP"

.PP
Definition at line \fB8066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER4_0   (0x1UL << GPIO_MODER_MODER4_Pos)"
0x00000100 
.PP
Definition at line \fB8067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER4_1   (0x2UL << GPIO_MODER_MODER4_Pos)"
0x00000200 
.PP
Definition at line \fB8068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER4_Msk   (0x3UL << GPIO_MODER_MODER4_Pos)"
0x00000300 
.PP
Definition at line \fB8065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER4_Pos   (8U)"

.PP
Definition at line \fB8064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER5   \fBGPIO_MODER_MODER5_Msk\fP"

.PP
Definition at line \fB8071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER5_0   (0x1UL << GPIO_MODER_MODER5_Pos)"
0x00000400 
.PP
Definition at line \fB8072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER5_1   (0x2UL << GPIO_MODER_MODER5_Pos)"
0x00000800 
.PP
Definition at line \fB8073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER5_Msk   (0x3UL << GPIO_MODER_MODER5_Pos)"
0x00000C00 
.PP
Definition at line \fB8070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER5_Pos   (10U)"

.PP
Definition at line \fB8069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER6   \fBGPIO_MODER_MODER6_Msk\fP"

.PP
Definition at line \fB8076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER6_0   (0x1UL << GPIO_MODER_MODER6_Pos)"
0x00001000 
.PP
Definition at line \fB8077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER6_1   (0x2UL << GPIO_MODER_MODER6_Pos)"
0x00002000 
.PP
Definition at line \fB8078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER6_Msk   (0x3UL << GPIO_MODER_MODER6_Pos)"
0x00003000 
.PP
Definition at line \fB8075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER6_Pos   (12U)"

.PP
Definition at line \fB8074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER7   \fBGPIO_MODER_MODER7_Msk\fP"

.PP
Definition at line \fB8081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER7_0   (0x1UL << GPIO_MODER_MODER7_Pos)"
0x00004000 
.PP
Definition at line \fB8082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER7_1   (0x2UL << GPIO_MODER_MODER7_Pos)"
0x00008000 
.PP
Definition at line \fB8083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER7_Msk   (0x3UL << GPIO_MODER_MODER7_Pos)"
0x0000C000 
.PP
Definition at line \fB8080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER7_Pos   (14U)"

.PP
Definition at line \fB8079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER8   \fBGPIO_MODER_MODER8_Msk\fP"

.PP
Definition at line \fB8086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER8_0   (0x1UL << GPIO_MODER_MODER8_Pos)"
0x00010000 
.PP
Definition at line \fB8087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER8_1   (0x2UL << GPIO_MODER_MODER8_Pos)"
0x00020000 
.PP
Definition at line \fB8088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER8_Msk   (0x3UL << GPIO_MODER_MODER8_Pos)"
0x00030000 
.PP
Definition at line \fB8085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER8_Pos   (16U)"

.PP
Definition at line \fB8084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER9   \fBGPIO_MODER_MODER9_Msk\fP"

.PP
Definition at line \fB8091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER9_0   (0x1UL << GPIO_MODER_MODER9_Pos)"
0x00040000 
.PP
Definition at line \fB8092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER9_1   (0x2UL << GPIO_MODER_MODER9_Pos)"
0x00080000 
.PP
Definition at line \fB8093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER9_Msk   (0x3UL << GPIO_MODER_MODER9_Pos)"
0x000C0000 
.PP
Definition at line \fB8090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_MODER_MODER9_Pos   (18U)"

.PP
Definition at line \fB8089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD0   \fBGPIO_ODR_OD0_Msk\fP"

.PP
Definition at line \fB8610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD0_Msk   (0x1UL << GPIO_ODR_OD0_Pos)"
0x00000001 
.PP
Definition at line \fB8609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD0_Pos   (0U)"

.PP
Definition at line \fB8608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD1   \fBGPIO_ODR_OD1_Msk\fP"

.PP
Definition at line \fB8613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD10   \fBGPIO_ODR_OD10_Msk\fP"

.PP
Definition at line \fB8640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD10_Msk   (0x1UL << GPIO_ODR_OD10_Pos)"
0x00000400 
.PP
Definition at line \fB8639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD10_Pos   (10U)"

.PP
Definition at line \fB8638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD11   \fBGPIO_ODR_OD11_Msk\fP"

.PP
Definition at line \fB8643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD11_Msk   (0x1UL << GPIO_ODR_OD11_Pos)"
0x00000800 
.PP
Definition at line \fB8642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD11_Pos   (11U)"

.PP
Definition at line \fB8641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD12   \fBGPIO_ODR_OD12_Msk\fP"

.PP
Definition at line \fB8646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD12_Msk   (0x1UL << GPIO_ODR_OD12_Pos)"
0x00001000 
.PP
Definition at line \fB8645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD12_Pos   (12U)"

.PP
Definition at line \fB8644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD13   \fBGPIO_ODR_OD13_Msk\fP"

.PP
Definition at line \fB8649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD13_Msk   (0x1UL << GPIO_ODR_OD13_Pos)"
0x00002000 
.PP
Definition at line \fB8648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD13_Pos   (13U)"

.PP
Definition at line \fB8647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD14   \fBGPIO_ODR_OD14_Msk\fP"

.PP
Definition at line \fB8652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD14_Msk   (0x1UL << GPIO_ODR_OD14_Pos)"
0x00004000 
.PP
Definition at line \fB8651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD14_Pos   (14U)"

.PP
Definition at line \fB8650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD15   \fBGPIO_ODR_OD15_Msk\fP"

.PP
Definition at line \fB8655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD15_Msk   (0x1UL << GPIO_ODR_OD15_Pos)"
0x00008000 
.PP
Definition at line \fB8654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD15_Pos   (15U)"

.PP
Definition at line \fB8653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD1_Msk   (0x1UL << GPIO_ODR_OD1_Pos)"
0x00000002 
.PP
Definition at line \fB8612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD1_Pos   (1U)"

.PP
Definition at line \fB8611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD2   \fBGPIO_ODR_OD2_Msk\fP"

.PP
Definition at line \fB8616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD2_Msk   (0x1UL << GPIO_ODR_OD2_Pos)"
0x00000004 
.PP
Definition at line \fB8615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD2_Pos   (2U)"

.PP
Definition at line \fB8614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD3   \fBGPIO_ODR_OD3_Msk\fP"

.PP
Definition at line \fB8619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD3_Msk   (0x1UL << GPIO_ODR_OD3_Pos)"
0x00000008 
.PP
Definition at line \fB8618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD3_Pos   (3U)"

.PP
Definition at line \fB8617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD4   \fBGPIO_ODR_OD4_Msk\fP"

.PP
Definition at line \fB8622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD4_Msk   (0x1UL << GPIO_ODR_OD4_Pos)"
0x00000010 
.PP
Definition at line \fB8621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD4_Pos   (4U)"

.PP
Definition at line \fB8620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD5   \fBGPIO_ODR_OD5_Msk\fP"

.PP
Definition at line \fB8625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD5_Msk   (0x1UL << GPIO_ODR_OD5_Pos)"
0x00000020 
.PP
Definition at line \fB8624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD5_Pos   (5U)"

.PP
Definition at line \fB8623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD6   \fBGPIO_ODR_OD6_Msk\fP"

.PP
Definition at line \fB8628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD6_Msk   (0x1UL << GPIO_ODR_OD6_Pos)"
0x00000040 
.PP
Definition at line \fB8627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD6_Pos   (6U)"

.PP
Definition at line \fB8626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD7   \fBGPIO_ODR_OD7_Msk\fP"

.PP
Definition at line \fB8631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD7_Msk   (0x1UL << GPIO_ODR_OD7_Pos)"
0x00000080 
.PP
Definition at line \fB8630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD7_Pos   (7U)"

.PP
Definition at line \fB8629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD8   \fBGPIO_ODR_OD8_Msk\fP"

.PP
Definition at line \fB8634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD8_Msk   (0x1UL << GPIO_ODR_OD8_Pos)"
0x00000100 
.PP
Definition at line \fB8633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD8_Pos   (8U)"

.PP
Definition at line \fB8632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD9   \fBGPIO_ODR_OD9_Msk\fP"

.PP
Definition at line \fB8637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD9_Msk   (0x1UL << GPIO_ODR_OD9_Pos)"
0x00000200 
.PP
Definition at line \fB8636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_OD9_Pos   (9U)"

.PP
Definition at line \fB8635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_0   GPIO_ODR_OD0"

.PP
Definition at line \fB8657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_1   GPIO_ODR_OD1"

.PP
Definition at line \fB8658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_10   GPIO_ODR_OD10"

.PP
Definition at line \fB8667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_11   GPIO_ODR_OD11"

.PP
Definition at line \fB8668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_12   GPIO_ODR_OD12"

.PP
Definition at line \fB8669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_13   GPIO_ODR_OD13"

.PP
Definition at line \fB8670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_14   GPIO_ODR_OD14"

.PP
Definition at line \fB8671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_15   GPIO_ODR_OD15"

.PP
Definition at line \fB8672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_2   GPIO_ODR_OD2"

.PP
Definition at line \fB8659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_3   GPIO_ODR_OD3"

.PP
Definition at line \fB8660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_4   GPIO_ODR_OD4"

.PP
Definition at line \fB8661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_5   GPIO_ODR_OD5"

.PP
Definition at line \fB8662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_6   GPIO_ODR_OD6"

.PP
Definition at line \fB8663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_7   GPIO_ODR_OD7"

.PP
Definition at line \fB8664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_8   GPIO_ODR_OD8"

.PP
Definition at line \fB8665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_ODR_ODR_9   GPIO_ODR_OD9"

.PP
Definition at line \fB8666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR0   GPIO_OSPEEDR_OSPEED0"

.PP
Definition at line \fB8358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR0_0   \fBGPIO_OSPEEDR_OSPEED0_0\fP"

.PP
Definition at line \fB8359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR0_1   \fBGPIO_OSPEEDR_OSPEED0_1\fP"

.PP
Definition at line \fB8360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR1   GPIO_OSPEEDR_OSPEED1"

.PP
Definition at line \fB8361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR10   GPIO_OSPEEDR_OSPEED10"

.PP
Definition at line \fB8388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR10_0   \fBGPIO_OSPEEDR_OSPEED10_0\fP"

.PP
Definition at line \fB8389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR10_1   \fBGPIO_OSPEEDR_OSPEED10_1\fP"

.PP
Definition at line \fB8390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR11   GPIO_OSPEEDR_OSPEED11"

.PP
Definition at line \fB8391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR11_0   \fBGPIO_OSPEEDR_OSPEED11_0\fP"

.PP
Definition at line \fB8392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR11_1   \fBGPIO_OSPEEDR_OSPEED11_1\fP"

.PP
Definition at line \fB8393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR12   GPIO_OSPEEDR_OSPEED12"

.PP
Definition at line \fB8394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR12_0   \fBGPIO_OSPEEDR_OSPEED12_0\fP"

.PP
Definition at line \fB8395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR12_1   \fBGPIO_OSPEEDR_OSPEED12_1\fP"

.PP
Definition at line \fB8396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR13   GPIO_OSPEEDR_OSPEED13"

.PP
Definition at line \fB8397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR13_0   \fBGPIO_OSPEEDR_OSPEED13_0\fP"

.PP
Definition at line \fB8398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR13_1   \fBGPIO_OSPEEDR_OSPEED13_1\fP"

.PP
Definition at line \fB8399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR14   GPIO_OSPEEDR_OSPEED14"

.PP
Definition at line \fB8400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR14_0   \fBGPIO_OSPEEDR_OSPEED14_0\fP"

.PP
Definition at line \fB8401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR14_1   \fBGPIO_OSPEEDR_OSPEED14_1\fP"

.PP
Definition at line \fB8402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR15   GPIO_OSPEEDR_OSPEED15"

.PP
Definition at line \fB8403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR15_0   \fBGPIO_OSPEEDR_OSPEED15_0\fP"

.PP
Definition at line \fB8404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR15_1   \fBGPIO_OSPEEDR_OSPEED15_1\fP"

.PP
Definition at line \fB8405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR1_0   \fBGPIO_OSPEEDR_OSPEED1_0\fP"

.PP
Definition at line \fB8362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR1_1   \fBGPIO_OSPEEDR_OSPEED1_1\fP"

.PP
Definition at line \fB8363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR2   GPIO_OSPEEDR_OSPEED2"

.PP
Definition at line \fB8364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR2_0   \fBGPIO_OSPEEDR_OSPEED2_0\fP"

.PP
Definition at line \fB8365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR2_1   \fBGPIO_OSPEEDR_OSPEED2_1\fP"

.PP
Definition at line \fB8366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR3   GPIO_OSPEEDR_OSPEED3"

.PP
Definition at line \fB8367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR3_0   \fBGPIO_OSPEEDR_OSPEED3_0\fP"

.PP
Definition at line \fB8368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR3_1   \fBGPIO_OSPEEDR_OSPEED3_1\fP"

.PP
Definition at line \fB8369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR4   GPIO_OSPEEDR_OSPEED4"

.PP
Definition at line \fB8370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR4_0   \fBGPIO_OSPEEDR_OSPEED4_0\fP"

.PP
Definition at line \fB8371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR4_1   \fBGPIO_OSPEEDR_OSPEED4_1\fP"

.PP
Definition at line \fB8372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR5   GPIO_OSPEEDR_OSPEED5"

.PP
Definition at line \fB8373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR5_0   \fBGPIO_OSPEEDR_OSPEED5_0\fP"

.PP
Definition at line \fB8374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR5_1   \fBGPIO_OSPEEDR_OSPEED5_1\fP"

.PP
Definition at line \fB8375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR6   GPIO_OSPEEDR_OSPEED6"

.PP
Definition at line \fB8376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR6_0   \fBGPIO_OSPEEDR_OSPEED6_0\fP"

.PP
Definition at line \fB8377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR6_1   \fBGPIO_OSPEEDR_OSPEED6_1\fP"

.PP
Definition at line \fB8378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR7   GPIO_OSPEEDR_OSPEED7"

.PP
Definition at line \fB8379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR7_0   \fBGPIO_OSPEEDR_OSPEED7_0\fP"

.PP
Definition at line \fB8380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR7_1   \fBGPIO_OSPEEDR_OSPEED7_1\fP"

.PP
Definition at line \fB8381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR8   GPIO_OSPEEDR_OSPEED8"

.PP
Definition at line \fB8382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR8_0   \fBGPIO_OSPEEDR_OSPEED8_0\fP"

.PP
Definition at line \fB8383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR8_1   \fBGPIO_OSPEEDR_OSPEED8_1\fP"

.PP
Definition at line \fB8384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR9   GPIO_OSPEEDR_OSPEED9"

.PP
Definition at line \fB8385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR9_0   \fBGPIO_OSPEEDR_OSPEED9_0\fP"

.PP
Definition at line \fB8386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDER_OSPEEDR9_1   \fBGPIO_OSPEEDR_OSPEED9_1\fP"

.PP
Definition at line \fB8387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED0   \fBGPIO_OSPEEDR_OSPEED0_Msk\fP"

.PP
Definition at line \fB8278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED0_0   (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)"
0x00000001 
.PP
Definition at line \fB8279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED0_1   (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)"
0x00000002 
.PP
Definition at line \fB8280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED0_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)"
0x00000003 
.PP
Definition at line \fB8277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED0_Pos   (0U)"

.PP
Definition at line \fB8276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED1   \fBGPIO_OSPEEDR_OSPEED1_Msk\fP"

.PP
Definition at line \fB8283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED10   \fBGPIO_OSPEEDR_OSPEED10_Msk\fP"

.PP
Definition at line \fB8328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED10_0   (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)"
0x00100000 
.PP
Definition at line \fB8329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED10_1   (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)"
0x00200000 
.PP
Definition at line \fB8330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED10_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)"
0x00300000 
.PP
Definition at line \fB8327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED10_Pos   (20U)"

.PP
Definition at line \fB8326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED11   \fBGPIO_OSPEEDR_OSPEED11_Msk\fP"

.PP
Definition at line \fB8333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED11_0   (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)"
0x00400000 
.PP
Definition at line \fB8334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED11_1   (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)"
0x00800000 
.PP
Definition at line \fB8335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED11_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)"
0x00C00000 
.PP
Definition at line \fB8332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED11_Pos   (22U)"

.PP
Definition at line \fB8331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED12   \fBGPIO_OSPEEDR_OSPEED12_Msk\fP"

.PP
Definition at line \fB8338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED12_0   (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)"
0x01000000 
.PP
Definition at line \fB8339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED12_1   (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)"
0x02000000 
.PP
Definition at line \fB8340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED12_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)"
0x03000000 
.PP
Definition at line \fB8337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED12_Pos   (24U)"

.PP
Definition at line \fB8336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED13   \fBGPIO_OSPEEDR_OSPEED13_Msk\fP"

.PP
Definition at line \fB8343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED13_0   (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)"
0x04000000 
.PP
Definition at line \fB8344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED13_1   (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)"
0x08000000 
.PP
Definition at line \fB8345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED13_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)"
0x0C000000 
.PP
Definition at line \fB8342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED13_Pos   (26U)"

.PP
Definition at line \fB8341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED14   \fBGPIO_OSPEEDR_OSPEED14_Msk\fP"

.PP
Definition at line \fB8348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED14_0   (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)"
0x10000000 
.PP
Definition at line \fB8349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED14_1   (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)"
0x20000000 
.PP
Definition at line \fB8350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED14_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)"
0x30000000 
.PP
Definition at line \fB8347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED14_Pos   (28U)"

.PP
Definition at line \fB8346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED15   \fBGPIO_OSPEEDR_OSPEED15_Msk\fP"

.PP
Definition at line \fB8353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED15_0   (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)"
0x40000000 
.PP
Definition at line \fB8354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED15_1   (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)"
0x80000000 
.PP
Definition at line \fB8355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED15_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)"
0xC0000000 
.PP
Definition at line \fB8352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED15_Pos   (30U)"

.PP
Definition at line \fB8351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED1_0   (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)"
0x00000004 
.PP
Definition at line \fB8284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED1_1   (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)"
0x00000008 
.PP
Definition at line \fB8285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED1_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)"
0x0000000C 
.PP
Definition at line \fB8282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED1_Pos   (2U)"

.PP
Definition at line \fB8281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED2   \fBGPIO_OSPEEDR_OSPEED2_Msk\fP"

.PP
Definition at line \fB8288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED2_0   (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)"
0x00000010 
.PP
Definition at line \fB8289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED2_1   (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)"
0x00000020 
.PP
Definition at line \fB8290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED2_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)"
0x00000030 
.PP
Definition at line \fB8287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED2_Pos   (4U)"

.PP
Definition at line \fB8286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED3   \fBGPIO_OSPEEDR_OSPEED3_Msk\fP"

.PP
Definition at line \fB8293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED3_0   (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)"
0x00000040 
.PP
Definition at line \fB8294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED3_1   (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)"
0x00000080 
.PP
Definition at line \fB8295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED3_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)"
0x000000C0 
.PP
Definition at line \fB8292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED3_Pos   (6U)"

.PP
Definition at line \fB8291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED4   \fBGPIO_OSPEEDR_OSPEED4_Msk\fP"

.PP
Definition at line \fB8298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED4_0   (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)"
0x00000100 
.PP
Definition at line \fB8299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED4_1   (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)"
0x00000200 
.PP
Definition at line \fB8300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED4_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)"
0x00000300 
.PP
Definition at line \fB8297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED4_Pos   (8U)"

.PP
Definition at line \fB8296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED5   \fBGPIO_OSPEEDR_OSPEED5_Msk\fP"

.PP
Definition at line \fB8303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED5_0   (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)"
0x00000400 
.PP
Definition at line \fB8304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED5_1   (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)"
0x00000800 
.PP
Definition at line \fB8305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED5_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)"
0x00000C00 
.PP
Definition at line \fB8302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED5_Pos   (10U)"

.PP
Definition at line \fB8301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED6   \fBGPIO_OSPEEDR_OSPEED6_Msk\fP"

.PP
Definition at line \fB8308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED6_0   (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)"
0x00001000 
.PP
Definition at line \fB8309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED6_1   (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)"
0x00002000 
.PP
Definition at line \fB8310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED6_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)"
0x00003000 
.PP
Definition at line \fB8307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED6_Pos   (12U)"

.PP
Definition at line \fB8306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED7   \fBGPIO_OSPEEDR_OSPEED7_Msk\fP"

.PP
Definition at line \fB8313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED7_0   (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)"
0x00004000 
.PP
Definition at line \fB8314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED7_1   (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)"
0x00008000 
.PP
Definition at line \fB8315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED7_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)"
0x0000C000 
.PP
Definition at line \fB8312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED7_Pos   (14U)"

.PP
Definition at line \fB8311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED8   \fBGPIO_OSPEEDR_OSPEED8_Msk\fP"

.PP
Definition at line \fB8318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED8_0   (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)"
0x00010000 
.PP
Definition at line \fB8319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED8_1   (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)"
0x00020000 
.PP
Definition at line \fB8320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED8_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)"
0x00030000 
.PP
Definition at line \fB8317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED8_Pos   (16U)"

.PP
Definition at line \fB8316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED9   \fBGPIO_OSPEEDR_OSPEED9_Msk\fP"

.PP
Definition at line \fB8323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED9_0   (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)"
0x00040000 
.PP
Definition at line \fB8324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED9_1   (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)"
0x00080000 
.PP
Definition at line \fB8325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED9_Msk   (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)"
0x000C0000 
.PP
Definition at line \fB8322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OSPEEDR_OSPEED9_Pos   (18U)"

.PP
Definition at line \fB8321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT0   \fBGPIO_OTYPER_OT0_Msk\fP"

.PP
Definition at line \fB8210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT0_Msk   (0x1UL << GPIO_OTYPER_OT0_Pos)"
0x00000001 
.PP
Definition at line \fB8209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT0_Pos   (0U)"

.PP
Definition at line \fB8208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT1   \fBGPIO_OTYPER_OT1_Msk\fP"

.PP
Definition at line \fB8213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT10   \fBGPIO_OTYPER_OT10_Msk\fP"

.PP
Definition at line \fB8240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT10_Msk   (0x1UL << GPIO_OTYPER_OT10_Pos)"
0x00000400 
.PP
Definition at line \fB8239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT10_Pos   (10U)"

.PP
Definition at line \fB8238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT11   \fBGPIO_OTYPER_OT11_Msk\fP"

.PP
Definition at line \fB8243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT11_Msk   (0x1UL << GPIO_OTYPER_OT11_Pos)"
0x00000800 
.PP
Definition at line \fB8242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT11_Pos   (11U)"

.PP
Definition at line \fB8241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT12   \fBGPIO_OTYPER_OT12_Msk\fP"

.PP
Definition at line \fB8246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT12_Msk   (0x1UL << GPIO_OTYPER_OT12_Pos)"
0x00001000 
.PP
Definition at line \fB8245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT12_Pos   (12U)"

.PP
Definition at line \fB8244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT13   \fBGPIO_OTYPER_OT13_Msk\fP"

.PP
Definition at line \fB8249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT13_Msk   (0x1UL << GPIO_OTYPER_OT13_Pos)"
0x00002000 
.PP
Definition at line \fB8248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT13_Pos   (13U)"

.PP
Definition at line \fB8247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT14   \fBGPIO_OTYPER_OT14_Msk\fP"

.PP
Definition at line \fB8252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT14_Msk   (0x1UL << GPIO_OTYPER_OT14_Pos)"
0x00004000 
.PP
Definition at line \fB8251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT14_Pos   (14U)"

.PP
Definition at line \fB8250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT15   \fBGPIO_OTYPER_OT15_Msk\fP"

.PP
Definition at line \fB8255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT15_Msk   (0x1UL << GPIO_OTYPER_OT15_Pos)"
0x00008000 
.PP
Definition at line \fB8254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT15_Pos   (15U)"

.PP
Definition at line \fB8253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT1_Msk   (0x1UL << GPIO_OTYPER_OT1_Pos)"
0x00000002 
.PP
Definition at line \fB8212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT1_Pos   (1U)"

.PP
Definition at line \fB8211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT2   \fBGPIO_OTYPER_OT2_Msk\fP"

.PP
Definition at line \fB8216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT2_Msk   (0x1UL << GPIO_OTYPER_OT2_Pos)"
0x00000004 
.PP
Definition at line \fB8215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT2_Pos   (2U)"

.PP
Definition at line \fB8214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT3   \fBGPIO_OTYPER_OT3_Msk\fP"

.PP
Definition at line \fB8219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT3_Msk   (0x1UL << GPIO_OTYPER_OT3_Pos)"
0x00000008 
.PP
Definition at line \fB8218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT3_Pos   (3U)"

.PP
Definition at line \fB8217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT4   \fBGPIO_OTYPER_OT4_Msk\fP"

.PP
Definition at line \fB8222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT4_Msk   (0x1UL << GPIO_OTYPER_OT4_Pos)"
0x00000010 
.PP
Definition at line \fB8221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT4_Pos   (4U)"

.PP
Definition at line \fB8220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT5   \fBGPIO_OTYPER_OT5_Msk\fP"

.PP
Definition at line \fB8225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT5_Msk   (0x1UL << GPIO_OTYPER_OT5_Pos)"
0x00000020 
.PP
Definition at line \fB8224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT5_Pos   (5U)"

.PP
Definition at line \fB8223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT6   \fBGPIO_OTYPER_OT6_Msk\fP"

.PP
Definition at line \fB8228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT6_Msk   (0x1UL << GPIO_OTYPER_OT6_Pos)"
0x00000040 
.PP
Definition at line \fB8227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT6_Pos   (6U)"

.PP
Definition at line \fB8226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT7   \fBGPIO_OTYPER_OT7_Msk\fP"

.PP
Definition at line \fB8231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT7_Msk   (0x1UL << GPIO_OTYPER_OT7_Pos)"
0x00000080 
.PP
Definition at line \fB8230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT7_Pos   (7U)"

.PP
Definition at line \fB8229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT8   \fBGPIO_OTYPER_OT8_Msk\fP"

.PP
Definition at line \fB8234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT8_Msk   (0x1UL << GPIO_OTYPER_OT8_Pos)"
0x00000100 
.PP
Definition at line \fB8233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT8_Pos   (8U)"

.PP
Definition at line \fB8232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT9   \fBGPIO_OTYPER_OT9_Msk\fP"

.PP
Definition at line \fB8237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT9_Msk   (0x1UL << GPIO_OTYPER_OT9_Pos)"
0x00000200 
.PP
Definition at line \fB8236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT9_Pos   (9U)"

.PP
Definition at line \fB8235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_0   GPIO_OTYPER_OT0"

.PP
Definition at line \fB8258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_1   GPIO_OTYPER_OT1"

.PP
Definition at line \fB8259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_10   GPIO_OTYPER_OT10"

.PP
Definition at line \fB8268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_11   GPIO_OTYPER_OT11"

.PP
Definition at line \fB8269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_12   GPIO_OTYPER_OT12"

.PP
Definition at line \fB8270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_13   GPIO_OTYPER_OT13"

.PP
Definition at line \fB8271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_14   GPIO_OTYPER_OT14"

.PP
Definition at line \fB8272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_15   GPIO_OTYPER_OT15"

.PP
Definition at line \fB8273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_2   GPIO_OTYPER_OT2"

.PP
Definition at line \fB8260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_3   GPIO_OTYPER_OT3"

.PP
Definition at line \fB8261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_4   GPIO_OTYPER_OT4"

.PP
Definition at line \fB8262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_5   GPIO_OTYPER_OT5"

.PP
Definition at line \fB8263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_6   GPIO_OTYPER_OT6"

.PP
Definition at line \fB8264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_7   GPIO_OTYPER_OT7"

.PP
Definition at line \fB8265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_8   GPIO_OTYPER_OT8"

.PP
Definition at line \fB8266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_OTYPER_OT_9   GPIO_OTYPER_OT9"

.PP
Definition at line \fB8267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD0   \fBGPIO_PUPDR_PUPD0_Msk\fP"

.PP
Definition at line \fB8410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD0_0   (0x1UL << GPIO_PUPDR_PUPD0_Pos)"
0x00000001 
.PP
Definition at line \fB8411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD0_1   (0x2UL << GPIO_PUPDR_PUPD0_Pos)"
0x00000002 
.PP
Definition at line \fB8412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD0_Msk   (0x3UL << GPIO_PUPDR_PUPD0_Pos)"
0x00000003 
.PP
Definition at line \fB8409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD0_Pos   (0U)"

.PP
Definition at line \fB8408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD1   \fBGPIO_PUPDR_PUPD1_Msk\fP"

.PP
Definition at line \fB8415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD10   \fBGPIO_PUPDR_PUPD10_Msk\fP"

.PP
Definition at line \fB8460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD10_0   (0x1UL << GPIO_PUPDR_PUPD10_Pos)"
0x00100000 
.PP
Definition at line \fB8461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD10_1   (0x2UL << GPIO_PUPDR_PUPD10_Pos)"
0x00200000 
.PP
Definition at line \fB8462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD10_Msk   (0x3UL << GPIO_PUPDR_PUPD10_Pos)"
0x00300000 
.PP
Definition at line \fB8459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD10_Pos   (20U)"

.PP
Definition at line \fB8458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD11   \fBGPIO_PUPDR_PUPD11_Msk\fP"

.PP
Definition at line \fB8465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD11_0   (0x1UL << GPIO_PUPDR_PUPD11_Pos)"
0x00400000 
.PP
Definition at line \fB8466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD11_1   (0x2UL << GPIO_PUPDR_PUPD11_Pos)"
0x00800000 
.PP
Definition at line \fB8467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD11_Msk   (0x3UL << GPIO_PUPDR_PUPD11_Pos)"
0x00C00000 
.PP
Definition at line \fB8464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD11_Pos   (22U)"

.PP
Definition at line \fB8463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD12   \fBGPIO_PUPDR_PUPD12_Msk\fP"

.PP
Definition at line \fB8470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD12_0   (0x1UL << GPIO_PUPDR_PUPD12_Pos)"
0x01000000 
.PP
Definition at line \fB8471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD12_1   (0x2UL << GPIO_PUPDR_PUPD12_Pos)"
0x02000000 
.PP
Definition at line \fB8472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD12_Msk   (0x3UL << GPIO_PUPDR_PUPD12_Pos)"
0x03000000 
.PP
Definition at line \fB8469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD12_Pos   (24U)"

.PP
Definition at line \fB8468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD13   \fBGPIO_PUPDR_PUPD13_Msk\fP"

.PP
Definition at line \fB8475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD13_0   (0x1UL << GPIO_PUPDR_PUPD13_Pos)"
0x04000000 
.PP
Definition at line \fB8476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD13_1   (0x2UL << GPIO_PUPDR_PUPD13_Pos)"
0x08000000 
.PP
Definition at line \fB8477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD13_Msk   (0x3UL << GPIO_PUPDR_PUPD13_Pos)"
0x0C000000 
.PP
Definition at line \fB8474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD13_Pos   (26U)"

.PP
Definition at line \fB8473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD14   \fBGPIO_PUPDR_PUPD14_Msk\fP"

.PP
Definition at line \fB8480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD14_0   (0x1UL << GPIO_PUPDR_PUPD14_Pos)"
0x10000000 
.PP
Definition at line \fB8481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD14_1   (0x2UL << GPIO_PUPDR_PUPD14_Pos)"
0x20000000 
.PP
Definition at line \fB8482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD14_Msk   (0x3UL << GPIO_PUPDR_PUPD14_Pos)"
0x30000000 
.PP
Definition at line \fB8479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD14_Pos   (28U)"

.PP
Definition at line \fB8478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD15   \fBGPIO_PUPDR_PUPD15_Msk\fP"

.PP
Definition at line \fB8485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD15_0   (0x1UL << GPIO_PUPDR_PUPD15_Pos)"
0x40000000 
.PP
Definition at line \fB8486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD15_1   (0x2UL << GPIO_PUPDR_PUPD15_Pos)"
0x80000000 
.PP
Definition at line \fB8487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD15_Msk   (0x3UL << GPIO_PUPDR_PUPD15_Pos)"
0xC0000000 
.PP
Definition at line \fB8484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD15_Pos   (30U)"

.PP
Definition at line \fB8483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD1_0   (0x1UL << GPIO_PUPDR_PUPD1_Pos)"
0x00000004 
.PP
Definition at line \fB8416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD1_1   (0x2UL << GPIO_PUPDR_PUPD1_Pos)"
0x00000008 
.PP
Definition at line \fB8417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD1_Msk   (0x3UL << GPIO_PUPDR_PUPD1_Pos)"
0x0000000C 
.PP
Definition at line \fB8414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD1_Pos   (2U)"

.PP
Definition at line \fB8413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD2   \fBGPIO_PUPDR_PUPD2_Msk\fP"

.PP
Definition at line \fB8420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD2_0   (0x1UL << GPIO_PUPDR_PUPD2_Pos)"
0x00000010 
.PP
Definition at line \fB8421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD2_1   (0x2UL << GPIO_PUPDR_PUPD2_Pos)"
0x00000020 
.PP
Definition at line \fB8422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD2_Msk   (0x3UL << GPIO_PUPDR_PUPD2_Pos)"
0x00000030 
.PP
Definition at line \fB8419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD2_Pos   (4U)"

.PP
Definition at line \fB8418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD3   \fBGPIO_PUPDR_PUPD3_Msk\fP"

.PP
Definition at line \fB8425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD3_0   (0x1UL << GPIO_PUPDR_PUPD3_Pos)"
0x00000040 
.PP
Definition at line \fB8426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD3_1   (0x2UL << GPIO_PUPDR_PUPD3_Pos)"
0x00000080 
.PP
Definition at line \fB8427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD3_Msk   (0x3UL << GPIO_PUPDR_PUPD3_Pos)"
0x000000C0 
.PP
Definition at line \fB8424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD3_Pos   (6U)"

.PP
Definition at line \fB8423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD4   \fBGPIO_PUPDR_PUPD4_Msk\fP"

.PP
Definition at line \fB8430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD4_0   (0x1UL << GPIO_PUPDR_PUPD4_Pos)"
0x00000100 
.PP
Definition at line \fB8431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD4_1   (0x2UL << GPIO_PUPDR_PUPD4_Pos)"
0x00000200 
.PP
Definition at line \fB8432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD4_Msk   (0x3UL << GPIO_PUPDR_PUPD4_Pos)"
0x00000300 
.PP
Definition at line \fB8429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD4_Pos   (8U)"

.PP
Definition at line \fB8428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD5   \fBGPIO_PUPDR_PUPD5_Msk\fP"

.PP
Definition at line \fB8435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD5_0   (0x1UL << GPIO_PUPDR_PUPD5_Pos)"
0x00000400 
.PP
Definition at line \fB8436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD5_1   (0x2UL << GPIO_PUPDR_PUPD5_Pos)"
0x00000800 
.PP
Definition at line \fB8437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD5_Msk   (0x3UL << GPIO_PUPDR_PUPD5_Pos)"
0x00000C00 
.PP
Definition at line \fB8434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD5_Pos   (10U)"

.PP
Definition at line \fB8433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD6   \fBGPIO_PUPDR_PUPD6_Msk\fP"

.PP
Definition at line \fB8440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD6_0   (0x1UL << GPIO_PUPDR_PUPD6_Pos)"
0x00001000 
.PP
Definition at line \fB8441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD6_1   (0x2UL << GPIO_PUPDR_PUPD6_Pos)"
0x00002000 
.PP
Definition at line \fB8442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD6_Msk   (0x3UL << GPIO_PUPDR_PUPD6_Pos)"
0x00003000 
.PP
Definition at line \fB8439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD6_Pos   (12U)"

.PP
Definition at line \fB8438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD7   \fBGPIO_PUPDR_PUPD7_Msk\fP"

.PP
Definition at line \fB8445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD7_0   (0x1UL << GPIO_PUPDR_PUPD7_Pos)"
0x00004000 
.PP
Definition at line \fB8446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD7_1   (0x2UL << GPIO_PUPDR_PUPD7_Pos)"
0x00008000 
.PP
Definition at line \fB8447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD7_Msk   (0x3UL << GPIO_PUPDR_PUPD7_Pos)"
0x0000C000 
.PP
Definition at line \fB8444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD7_Pos   (14U)"

.PP
Definition at line \fB8443\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD8   \fBGPIO_PUPDR_PUPD8_Msk\fP"

.PP
Definition at line \fB8450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD8_0   (0x1UL << GPIO_PUPDR_PUPD8_Pos)"
0x00010000 
.PP
Definition at line \fB8451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD8_1   (0x2UL << GPIO_PUPDR_PUPD8_Pos)"
0x00020000 
.PP
Definition at line \fB8452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD8_Msk   (0x3UL << GPIO_PUPDR_PUPD8_Pos)"
0x00030000 
.PP
Definition at line \fB8449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD8_Pos   (16U)"

.PP
Definition at line \fB8448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD9   \fBGPIO_PUPDR_PUPD9_Msk\fP"

.PP
Definition at line \fB8455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD9_0   (0x1UL << GPIO_PUPDR_PUPD9_Pos)"
0x00040000 
.PP
Definition at line \fB8456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD9_1   (0x2UL << GPIO_PUPDR_PUPD9_Pos)"
0x00080000 
.PP
Definition at line \fB8457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD9_Msk   (0x3UL << GPIO_PUPDR_PUPD9_Pos)"
0x000C0000 
.PP
Definition at line \fB8454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPD9_Pos   (18U)"

.PP
Definition at line \fB8453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR0   GPIO_PUPDR_PUPD0"

.PP
Definition at line \fB8490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR0_0   \fBGPIO_PUPDR_PUPD0_0\fP"

.PP
Definition at line \fB8491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR0_1   \fBGPIO_PUPDR_PUPD0_1\fP"

.PP
Definition at line \fB8492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR1   GPIO_PUPDR_PUPD1"

.PP
Definition at line \fB8493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR10   GPIO_PUPDR_PUPD10"

.PP
Definition at line \fB8520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR10_0   \fBGPIO_PUPDR_PUPD10_0\fP"

.PP
Definition at line \fB8521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR10_1   \fBGPIO_PUPDR_PUPD10_1\fP"

.PP
Definition at line \fB8522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR11   GPIO_PUPDR_PUPD11"

.PP
Definition at line \fB8523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR11_0   \fBGPIO_PUPDR_PUPD11_0\fP"

.PP
Definition at line \fB8524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR11_1   \fBGPIO_PUPDR_PUPD11_1\fP"

.PP
Definition at line \fB8525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR12   GPIO_PUPDR_PUPD12"

.PP
Definition at line \fB8526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR12_0   \fBGPIO_PUPDR_PUPD12_0\fP"

.PP
Definition at line \fB8527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR12_1   \fBGPIO_PUPDR_PUPD12_1\fP"

.PP
Definition at line \fB8528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR13   GPIO_PUPDR_PUPD13"

.PP
Definition at line \fB8529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR13_0   \fBGPIO_PUPDR_PUPD13_0\fP"

.PP
Definition at line \fB8530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR13_1   \fBGPIO_PUPDR_PUPD13_1\fP"

.PP
Definition at line \fB8531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR14   GPIO_PUPDR_PUPD14"

.PP
Definition at line \fB8532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR14_0   \fBGPIO_PUPDR_PUPD14_0\fP"

.PP
Definition at line \fB8533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR14_1   \fBGPIO_PUPDR_PUPD14_1\fP"

.PP
Definition at line \fB8534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR15   GPIO_PUPDR_PUPD15"

.PP
Definition at line \fB8535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR15_0   \fBGPIO_PUPDR_PUPD15_0\fP"

.PP
Definition at line \fB8536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR15_1   \fBGPIO_PUPDR_PUPD15_1\fP"

.PP
Definition at line \fB8537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR1_0   \fBGPIO_PUPDR_PUPD1_0\fP"

.PP
Definition at line \fB8494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR1_1   \fBGPIO_PUPDR_PUPD1_1\fP"

.PP
Definition at line \fB8495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR2   GPIO_PUPDR_PUPD2"

.PP
Definition at line \fB8496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR2_0   \fBGPIO_PUPDR_PUPD2_0\fP"

.PP
Definition at line \fB8497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR2_1   \fBGPIO_PUPDR_PUPD2_1\fP"

.PP
Definition at line \fB8498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR3   GPIO_PUPDR_PUPD3"

.PP
Definition at line \fB8499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR3_0   \fBGPIO_PUPDR_PUPD3_0\fP"

.PP
Definition at line \fB8500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR3_1   \fBGPIO_PUPDR_PUPD3_1\fP"

.PP
Definition at line \fB8501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR4   GPIO_PUPDR_PUPD4"

.PP
Definition at line \fB8502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR4_0   \fBGPIO_PUPDR_PUPD4_0\fP"

.PP
Definition at line \fB8503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR4_1   \fBGPIO_PUPDR_PUPD4_1\fP"

.PP
Definition at line \fB8504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR5   GPIO_PUPDR_PUPD5"

.PP
Definition at line \fB8505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR5_0   \fBGPIO_PUPDR_PUPD5_0\fP"

.PP
Definition at line \fB8506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR5_1   \fBGPIO_PUPDR_PUPD5_1\fP"

.PP
Definition at line \fB8507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR6   GPIO_PUPDR_PUPD6"

.PP
Definition at line \fB8508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR6_0   \fBGPIO_PUPDR_PUPD6_0\fP"

.PP
Definition at line \fB8509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR6_1   \fBGPIO_PUPDR_PUPD6_1\fP"

.PP
Definition at line \fB8510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR7   GPIO_PUPDR_PUPD7"

.PP
Definition at line \fB8511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR7_0   \fBGPIO_PUPDR_PUPD7_0\fP"

.PP
Definition at line \fB8512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR7_1   \fBGPIO_PUPDR_PUPD7_1\fP"

.PP
Definition at line \fB8513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR8   GPIO_PUPDR_PUPD8"

.PP
Definition at line \fB8514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR8_0   \fBGPIO_PUPDR_PUPD8_0\fP"

.PP
Definition at line \fB8515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR8_1   \fBGPIO_PUPDR_PUPD8_1\fP"

.PP
Definition at line \fB8516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR9   GPIO_PUPDR_PUPD9"

.PP
Definition at line \fB8517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR9_0   \fBGPIO_PUPDR_PUPD9_0\fP"

.PP
Definition at line \fB8518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define GPIO_PUPDR_PUPDR9_1   \fBGPIO_PUPDR_PUPD9_1\fP"

.PP
Definition at line \fB8519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_CCR   \fBI2C_CCR_CCR_Msk\fP"
Clock Control Register in Fast/Standard mode (Master mode) 
.PP
Definition at line \fB9307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_CCR_Msk   (0xFFFUL << I2C_CCR_CCR_Pos)"
0x00000FFF 
.PP
Definition at line \fB9306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_CCR_Pos   (0U)"

.PP
Definition at line \fB9305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_DUTY   \fBI2C_CCR_DUTY_Msk\fP"
Fast Mode Duty Cycle 
.br
 
.PP
Definition at line \fB9310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_DUTY_Msk   (0x1UL << I2C_CCR_DUTY_Pos)"
0x00004000 
.PP
Definition at line \fB9309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_DUTY_Pos   (14U)"

.PP
Definition at line \fB9308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_FS   \fBI2C_CCR_FS_Msk\fP"
I2C Master Mode Selection 
.br
 
.PP
Definition at line \fB9313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_FS_Msk   (0x1UL << I2C_CCR_FS_Pos)"
0x00008000 
.PP
Definition at line \fB9312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CCR_FS_Pos   (15U)"

.PP
Definition at line \fB9311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ACK   \fBI2C_CR1_ACK_Msk\fP"
Acknowledge Enable 
.br
 
.PP
Definition at line \fB9141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ACK_Msk   (0x1UL << I2C_CR1_ACK_Pos)"
0x00000400 
.PP
Definition at line \fB9140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ACK_Pos   (10U)"

.PP
Definition at line \fB9139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ALERT   \fBI2C_CR1_ALERT_Msk\fP"
SMBus Alert 
.br
 
.PP
Definition at line \fB9150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ALERT_Msk   (0x1UL << I2C_CR1_ALERT_Pos)"
0x00002000 
.PP
Definition at line \fB9149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ALERT_Pos   (13U)"

.PP
Definition at line \fB9148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENARP   \fBI2C_CR1_ENARP_Msk\fP"
ARP Enable 
.br
 
.PP
Definition at line \fB9123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENARP_Msk   (0x1UL << I2C_CR1_ENARP_Pos)"
0x00000010 
.PP
Definition at line \fB9122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENARP_Pos   (4U)"

.PP
Definition at line \fB9121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENGC   \fBI2C_CR1_ENGC_Msk\fP"
General Call Enable 
.br
 
.PP
Definition at line \fB9129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENGC_Msk   (0x1UL << I2C_CR1_ENGC_Pos)"
0x00000040 
.PP
Definition at line \fB9128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENGC_Pos   (6U)"

.PP
Definition at line \fB9127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENPEC   \fBI2C_CR1_ENPEC_Msk\fP"
PEC Enable 
.br
 
.PP
Definition at line \fB9126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENPEC_Msk   (0x1UL << I2C_CR1_ENPEC_Pos)"
0x00000020 
.PP
Definition at line \fB9125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_ENPEC_Pos   (5U)"

.PP
Definition at line \fB9124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_NOSTRETCH   \fBI2C_CR1_NOSTRETCH_Msk\fP"
Clock Stretching Disable (Slave mode) 
.br
 
.PP
Definition at line \fB9132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_NOSTRETCH_Msk   (0x1UL << I2C_CR1_NOSTRETCH_Pos)"
0x00000080 
.PP
Definition at line \fB9131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_NOSTRETCH_Pos   (7U)"

.PP
Definition at line \fB9130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_PE   \fBI2C_CR1_PE_Msk\fP"
Peripheral Enable 
.br
 
.PP
Definition at line \fB9114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_PE_Msk   (0x1UL << I2C_CR1_PE_Pos)"
0x00000001 
.PP
Definition at line \fB9113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_PE_Pos   (0U)"

.PP
Definition at line \fB9112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_PEC   \fBI2C_CR1_PEC_Msk\fP"
Packet Error Checking 
.br
 
.PP
Definition at line \fB9147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_PEC_Msk   (0x1UL << I2C_CR1_PEC_Pos)"
0x00001000 
.PP
Definition at line \fB9146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_PEC_Pos   (12U)"

.PP
Definition at line \fB9145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_POS   \fBI2C_CR1_POS_Msk\fP"
Acknowledge/PEC Position (for data reception) 
.PP
Definition at line \fB9144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_POS_Msk   (0x1UL << I2C_CR1_POS_Pos)"
0x00000800 
.PP
Definition at line \fB9143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_POS_Pos   (11U)"

.PP
Definition at line \fB9142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SMBTYPE   \fBI2C_CR1_SMBTYPE_Msk\fP"
SMBus Type 
.br
 
.PP
Definition at line \fB9120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SMBTYPE_Msk   (0x1UL << I2C_CR1_SMBTYPE_Pos)"
0x00000008 
.PP
Definition at line \fB9119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SMBTYPE_Pos   (3U)"

.PP
Definition at line \fB9118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SMBUS   \fBI2C_CR1_SMBUS_Msk\fP"
SMBus Mode 
.br
 
.PP
Definition at line \fB9117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SMBUS_Msk   (0x1UL << I2C_CR1_SMBUS_Pos)"
0x00000002 
.PP
Definition at line \fB9116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SMBUS_Pos   (1U)"

.PP
Definition at line \fB9115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_START   \fBI2C_CR1_START_Msk\fP"
Start Generation 
.br
 
.PP
Definition at line \fB9135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_START_Msk   (0x1UL << I2C_CR1_START_Pos)"
0x00000100 
.PP
Definition at line \fB9134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_START_Pos   (8U)"

.PP
Definition at line \fB9133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_STOP   \fBI2C_CR1_STOP_Msk\fP"
Stop Generation 
.br
 
.PP
Definition at line \fB9138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_STOP_Msk   (0x1UL << I2C_CR1_STOP_Pos)"
0x00000200 
.PP
Definition at line \fB9137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_STOP_Pos   (9U)"

.PP
Definition at line \fB9136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SWRST   \fBI2C_CR1_SWRST_Msk\fP"
Software Reset 
.br
 
.PP
Definition at line \fB9153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SWRST_Msk   (0x1UL << I2C_CR1_SWRST_Pos)"
0x00008000 
.PP
Definition at line \fB9152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR1_SWRST_Pos   (15U)"

.PP
Definition at line \fB9151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_DMAEN   \fBI2C_CR2_DMAEN_Msk\fP"
DMA Requests Enable 
.br
 
.PP
Definition at line \fB9177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_DMAEN_Msk   (0x1UL << I2C_CR2_DMAEN_Pos)"
0x00000800 
.PP
Definition at line \fB9176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_DMAEN_Pos   (11U)"

.PP
Definition at line \fB9175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ   \fBI2C_CR2_FREQ_Msk\fP"
FREQ[5:0] bits (Peripheral Clock Frequency) 
.br
 
.PP
Definition at line \fB9158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ_0   (0x01UL << I2C_CR2_FREQ_Pos)"
0x00000001 
.PP
Definition at line \fB9159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ_1   (0x02UL << I2C_CR2_FREQ_Pos)"
0x00000002 
.PP
Definition at line \fB9160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ_2   (0x04UL << I2C_CR2_FREQ_Pos)"
0x00000004 
.PP
Definition at line \fB9161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ_3   (0x08UL << I2C_CR2_FREQ_Pos)"
0x00000008 
.PP
Definition at line \fB9162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ_4   (0x10UL << I2C_CR2_FREQ_Pos)"
0x00000010 
.PP
Definition at line \fB9163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ_5   (0x20UL << I2C_CR2_FREQ_Pos)"
0x00000020 
.PP
Definition at line \fB9164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ_Msk   (0x3FUL << I2C_CR2_FREQ_Pos)"
0x0000003F 
.PP
Definition at line \fB9157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_FREQ_Pos   (0U)"

.PP
Definition at line \fB9156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITBUFEN   \fBI2C_CR2_ITBUFEN_Msk\fP"
Buffer Interrupt Enable 
.PP
Definition at line \fB9174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITBUFEN_Msk   (0x1UL << I2C_CR2_ITBUFEN_Pos)"
0x00000400 
.PP
Definition at line \fB9173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITBUFEN_Pos   (10U)"

.PP
Definition at line \fB9172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITERREN   \fBI2C_CR2_ITERREN_Msk\fP"
Error Interrupt Enable 
.br
 
.PP
Definition at line \fB9168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITERREN_Msk   (0x1UL << I2C_CR2_ITERREN_Pos)"
0x00000100 
.PP
Definition at line \fB9167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITERREN_Pos   (8U)"

.PP
Definition at line \fB9166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITEVTEN   \fBI2C_CR2_ITEVTEN_Msk\fP"
Event Interrupt Enable 
.br
 
.PP
Definition at line \fB9171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITEVTEN_Msk   (0x1UL << I2C_CR2_ITEVTEN_Pos)"
0x00000200 
.PP
Definition at line \fB9170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_ITEVTEN_Pos   (9U)"

.PP
Definition at line \fB9169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_LAST   \fBI2C_CR2_LAST_Msk\fP"
DMA Last Transfer 
.br
 
.PP
Definition at line \fB9180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_LAST_Msk   (0x1UL << I2C_CR2_LAST_Pos)"
0x00001000 
.PP
Definition at line \fB9179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_CR2_LAST_Pos   (12U)"

.PP
Definition at line \fB9178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_DR_DR   \fBI2C_DR_DR_Msk\fP"
8-bit Data Register 
.br
 
.PP
Definition at line \fB9232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_DR_DR_Msk   (0xFFUL << I2C_DR_DR_Pos)"
0x000000FF 
.PP
Definition at line \fB9231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_DR_DR_Pos   (0U)"

.PP
Definition at line \fB9230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD0   \fBI2C_OAR1_ADD0_Msk\fP"
Bit 0 
.PP
Definition at line \fB9188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD0_Msk   (0x1UL << I2C_OAR1_ADD0_Pos)"
0x00000001 
.PP
Definition at line \fB9187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD0_Pos   (0U)"

.PP
Definition at line \fB9186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD1   \fBI2C_OAR1_ADD1_Msk\fP"
Bit 1 
.PP
Definition at line \fB9191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD1_7   0x000000FEU"
Interface Address 
.PP
Definition at line \fB9183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD1_Msk   (0x1UL << I2C_OAR1_ADD1_Pos)"
0x00000002 
.PP
Definition at line \fB9190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD1_Pos   (1U)"

.PP
Definition at line \fB9189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD2   \fBI2C_OAR1_ADD2_Msk\fP"
Bit 2 
.PP
Definition at line \fB9194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD2_Msk   (0x1UL << I2C_OAR1_ADD2_Pos)"
0x00000004 
.PP
Definition at line \fB9193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD2_Pos   (2U)"

.PP
Definition at line \fB9192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD3   \fBI2C_OAR1_ADD3_Msk\fP"
Bit 3 
.PP
Definition at line \fB9197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD3_Msk   (0x1UL << I2C_OAR1_ADD3_Pos)"
0x00000008 
.PP
Definition at line \fB9196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD3_Pos   (3U)"

.PP
Definition at line \fB9195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD4   \fBI2C_OAR1_ADD4_Msk\fP"
Bit 4 
.PP
Definition at line \fB9200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD4_Msk   (0x1UL << I2C_OAR1_ADD4_Pos)"
0x00000010 
.PP
Definition at line \fB9199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD4_Pos   (4U)"

.PP
Definition at line \fB9198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD5   \fBI2C_OAR1_ADD5_Msk\fP"
Bit 5 
.PP
Definition at line \fB9203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD5_Msk   (0x1UL << I2C_OAR1_ADD5_Pos)"
0x00000020 
.PP
Definition at line \fB9202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD5_Pos   (5U)"

.PP
Definition at line \fB9201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD6   \fBI2C_OAR1_ADD6_Msk\fP"
Bit 6 
.PP
Definition at line \fB9206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD6_Msk   (0x1UL << I2C_OAR1_ADD6_Pos)"
0x00000040 
.PP
Definition at line \fB9205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD6_Pos   (6U)"

.PP
Definition at line \fB9204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD7   \fBI2C_OAR1_ADD7_Msk\fP"
Bit 7 
.PP
Definition at line \fB9209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD7_Msk   (0x1UL << I2C_OAR1_ADD7_Pos)"
0x00000080 
.PP
Definition at line \fB9208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD7_Pos   (7U)"

.PP
Definition at line \fB9207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD8   \fBI2C_OAR1_ADD8_Msk\fP"
Bit 8 
.PP
Definition at line \fB9212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD8_9   0x00000300U"
Interface Address 
.PP
Definition at line \fB9184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD8_Msk   (0x1UL << I2C_OAR1_ADD8_Pos)"
0x00000100 
.PP
Definition at line \fB9211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD8_Pos   (8U)"

.PP
Definition at line \fB9210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD9   \fBI2C_OAR1_ADD9_Msk\fP"
Bit 9 
.PP
Definition at line \fB9215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD9_Msk   (0x1UL << I2C_OAR1_ADD9_Pos)"
0x00000200 
.PP
Definition at line \fB9214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADD9_Pos   (9U)"

.PP
Definition at line \fB9213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADDMODE   \fBI2C_OAR1_ADDMODE_Msk\fP"
Addressing Mode (Slave mode) 
.PP
Definition at line \fB9219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADDMODE_Msk   (0x1UL << I2C_OAR1_ADDMODE_Pos)"
0x00008000 
.PP
Definition at line \fB9218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR1_ADDMODE_Pos   (15U)"

.PP
Definition at line \fB9217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR2_ADD2   \fBI2C_OAR2_ADD2_Msk\fP"
Interface address 
.br
 
.PP
Definition at line \fB9227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR2_ADD2_Msk   (0x7FUL << I2C_OAR2_ADD2_Pos)"
0x000000FE 
.PP
Definition at line \fB9226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR2_ADD2_Pos   (1U)"

.PP
Definition at line \fB9225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR2_ENDUAL   \fBI2C_OAR2_ENDUAL_Msk\fP"
Dual addressing mode enable 
.PP
Definition at line \fB9224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR2_ENDUAL_Msk   (0x1UL << I2C_OAR2_ENDUAL_Pos)"
0x00000001 
.PP
Definition at line \fB9223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_OAR2_ENDUAL_Pos   (0U)"

.PP
Definition at line \fB9222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ADD10   \fBI2C_SR1_ADD10_Msk\fP"
10-bit header sent (Master mode) 
.br
 
.PP
Definition at line \fB9246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ADD10_Msk   (0x1UL << I2C_SR1_ADD10_Pos)"
0x00000008 
.PP
Definition at line \fB9245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ADD10_Pos   (3U)"

.PP
Definition at line \fB9244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ADDR   \fBI2C_SR1_ADDR_Msk\fP"
Address sent (master mode)/matched (slave mode) 
.PP
Definition at line \fB9240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ADDR_Msk   (0x1UL << I2C_SR1_ADDR_Pos)"
0x00000002 
.PP
Definition at line \fB9239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ADDR_Pos   (1U)"

.PP
Definition at line \fB9238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_AF   \fBI2C_SR1_AF_Msk\fP"
Acknowledge Failure 
.br
 
.PP
Definition at line \fB9264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_AF_Msk   (0x1UL << I2C_SR1_AF_Pos)"
0x00000400 
.PP
Definition at line \fB9263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_AF_Pos   (10U)"

.PP
Definition at line \fB9262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ARLO   \fBI2C_SR1_ARLO_Msk\fP"
Arbitration Lost (master mode) 
.br
 
.PP
Definition at line \fB9261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ARLO_Msk   (0x1UL << I2C_SR1_ARLO_Pos)"
0x00000200 
.PP
Definition at line \fB9260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_ARLO_Pos   (9U)"

.PP
Definition at line \fB9259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_BERR   \fBI2C_SR1_BERR_Msk\fP"
Bus Error 
.br
 
.PP
Definition at line \fB9258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_BERR_Msk   (0x1UL << I2C_SR1_BERR_Pos)"
0x00000100 
.PP
Definition at line \fB9257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_BERR_Pos   (8U)"

.PP
Definition at line \fB9256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_BTF   \fBI2C_SR1_BTF_Msk\fP"
Byte Transfer Finished 
.br
 
.PP
Definition at line \fB9243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_BTF_Msk   (0x1UL << I2C_SR1_BTF_Pos)"
0x00000004 
.PP
Definition at line \fB9242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_BTF_Pos   (2U)"

.PP
Definition at line \fB9241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_OVR   \fBI2C_SR1_OVR_Msk\fP"
Overrun/Underrun 
.br
 
.PP
Definition at line \fB9267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_OVR_Msk   (0x1UL << I2C_SR1_OVR_Pos)"
0x00000800 
.PP
Definition at line \fB9266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_OVR_Pos   (11U)"

.PP
Definition at line \fB9265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_PECERR   \fBI2C_SR1_PECERR_Msk\fP"
PEC Error in reception 
.br
 
.PP
Definition at line \fB9270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_PECERR_Msk   (0x1UL << I2C_SR1_PECERR_Pos)"
0x00001000 
.PP
Definition at line \fB9269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_PECERR_Pos   (12U)"

.PP
Definition at line \fB9268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_RXNE   \fBI2C_SR1_RXNE_Msk\fP"
Data Register not Empty (receivers) 
.br
 
.PP
Definition at line \fB9252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_RXNE_Msk   (0x1UL << I2C_SR1_RXNE_Pos)"
0x00000040 
.PP
Definition at line \fB9251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_RXNE_Pos   (6U)"

.PP
Definition at line \fB9250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_SB   \fBI2C_SR1_SB_Msk\fP"
Start Bit (Master mode) 
.br
 
.PP
Definition at line \fB9237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_SB_Msk   (0x1UL << I2C_SR1_SB_Pos)"
0x00000001 
.PP
Definition at line \fB9236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_SB_Pos   (0U)"

.PP
Definition at line \fB9235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_SMBALERT   \fBI2C_SR1_SMBALERT_Msk\fP"
SMBus Alert 
.br
 
.PP
Definition at line \fB9276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_SMBALERT_Msk   (0x1UL << I2C_SR1_SMBALERT_Pos)"
0x00008000 
.PP
Definition at line \fB9275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_SMBALERT_Pos   (15U)"

.PP
Definition at line \fB9274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_STOPF   \fBI2C_SR1_STOPF_Msk\fP"
Stop detection (Slave mode) 
.br
 
.PP
Definition at line \fB9249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_STOPF_Msk   (0x1UL << I2C_SR1_STOPF_Pos)"
0x00000010 
.PP
Definition at line \fB9248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_STOPF_Pos   (4U)"

.PP
Definition at line \fB9247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_TIMEOUT   \fBI2C_SR1_TIMEOUT_Msk\fP"
Timeout or Tlow Error 
.br
 
.PP
Definition at line \fB9273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_TIMEOUT_Msk   (0x1UL << I2C_SR1_TIMEOUT_Pos)"
0x00004000 
.PP
Definition at line \fB9272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_TIMEOUT_Pos   (14U)"

.PP
Definition at line \fB9271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_TXE   \fBI2C_SR1_TXE_Msk\fP"
Data Register Empty (transmitters) 
.br
 
.PP
Definition at line \fB9255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_TXE_Msk   (0x1UL << I2C_SR1_TXE_Pos)"
0x00000080 
.PP
Definition at line \fB9254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR1_TXE_Pos   (7U)"

.PP
Definition at line \fB9253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_BUSY   \fBI2C_SR2_BUSY_Msk\fP"
Bus Busy 
.br
 
.PP
Definition at line \fB9284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_BUSY_Msk   (0x1UL << I2C_SR2_BUSY_Pos)"
0x00000002 
.PP
Definition at line \fB9283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_BUSY_Pos   (1U)"

.PP
Definition at line \fB9282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_DUALF   \fBI2C_SR2_DUALF_Msk\fP"
Dual Flag (Slave mode) 
.br
 
.PP
Definition at line \fB9299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_DUALF_Msk   (0x1UL << I2C_SR2_DUALF_Pos)"
0x00000080 
.PP
Definition at line \fB9298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_DUALF_Pos   (7U)"

.PP
Definition at line \fB9297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_GENCALL   \fBI2C_SR2_GENCALL_Msk\fP"
General Call Address (Slave mode) 
.br
 
.PP
Definition at line \fB9290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_GENCALL_Msk   (0x1UL << I2C_SR2_GENCALL_Pos)"
0x00000010 
.PP
Definition at line \fB9289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_GENCALL_Pos   (4U)"

.PP
Definition at line \fB9288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_MSL   \fBI2C_SR2_MSL_Msk\fP"
Master/Slave 
.br
 
.PP
Definition at line \fB9281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_MSL_Msk   (0x1UL << I2C_SR2_MSL_Pos)"
0x00000001 
.PP
Definition at line \fB9280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_MSL_Pos   (0U)"

.PP
Definition at line \fB9279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_PEC   \fBI2C_SR2_PEC_Msk\fP"
Packet Error Checking Register 
.br
 
.PP
Definition at line \fB9302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_PEC_Msk   (0xFFUL << I2C_SR2_PEC_Pos)"
0x0000FF00 
.PP
Definition at line \fB9301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_PEC_Pos   (8U)"

.PP
Definition at line \fB9300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_SMBDEFAULT   \fBI2C_SR2_SMBDEFAULT_Msk\fP"
SMBus Device Default Address (Slave mode) 
.br
 
.PP
Definition at line \fB9293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_SMBDEFAULT_Msk   (0x1UL << I2C_SR2_SMBDEFAULT_Pos)"
0x00000020 
.PP
Definition at line \fB9292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_SMBDEFAULT_Pos   (5U)"

.PP
Definition at line \fB9291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_SMBHOST   \fBI2C_SR2_SMBHOST_Msk\fP"
SMBus Host Header (Slave mode) 
.br
 
.PP
Definition at line \fB9296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_SMBHOST_Msk   (0x1UL << I2C_SR2_SMBHOST_Pos)"
0x00000040 
.PP
Definition at line \fB9295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_SMBHOST_Pos   (6U)"

.PP
Definition at line \fB9294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_TRA   \fBI2C_SR2_TRA_Msk\fP"
Transmitter/Receiver 
.br
 
.PP
Definition at line \fB9287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_TRA_Msk   (0x1UL << I2C_SR2_TRA_Pos)"
0x00000004 
.PP
Definition at line \fB9286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_SR2_TRA_Pos   (2U)"

.PP
Definition at line \fB9285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_TRISE_TRISE   \fBI2C_TRISE_TRISE_Msk\fP"
Maximum Rise Time in Fast/Standard mode (Master mode) 
.PP
Definition at line \fB9318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_TRISE_TRISE_Msk   (0x3FUL << I2C_TRISE_TRISE_Pos)"
0x0000003F 
.PP
Definition at line \fB9317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define I2C_TRISE_TRISE_Pos   (0U)"

.PP
Definition at line \fB9316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_KR_KEY   \fBIWDG_KR_KEY_Msk\fP"
Key value (write only, read 0000h) 
.br
 
.PP
Definition at line \fB9329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_KR_KEY_Msk   (0xFFFFUL << IWDG_KR_KEY_Pos)"
0x0000FFFF 
.PP
Definition at line \fB9328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_KR_KEY_Pos   (0U)"

.PP
Definition at line \fB9327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_PR_PR   \fBIWDG_PR_PR_Msk\fP"
PR[2:0] (Prescaler divider) 
.br
 
.PP
Definition at line \fB9334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_PR_PR_0   (0x1UL << IWDG_PR_PR_Pos)"
0x01 
.PP
Definition at line \fB9335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_PR_PR_1   (0x2UL << IWDG_PR_PR_Pos)"
0x02 
.PP
Definition at line \fB9336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_PR_PR_2   (0x4UL << IWDG_PR_PR_Pos)"
0x04 
.PP
Definition at line \fB9337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_PR_PR_Msk   (0x7UL << IWDG_PR_PR_Pos)"
0x00000007 
.PP
Definition at line \fB9333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_PR_PR_Pos   (0U)"

.PP
Definition at line \fB9332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_RLR_RL   \fBIWDG_RLR_RL_Msk\fP"
Watchdog counter reload value 
.br
 
.PP
Definition at line \fB9342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_RLR_RL_Msk   (0xFFFUL << IWDG_RLR_RL_Pos)"
0x00000FFF 
.PP
Definition at line \fB9341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_RLR_RL_Pos   (0U)"

.PP
Definition at line \fB9340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_SR_PVU   \fBIWDG_SR_PVU_Msk\fP"
Watchdog prescaler value update 
.br
 
.PP
Definition at line \fB9347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_SR_PVU_Msk   (0x1UL << IWDG_SR_PVU_Pos)"
0x00000001 
.PP
Definition at line \fB9346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_SR_PVU_Pos   (0U)"

.PP
Definition at line \fB9345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_SR_RVU   \fBIWDG_SR_RVU_Msk\fP"
Watchdog counter reload value update 
.PP
Definition at line \fB9350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_SR_RVU_Msk   (0x1UL << IWDG_SR_RVU_Pos)"
0x00000002 
.PP
Definition at line \fB9349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define IWDG_SR_RVU_Pos   (1U)"

.PP
Definition at line \fB9348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_CSBF   \fBPWR_CR_CSBF_Msk\fP"
Clear Standby Flag 
.br
 
.PP
Definition at line \fB9371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_CSBF_Msk   (0x1UL << PWR_CR_CSBF_Pos)"
0x00000008 
.PP
Definition at line \fB9370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_CSBF_Pos   (3U)"

.PP
Definition at line \fB9369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_CWUF   \fBPWR_CR_CWUF_Msk\fP"
Clear Wakeup Flag 
.br
 
.PP
Definition at line \fB9368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_CWUF_Msk   (0x1UL << PWR_CR_CWUF_Pos)"
0x00000004 
.PP
Definition at line \fB9367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_CWUF_Pos   (2U)"

.PP
Definition at line \fB9366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_DBP   \fBPWR_CR_DBP_Msk\fP"
Disable Backup Domain write protection 
.br
 
.PP
Definition at line \fB9394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_DBP_Msk   (0x1UL << PWR_CR_DBP_Pos)"
0x00000100 
.PP
Definition at line \fB9393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_DBP_Pos   (8U)"

.PP
Definition at line \fB9392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_FPDS   \fBPWR_CR_FPDS_Msk\fP"
Flash power down in Stop mode 
.br
 
.PP
Definition at line \fB9397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_FPDS_Msk   (0x1UL << PWR_CR_FPDS_Pos)"
0x00000200 
.PP
Definition at line \fB9396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_FPDS_Pos   (9U)"

.PP
Definition at line \fB9395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_LPDS   \fBPWR_CR_LPDS_Msk\fP"
Low-Power Deepsleep 
.br
 
.PP
Definition at line \fB9362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_LPDS_Msk   (0x1UL << PWR_CR_LPDS_Pos)"
0x00000001 
.PP
Definition at line \fB9361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_LPDS_Pos   (0U)"

.PP
Definition at line \fB9360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PDDS   \fBPWR_CR_PDDS_Msk\fP"
Power Down Deepsleep 
.br
 
.PP
Definition at line \fB9365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PDDS_Msk   (0x1UL << PWR_CR_PDDS_Pos)"
0x00000002 
.PP
Definition at line \fB9364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PDDS_Pos   (1U)"

.PP
Definition at line \fB9363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS   \fBPWR_CR_PLS_Msk\fP"
PLS[2:0] bits (PVD Level Selection) 
.PP
Definition at line \fB9378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_0   (0x1UL << PWR_CR_PLS_Pos)"
0x00000020 
.PP
Definition at line \fB9379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_1   (0x2UL << PWR_CR_PLS_Pos)"
0x00000040 
.PP
Definition at line \fB9380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_2   (0x4UL << PWR_CR_PLS_Pos)"
0x00000080 PVD level configuration 
.PP
Definition at line \fB9381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_LEV0   0x00000000U"
PVD level 0 
.PP
Definition at line \fB9384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_LEV1   0x00000020U"
PVD level 1 
.PP
Definition at line \fB9385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_LEV2   0x00000040U"
PVD level 2 
.PP
Definition at line \fB9386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_LEV3   0x00000060U"
PVD level 3 
.PP
Definition at line \fB9387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_LEV4   0x00000080U"
PVD level 4 
.PP
Definition at line \fB9388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_LEV5   0x000000A0U"
PVD level 5 
.PP
Definition at line \fB9389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_LEV6   0x000000C0U"
PVD level 6 
.PP
Definition at line \fB9390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_LEV7   0x000000E0U"
PVD level 7 
.PP
Definition at line \fB9391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_Msk   (0x7UL << PWR_CR_PLS_Pos)"
0x000000E0 
.PP
Definition at line \fB9377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PLS_Pos   (5U)"

.PP
Definition at line \fB9376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PMODE   \fBPWR_CR_VOS\fP"

.PP
Definition at line \fB9403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PVDE   \fBPWR_CR_PVDE_Msk\fP"
Power Voltage Detector Enable 
.br
 
.PP
Definition at line \fB9374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PVDE_Msk   (0x1UL << PWR_CR_PVDE_Pos)"
0x00000010 
.PP
Definition at line \fB9373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_PVDE_Pos   (4U)"

.PP
Definition at line \fB9372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_VOS   \fBPWR_CR_VOS_Msk\fP"
VOS bit (Regulator voltage scaling output selection) 
.PP
Definition at line \fB9400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_VOS_Msk   (0x1UL << PWR_CR_VOS_Pos)"
0x00004000 
.PP
Definition at line \fB9399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CR_VOS_Pos   (14U)"

.PP
Definition at line \fB9398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_BRE   \fBPWR_CSR_BRE_Msk\fP"
Backup regulator enable 
.br
 
.PP
Definition at line \fB9423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_BRE_Msk   (0x1UL << PWR_CSR_BRE_Pos)"
0x00000200 
.PP
Definition at line \fB9422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_BRE_Pos   (9U)"

.PP
Definition at line \fB9421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_BRR   \fBPWR_CSR_BRR_Msk\fP"
Backup regulator ready 
.br
 
.PP
Definition at line \fB9417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_BRR_Msk   (0x1UL << PWR_CSR_BRR_Pos)"
0x00000008 
.PP
Definition at line \fB9416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_BRR_Pos   (3U)"

.PP
Definition at line \fB9415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_EWUP   \fBPWR_CSR_EWUP_Msk\fP"
Enable WKUP pin 
.br
 
.PP
Definition at line \fB9420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_EWUP_Msk   (0x1UL << PWR_CSR_EWUP_Pos)"
0x00000100 
.PP
Definition at line \fB9419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_EWUP_Pos   (8U)"

.PP
Definition at line \fB9418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_PVDO   \fBPWR_CSR_PVDO_Msk\fP"
PVD Output 
.br
 
.PP
Definition at line \fB9414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_PVDO_Msk   (0x1UL << PWR_CSR_PVDO_Pos)"
0x00000004 
.PP
Definition at line \fB9413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_PVDO_Pos   (2U)"

.PP
Definition at line \fB9412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_REGRDY   \fBPWR_CSR_VOSRDY\fP"

.PP
Definition at line \fB9429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_SBF   \fBPWR_CSR_SBF_Msk\fP"
Standby Flag 
.br
 
.PP
Definition at line \fB9411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_SBF_Msk   (0x1UL << PWR_CSR_SBF_Pos)"
0x00000002 
.PP
Definition at line \fB9410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_SBF_Pos   (1U)"

.PP
Definition at line \fB9409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_VOSRDY   \fBPWR_CSR_VOSRDY_Msk\fP"
Regulator voltage scaling output selection ready 
.PP
Definition at line \fB9426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_VOSRDY_Msk   (0x1UL << PWR_CSR_VOSRDY_Pos)"
0x00004000 
.PP
Definition at line \fB9425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_VOSRDY_Pos   (14U)"

.PP
Definition at line \fB9424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_WUF   \fBPWR_CSR_WUF_Msk\fP"
Wakeup Flag 
.br
 
.PP
Definition at line \fB9408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_WUF_Msk   (0x1UL << PWR_CSR_WUF_Pos)"
0x00000001 
.PP
Definition at line \fB9407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define PWR_CSR_WUF_Pos   (0U)"

.PP
Definition at line \fB9406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_BKPSRAMEN   \fBRCC_AHB1ENR_BKPSRAMEN_Msk\fP"

.PP
Definition at line \fB9920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_BKPSRAMEN_Msk   (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)"
0x00040000 
.PP
Definition at line \fB9919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_BKPSRAMEN_Pos   (18U)"

.PP
Definition at line \fB9918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_CCMDATARAMEN   \fBRCC_AHB1ENR_CCMDATARAMEN_Msk\fP"

.PP
Definition at line \fB9923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_CCMDATARAMEN_Msk   (0x1UL << RCC_AHB1ENR_CCMDATARAMEN_Pos)"
0x00100000 
.PP
Definition at line \fB9922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_CCMDATARAMEN_Pos   (20U)"

.PP
Definition at line \fB9921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_CRCEN   \fBRCC_AHB1ENR_CRCEN_Msk\fP"

.PP
Definition at line \fB9917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_CRCEN_Msk   (0x1UL << RCC_AHB1ENR_CRCEN_Pos)"
0x00001000 
.PP
Definition at line \fB9916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_CRCEN_Pos   (12U)"

.PP
Definition at line \fB9915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_DMA1EN   \fBRCC_AHB1ENR_DMA1EN_Msk\fP"

.PP
Definition at line \fB9926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_DMA1EN_Msk   (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)"
0x00200000 
.PP
Definition at line \fB9925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_DMA1EN_Pos   (21U)"

.PP
Definition at line \fB9924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_DMA2EN   \fBRCC_AHB1ENR_DMA2EN_Msk\fP"

.PP
Definition at line \fB9929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_DMA2EN_Msk   (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)"
0x00400000 
.PP
Definition at line \fB9928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_DMA2EN_Pos   (22U)"

.PP
Definition at line \fB9927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACEN   \fBRCC_AHB1ENR_ETHMACEN_Msk\fP"

.PP
Definition at line \fB9932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)"
0x02000000 
.PP
Definition at line \fB9931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACEN_Pos   (25U)"

.PP
Definition at line \fB9930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACPTPEN   \fBRCC_AHB1ENR_ETHMACPTPEN_Msk\fP"

.PP
Definition at line \fB9941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACPTPEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)"
0x10000000 
.PP
Definition at line \fB9940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACPTPEN_Pos   (28U)"

.PP
Definition at line \fB9939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACRXEN   \fBRCC_AHB1ENR_ETHMACRXEN_Msk\fP"

.PP
Definition at line \fB9938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACRXEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)"
0x08000000 
.PP
Definition at line \fB9937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACRXEN_Pos   (27U)"

.PP
Definition at line \fB9936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACTXEN   \fBRCC_AHB1ENR_ETHMACTXEN_Msk\fP"

.PP
Definition at line \fB9935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACTXEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)"
0x04000000 
.PP
Definition at line \fB9934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_ETHMACTXEN_Pos   (26U)"

.PP
Definition at line \fB9933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOAEN   \fBRCC_AHB1ENR_GPIOAEN_Msk\fP"

.PP
Definition at line \fB9890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOAEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)"
0x00000001 
.PP
Definition at line \fB9889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOAEN_Pos   (0U)"

.PP
Definition at line \fB9888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOBEN   \fBRCC_AHB1ENR_GPIOBEN_Msk\fP"

.PP
Definition at line \fB9893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOBEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)"
0x00000002 
.PP
Definition at line \fB9892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOBEN_Pos   (1U)"

.PP
Definition at line \fB9891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOCEN   \fBRCC_AHB1ENR_GPIOCEN_Msk\fP"

.PP
Definition at line \fB9896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOCEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)"
0x00000004 
.PP
Definition at line \fB9895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOCEN_Pos   (2U)"

.PP
Definition at line \fB9894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIODEN   \fBRCC_AHB1ENR_GPIODEN_Msk\fP"

.PP
Definition at line \fB9899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIODEN_Msk   (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)"
0x00000008 
.PP
Definition at line \fB9898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIODEN_Pos   (3U)"

.PP
Definition at line \fB9897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOEEN   \fBRCC_AHB1ENR_GPIOEEN_Msk\fP"

.PP
Definition at line \fB9902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOEEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)"
0x00000010 
.PP
Definition at line \fB9901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOEEN_Pos   (4U)"

.PP
Definition at line \fB9900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOFEN   \fBRCC_AHB1ENR_GPIOFEN_Msk\fP"

.PP
Definition at line \fB9905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOFEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)"
0x00000020 
.PP
Definition at line \fB9904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOFEN_Pos   (5U)"

.PP
Definition at line \fB9903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOGEN   \fBRCC_AHB1ENR_GPIOGEN_Msk\fP"

.PP
Definition at line \fB9908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOGEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)"
0x00000040 
.PP
Definition at line \fB9907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOGEN_Pos   (6U)"

.PP
Definition at line \fB9906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOHEN   \fBRCC_AHB1ENR_GPIOHEN_Msk\fP"

.PP
Definition at line \fB9911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOHEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)"
0x00000080 
.PP
Definition at line \fB9910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOHEN_Pos   (7U)"

.PP
Definition at line \fB9909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOIEN   \fBRCC_AHB1ENR_GPIOIEN_Msk\fP"

.PP
Definition at line \fB9914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOIEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)"
0x00000100 
.PP
Definition at line \fB9913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_GPIOIEN_Pos   (8U)"

.PP
Definition at line \fB9912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_OTGHSEN   \fBRCC_AHB1ENR_OTGHSEN_Msk\fP"

.PP
Definition at line \fB9944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_OTGHSEN_Msk   (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)"
0x20000000 
.PP
Definition at line \fB9943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_OTGHSEN_Pos   (29U)"

.PP
Definition at line \fB9942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_OTGHSULPIEN   \fBRCC_AHB1ENR_OTGHSULPIEN_Msk\fP"

.PP
Definition at line \fB9947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_OTGHSULPIEN_Msk   (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)"
0x40000000 
.PP
Definition at line \fB9946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1ENR_OTGHSULPIEN_Pos   (30U)"

.PP
Definition at line \fB9945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_BKPSRAMLPEN   \fBRCC_AHB1LPENR_BKPSRAMLPEN_Msk\fP"

.PP
Definition at line \fB10128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk   (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)"
0x00040000 
.PP
Definition at line \fB10127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos   (18U)"

.PP
Definition at line \fB10126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_CRCLPEN   \fBRCC_AHB1LPENR_CRCLPEN_Msk\fP"

.PP
Definition at line \fB10116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_CRCLPEN_Msk   (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)"
0x00001000 
.PP
Definition at line \fB10115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_CRCLPEN_Pos   (12U)"

.PP
Definition at line \fB10114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_DMA1LPEN   \fBRCC_AHB1LPENR_DMA1LPEN_Msk\fP"

.PP
Definition at line \fB10131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_DMA1LPEN_Msk   (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)"
0x00200000 
.PP
Definition at line \fB10130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_DMA1LPEN_Pos   (21U)"

.PP
Definition at line \fB10129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_DMA2LPEN   \fBRCC_AHB1LPENR_DMA2LPEN_Msk\fP"

.PP
Definition at line \fB10134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_DMA2LPEN_Msk   (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)"
0x00400000 
.PP
Definition at line \fB10133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_DMA2LPEN_Pos   (22U)"

.PP
Definition at line \fB10132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACLPEN   \fBRCC_AHB1LPENR_ETHMACLPEN_Msk\fP"

.PP
Definition at line \fB10138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)"
0x02000000 
.PP
Definition at line \fB10137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACLPEN_Pos   (25U)"

.PP
Definition at line \fB10136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACPTPLPEN   \fBRCC_AHB1LPENR_ETHMACPTPLPEN_Msk\fP"

.PP
Definition at line \fB10147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)"
0x10000000 
.PP
Definition at line \fB10146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACPTPLPEN_Pos   (28U)"

.PP
Definition at line \fB10145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACRXLPEN   \fBRCC_AHB1LPENR_ETHMACRXLPEN_Msk\fP"

.PP
Definition at line \fB10144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)"
0x08000000 
.PP
Definition at line \fB10143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACRXLPEN_Pos   (27U)"

.PP
Definition at line \fB10142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACTXLPEN   \fBRCC_AHB1LPENR_ETHMACTXLPEN_Msk\fP"

.PP
Definition at line \fB10141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)"
0x04000000 
.PP
Definition at line \fB10140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_ETHMACTXLPEN_Pos   (26U)"

.PP
Definition at line \fB10139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_FLITFLPEN   \fBRCC_AHB1LPENR_FLITFLPEN_Msk\fP"

.PP
Definition at line \fB10119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_FLITFLPEN_Msk   (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)"
0x00008000 
.PP
Definition at line \fB10118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_FLITFLPEN_Pos   (15U)"

.PP
Definition at line \fB10117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOALPEN   \fBRCC_AHB1LPENR_GPIOALPEN_Msk\fP"

.PP
Definition at line \fB10089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOALPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)"
0x00000001 
.PP
Definition at line \fB10088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOALPEN_Pos   (0U)"

.PP
Definition at line \fB10087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOBLPEN   \fBRCC_AHB1LPENR_GPIOBLPEN_Msk\fP"

.PP
Definition at line \fB10092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOBLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)"
0x00000002 
.PP
Definition at line \fB10091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOBLPEN_Pos   (1U)"

.PP
Definition at line \fB10090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOCLPEN   \fBRCC_AHB1LPENR_GPIOCLPEN_Msk\fP"

.PP
Definition at line \fB10095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOCLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)"
0x00000004 
.PP
Definition at line \fB10094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOCLPEN_Pos   (2U)"

.PP
Definition at line \fB10093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIODLPEN   \fBRCC_AHB1LPENR_GPIODLPEN_Msk\fP"

.PP
Definition at line \fB10098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIODLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)"
0x00000008 
.PP
Definition at line \fB10097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIODLPEN_Pos   (3U)"

.PP
Definition at line \fB10096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOELPEN   \fBRCC_AHB1LPENR_GPIOELPEN_Msk\fP"

.PP
Definition at line \fB10101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOELPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)"
0x00000010 
.PP
Definition at line \fB10100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOELPEN_Pos   (4U)"

.PP
Definition at line \fB10099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOFLPEN   \fBRCC_AHB1LPENR_GPIOFLPEN_Msk\fP"

.PP
Definition at line \fB10104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOFLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)"
0x00000020 
.PP
Definition at line \fB10103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOFLPEN_Pos   (5U)"

.PP
Definition at line \fB10102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOGLPEN   \fBRCC_AHB1LPENR_GPIOGLPEN_Msk\fP"

.PP
Definition at line \fB10107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOGLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)"
0x00000040 
.PP
Definition at line \fB10106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOGLPEN_Pos   (6U)"

.PP
Definition at line \fB10105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOHLPEN   \fBRCC_AHB1LPENR_GPIOHLPEN_Msk\fP"

.PP
Definition at line \fB10110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOHLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)"
0x00000080 
.PP
Definition at line \fB10109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOHLPEN_Pos   (7U)"

.PP
Definition at line \fB10108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOILPEN   \fBRCC_AHB1LPENR_GPIOILPEN_Msk\fP"

.PP
Definition at line \fB10113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOILPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)"
0x00000100 
.PP
Definition at line \fB10112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_GPIOILPEN_Pos   (8U)"

.PP
Definition at line \fB10111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_OTGHSLPEN   \fBRCC_AHB1LPENR_OTGHSLPEN_Msk\fP"

.PP
Definition at line \fB10150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_OTGHSLPEN_Msk   (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)"
0x20000000 
.PP
Definition at line \fB10149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_OTGHSLPEN_Pos   (29U)"

.PP
Definition at line \fB10148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_OTGHSULPILPEN   \fBRCC_AHB1LPENR_OTGHSULPILPEN_Msk\fP"

.PP
Definition at line \fB10153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk   (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)"
0x40000000 
.PP
Definition at line \fB10152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos   (30U)"

.PP
Definition at line \fB10151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_SRAM1LPEN   \fBRCC_AHB1LPENR_SRAM1LPEN_Msk\fP"

.PP
Definition at line \fB10122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_SRAM1LPEN_Msk   (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)"
0x00010000 
.PP
Definition at line \fB10121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_SRAM1LPEN_Pos   (16U)"

.PP
Definition at line \fB10120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_SRAM2LPEN   \fBRCC_AHB1LPENR_SRAM2LPEN_Msk\fP"

.PP
Definition at line \fB10125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_SRAM2LPEN_Msk   (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)"
0x00020000 
.PP
Definition at line \fB10124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1LPENR_SRAM2LPEN_Pos   (17U)"

.PP
Definition at line \fB10123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_CRCRST   \fBRCC_AHB1RSTR_CRCRST_Msk\fP"

.PP
Definition at line \fB9748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_CRCRST_Msk   (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)"
0x00001000 
.PP
Definition at line \fB9747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_CRCRST_Pos   (12U)"

.PP
Definition at line \fB9746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_DMA1RST   \fBRCC_AHB1RSTR_DMA1RST_Msk\fP"

.PP
Definition at line \fB9751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_DMA1RST_Msk   (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)"
0x00200000 
.PP
Definition at line \fB9750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_DMA1RST_Pos   (21U)"

.PP
Definition at line \fB9749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_DMA2RST   \fBRCC_AHB1RSTR_DMA2RST_Msk\fP"

.PP
Definition at line \fB9754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_DMA2RST_Msk   (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)"
0x00400000 
.PP
Definition at line \fB9753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_DMA2RST_Pos   (22U)"

.PP
Definition at line \fB9752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_ETHMACRST   \fBRCC_AHB1RSTR_ETHMACRST_Msk\fP"

.PP
Definition at line \fB9757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_ETHMACRST_Msk   (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)"
0x02000000 
.PP
Definition at line \fB9756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_ETHMACRST_Pos   (25U)"

.PP
Definition at line \fB9755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOARST   \fBRCC_AHB1RSTR_GPIOARST_Msk\fP"

.PP
Definition at line \fB9721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOARST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)"
0x00000001 
.PP
Definition at line \fB9720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOARST_Pos   (0U)"

.PP
Definition at line \fB9719\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOBRST   \fBRCC_AHB1RSTR_GPIOBRST_Msk\fP"

.PP
Definition at line \fB9724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOBRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)"
0x00000002 
.PP
Definition at line \fB9723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOBRST_Pos   (1U)"

.PP
Definition at line \fB9722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOCRST   \fBRCC_AHB1RSTR_GPIOCRST_Msk\fP"

.PP
Definition at line \fB9727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOCRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)"
0x00000004 
.PP
Definition at line \fB9726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOCRST_Pos   (2U)"

.PP
Definition at line \fB9725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIODRST   \fBRCC_AHB1RSTR_GPIODRST_Msk\fP"

.PP
Definition at line \fB9730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIODRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)"
0x00000008 
.PP
Definition at line \fB9729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIODRST_Pos   (3U)"

.PP
Definition at line \fB9728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOERST   \fBRCC_AHB1RSTR_GPIOERST_Msk\fP"

.PP
Definition at line \fB9733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOERST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)"
0x00000010 
.PP
Definition at line \fB9732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOERST_Pos   (4U)"

.PP
Definition at line \fB9731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOFRST   \fBRCC_AHB1RSTR_GPIOFRST_Msk\fP"

.PP
Definition at line \fB9736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOFRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)"
0x00000020 
.PP
Definition at line \fB9735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOFRST_Pos   (5U)"

.PP
Definition at line \fB9734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOGRST   \fBRCC_AHB1RSTR_GPIOGRST_Msk\fP"

.PP
Definition at line \fB9739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOGRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)"
0x00000040 
.PP
Definition at line \fB9738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOGRST_Pos   (6U)"

.PP
Definition at line \fB9737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOHRST   \fBRCC_AHB1RSTR_GPIOHRST_Msk\fP"

.PP
Definition at line \fB9742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOHRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)"
0x00000080 
.PP
Definition at line \fB9741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOHRST_Pos   (7U)"

.PP
Definition at line \fB9740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOIRST   \fBRCC_AHB1RSTR_GPIOIRST_Msk\fP"

.PP
Definition at line \fB9745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOIRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)"
0x00000100 
.PP
Definition at line \fB9744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_GPIOIRST_Pos   (8U)"

.PP
Definition at line \fB9743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_OTGHRST   \fBRCC_AHB1RSTR_OTGHRST_Msk\fP"

.PP
Definition at line \fB9760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_OTGHRST_Msk   (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)"
0x20000000 
.PP
Definition at line \fB9759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB1RSTR_OTGHRST_Pos   (29U)"

.PP
Definition at line \fB9758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2_SUPPORT"
AHB2 Bus is supported 
.PP
Definition at line \fB9952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_DCMIEN   \fBRCC_AHB2ENR_DCMIEN_Msk\fP"

.PP
Definition at line \fB9956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_DCMIEN_Msk   (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)"
0x00000001 
.PP
Definition at line \fB9955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_DCMIEN_Pos   (0U)"

.PP
Definition at line \fB9954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_OTGFSEN   \fBRCC_AHB2ENR_OTGFSEN_Msk\fP"

.PP
Definition at line \fB9962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_OTGFSEN_Msk   (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)"
0x00000080 
.PP
Definition at line \fB9961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_OTGFSEN_Pos   (7U)"

.PP
Definition at line \fB9960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_RNGEN   \fBRCC_AHB2ENR_RNGEN_Msk\fP"

.PP
Definition at line \fB9959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_RNGEN_Msk   (0x1UL << RCC_AHB2ENR_RNGEN_Pos)"
0x00000040 
.PP
Definition at line \fB9958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2ENR_RNGEN_Pos   (6U)"

.PP
Definition at line \fB9957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_DCMILPEN   \fBRCC_AHB2LPENR_DCMILPEN_Msk\fP"

.PP
Definition at line \fB10158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_DCMILPEN_Msk   (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)"
0x00000001 
.PP
Definition at line \fB10157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_DCMILPEN_Pos   (0U)"

.PP
Definition at line \fB10156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_OTGFSLPEN   \fBRCC_AHB2LPENR_OTGFSLPEN_Msk\fP"

.PP
Definition at line \fB10164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_OTGFSLPEN_Msk   (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)"
0x00000080 
.PP
Definition at line \fB10163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_OTGFSLPEN_Pos   (7U)"

.PP
Definition at line \fB10162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_RNGLPEN   \fBRCC_AHB2LPENR_RNGLPEN_Msk\fP"

.PP
Definition at line \fB10161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_RNGLPEN_Msk   (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)"
0x00000040 
.PP
Definition at line \fB10160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2LPENR_RNGLPEN_Pos   (6U)"

.PP
Definition at line \fB10159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_DCMIRST   \fBRCC_AHB2RSTR_DCMIRST_Msk\fP"

.PP
Definition at line \fB9765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_DCMIRST_Msk   (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)"
0x00000001 
.PP
Definition at line \fB9764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_DCMIRST_Pos   (0U)"

.PP
Definition at line \fB9763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_OTGFSRST   \fBRCC_AHB2RSTR_OTGFSRST_Msk\fP"

.PP
Definition at line \fB9771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_OTGFSRST_Msk   (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)"
0x00000080 
.PP
Definition at line \fB9770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_OTGFSRST_Pos   (7U)"

.PP
Definition at line \fB9769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_RNGRST   \fBRCC_AHB2RSTR_RNGRST_Msk\fP"

.PP
Definition at line \fB9768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_RNGRST_Msk   (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)"
0x00000040 
.PP
Definition at line \fB9767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB2RSTR_RNGRST_Pos   (6U)"

.PP
Definition at line \fB9766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3_SUPPORT"
AHB3 Bus is supported 
.PP
Definition at line \fB9968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3ENR_FSMCEN   \fBRCC_AHB3ENR_FSMCEN_Msk\fP"

.PP
Definition at line \fB9972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3ENR_FSMCEN_Msk   (0x1UL << RCC_AHB3ENR_FSMCEN_Pos)"
0x00000001 
.PP
Definition at line \fB9971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3ENR_FSMCEN_Pos   (0U)"

.PP
Definition at line \fB9970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3LPENR_FSMCLPEN   \fBRCC_AHB3LPENR_FSMCLPEN_Msk\fP"

.PP
Definition at line \fB10169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3LPENR_FSMCLPEN_Msk   (0x1UL << RCC_AHB3LPENR_FSMCLPEN_Pos)"
0x00000001 
.PP
Definition at line \fB10168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3LPENR_FSMCLPEN_Pos   (0U)"

.PP
Definition at line \fB10167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3RSTR_FSMCRST   \fBRCC_AHB3RSTR_FSMCRST_Msk\fP"

.PP
Definition at line \fB9775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3RSTR_FSMCRST_Msk   (0x1UL << RCC_AHB3RSTR_FSMCRST_Pos)"
0x00000001 
.PP
Definition at line \fB9774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_AHB3RSTR_FSMCRST_Pos   (0U)"

.PP
Definition at line \fB9773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_CAN1EN   \fBRCC_APB1ENR_CAN1EN_Msk\fP"

.PP
Definition at line \fB10034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_CAN1EN_Msk   (0x1UL << RCC_APB1ENR_CAN1EN_Pos)"
0x02000000 
.PP
Definition at line \fB10033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_CAN1EN_Pos   (25U)"

.PP
Definition at line \fB10032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_CAN2EN   \fBRCC_APB1ENR_CAN2EN_Msk\fP"

.PP
Definition at line \fB10037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_CAN2EN_Msk   (0x1UL << RCC_APB1ENR_CAN2EN_Pos)"
0x04000000 
.PP
Definition at line \fB10036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_CAN2EN_Pos   (26U)"

.PP
Definition at line \fB10035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_DACEN   \fBRCC_APB1ENR_DACEN_Msk\fP"

.PP
Definition at line \fB10043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_DACEN_Msk   (0x1UL << RCC_APB1ENR_DACEN_Pos)"
0x20000000 
.PP
Definition at line \fB10042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_DACEN_Pos   (29U)"

.PP
Definition at line \fB10041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C1EN   \fBRCC_APB1ENR_I2C1EN_Msk\fP"

.PP
Definition at line \fB10025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C1EN_Msk   (0x1UL << RCC_APB1ENR_I2C1EN_Pos)"
0x00200000 
.PP
Definition at line \fB10024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C1EN_Pos   (21U)"

.PP
Definition at line \fB10023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C2EN   \fBRCC_APB1ENR_I2C2EN_Msk\fP"

.PP
Definition at line \fB10028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C2EN_Msk   (0x1UL << RCC_APB1ENR_I2C2EN_Pos)"
0x00400000 
.PP
Definition at line \fB10027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C2EN_Pos   (22U)"

.PP
Definition at line \fB10026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C3EN   \fBRCC_APB1ENR_I2C3EN_Msk\fP"

.PP
Definition at line \fB10031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C3EN_Msk   (0x1UL << RCC_APB1ENR_I2C3EN_Pos)"
0x00800000 
.PP
Definition at line \fB10030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_I2C3EN_Pos   (23U)"

.PP
Definition at line \fB10029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_PWREN   \fBRCC_APB1ENR_PWREN_Msk\fP"

.PP
Definition at line \fB10040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_PWREN_Msk   (0x1UL << RCC_APB1ENR_PWREN_Pos)"
0x10000000 
.PP
Definition at line \fB10039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_PWREN_Pos   (28U)"

.PP
Definition at line \fB10038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_SPI2EN   \fBRCC_APB1ENR_SPI2EN_Msk\fP"

.PP
Definition at line \fB10007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_SPI2EN_Msk   (0x1UL << RCC_APB1ENR_SPI2EN_Pos)"
0x00004000 
.PP
Definition at line \fB10006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_SPI2EN_Pos   (14U)"

.PP
Definition at line \fB10005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_SPI3EN   \fBRCC_APB1ENR_SPI3EN_Msk\fP"

.PP
Definition at line \fB10010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_SPI3EN_Msk   (0x1UL << RCC_APB1ENR_SPI3EN_Pos)"
0x00008000 
.PP
Definition at line \fB10009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_SPI3EN_Pos   (15U)"

.PP
Definition at line \fB10008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM12EN   \fBRCC_APB1ENR_TIM12EN_Msk\fP"

.PP
Definition at line \fB9995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM12EN_Msk   (0x1UL << RCC_APB1ENR_TIM12EN_Pos)"
0x00000040 
.PP
Definition at line \fB9994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM12EN_Pos   (6U)"

.PP
Definition at line \fB9993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM13EN   \fBRCC_APB1ENR_TIM13EN_Msk\fP"

.PP
Definition at line \fB9998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM13EN_Msk   (0x1UL << RCC_APB1ENR_TIM13EN_Pos)"
0x00000080 
.PP
Definition at line \fB9997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM13EN_Pos   (7U)"

.PP
Definition at line \fB9996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM14EN   \fBRCC_APB1ENR_TIM14EN_Msk\fP"

.PP
Definition at line \fB10001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM14EN_Msk   (0x1UL << RCC_APB1ENR_TIM14EN_Pos)"
0x00000100 
.PP
Definition at line \fB10000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM14EN_Pos   (8U)"

.PP
Definition at line \fB9999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM2EN   \fBRCC_APB1ENR_TIM2EN_Msk\fP"

.PP
Definition at line \fB9977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM2EN_Msk   (0x1UL << RCC_APB1ENR_TIM2EN_Pos)"
0x00000001 
.PP
Definition at line \fB9976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM2EN_Pos   (0U)"

.PP
Definition at line \fB9975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM3EN   \fBRCC_APB1ENR_TIM3EN_Msk\fP"

.PP
Definition at line \fB9980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM3EN_Msk   (0x1UL << RCC_APB1ENR_TIM3EN_Pos)"
0x00000002 
.PP
Definition at line \fB9979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM3EN_Pos   (1U)"

.PP
Definition at line \fB9978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM4EN   \fBRCC_APB1ENR_TIM4EN_Msk\fP"

.PP
Definition at line \fB9983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM4EN_Msk   (0x1UL << RCC_APB1ENR_TIM4EN_Pos)"
0x00000004 
.PP
Definition at line \fB9982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM4EN_Pos   (2U)"

.PP
Definition at line \fB9981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM5EN   \fBRCC_APB1ENR_TIM5EN_Msk\fP"

.PP
Definition at line \fB9986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM5EN_Msk   (0x1UL << RCC_APB1ENR_TIM5EN_Pos)"
0x00000008 
.PP
Definition at line \fB9985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM5EN_Pos   (3U)"

.PP
Definition at line \fB9984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM6EN   \fBRCC_APB1ENR_TIM6EN_Msk\fP"

.PP
Definition at line \fB9989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM6EN_Msk   (0x1UL << RCC_APB1ENR_TIM6EN_Pos)"
0x00000010 
.PP
Definition at line \fB9988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM6EN_Pos   (4U)"

.PP
Definition at line \fB9987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM7EN   \fBRCC_APB1ENR_TIM7EN_Msk\fP"

.PP
Definition at line \fB9992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM7EN_Msk   (0x1UL << RCC_APB1ENR_TIM7EN_Pos)"
0x00000020 
.PP
Definition at line \fB9991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_TIM7EN_Pos   (5U)"

.PP
Definition at line \fB9990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_UART4EN   \fBRCC_APB1ENR_UART4EN_Msk\fP"

.PP
Definition at line \fB10019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_UART4EN_Msk   (0x1UL << RCC_APB1ENR_UART4EN_Pos)"
0x00080000 
.PP
Definition at line \fB10018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_UART4EN_Pos   (19U)"

.PP
Definition at line \fB10017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_UART5EN   \fBRCC_APB1ENR_UART5EN_Msk\fP"

.PP
Definition at line \fB10022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_UART5EN_Msk   (0x1UL << RCC_APB1ENR_UART5EN_Pos)"
0x00100000 
.PP
Definition at line \fB10021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_UART5EN_Pos   (20U)"

.PP
Definition at line \fB10020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_USART2EN   \fBRCC_APB1ENR_USART2EN_Msk\fP"

.PP
Definition at line \fB10013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_USART2EN_Msk   (0x1UL << RCC_APB1ENR_USART2EN_Pos)"
0x00020000 
.PP
Definition at line \fB10012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_USART2EN_Pos   (17U)"

.PP
Definition at line \fB10011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_USART3EN   \fBRCC_APB1ENR_USART3EN_Msk\fP"

.PP
Definition at line \fB10016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_USART3EN_Msk   (0x1UL << RCC_APB1ENR_USART3EN_Pos)"
0x00040000 
.PP
Definition at line \fB10015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_USART3EN_Pos   (18U)"

.PP
Definition at line \fB10014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_WWDGEN   \fBRCC_APB1ENR_WWDGEN_Msk\fP"

.PP
Definition at line \fB10004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_WWDGEN_Msk   (0x1UL << RCC_APB1ENR_WWDGEN_Pos)"
0x00000800 
.PP
Definition at line \fB10003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1ENR_WWDGEN_Pos   (11U)"

.PP
Definition at line \fB10002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_CAN1LPEN   \fBRCC_APB1LPENR_CAN1LPEN_Msk\fP"

.PP
Definition at line \fB10231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_CAN1LPEN_Msk   (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)"
0x02000000 
.PP
Definition at line \fB10230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_CAN1LPEN_Pos   (25U)"

.PP
Definition at line \fB10229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_CAN2LPEN   \fBRCC_APB1LPENR_CAN2LPEN_Msk\fP"

.PP
Definition at line \fB10234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_CAN2LPEN_Msk   (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)"
0x04000000 
.PP
Definition at line \fB10233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_CAN2LPEN_Pos   (26U)"

.PP
Definition at line \fB10232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_DACLPEN   \fBRCC_APB1LPENR_DACLPEN_Msk\fP"

.PP
Definition at line \fB10240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_DACLPEN_Msk   (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)"
0x20000000 
.PP
Definition at line \fB10239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_DACLPEN_Pos   (29U)"

.PP
Definition at line \fB10238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C1LPEN   \fBRCC_APB1LPENR_I2C1LPEN_Msk\fP"

.PP
Definition at line \fB10222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C1LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)"
0x00200000 
.PP
Definition at line \fB10221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C1LPEN_Pos   (21U)"

.PP
Definition at line \fB10220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C2LPEN   \fBRCC_APB1LPENR_I2C2LPEN_Msk\fP"

.PP
Definition at line \fB10225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C2LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)"
0x00400000 
.PP
Definition at line \fB10224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C2LPEN_Pos   (22U)"

.PP
Definition at line \fB10223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C3LPEN   \fBRCC_APB1LPENR_I2C3LPEN_Msk\fP"

.PP
Definition at line \fB10228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C3LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)"
0x00800000 
.PP
Definition at line \fB10227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_I2C3LPEN_Pos   (23U)"

.PP
Definition at line \fB10226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_PWRLPEN   \fBRCC_APB1LPENR_PWRLPEN_Msk\fP"

.PP
Definition at line \fB10237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_PWRLPEN_Msk   (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)"
0x10000000 
.PP
Definition at line \fB10236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_PWRLPEN_Pos   (28U)"

.PP
Definition at line \fB10235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_SPI2LPEN   \fBRCC_APB1LPENR_SPI2LPEN_Msk\fP"

.PP
Definition at line \fB10204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_SPI2LPEN_Msk   (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)"
0x00004000 
.PP
Definition at line \fB10203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_SPI2LPEN_Pos   (14U)"

.PP
Definition at line \fB10202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_SPI3LPEN   \fBRCC_APB1LPENR_SPI3LPEN_Msk\fP"

.PP
Definition at line \fB10207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_SPI3LPEN_Msk   (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)"
0x00008000 
.PP
Definition at line \fB10206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_SPI3LPEN_Pos   (15U)"

.PP
Definition at line \fB10205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM12LPEN   \fBRCC_APB1LPENR_TIM12LPEN_Msk\fP"

.PP
Definition at line \fB10192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM12LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)"
0x00000040 
.PP
Definition at line \fB10191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM12LPEN_Pos   (6U)"

.PP
Definition at line \fB10190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM13LPEN   \fBRCC_APB1LPENR_TIM13LPEN_Msk\fP"

.PP
Definition at line \fB10195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM13LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)"
0x00000080 
.PP
Definition at line \fB10194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM13LPEN_Pos   (7U)"

.PP
Definition at line \fB10193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM14LPEN   \fBRCC_APB1LPENR_TIM14LPEN_Msk\fP"

.PP
Definition at line \fB10198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM14LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)"
0x00000100 
.PP
Definition at line \fB10197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM14LPEN_Pos   (8U)"

.PP
Definition at line \fB10196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM2LPEN   \fBRCC_APB1LPENR_TIM2LPEN_Msk\fP"

.PP
Definition at line \fB10174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM2LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)"
0x00000001 
.PP
Definition at line \fB10173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM2LPEN_Pos   (0U)"

.PP
Definition at line \fB10172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM3LPEN   \fBRCC_APB1LPENR_TIM3LPEN_Msk\fP"

.PP
Definition at line \fB10177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM3LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)"
0x00000002 
.PP
Definition at line \fB10176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM3LPEN_Pos   (1U)"

.PP
Definition at line \fB10175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM4LPEN   \fBRCC_APB1LPENR_TIM4LPEN_Msk\fP"

.PP
Definition at line \fB10180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM4LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)"
0x00000004 
.PP
Definition at line \fB10179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM4LPEN_Pos   (2U)"

.PP
Definition at line \fB10178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM5LPEN   \fBRCC_APB1LPENR_TIM5LPEN_Msk\fP"

.PP
Definition at line \fB10183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM5LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)"
0x00000008 
.PP
Definition at line \fB10182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM5LPEN_Pos   (3U)"

.PP
Definition at line \fB10181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM6LPEN   \fBRCC_APB1LPENR_TIM6LPEN_Msk\fP"

.PP
Definition at line \fB10186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM6LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)"
0x00000010 
.PP
Definition at line \fB10185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM6LPEN_Pos   (4U)"

.PP
Definition at line \fB10184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM7LPEN   \fBRCC_APB1LPENR_TIM7LPEN_Msk\fP"

.PP
Definition at line \fB10189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM7LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)"
0x00000020 
.PP
Definition at line \fB10188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_TIM7LPEN_Pos   (5U)"

.PP
Definition at line \fB10187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_UART4LPEN   \fBRCC_APB1LPENR_UART4LPEN_Msk\fP"

.PP
Definition at line \fB10216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_UART4LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)"
0x00080000 
.PP
Definition at line \fB10215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_UART4LPEN_Pos   (19U)"

.PP
Definition at line \fB10214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_UART5LPEN   \fBRCC_APB1LPENR_UART5LPEN_Msk\fP"

.PP
Definition at line \fB10219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_UART5LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)"
0x00100000 
.PP
Definition at line \fB10218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_UART5LPEN_Pos   (20U)"

.PP
Definition at line \fB10217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_USART2LPEN   \fBRCC_APB1LPENR_USART2LPEN_Msk\fP"

.PP
Definition at line \fB10210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_USART2LPEN_Msk   (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)"
0x00020000 
.PP
Definition at line \fB10209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_USART2LPEN_Pos   (17U)"

.PP
Definition at line \fB10208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_USART3LPEN   \fBRCC_APB1LPENR_USART3LPEN_Msk\fP"

.PP
Definition at line \fB10213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_USART3LPEN_Msk   (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)"
0x00040000 
.PP
Definition at line \fB10212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_USART3LPEN_Pos   (18U)"

.PP
Definition at line \fB10211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_WWDGLPEN   \fBRCC_APB1LPENR_WWDGLPEN_Msk\fP"

.PP
Definition at line \fB10201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_WWDGLPEN_Msk   (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)"
0x00000800 
.PP
Definition at line \fB10200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1LPENR_WWDGLPEN_Pos   (11U)"

.PP
Definition at line \fB10199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_CAN1RST   \fBRCC_APB1RSTR_CAN1RST_Msk\fP"

.PP
Definition at line \fB9838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_CAN1RST_Msk   (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)"
0x02000000 
.PP
Definition at line \fB9837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_CAN1RST_Pos   (25U)"

.PP
Definition at line \fB9836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_CAN2RST   \fBRCC_APB1RSTR_CAN2RST_Msk\fP"

.PP
Definition at line \fB9841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_CAN2RST_Msk   (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)"
0x04000000 
.PP
Definition at line \fB9840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_CAN2RST_Pos   (26U)"

.PP
Definition at line \fB9839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_DACRST   \fBRCC_APB1RSTR_DACRST_Msk\fP"

.PP
Definition at line \fB9847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_DACRST_Msk   (0x1UL << RCC_APB1RSTR_DACRST_Pos)"
0x20000000 
.PP
Definition at line \fB9846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_DACRST_Pos   (29U)"

.PP
Definition at line \fB9845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C1RST   \fBRCC_APB1RSTR_I2C1RST_Msk\fP"

.PP
Definition at line \fB9829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C1RST_Msk   (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)"
0x00200000 
.PP
Definition at line \fB9828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C1RST_Pos   (21U)"

.PP
Definition at line \fB9827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C2RST   \fBRCC_APB1RSTR_I2C2RST_Msk\fP"

.PP
Definition at line \fB9832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C2RST_Msk   (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)"
0x00400000 
.PP
Definition at line \fB9831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C2RST_Pos   (22U)"

.PP
Definition at line \fB9830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C3RST   \fBRCC_APB1RSTR_I2C3RST_Msk\fP"

.PP
Definition at line \fB9835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C3RST_Msk   (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)"
0x00800000 
.PP
Definition at line \fB9834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_I2C3RST_Pos   (23U)"

.PP
Definition at line \fB9833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_PWRRST   \fBRCC_APB1RSTR_PWRRST_Msk\fP"

.PP
Definition at line \fB9844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_PWRRST_Msk   (0x1UL << RCC_APB1RSTR_PWRRST_Pos)"
0x10000000 
.PP
Definition at line \fB9843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_PWRRST_Pos   (28U)"

.PP
Definition at line \fB9842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_SPI2RST   \fBRCC_APB1RSTR_SPI2RST_Msk\fP"

.PP
Definition at line \fB9811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_SPI2RST_Msk   (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)"
0x00004000 
.PP
Definition at line \fB9810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_SPI2RST_Pos   (14U)"

.PP
Definition at line \fB9809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_SPI3RST   \fBRCC_APB1RSTR_SPI3RST_Msk\fP"

.PP
Definition at line \fB9814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_SPI3RST_Msk   (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)"
0x00008000 
.PP
Definition at line \fB9813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_SPI3RST_Pos   (15U)"

.PP
Definition at line \fB9812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM12RST   \fBRCC_APB1RSTR_TIM12RST_Msk\fP"

.PP
Definition at line \fB9799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM12RST_Msk   (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)"
0x00000040 
.PP
Definition at line \fB9798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM12RST_Pos   (6U)"

.PP
Definition at line \fB9797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM13RST   \fBRCC_APB1RSTR_TIM13RST_Msk\fP"

.PP
Definition at line \fB9802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM13RST_Msk   (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)"
0x00000080 
.PP
Definition at line \fB9801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM13RST_Pos   (7U)"

.PP
Definition at line \fB9800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM14RST   \fBRCC_APB1RSTR_TIM14RST_Msk\fP"

.PP
Definition at line \fB9805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM14RST_Msk   (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)"
0x00000100 
.PP
Definition at line \fB9804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM14RST_Pos   (8U)"

.PP
Definition at line \fB9803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM2RST   \fBRCC_APB1RSTR_TIM2RST_Msk\fP"

.PP
Definition at line \fB9781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM2RST_Msk   (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)"
0x00000001 
.PP
Definition at line \fB9780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM2RST_Pos   (0U)"

.PP
Definition at line \fB9779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM3RST   \fBRCC_APB1RSTR_TIM3RST_Msk\fP"

.PP
Definition at line \fB9784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM3RST_Msk   (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)"
0x00000002 
.PP
Definition at line \fB9783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM3RST_Pos   (1U)"

.PP
Definition at line \fB9782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM4RST   \fBRCC_APB1RSTR_TIM4RST_Msk\fP"

.PP
Definition at line \fB9787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM4RST_Msk   (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)"
0x00000004 
.PP
Definition at line \fB9786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM4RST_Pos   (2U)"

.PP
Definition at line \fB9785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM5RST   \fBRCC_APB1RSTR_TIM5RST_Msk\fP"

.PP
Definition at line \fB9790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM5RST_Msk   (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)"
0x00000008 
.PP
Definition at line \fB9789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM5RST_Pos   (3U)"

.PP
Definition at line \fB9788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM6RST   \fBRCC_APB1RSTR_TIM6RST_Msk\fP"

.PP
Definition at line \fB9793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM6RST_Msk   (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)"
0x00000010 
.PP
Definition at line \fB9792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM6RST_Pos   (4U)"

.PP
Definition at line \fB9791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM7RST   \fBRCC_APB1RSTR_TIM7RST_Msk\fP"

.PP
Definition at line \fB9796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM7RST_Msk   (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)"
0x00000020 
.PP
Definition at line \fB9795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_TIM7RST_Pos   (5U)"

.PP
Definition at line \fB9794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_UART4RST   \fBRCC_APB1RSTR_UART4RST_Msk\fP"

.PP
Definition at line \fB9823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_UART4RST_Msk   (0x1UL << RCC_APB1RSTR_UART4RST_Pos)"
0x00080000 
.PP
Definition at line \fB9822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_UART4RST_Pos   (19U)"

.PP
Definition at line \fB9821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_UART5RST   \fBRCC_APB1RSTR_UART5RST_Msk\fP"

.PP
Definition at line \fB9826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_UART5RST_Msk   (0x1UL << RCC_APB1RSTR_UART5RST_Pos)"
0x00100000 
.PP
Definition at line \fB9825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_UART5RST_Pos   (20U)"

.PP
Definition at line \fB9824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_USART2RST   \fBRCC_APB1RSTR_USART2RST_Msk\fP"

.PP
Definition at line \fB9817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_USART2RST_Msk   (0x1UL << RCC_APB1RSTR_USART2RST_Pos)"
0x00020000 
.PP
Definition at line \fB9816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_USART2RST_Pos   (17U)"

.PP
Definition at line \fB9815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_USART3RST   \fBRCC_APB1RSTR_USART3RST_Msk\fP"

.PP
Definition at line \fB9820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_USART3RST_Msk   (0x1UL << RCC_APB1RSTR_USART3RST_Pos)"
0x00040000 
.PP
Definition at line \fB9819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_USART3RST_Pos   (18U)"

.PP
Definition at line \fB9818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_WWDGRST   \fBRCC_APB1RSTR_WWDGRST_Msk\fP"

.PP
Definition at line \fB9808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_WWDGRST_Msk   (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)"
0x00000800 
.PP
Definition at line \fB9807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB1RSTR_WWDGRST_Pos   (11U)"

.PP
Definition at line \fB9806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC1EN   \fBRCC_APB2ENR_ADC1EN_Msk\fP"

.PP
Definition at line \fB10060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC1EN_Msk   (0x1UL << RCC_APB2ENR_ADC1EN_Pos)"
0x00000100 
.PP
Definition at line \fB10059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC1EN_Pos   (8U)"

.PP
Definition at line \fB10058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC2EN   \fBRCC_APB2ENR_ADC2EN_Msk\fP"

.PP
Definition at line \fB10063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC2EN_Msk   (0x1UL << RCC_APB2ENR_ADC2EN_Pos)"
0x00000200 
.PP
Definition at line \fB10062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC2EN_Pos   (9U)"

.PP
Definition at line \fB10061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC3EN   \fBRCC_APB2ENR_ADC3EN_Msk\fP"

.PP
Definition at line \fB10066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC3EN_Msk   (0x1UL << RCC_APB2ENR_ADC3EN_Pos)"
0x00000400 
.PP
Definition at line \fB10065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_ADC3EN_Pos   (10U)"

.PP
Definition at line \fB10064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SDIOEN   \fBRCC_APB2ENR_SDIOEN_Msk\fP"

.PP
Definition at line \fB10069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SDIOEN_Msk   (0x1UL << RCC_APB2ENR_SDIOEN_Pos)"
0x00000800 
.PP
Definition at line \fB10068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SDIOEN_Pos   (11U)"

.PP
Definition at line \fB10067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SPI1EN   \fBRCC_APB2ENR_SPI1EN_Msk\fP"

.PP
Definition at line \fB10072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SPI1EN_Msk   (0x1UL << RCC_APB2ENR_SPI1EN_Pos)"
0x00001000 
.PP
Definition at line \fB10071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SPI1EN_Pos   (12U)"

.PP
Definition at line \fB10070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SYSCFGEN   \fBRCC_APB2ENR_SYSCFGEN_Msk\fP"

.PP
Definition at line \fB10075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SYSCFGEN_Msk   (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)"
0x00004000 
.PP
Definition at line \fB10074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_SYSCFGEN_Pos   (14U)"

.PP
Definition at line \fB10073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM10EN   \fBRCC_APB2ENR_TIM10EN_Msk\fP"

.PP
Definition at line \fB10081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM10EN_Msk   (0x1UL << RCC_APB2ENR_TIM10EN_Pos)"
0x00020000 
.PP
Definition at line \fB10080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM10EN_Pos   (17U)"

.PP
Definition at line \fB10079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM11EN   \fBRCC_APB2ENR_TIM11EN_Msk\fP"

.PP
Definition at line \fB10084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM11EN_Msk   (0x1UL << RCC_APB2ENR_TIM11EN_Pos)"
0x00040000 
.PP
Definition at line \fB10083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM11EN_Pos   (18U)"

.PP
Definition at line \fB10082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM1EN   \fBRCC_APB2ENR_TIM1EN_Msk\fP"

.PP
Definition at line \fB10048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM1EN_Msk   (0x1UL << RCC_APB2ENR_TIM1EN_Pos)"
0x00000001 
.PP
Definition at line \fB10047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM1EN_Pos   (0U)"

.PP
Definition at line \fB10046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM8EN   \fBRCC_APB2ENR_TIM8EN_Msk\fP"

.PP
Definition at line \fB10051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM8EN_Msk   (0x1UL << RCC_APB2ENR_TIM8EN_Pos)"
0x00000002 
.PP
Definition at line \fB10050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM8EN_Pos   (1U)"

.PP
Definition at line \fB10049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM9EN   \fBRCC_APB2ENR_TIM9EN_Msk\fP"

.PP
Definition at line \fB10078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM9EN_Msk   (0x1UL << RCC_APB2ENR_TIM9EN_Pos)"
0x00010000 
.PP
Definition at line \fB10077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_TIM9EN_Pos   (16U)"

.PP
Definition at line \fB10076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_USART1EN   \fBRCC_APB2ENR_USART1EN_Msk\fP"

.PP
Definition at line \fB10054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_USART1EN_Msk   (0x1UL << RCC_APB2ENR_USART1EN_Pos)"
0x00000010 
.PP
Definition at line \fB10053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_USART1EN_Pos   (4U)"

.PP
Definition at line \fB10052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_USART6EN   \fBRCC_APB2ENR_USART6EN_Msk\fP"

.PP
Definition at line \fB10057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_USART6EN_Msk   (0x1UL << RCC_APB2ENR_USART6EN_Pos)"
0x00000020 
.PP
Definition at line \fB10056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2ENR_USART6EN_Pos   (5U)"

.PP
Definition at line \fB10055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC1LPEN   \fBRCC_APB2LPENR_ADC1LPEN_Msk\fP"

.PP
Definition at line \fB10257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC1LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)"
0x00000100 
.PP
Definition at line \fB10256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC1LPEN_Pos   (8U)"

.PP
Definition at line \fB10255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC2LPEN   \fBRCC_APB2LPENR_ADC2LPEN_Msk\fP"

.PP
Definition at line \fB10260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC2LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)"
0x00000200 
.PP
Definition at line \fB10259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC2LPEN_Pos   (9U)"

.PP
Definition at line \fB10258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC3LPEN   \fBRCC_APB2LPENR_ADC3LPEN_Msk\fP"

.PP
Definition at line \fB10263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC3LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)"
0x00000400 
.PP
Definition at line \fB10262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_ADC3LPEN_Pos   (10U)"

.PP
Definition at line \fB10261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SDIOLPEN   \fBRCC_APB2LPENR_SDIOLPEN_Msk\fP"

.PP
Definition at line \fB10266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SDIOLPEN_Msk   (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos)"
0x00000800 
.PP
Definition at line \fB10265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SDIOLPEN_Pos   (11U)"

.PP
Definition at line \fB10264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SPI1LPEN   \fBRCC_APB2LPENR_SPI1LPEN_Msk\fP"

.PP
Definition at line \fB10269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SPI1LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)"
0x00001000 
.PP
Definition at line \fB10268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SPI1LPEN_Pos   (12U)"

.PP
Definition at line \fB10267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SYSCFGLPEN   \fBRCC_APB2LPENR_SYSCFGLPEN_Msk\fP"

.PP
Definition at line \fB10272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SYSCFGLPEN_Msk   (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)"
0x00004000 
.PP
Definition at line \fB10271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_SYSCFGLPEN_Pos   (14U)"

.PP
Definition at line \fB10270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM10LPEN   \fBRCC_APB2LPENR_TIM10LPEN_Msk\fP"

.PP
Definition at line \fB10278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM10LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)"
0x00020000 
.PP
Definition at line \fB10277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM10LPEN_Pos   (17U)"

.PP
Definition at line \fB10276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM11LPEN   \fBRCC_APB2LPENR_TIM11LPEN_Msk\fP"

.PP
Definition at line \fB10281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM11LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)"
0x00040000 
.PP
Definition at line \fB10280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM11LPEN_Pos   (18U)"

.PP
Definition at line \fB10279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM1LPEN   \fBRCC_APB2LPENR_TIM1LPEN_Msk\fP"

.PP
Definition at line \fB10245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM1LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)"
0x00000001 
.PP
Definition at line \fB10244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM1LPEN_Pos   (0U)"

.PP
Definition at line \fB10243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM8LPEN   \fBRCC_APB2LPENR_TIM8LPEN_Msk\fP"

.PP
Definition at line \fB10248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM8LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)"
0x00000002 
.PP
Definition at line \fB10247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM8LPEN_Pos   (1U)"

.PP
Definition at line \fB10246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM9LPEN   \fBRCC_APB2LPENR_TIM9LPEN_Msk\fP"

.PP
Definition at line \fB10275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM9LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)"
0x00010000 
.PP
Definition at line \fB10274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_TIM9LPEN_Pos   (16U)"

.PP
Definition at line \fB10273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_USART1LPEN   \fBRCC_APB2LPENR_USART1LPEN_Msk\fP"

.PP
Definition at line \fB10251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_USART1LPEN_Msk   (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)"
0x00000010 
.PP
Definition at line \fB10250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_USART1LPEN_Pos   (4U)"

.PP
Definition at line \fB10249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_USART6LPEN   \fBRCC_APB2LPENR_USART6LPEN_Msk\fP"

.PP
Definition at line \fB10254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_USART6LPEN_Msk   (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)"
0x00000020 
.PP
Definition at line \fB10253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2LPENR_USART6LPEN_Pos   (5U)"

.PP
Definition at line \fB10252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_ADCRST   \fBRCC_APB2RSTR_ADCRST_Msk\fP"

.PP
Definition at line \fB9864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_ADCRST_Msk   (0x1UL << RCC_APB2RSTR_ADCRST_Pos)"
0x00000100 
.PP
Definition at line \fB9863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_ADCRST_Pos   (8U)"

.PP
Definition at line \fB9862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SDIORST   \fBRCC_APB2RSTR_SDIORST_Msk\fP"

.PP
Definition at line \fB9867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SDIORST_Msk   (0x1UL << RCC_APB2RSTR_SDIORST_Pos)"
0x00000800 
.PP
Definition at line \fB9866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SDIORST_Pos   (11U)"

.PP
Definition at line \fB9865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SPI1   RCC_APB2RSTR_SPI1RST"

.PP
Definition at line \fB9885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SPI1RST   \fBRCC_APB2RSTR_SPI1RST_Msk\fP"

.PP
Definition at line \fB9870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SPI1RST_Msk   (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)"
0x00001000 
.PP
Definition at line \fB9869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SPI1RST_Pos   (12U)"

.PP
Definition at line \fB9868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SYSCFGRST   \fBRCC_APB2RSTR_SYSCFGRST_Msk\fP"

.PP
Definition at line \fB9873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SYSCFGRST_Msk   (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)"
0x00004000 
.PP
Definition at line \fB9872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_SYSCFGRST_Pos   (14U)"

.PP
Definition at line \fB9871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM10RST   \fBRCC_APB2RSTR_TIM10RST_Msk\fP"

.PP
Definition at line \fB9879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM10RST_Msk   (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)"
0x00020000 
.PP
Definition at line \fB9878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM10RST_Pos   (17U)"

.PP
Definition at line \fB9877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM11RST   \fBRCC_APB2RSTR_TIM11RST_Msk\fP"

.PP
Definition at line \fB9882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM11RST_Msk   (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)"
0x00040000 
.PP
Definition at line \fB9881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM11RST_Pos   (18U)"

.PP
Definition at line \fB9880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM1RST   \fBRCC_APB2RSTR_TIM1RST_Msk\fP"

.PP
Definition at line \fB9852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM1RST_Msk   (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)"
0x00000001 
.PP
Definition at line \fB9851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM1RST_Pos   (0U)"

.PP
Definition at line \fB9850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM8RST   \fBRCC_APB2RSTR_TIM8RST_Msk\fP"

.PP
Definition at line \fB9855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM8RST_Msk   (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)"
0x00000002 
.PP
Definition at line \fB9854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM8RST_Pos   (1U)"

.PP
Definition at line \fB9853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM9RST   \fBRCC_APB2RSTR_TIM9RST_Msk\fP"

.PP
Definition at line \fB9876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM9RST_Msk   (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)"
0x00010000 
.PP
Definition at line \fB9875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_TIM9RST_Pos   (16U)"

.PP
Definition at line \fB9874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_USART1RST   \fBRCC_APB2RSTR_USART1RST_Msk\fP"

.PP
Definition at line \fB9858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_USART1RST_Msk   (0x1UL << RCC_APB2RSTR_USART1RST_Pos)"
0x00000010 
.PP
Definition at line \fB9857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_USART1RST_Pos   (4U)"

.PP
Definition at line \fB9856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_USART6RST   \fBRCC_APB2RSTR_USART6RST_Msk\fP"

.PP
Definition at line \fB9861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_USART6RST_Msk   (0x1UL << RCC_APB2RSTR_USART6RST_Pos)"
0x00000020 
.PP
Definition at line \fB9860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_APB2RSTR_USART6RST_Pos   (5U)"

.PP
Definition at line \fB9859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_BDRST   \fBRCC_BDCR_BDRST_Msk\fP"

.PP
Definition at line \fB10305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_BDRST_Msk   (0x1UL << RCC_BDCR_BDRST_Pos)"
0x00010000 
.PP
Definition at line \fB10304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_BDRST_Pos   (16U)"

.PP
Definition at line \fB10303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSEBYP   \fBRCC_BDCR_LSEBYP_Msk\fP"

.PP
Definition at line \fB10292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSEBYP_Msk   (0x1UL << RCC_BDCR_LSEBYP_Pos)"
0x00000004 
.PP
Definition at line \fB10291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSEBYP_Pos   (2U)"

.PP
Definition at line \fB10290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSEON   \fBRCC_BDCR_LSEON_Msk\fP"

.PP
Definition at line \fB10286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSEON_Msk   (0x1UL << RCC_BDCR_LSEON_Pos)"
0x00000001 
.PP
Definition at line \fB10285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSEON_Pos   (0U)"

.PP
Definition at line \fB10284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSERDY   \fBRCC_BDCR_LSERDY_Msk\fP"

.PP
Definition at line \fB10289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSERDY_Msk   (0x1UL << RCC_BDCR_LSERDY_Pos)"
0x00000002 
.PP
Definition at line \fB10288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_LSERDY_Pos   (1U)"

.PP
Definition at line \fB10287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_RTCEN   \fBRCC_BDCR_RTCEN_Msk\fP"

.PP
Definition at line \fB10302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_RTCEN_Msk   (0x1UL << RCC_BDCR_RTCEN_Pos)"
0x00008000 
.PP
Definition at line \fB10301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_RTCEN_Pos   (15U)"

.PP
Definition at line \fB10300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_RTCSEL   \fBRCC_BDCR_RTCSEL_Msk\fP"

.PP
Definition at line \fB10296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_RTCSEL_0   (0x1UL << RCC_BDCR_RTCSEL_Pos)"
0x00000100 
.PP
Definition at line \fB10297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_RTCSEL_1   (0x2UL << RCC_BDCR_RTCSEL_Pos)"
0x00000200 
.PP
Definition at line \fB10298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_RTCSEL_Msk   (0x3UL << RCC_BDCR_RTCSEL_Pos)"
0x00000300 
.PP
Definition at line \fB10295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_BDCR_RTCSEL_Pos   (8U)"

.PP
Definition at line \fB10294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE   \fBRCC_CFGR_HPRE_Msk\fP"
HPRE[3:0] bits (AHB prescaler) 
.PP
Definition at line \fB9568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_0   (0x1UL << RCC_CFGR_HPRE_Pos)"
0x00000010 
.PP
Definition at line \fB9569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_1   (0x2UL << RCC_CFGR_HPRE_Pos)"
0x00000020 
.PP
Definition at line \fB9570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_2   (0x4UL << RCC_CFGR_HPRE_Pos)"
0x00000040 
.PP
Definition at line \fB9571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_3   (0x8UL << RCC_CFGR_HPRE_Pos)"
0x00000080 
.PP
Definition at line \fB9572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV1   0x00000000U"
SYSCLK not divided 
.br
 
.PP
Definition at line \fB9574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV128   0x000000D0U"
SYSCLK divided by 128 
.PP
Definition at line \fB9580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV16   0x000000B0U"
SYSCLK divided by 16 
.br
 
.PP
Definition at line \fB9578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV2   0x00000080U"
SYSCLK divided by 2 
.br
 
.PP
Definition at line \fB9575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV256   0x000000E0U"
SYSCLK divided by 256 
.PP
Definition at line \fB9581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV4   0x00000090U"
SYSCLK divided by 4 
.br
 
.PP
Definition at line \fB9576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV512   0x000000F0U"
SYSCLK divided by 512 PPRE1 configuration 
.PP
Definition at line \fB9582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV64   0x000000C0U"
SYSCLK divided by 64 
.br
 
.PP
Definition at line \fB9579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_DIV8   0x000000A0U"
SYSCLK divided by 8 
.br
 
.PP
Definition at line \fB9577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_Msk   (0xFUL << RCC_CFGR_HPRE_Pos)"
0x000000F0 
.PP
Definition at line \fB9567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_HPRE_Pos   (4U)"

.PP
Definition at line \fB9566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_I2SSRC   \fBRCC_CFGR_I2SSRC_Msk\fP"

.PP
Definition at line \fB9631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_I2SSRC_Msk   (0x1UL << RCC_CFGR_I2SSRC_Pos)"
0x00800000 
.PP
Definition at line \fB9630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_I2SSRC_Pos   (23U)"

.PP
Definition at line \fB9629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1   \fBRCC_CFGR_MCO1_Msk\fP"

.PP
Definition at line \fB9625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1_0   (0x1UL << RCC_CFGR_MCO1_Pos)"
0x00200000 
.PP
Definition at line \fB9626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1_1   (0x2UL << RCC_CFGR_MCO1_Pos)"
0x00400000 
.PP
Definition at line \fB9627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1_Msk   (0x3UL << RCC_CFGR_MCO1_Pos)"
0x00600000 
.PP
Definition at line \fB9624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1_Pos   (21U)"

.PP
Definition at line \fB9623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1PRE   \fBRCC_CFGR_MCO1PRE_Msk\fP"

.PP
Definition at line \fB9635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1PRE_0   (0x1UL << RCC_CFGR_MCO1PRE_Pos)"
0x01000000 
.PP
Definition at line \fB9636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1PRE_1   (0x2UL << RCC_CFGR_MCO1PRE_Pos)"
0x02000000 
.PP
Definition at line \fB9637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1PRE_2   (0x4UL << RCC_CFGR_MCO1PRE_Pos)"
0x04000000 
.PP
Definition at line \fB9638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1PRE_Msk   (0x7UL << RCC_CFGR_MCO1PRE_Pos)"
0x07000000 
.PP
Definition at line \fB9634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO1PRE_Pos   (24U)"

.PP
Definition at line \fB9633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2   \fBRCC_CFGR_MCO2_Msk\fP"

.PP
Definition at line \fB9649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2_0   (0x1UL << RCC_CFGR_MCO2_Pos)"
0x40000000 
.PP
Definition at line \fB9650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2_1   (0x2UL << RCC_CFGR_MCO2_Pos)"
0x80000000 
.PP
Definition at line \fB9651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2_Msk   (0x3UL << RCC_CFGR_MCO2_Pos)"
0xC0000000 
.PP
Definition at line \fB9648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2_Pos   (30U)"

.PP
Definition at line \fB9647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2PRE   \fBRCC_CFGR_MCO2PRE_Msk\fP"

.PP
Definition at line \fB9642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2PRE_0   (0x1UL << RCC_CFGR_MCO2PRE_Pos)"
0x08000000 
.PP
Definition at line \fB9643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2PRE_1   (0x2UL << RCC_CFGR_MCO2PRE_Pos)"
0x10000000 
.PP
Definition at line \fB9644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2PRE_2   (0x4UL << RCC_CFGR_MCO2PRE_Pos)"
0x20000000 
.PP
Definition at line \fB9645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2PRE_Msk   (0x7UL << RCC_CFGR_MCO2PRE_Pos)"
0x38000000 
.PP
Definition at line \fB9641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_MCO2PRE_Pos   (27U)"

.PP
Definition at line \fB9640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1   \fBRCC_CFGR_PPRE1_Msk\fP"
PRE1[2:0] bits (APB1 prescaler) 
.PP
Definition at line \fB9587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_0   (0x1UL << RCC_CFGR_PPRE1_Pos)"
0x00000400 
.PP
Definition at line \fB9588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_1   (0x2UL << RCC_CFGR_PPRE1_Pos)"
0x00000800 
.PP
Definition at line \fB9589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_2   (0x4UL << RCC_CFGR_PPRE1_Pos)"
0x00001000 
.PP
Definition at line \fB9590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_DIV1   0x00000000U"
HCLK not divided 
.br
 
.PP
Definition at line \fB9592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_DIV16   0x00001C00U"
HCLK divided by 16 PPRE2 configuration 
.PP
Definition at line \fB9596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_DIV2   0x00001000U"
HCLK divided by 2 
.br
 
.PP
Definition at line \fB9593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_DIV4   0x00001400U"
HCLK divided by 4 
.br
 
.PP
Definition at line \fB9594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_DIV8   0x00001800U"
HCLK divided by 8 
.br
 
.PP
Definition at line \fB9595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_Msk   (0x7UL << RCC_CFGR_PPRE1_Pos)"
0x00001C00 
.PP
Definition at line \fB9586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE1_Pos   (10U)"

.PP
Definition at line \fB9585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2   \fBRCC_CFGR_PPRE2_Msk\fP"
PRE2[2:0] bits (APB2 prescaler) 
.PP
Definition at line \fB9601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_0   (0x1UL << RCC_CFGR_PPRE2_Pos)"
0x00002000 
.PP
Definition at line \fB9602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_1   (0x2UL << RCC_CFGR_PPRE2_Pos)"
0x00004000 
.PP
Definition at line \fB9603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_2   (0x4UL << RCC_CFGR_PPRE2_Pos)"
0x00008000 
.PP
Definition at line \fB9604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_DIV1   0x00000000U"
HCLK not divided 
.br
 
.PP
Definition at line \fB9606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_DIV16   0x0000E000U"
HCLK divided by 16 RTCPRE configuration 
.PP
Definition at line \fB9610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_DIV2   0x00008000U"
HCLK divided by 2 
.br
 
.PP
Definition at line \fB9607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_DIV4   0x0000A000U"
HCLK divided by 4 
.br
 
.PP
Definition at line \fB9608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_DIV8   0x0000C000U"
HCLK divided by 8 
.br
 
.PP
Definition at line \fB9609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_Msk   (0x7UL << RCC_CFGR_PPRE2_Pos)"
0x0000E000 
.PP
Definition at line \fB9600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_PPRE2_Pos   (13U)"

.PP
Definition at line \fB9599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_RTCPRE   \fBRCC_CFGR_RTCPRE_Msk\fP"

.PP
Definition at line \fB9615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_RTCPRE_0   (0x01UL << RCC_CFGR_RTCPRE_Pos)"
0x00010000 
.PP
Definition at line \fB9616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_RTCPRE_1   (0x02UL << RCC_CFGR_RTCPRE_Pos)"
0x00020000 
.PP
Definition at line \fB9617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_RTCPRE_2   (0x04UL << RCC_CFGR_RTCPRE_Pos)"
0x00040000 
.PP
Definition at line \fB9618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_RTCPRE_3   (0x08UL << RCC_CFGR_RTCPRE_Pos)"
0x00080000 
.PP
Definition at line \fB9619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_RTCPRE_4   (0x10UL << RCC_CFGR_RTCPRE_Pos)"
0x00100000 MCO1 configuration 
.PP
Definition at line \fB9620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_RTCPRE_Msk   (0x1FUL << RCC_CFGR_RTCPRE_Pos)"
0x001F0000 
.PP
Definition at line \fB9614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_RTCPRE_Pos   (16U)"

.PP
Definition at line \fB9613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SW   \fBRCC_CFGR_SW_Msk\fP"
SW[1:0] bits (System clock Switch) 
.PP
Definition at line \fB9546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SW_0   (0x1UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000001 
.PP
Definition at line \fB9547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SW_1   (0x2UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000002 
.PP
Definition at line \fB9548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SW_HSE   0x00000001U"
HSE selected as system clock 
.PP
Definition at line \fB9551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SW_HSI   0x00000000U"
HSI selected as system clock 
.PP
Definition at line \fB9550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SW_Msk   (0x3UL << \fBRCC_CFGR_SW_Pos\fP)"
0x00000003 
.PP
Definition at line \fB9545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SW_PLL   0x00000002U"
PLL selected as system clock SWS configuration 
.PP
Definition at line \fB9552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SW_Pos   (0U)"
< SW configuration 
.PP
Definition at line \fB9544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SWS   \fBRCC_CFGR_SWS_Msk\fP"
SWS[1:0] bits (System Clock Switch Status) 
.PP
Definition at line \fB9557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SWS_0   (0x1UL << RCC_CFGR_SWS_Pos)"
0x00000004 
.PP
Definition at line \fB9558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SWS_1   (0x2UL << RCC_CFGR_SWS_Pos)"
0x00000008 
.PP
Definition at line \fB9559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SWS_HSE   0x00000004U"
HSE oscillator used as system clock 
.br
 
.PP
Definition at line \fB9562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SWS_HSI   0x00000000U"
HSI oscillator used as system clock 
.br
 
.PP
Definition at line \fB9561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SWS_Msk   (0x3UL << RCC_CFGR_SWS_Pos)"
0x0000000C 
.PP
Definition at line \fB9556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SWS_PLL   0x00000008U"
PLL used as system clock 
.br
 HPRE configuration 
.PP
Definition at line \fB9563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CFGR_SWS_Pos   (2U)"

.PP
Definition at line \fB9555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_CSSC   \fBRCC_CIR_CSSC_Msk\fP"

.PP
Definition at line \fB9716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_CSSC_Msk   (0x1UL << RCC_CIR_CSSC_Pos)"
0x00800000 
.PP
Definition at line \fB9715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_CSSC_Pos   (23U)"

.PP
Definition at line \fB9714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_CSSF   \fBRCC_CIR_CSSF_Msk\fP"

.PP
Definition at line \fB9675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_CSSF_Msk   (0x1UL << RCC_CIR_CSSF_Pos)"
0x00000080 
.PP
Definition at line \fB9674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_CSSF_Pos   (7U)"

.PP
Definition at line \fB9673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYC   \fBRCC_CIR_HSERDYC_Msk\fP"

.PP
Definition at line \fB9706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYC_Msk   (0x1UL << RCC_CIR_HSERDYC_Pos)"
0x00080000 
.PP
Definition at line \fB9705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYC_Pos   (19U)"

.PP
Definition at line \fB9704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYF   \fBRCC_CIR_HSERDYF_Msk\fP"

.PP
Definition at line \fB9665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYF_Msk   (0x1UL << RCC_CIR_HSERDYF_Pos)"
0x00000008 
.PP
Definition at line \fB9664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYF_Pos   (3U)"

.PP
Definition at line \fB9663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYIE   \fBRCC_CIR_HSERDYIE_Msk\fP"

.PP
Definition at line \fB9687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYIE_Msk   (0x1UL << RCC_CIR_HSERDYIE_Pos)"
0x00000800 
.PP
Definition at line \fB9686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSERDYIE_Pos   (11U)"

.PP
Definition at line \fB9685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYC   \fBRCC_CIR_HSIRDYC_Msk\fP"

.PP
Definition at line \fB9703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYC_Msk   (0x1UL << RCC_CIR_HSIRDYC_Pos)"
0x00040000 
.PP
Definition at line \fB9702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYC_Pos   (18U)"

.PP
Definition at line \fB9701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYF   \fBRCC_CIR_HSIRDYF_Msk\fP"

.PP
Definition at line \fB9662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYF_Msk   (0x1UL << RCC_CIR_HSIRDYF_Pos)"
0x00000004 
.PP
Definition at line \fB9661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYF_Pos   (2U)"

.PP
Definition at line \fB9660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYIE   \fBRCC_CIR_HSIRDYIE_Msk\fP"

.PP
Definition at line \fB9684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYIE_Msk   (0x1UL << RCC_CIR_HSIRDYIE_Pos)"
0x00000400 
.PP
Definition at line \fB9683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_HSIRDYIE_Pos   (10U)"

.PP
Definition at line \fB9682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYC   \fBRCC_CIR_LSERDYC_Msk\fP"

.PP
Definition at line \fB9700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYC_Msk   (0x1UL << RCC_CIR_LSERDYC_Pos)"
0x00020000 
.PP
Definition at line \fB9699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYC_Pos   (17U)"

.PP
Definition at line \fB9698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYF   \fBRCC_CIR_LSERDYF_Msk\fP"

.PP
Definition at line \fB9659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYF_Msk   (0x1UL << RCC_CIR_LSERDYF_Pos)"
0x00000002 
.PP
Definition at line \fB9658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYF_Pos   (1U)"

.PP
Definition at line \fB9657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYIE   \fBRCC_CIR_LSERDYIE_Msk\fP"

.PP
Definition at line \fB9681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYIE_Msk   (0x1UL << RCC_CIR_LSERDYIE_Pos)"
0x00000200 
.PP
Definition at line \fB9680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSERDYIE_Pos   (9U)"

.PP
Definition at line \fB9679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYC   \fBRCC_CIR_LSIRDYC_Msk\fP"

.PP
Definition at line \fB9697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYC_Msk   (0x1UL << RCC_CIR_LSIRDYC_Pos)"
0x00010000 
.PP
Definition at line \fB9696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYC_Pos   (16U)"

.PP
Definition at line \fB9695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYF   \fBRCC_CIR_LSIRDYF_Msk\fP"

.PP
Definition at line \fB9656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYF_Msk   (0x1UL << RCC_CIR_LSIRDYF_Pos)"
0x00000001 
.PP
Definition at line \fB9655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYF_Pos   (0U)"

.PP
Definition at line \fB9654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYIE   \fBRCC_CIR_LSIRDYIE_Msk\fP"

.PP
Definition at line \fB9678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYIE_Msk   (0x1UL << RCC_CIR_LSIRDYIE_Pos)"
0x00000100 
.PP
Definition at line \fB9677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_LSIRDYIE_Pos   (8U)"

.PP
Definition at line \fB9676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYC   \fBRCC_CIR_PLLI2SRDYC_Msk\fP"

.PP
Definition at line \fB9712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYC_Msk   (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)"
0x00200000 
.PP
Definition at line \fB9711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYC_Pos   (21U)"

.PP
Definition at line \fB9710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYF   \fBRCC_CIR_PLLI2SRDYF_Msk\fP"

.PP
Definition at line \fB9671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYF_Msk   (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)"
0x00000020 
.PP
Definition at line \fB9670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYF_Pos   (5U)"

.PP
Definition at line \fB9669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYIE   \fBRCC_CIR_PLLI2SRDYIE_Msk\fP"

.PP
Definition at line \fB9693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYIE_Msk   (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)"
0x00002000 
.PP
Definition at line \fB9692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLI2SRDYIE_Pos   (13U)"

.PP
Definition at line \fB9691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYC   \fBRCC_CIR_PLLRDYC_Msk\fP"

.PP
Definition at line \fB9709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYC_Msk   (0x1UL << RCC_CIR_PLLRDYC_Pos)"
0x00100000 
.PP
Definition at line \fB9708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYC_Pos   (20U)"

.PP
Definition at line \fB9707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYF   \fBRCC_CIR_PLLRDYF_Msk\fP"

.PP
Definition at line \fB9668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYF_Msk   (0x1UL << RCC_CIR_PLLRDYF_Pos)"
0x00000010 
.PP
Definition at line \fB9667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYF_Pos   (4U)"

.PP
Definition at line \fB9666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYIE   \fBRCC_CIR_PLLRDYIE_Msk\fP"

.PP
Definition at line \fB9690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYIE_Msk   (0x1UL << RCC_CIR_PLLRDYIE_Pos)"
0x00001000 
.PP
Definition at line \fB9689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CIR_PLLRDYIE_Pos   (12U)"

.PP
Definition at line \fB9688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_CSSON   \fBRCC_CR_CSSON_Msk\fP"

.PP
Definition at line \fB9476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_CSSON_Msk   (0x1UL << RCC_CR_CSSON_Pos)"
0x00080000 
.PP
Definition at line \fB9475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_CSSON_Pos   (19U)"

.PP
Definition at line \fB9474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSEBYP   \fBRCC_CR_HSEBYP_Msk\fP"

.PP
Definition at line \fB9473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSEBYP_Msk   (0x1UL << RCC_CR_HSEBYP_Pos)"
0x00040000 
.PP
Definition at line \fB9472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSEBYP_Pos   (18U)"

.PP
Definition at line \fB9471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSEON   \fBRCC_CR_HSEON_Msk\fP"

.PP
Definition at line \fB9467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSEON_Msk   (0x1UL << RCC_CR_HSEON_Pos)"
0x00010000 
.PP
Definition at line \fB9466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSEON_Pos   (16U)"

.PP
Definition at line \fB9465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSERDY   \fBRCC_CR_HSERDY_Msk\fP"

.PP
Definition at line \fB9470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSERDY_Msk   (0x1UL << RCC_CR_HSERDY_Pos)"
0x00020000 
.PP
Definition at line \fB9469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSERDY_Pos   (17U)"

.PP
Definition at line \fB9468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL   \fBRCC_CR_HSICAL_Msk\fP"

.PP
Definition at line \fB9455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_0   (0x01UL << RCC_CR_HSICAL_Pos)"
0x00000100 
.PP
Definition at line \fB9456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_1   (0x02UL << RCC_CR_HSICAL_Pos)"
0x00000200 
.PP
Definition at line \fB9457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_2   (0x04UL << RCC_CR_HSICAL_Pos)"
0x00000400 
.PP
Definition at line \fB9458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_3   (0x08UL << RCC_CR_HSICAL_Pos)"
0x00000800 
.PP
Definition at line \fB9459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_4   (0x10UL << RCC_CR_HSICAL_Pos)"
0x00001000 
.PP
Definition at line \fB9460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_5   (0x20UL << RCC_CR_HSICAL_Pos)"
0x00002000 
.PP
Definition at line \fB9461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_6   (0x40UL << RCC_CR_HSICAL_Pos)"
0x00004000 
.PP
Definition at line \fB9462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_7   (0x80UL << RCC_CR_HSICAL_Pos)"
0x00008000 
.PP
Definition at line \fB9463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_Msk   (0xFFUL << RCC_CR_HSICAL_Pos)"
0x0000FF00 
.PP
Definition at line \fB9454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSICAL_Pos   (8U)"

.PP
Definition at line \fB9453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSION   \fBRCC_CR_HSION_Msk\fP"

.PP
Definition at line \fB9439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSION_Msk   (0x1UL << RCC_CR_HSION_Pos)"
0x00000001 
.PP
Definition at line \fB9438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSION_Pos   (0U)"

.PP
Definition at line \fB9437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSIRDY   \fBRCC_CR_HSIRDY_Msk\fP"

.PP
Definition at line \fB9442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSIRDY_Msk   (0x1UL << RCC_CR_HSIRDY_Pos)"
0x00000002 
.PP
Definition at line \fB9441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSIRDY_Pos   (1U)"

.PP
Definition at line \fB9440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSITRIM   \fBRCC_CR_HSITRIM_Msk\fP"

.PP
Definition at line \fB9446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSITRIM_0   (0x01UL << RCC_CR_HSITRIM_Pos)"
0x00000008 
.PP
Definition at line \fB9447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSITRIM_1   (0x02UL << RCC_CR_HSITRIM_Pos)"
0x00000010 
.PP
Definition at line \fB9448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSITRIM_2   (0x04UL << RCC_CR_HSITRIM_Pos)"
0x00000020 
.PP
Definition at line \fB9449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSITRIM_3   (0x08UL << RCC_CR_HSITRIM_Pos)"
0x00000040 
.PP
Definition at line \fB9450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSITRIM_4   (0x10UL << RCC_CR_HSITRIM_Pos)"
0x00000080 
.PP
Definition at line \fB9451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSITRIM_Msk   (0x1FUL << RCC_CR_HSITRIM_Pos)"
0x000000F8 
.PP
Definition at line \fB9445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_HSITRIM_Pos   (3U)"

.PP
Definition at line \fB9444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLI2SON   \fBRCC_CR_PLLI2SON_Msk\fP"

.PP
Definition at line \fB9490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLI2SON_Msk   (0x1UL << RCC_CR_PLLI2SON_Pos)"
0x04000000 
.PP
Definition at line \fB9489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLI2SON_Pos   (26U)"

.PP
Definition at line \fB9488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLI2SRDY   \fBRCC_CR_PLLI2SRDY_Msk\fP"

.PP
Definition at line \fB9493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLI2SRDY_Msk   (0x1UL << RCC_CR_PLLI2SRDY_Pos)"
0x08000000 
.PP
Definition at line \fB9492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLI2SRDY_Pos   (27U)"

.PP
Definition at line \fB9491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLON   \fBRCC_CR_PLLON_Msk\fP"

.PP
Definition at line \fB9479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLON_Msk   (0x1UL << RCC_CR_PLLON_Pos)"
0x01000000 
.PP
Definition at line \fB9478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLON_Pos   (24U)"

.PP
Definition at line \fB9477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLRDY   \fBRCC_CR_PLLRDY_Msk\fP"

.PP
Definition at line \fB9482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLRDY_Msk   (0x1UL << RCC_CR_PLLRDY_Pos)"
0x02000000 
.PP
Definition at line \fB9481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CR_PLLRDY_Pos   (25U)"

.PP
Definition at line \fB9480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_BORRSTF   \fBRCC_CSR_BORRSTF_Msk\fP"

.PP
Definition at line \fB10319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_BORRSTF_Msk   (0x1UL << RCC_CSR_BORRSTF_Pos)"
0x02000000 
.PP
Definition at line \fB10318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_BORRSTF_Pos   (25U)"

.PP
Definition at line \fB10317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_IWDGRSTF   \fBRCC_CSR_IWDGRSTF_Msk\fP"

.PP
Definition at line \fB10331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_IWDGRSTF_Msk   (0x1UL << RCC_CSR_IWDGRSTF_Pos)"
0x20000000 
.PP
Definition at line \fB10330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_IWDGRSTF_Pos   (29U)"

.PP
Definition at line \fB10329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LPWRRSTF   \fBRCC_CSR_LPWRRSTF_Msk\fP"

.PP
Definition at line \fB10337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LPWRRSTF_Msk   (0x1UL << RCC_CSR_LPWRRSTF_Pos)"
0x80000000 
.PP
Definition at line \fB10336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LPWRRSTF_Pos   (31U)"

.PP
Definition at line \fB10335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LSION   \fBRCC_CSR_LSION_Msk\fP"

.PP
Definition at line \fB10310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LSION_Msk   (0x1UL << RCC_CSR_LSION_Pos)"
0x00000001 
.PP
Definition at line \fB10309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LSION_Pos   (0U)"

.PP
Definition at line \fB10308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LSIRDY   \fBRCC_CSR_LSIRDY_Msk\fP"

.PP
Definition at line \fB10313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LSIRDY_Msk   (0x1UL << RCC_CSR_LSIRDY_Pos)"
0x00000002 
.PP
Definition at line \fB10312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_LSIRDY_Pos   (1U)"

.PP
Definition at line \fB10311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_PADRSTF   RCC_CSR_PINRSTF"

.PP
Definition at line \fB10339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_PINRSTF   \fBRCC_CSR_PINRSTF_Msk\fP"

.PP
Definition at line \fB10322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_PINRSTF_Msk   (0x1UL << RCC_CSR_PINRSTF_Pos)"
0x04000000 
.PP
Definition at line \fB10321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_PINRSTF_Pos   (26U)"

.PP
Definition at line \fB10320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_PORRSTF   \fBRCC_CSR_PORRSTF_Msk\fP"

.PP
Definition at line \fB10325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_PORRSTF_Msk   (0x1UL << RCC_CSR_PORRSTF_Pos)"
0x08000000 
.PP
Definition at line \fB10324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_PORRSTF_Pos   (27U)"

.PP
Definition at line \fB10323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_RMVF   \fBRCC_CSR_RMVF_Msk\fP"

.PP
Definition at line \fB10316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_RMVF_Msk   (0x1UL << RCC_CSR_RMVF_Pos)"
0x01000000 
.PP
Definition at line \fB10315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_RMVF_Pos   (24U)"

.PP
Definition at line \fB10314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_SFTRSTF   \fBRCC_CSR_SFTRSTF_Msk\fP"

.PP
Definition at line \fB10328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_SFTRSTF_Msk   (0x1UL << RCC_CSR_SFTRSTF_Pos)"
0x10000000 
.PP
Definition at line \fB10327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_SFTRSTF_Pos   (28U)"

.PP
Definition at line \fB10326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_WDGRSTF   RCC_CSR_IWDGRSTF"

.PP
Definition at line \fB10340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_WWDGRSTF   \fBRCC_CSR_WWDGRSTF_Msk\fP"

.PP
Definition at line \fB10334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_WWDGRSTF_Msk   (0x1UL << RCC_CSR_WWDGRSTF_Pos)"
0x40000000 
.PP
Definition at line \fB10333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_CSR_WWDGRSTF_Pos   (30U)"

.PP
Definition at line \fB10332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM   \fBRCC_PLLCFGR_PLLM_Msk\fP"

.PP
Definition at line \fB9498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM_0   (0x01UL << RCC_PLLCFGR_PLLM_Pos)"
0x00000001 
.PP
Definition at line \fB9499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM_1   (0x02UL << RCC_PLLCFGR_PLLM_Pos)"
0x00000002 
.PP
Definition at line \fB9500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM_2   (0x04UL << RCC_PLLCFGR_PLLM_Pos)"
0x00000004 
.PP
Definition at line \fB9501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM_3   (0x08UL << RCC_PLLCFGR_PLLM_Pos)"
0x00000008 
.PP
Definition at line \fB9502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM_4   (0x10UL << RCC_PLLCFGR_PLLM_Pos)"
0x00000010 
.PP
Definition at line \fB9503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM_5   (0x20UL << RCC_PLLCFGR_PLLM_Pos)"
0x00000020 
.PP
Definition at line \fB9504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM_Msk   (0x3FUL << RCC_PLLCFGR_PLLM_Pos)"
0x0000003F 
.PP
Definition at line \fB9497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLM_Pos   (0U)"

.PP
Definition at line \fB9496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN   \fBRCC_PLLCFGR_PLLN_Msk\fP"

.PP
Definition at line \fB9508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_0   (0x001UL << RCC_PLLCFGR_PLLN_Pos)"
0x00000040 
.PP
Definition at line \fB9509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_1   (0x002UL << RCC_PLLCFGR_PLLN_Pos)"
0x00000080 
.PP
Definition at line \fB9510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_2   (0x004UL << RCC_PLLCFGR_PLLN_Pos)"
0x00000100 
.PP
Definition at line \fB9511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_3   (0x008UL << RCC_PLLCFGR_PLLN_Pos)"
0x00000200 
.PP
Definition at line \fB9512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_4   (0x010UL << RCC_PLLCFGR_PLLN_Pos)"
0x00000400 
.PP
Definition at line \fB9513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_5   (0x020UL << RCC_PLLCFGR_PLLN_Pos)"
0x00000800 
.PP
Definition at line \fB9514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_6   (0x040UL << RCC_PLLCFGR_PLLN_Pos)"
0x00001000 
.PP
Definition at line \fB9515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_7   (0x080UL << RCC_PLLCFGR_PLLN_Pos)"
0x00002000 
.PP
Definition at line \fB9516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_8   (0x100UL << RCC_PLLCFGR_PLLN_Pos)"
0x00004000 
.PP
Definition at line \fB9517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_Msk   (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)"
0x00007FC0 
.PP
Definition at line \fB9507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLN_Pos   (6U)"

.PP
Definition at line \fB9506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLP   \fBRCC_PLLCFGR_PLLP_Msk\fP"

.PP
Definition at line \fB9521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLP_0   (0x1UL << RCC_PLLCFGR_PLLP_Pos)"
0x00010000 
.PP
Definition at line \fB9522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLP_1   (0x2UL << RCC_PLLCFGR_PLLP_Pos)"
0x00020000 
.PP
Definition at line \fB9523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLP_Msk   (0x3UL << RCC_PLLCFGR_PLLP_Pos)"
0x00030000 
.PP
Definition at line \fB9520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLP_Pos   (16U)"

.PP
Definition at line \fB9519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLQ   \fBRCC_PLLCFGR_PLLQ_Msk\fP"

.PP
Definition at line \fB9535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLQ_0   (0x1UL << RCC_PLLCFGR_PLLQ_Pos)"
0x01000000 
.PP
Definition at line \fB9536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLQ_1   (0x2UL << RCC_PLLCFGR_PLLQ_Pos)"
0x02000000 
.PP
Definition at line \fB9537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLQ_2   (0x4UL << RCC_PLLCFGR_PLLQ_Pos)"
0x04000000 
.PP
Definition at line \fB9538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLQ_3   (0x8UL << RCC_PLLCFGR_PLLQ_Pos)"
0x08000000 
.PP
Definition at line \fB9539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLQ_Msk   (0xFUL << RCC_PLLCFGR_PLLQ_Pos)"
0x0F000000 
.PP
Definition at line \fB9534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLQ_Pos   (24U)"

.PP
Definition at line \fB9533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLSRC   \fBRCC_PLLCFGR_PLLSRC_Msk\fP"

.PP
Definition at line \fB9527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLSRC_HSE   \fBRCC_PLLCFGR_PLLSRC_HSE_Msk\fP"

.PP
Definition at line \fB9530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLSRC_HSE_Msk   (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)"
0x00400000 
.PP
Definition at line \fB9529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLSRC_HSE_Pos   (22U)"

.PP
Definition at line \fB9528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLSRC_HSI   0x00000000U"

.PP
Definition at line \fB9531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLSRC_Msk   (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)"
0x00400000 
.PP
Definition at line \fB9526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLCFGR_PLLSRC_Pos   (22U)"

.PP
Definition at line \fB9525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2S_SUPPORT"
Support PLLI2S oscillator 
.PP
Definition at line \fB9486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN   \fBRCC_PLLI2SCFGR_PLLI2SN_Msk\fP"

.PP
Definition at line \fB10359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_0   (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00000040 
.PP
Definition at line \fB10360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_1   (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00000080 
.PP
Definition at line \fB10361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_2   (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00000100 
.PP
Definition at line \fB10362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_3   (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00000200 
.PP
Definition at line \fB10363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_4   (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00000400 
.PP
Definition at line \fB10364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_5   (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00000800 
.PP
Definition at line \fB10365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_6   (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00001000 
.PP
Definition at line \fB10366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_7   (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00002000 
.PP
Definition at line \fB10367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_8   (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00004000 
.PP
Definition at line \fB10368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_Msk   (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)"
0x00007FC0 
.PP
Definition at line \fB10358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SN_Pos   (6U)"

.PP
Definition at line \fB10357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SR   \fBRCC_PLLI2SCFGR_PLLI2SR_Msk\fP"

.PP
Definition at line \fB10372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SR_0   (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
0x10000000 
.PP
Definition at line \fB10373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SR_1   (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
0x20000000 
.PP
Definition at line \fB10374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SR_2   (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
0x40000000 
.PP
Definition at line \fB10375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SR_Msk   (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)"
0x70000000 
.PP
Definition at line \fB10371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_PLLI2SCFGR_PLLI2SR_Pos   (28U)"

.PP
Definition at line \fB10370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_INCSTEP   \fBRCC_SSCGR_INCSTEP_Msk\fP"

.PP
Definition at line \fB10348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_INCSTEP_Msk   (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)"
0x0FFFE000 
.PP
Definition at line \fB10347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_INCSTEP_Pos   (13U)"

.PP
Definition at line \fB10346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_MODPER   \fBRCC_SSCGR_MODPER_Msk\fP"

.PP
Definition at line \fB10345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_MODPER_Msk   (0x1FFFUL << RCC_SSCGR_MODPER_Pos)"
0x00001FFF 
.PP
Definition at line \fB10344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_MODPER_Pos   (0U)"

.PP
Definition at line \fB10343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_SPREADSEL   \fBRCC_SSCGR_SPREADSEL_Msk\fP"

.PP
Definition at line \fB10351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_SPREADSEL_Msk   (0x1UL << RCC_SSCGR_SPREADSEL_Pos)"
0x40000000 
.PP
Definition at line \fB10350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_SPREADSEL_Pos   (30U)"

.PP
Definition at line \fB10349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_SSCGEN   \fBRCC_SSCGR_SSCGEN_Msk\fP"

.PP
Definition at line \fB10354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_SSCGEN_Msk   (0x1UL << RCC_SSCGR_SSCGEN_Pos)"
0x80000000 
.PP
Definition at line \fB10353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RCC_SSCGR_SSCGEN_Pos   (31U)"

.PP
Definition at line \fB10352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_CR_IE   \fBRNG_CR_IE_Msk\fP"

.PP
Definition at line \fB10389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_CR_IE_Msk   (0x1UL << RNG_CR_IE_Pos)"
0x00000008 
.PP
Definition at line \fB10388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_CR_IE_Pos   (3U)"

.PP
Definition at line \fB10387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_CR_RNGEN   \fBRNG_CR_RNGEN_Msk\fP"

.PP
Definition at line \fB10386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_CR_RNGEN_Msk   (0x1UL << RNG_CR_RNGEN_Pos)"
0x00000004 
.PP
Definition at line \fB10385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_CR_RNGEN_Pos   (2U)"

.PP
Definition at line \fB10384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_CECS   \fBRNG_SR_CECS_Msk\fP"

.PP
Definition at line \fB10397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_CECS_Msk   (0x1UL << RNG_SR_CECS_Pos)"
0x00000002 
.PP
Definition at line \fB10396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_CECS_Pos   (1U)"

.PP
Definition at line \fB10395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_CEIS   \fBRNG_SR_CEIS_Msk\fP"

.PP
Definition at line \fB10403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_CEIS_Msk   (0x1UL << RNG_SR_CEIS_Pos)"
0x00000020 
.PP
Definition at line \fB10402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_CEIS_Pos   (5U)"

.PP
Definition at line \fB10401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_DRDY   \fBRNG_SR_DRDY_Msk\fP"

.PP
Definition at line \fB10394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_DRDY_Msk   (0x1UL << RNG_SR_DRDY_Pos)"
0x00000001 
.PP
Definition at line \fB10393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_DRDY_Pos   (0U)"

.PP
Definition at line \fB10392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_SECS   \fBRNG_SR_SECS_Msk\fP"

.PP
Definition at line \fB10400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_SECS_Msk   (0x1UL << RNG_SR_SECS_Pos)"
0x00000004 
.PP
Definition at line \fB10399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_SECS_Pos   (2U)"

.PP
Definition at line \fB10398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_SEIS   \fBRNG_SR_SEIS_Msk\fP"

.PP
Definition at line \fB10406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_SEIS_Msk   (0x1UL << RNG_SR_SEIS_Pos)"
0x00000040 
.PP
Definition at line \fB10405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RNG_SR_SEIS_Pos   (6U)"

.PP
Definition at line \fB10404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_AF2_SUPPORT"
RTC Alternate Function 2 mapping support 
.PP
Definition at line \fB10417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DT   \fBRTC_ALRMAR_DT_Msk\fP"

.PP
Definition at line \fB10658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DT_0   (0x1UL << RTC_ALRMAR_DT_Pos)"
0x10000000 
.PP
Definition at line \fB10659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DT_1   (0x2UL << RTC_ALRMAR_DT_Pos)"
0x20000000 
.PP
Definition at line \fB10660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DT_Msk   (0x3UL << RTC_ALRMAR_DT_Pos)"
0x30000000 
.PP
Definition at line \fB10657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DT_Pos   (28U)"

.PP
Definition at line \fB10656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DU   \fBRTC_ALRMAR_DU_Msk\fP"

.PP
Definition at line \fB10663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DU_0   (0x1UL << RTC_ALRMAR_DU_Pos)"
0x01000000 
.PP
Definition at line \fB10664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DU_1   (0x2UL << RTC_ALRMAR_DU_Pos)"
0x02000000 
.PP
Definition at line \fB10665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DU_2   (0x4UL << RTC_ALRMAR_DU_Pos)"
0x04000000 
.PP
Definition at line \fB10666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DU_3   (0x8UL << RTC_ALRMAR_DU_Pos)"
0x08000000 
.PP
Definition at line \fB10667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DU_Msk   (0xFUL << RTC_ALRMAR_DU_Pos)"
0x0F000000 
.PP
Definition at line \fB10662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_DU_Pos   (24U)"

.PP
Definition at line \fB10661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HT   \fBRTC_ALRMAR_HT_Msk\fP"

.PP
Definition at line \fB10676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HT_0   (0x1UL << RTC_ALRMAR_HT_Pos)"
0x00100000 
.PP
Definition at line \fB10677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HT_1   (0x2UL << RTC_ALRMAR_HT_Pos)"
0x00200000 
.PP
Definition at line \fB10678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HT_Msk   (0x3UL << RTC_ALRMAR_HT_Pos)"
0x00300000 
.PP
Definition at line \fB10675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HT_Pos   (20U)"

.PP
Definition at line \fB10674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HU   \fBRTC_ALRMAR_HU_Msk\fP"

.PP
Definition at line \fB10681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HU_0   (0x1UL << RTC_ALRMAR_HU_Pos)"
0x00010000 
.PP
Definition at line \fB10682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HU_1   (0x2UL << RTC_ALRMAR_HU_Pos)"
0x00020000 
.PP
Definition at line \fB10683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HU_2   (0x4UL << RTC_ALRMAR_HU_Pos)"
0x00040000 
.PP
Definition at line \fB10684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HU_3   (0x8UL << RTC_ALRMAR_HU_Pos)"
0x00080000 
.PP
Definition at line \fB10685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HU_Msk   (0xFUL << RTC_ALRMAR_HU_Pos)"
0x000F0000 
.PP
Definition at line \fB10680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_HU_Pos   (16U)"

.PP
Definition at line \fB10679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNT   \fBRTC_ALRMAR_MNT_Msk\fP"

.PP
Definition at line \fB10691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNT_0   (0x1UL << RTC_ALRMAR_MNT_Pos)"
0x00001000 
.PP
Definition at line \fB10692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNT_1   (0x2UL << RTC_ALRMAR_MNT_Pos)"
0x00002000 
.PP
Definition at line \fB10693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNT_2   (0x4UL << RTC_ALRMAR_MNT_Pos)"
0x00004000 
.PP
Definition at line \fB10694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNT_Msk   (0x7UL << RTC_ALRMAR_MNT_Pos)"
0x00007000 
.PP
Definition at line \fB10690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNT_Pos   (12U)"

.PP
Definition at line \fB10689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNU   \fBRTC_ALRMAR_MNU_Msk\fP"

.PP
Definition at line \fB10697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNU_0   (0x1UL << RTC_ALRMAR_MNU_Pos)"
0x00000100 
.PP
Definition at line \fB10698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNU_1   (0x2UL << RTC_ALRMAR_MNU_Pos)"
0x00000200 
.PP
Definition at line \fB10699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNU_2   (0x4UL << RTC_ALRMAR_MNU_Pos)"
0x00000400 
.PP
Definition at line \fB10700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNU_3   (0x8UL << RTC_ALRMAR_MNU_Pos)"
0x00000800 
.PP
Definition at line \fB10701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNU_Msk   (0xFUL << RTC_ALRMAR_MNU_Pos)"
0x00000F00 
.PP
Definition at line \fB10696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MNU_Pos   (8U)"

.PP
Definition at line \fB10695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK1   \fBRTC_ALRMAR_MSK1_Msk\fP"

.PP
Definition at line \fB10704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK1_Msk   (0x1UL << RTC_ALRMAR_MSK1_Pos)"
0x00000080 
.PP
Definition at line \fB10703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK1_Pos   (7U)"

.PP
Definition at line \fB10702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK2   \fBRTC_ALRMAR_MSK2_Msk\fP"

.PP
Definition at line \fB10688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK2_Msk   (0x1UL << RTC_ALRMAR_MSK2_Pos)"
0x00008000 
.PP
Definition at line \fB10687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK2_Pos   (15U)"

.PP
Definition at line \fB10686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK3   \fBRTC_ALRMAR_MSK3_Msk\fP"

.PP
Definition at line \fB10670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK3_Msk   (0x1UL << RTC_ALRMAR_MSK3_Pos)"
0x00800000 
.PP
Definition at line \fB10669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK3_Pos   (23U)"

.PP
Definition at line \fB10668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK4   \fBRTC_ALRMAR_MSK4_Msk\fP"

.PP
Definition at line \fB10652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK4_Msk   (0x1UL << RTC_ALRMAR_MSK4_Pos)"
0x80000000 
.PP
Definition at line \fB10651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_MSK4_Pos   (31U)"

.PP
Definition at line \fB10650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_PM   \fBRTC_ALRMAR_PM_Msk\fP"

.PP
Definition at line \fB10673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_PM_Msk   (0x1UL << RTC_ALRMAR_PM_Pos)"
0x00400000 
.PP
Definition at line \fB10672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_PM_Pos   (22U)"

.PP
Definition at line \fB10671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_ST   \fBRTC_ALRMAR_ST_Msk\fP"

.PP
Definition at line \fB10707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_ST_0   (0x1UL << RTC_ALRMAR_ST_Pos)"
0x00000010 
.PP
Definition at line \fB10708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_ST_1   (0x2UL << RTC_ALRMAR_ST_Pos)"
0x00000020 
.PP
Definition at line \fB10709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_ST_2   (0x4UL << RTC_ALRMAR_ST_Pos)"
0x00000040 
.PP
Definition at line \fB10710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_ST_Msk   (0x7UL << RTC_ALRMAR_ST_Pos)"
0x00000070 
.PP
Definition at line \fB10706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_ST_Pos   (4U)"

.PP
Definition at line \fB10705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_SU   \fBRTC_ALRMAR_SU_Msk\fP"

.PP
Definition at line \fB10713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_SU_0   (0x1UL << RTC_ALRMAR_SU_Pos)"
0x00000001 
.PP
Definition at line \fB10714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_SU_1   (0x2UL << RTC_ALRMAR_SU_Pos)"
0x00000002 
.PP
Definition at line \fB10715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_SU_2   (0x4UL << RTC_ALRMAR_SU_Pos)"
0x00000004 
.PP
Definition at line \fB10716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_SU_3   (0x8UL << RTC_ALRMAR_SU_Pos)"
0x00000008 
.PP
Definition at line \fB10717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_SU_Msk   (0xFUL << RTC_ALRMAR_SU_Pos)"
0x0000000F 
.PP
Definition at line \fB10712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_SU_Pos   (0U)"

.PP
Definition at line \fB10711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_WDSEL   \fBRTC_ALRMAR_WDSEL_Msk\fP"

.PP
Definition at line \fB10655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_WDSEL_Msk   (0x1UL << RTC_ALRMAR_WDSEL_Pos)"
0x40000000 
.PP
Definition at line \fB10654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMAR_WDSEL_Pos   (30U)"

.PP
Definition at line \fB10653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_MASKSS   \fBRTC_ALRMASSR_MASKSS_Msk\fP"

.PP
Definition at line \fB10962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_MASKSS_0   (0x1UL << RTC_ALRMASSR_MASKSS_Pos)"
0x01000000 
.PP
Definition at line \fB10963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_MASKSS_1   (0x2UL << RTC_ALRMASSR_MASKSS_Pos)"
0x02000000 
.PP
Definition at line \fB10964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_MASKSS_2   (0x4UL << RTC_ALRMASSR_MASKSS_Pos)"
0x04000000 
.PP
Definition at line \fB10965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_MASKSS_3   (0x8UL << RTC_ALRMASSR_MASKSS_Pos)"
0x08000000 
.PP
Definition at line \fB10966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_MASKSS_Msk   (0xFUL << RTC_ALRMASSR_MASKSS_Pos)"
0x0F000000 
.PP
Definition at line \fB10961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_MASKSS_Pos   (24U)"

.PP
Definition at line \fB10960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_SS   \fBRTC_ALRMASSR_SS_Msk\fP"

.PP
Definition at line \fB10969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_SS_Msk   (0x7FFFUL << RTC_ALRMASSR_SS_Pos)"
0x00007FFF 
.PP
Definition at line \fB10968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMASSR_SS_Pos   (0U)"

.PP
Definition at line \fB10967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DT   \fBRTC_ALRMBR_DT_Msk\fP"

.PP
Definition at line \fB10728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DT_0   (0x1UL << RTC_ALRMBR_DT_Pos)"
0x10000000 
.PP
Definition at line \fB10729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DT_1   (0x2UL << RTC_ALRMBR_DT_Pos)"
0x20000000 
.PP
Definition at line \fB10730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DT_Msk   (0x3UL << RTC_ALRMBR_DT_Pos)"
0x30000000 
.PP
Definition at line \fB10727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DT_Pos   (28U)"

.PP
Definition at line \fB10726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DU   \fBRTC_ALRMBR_DU_Msk\fP"

.PP
Definition at line \fB10733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DU_0   (0x1UL << RTC_ALRMBR_DU_Pos)"
0x01000000 
.PP
Definition at line \fB10734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DU_1   (0x2UL << RTC_ALRMBR_DU_Pos)"
0x02000000 
.PP
Definition at line \fB10735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DU_2   (0x4UL << RTC_ALRMBR_DU_Pos)"
0x04000000 
.PP
Definition at line \fB10736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DU_3   (0x8UL << RTC_ALRMBR_DU_Pos)"
0x08000000 
.PP
Definition at line \fB10737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DU_Msk   (0xFUL << RTC_ALRMBR_DU_Pos)"
0x0F000000 
.PP
Definition at line \fB10732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_DU_Pos   (24U)"

.PP
Definition at line \fB10731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HT   \fBRTC_ALRMBR_HT_Msk\fP"

.PP
Definition at line \fB10746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HT_0   (0x1UL << RTC_ALRMBR_HT_Pos)"
0x00100000 
.PP
Definition at line \fB10747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HT_1   (0x2UL << RTC_ALRMBR_HT_Pos)"
0x00200000 
.PP
Definition at line \fB10748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HT_Msk   (0x3UL << RTC_ALRMBR_HT_Pos)"
0x00300000 
.PP
Definition at line \fB10745\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HT_Pos   (20U)"

.PP
Definition at line \fB10744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HU   \fBRTC_ALRMBR_HU_Msk\fP"

.PP
Definition at line \fB10751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HU_0   (0x1UL << RTC_ALRMBR_HU_Pos)"
0x00010000 
.PP
Definition at line \fB10752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HU_1   (0x2UL << RTC_ALRMBR_HU_Pos)"
0x00020000 
.PP
Definition at line \fB10753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HU_2   (0x4UL << RTC_ALRMBR_HU_Pos)"
0x00040000 
.PP
Definition at line \fB10754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HU_3   (0x8UL << RTC_ALRMBR_HU_Pos)"
0x00080000 
.PP
Definition at line \fB10755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HU_Msk   (0xFUL << RTC_ALRMBR_HU_Pos)"
0x000F0000 
.PP
Definition at line \fB10750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_HU_Pos   (16U)"

.PP
Definition at line \fB10749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNT   \fBRTC_ALRMBR_MNT_Msk\fP"

.PP
Definition at line \fB10761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNT_0   (0x1UL << RTC_ALRMBR_MNT_Pos)"
0x00001000 
.PP
Definition at line \fB10762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNT_1   (0x2UL << RTC_ALRMBR_MNT_Pos)"
0x00002000 
.PP
Definition at line \fB10763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNT_2   (0x4UL << RTC_ALRMBR_MNT_Pos)"
0x00004000 
.PP
Definition at line \fB10764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNT_Msk   (0x7UL << RTC_ALRMBR_MNT_Pos)"
0x00007000 
.PP
Definition at line \fB10760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNT_Pos   (12U)"

.PP
Definition at line \fB10759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNU   \fBRTC_ALRMBR_MNU_Msk\fP"

.PP
Definition at line \fB10767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNU_0   (0x1UL << RTC_ALRMBR_MNU_Pos)"
0x00000100 
.PP
Definition at line \fB10768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNU_1   (0x2UL << RTC_ALRMBR_MNU_Pos)"
0x00000200 
.PP
Definition at line \fB10769\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNU_2   (0x4UL << RTC_ALRMBR_MNU_Pos)"
0x00000400 
.PP
Definition at line \fB10770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNU_3   (0x8UL << RTC_ALRMBR_MNU_Pos)"
0x00000800 
.PP
Definition at line \fB10771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNU_Msk   (0xFUL << RTC_ALRMBR_MNU_Pos)"
0x00000F00 
.PP
Definition at line \fB10766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MNU_Pos   (8U)"

.PP
Definition at line \fB10765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK1   \fBRTC_ALRMBR_MSK1_Msk\fP"

.PP
Definition at line \fB10774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK1_Msk   (0x1UL << RTC_ALRMBR_MSK1_Pos)"
0x00000080 
.PP
Definition at line \fB10773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK1_Pos   (7U)"

.PP
Definition at line \fB10772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK2   \fBRTC_ALRMBR_MSK2_Msk\fP"

.PP
Definition at line \fB10758\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK2_Msk   (0x1UL << RTC_ALRMBR_MSK2_Pos)"
0x00008000 
.PP
Definition at line \fB10757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK2_Pos   (15U)"

.PP
Definition at line \fB10756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK3   \fBRTC_ALRMBR_MSK3_Msk\fP"

.PP
Definition at line \fB10740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK3_Msk   (0x1UL << RTC_ALRMBR_MSK3_Pos)"
0x00800000 
.PP
Definition at line \fB10739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK3_Pos   (23U)"

.PP
Definition at line \fB10738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK4   \fBRTC_ALRMBR_MSK4_Msk\fP"

.PP
Definition at line \fB10722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK4_Msk   (0x1UL << RTC_ALRMBR_MSK4_Pos)"
0x80000000 
.PP
Definition at line \fB10721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_MSK4_Pos   (31U)"

.PP
Definition at line \fB10720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_PM   \fBRTC_ALRMBR_PM_Msk\fP"

.PP
Definition at line \fB10743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_PM_Msk   (0x1UL << RTC_ALRMBR_PM_Pos)"
0x00400000 
.PP
Definition at line \fB10742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_PM_Pos   (22U)"

.PP
Definition at line \fB10741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_ST   \fBRTC_ALRMBR_ST_Msk\fP"

.PP
Definition at line \fB10777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_ST_0   (0x1UL << RTC_ALRMBR_ST_Pos)"
0x00000010 
.PP
Definition at line \fB10778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_ST_1   (0x2UL << RTC_ALRMBR_ST_Pos)"
0x00000020 
.PP
Definition at line \fB10779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_ST_2   (0x4UL << RTC_ALRMBR_ST_Pos)"
0x00000040 
.PP
Definition at line \fB10780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_ST_Msk   (0x7UL << RTC_ALRMBR_ST_Pos)"
0x00000070 
.PP
Definition at line \fB10776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_ST_Pos   (4U)"

.PP
Definition at line \fB10775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_SU   \fBRTC_ALRMBR_SU_Msk\fP"

.PP
Definition at line \fB10783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_SU_0   (0x1UL << RTC_ALRMBR_SU_Pos)"
0x00000001 
.PP
Definition at line \fB10784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_SU_1   (0x2UL << RTC_ALRMBR_SU_Pos)"
0x00000002 
.PP
Definition at line \fB10785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_SU_2   (0x4UL << RTC_ALRMBR_SU_Pos)"
0x00000004 
.PP
Definition at line \fB10786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_SU_3   (0x8UL << RTC_ALRMBR_SU_Pos)"
0x00000008 
.PP
Definition at line \fB10787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_SU_Msk   (0xFUL << RTC_ALRMBR_SU_Pos)"
0x0000000F 
.PP
Definition at line \fB10782\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_SU_Pos   (0U)"

.PP
Definition at line \fB10781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_WDSEL   \fBRTC_ALRMBR_WDSEL_Msk\fP"

.PP
Definition at line \fB10725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_WDSEL_Msk   (0x1UL << RTC_ALRMBR_WDSEL_Pos)"
0x40000000 
.PP
Definition at line \fB10724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBR_WDSEL_Pos   (30U)"

.PP
Definition at line \fB10723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_MASKSS   \fBRTC_ALRMBSSR_MASKSS_Msk\fP"

.PP
Definition at line \fB10974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_MASKSS_0   (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)"
0x01000000 
.PP
Definition at line \fB10975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_MASKSS_1   (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)"
0x02000000 
.PP
Definition at line \fB10976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_MASKSS_2   (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)"
0x04000000 
.PP
Definition at line \fB10977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_MASKSS_3   (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)"
0x08000000 
.PP
Definition at line \fB10978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_MASKSS_Msk   (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)"
0x0F000000 
.PP
Definition at line \fB10973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_MASKSS_Pos   (24U)"

.PP
Definition at line \fB10972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_SS   \fBRTC_ALRMBSSR_SS_Msk\fP"

.PP
Definition at line \fB10981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_SS_Msk   (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)"
0x00007FFF 
.PP
Definition at line \fB10980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ALRMBSSR_SS_Pos   (0U)"

.PP
Definition at line \fB10979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP0R   \fBRTC_BKP0R_Msk\fP"

.PP
Definition at line \fB10986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP0R_Msk   (0xFFFFFFFFUL << RTC_BKP0R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB10985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP0R_Pos   (0U)"

.PP
Definition at line \fB10984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP10R   \fBRTC_BKP10R_Msk\fP"

.PP
Definition at line \fB11036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP10R_Msk   (0xFFFFFFFFUL << RTC_BKP10R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP10R_Pos   (0U)"

.PP
Definition at line \fB11034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP11R   \fBRTC_BKP11R_Msk\fP"

.PP
Definition at line \fB11041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP11R_Msk   (0xFFFFFFFFUL << RTC_BKP11R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP11R_Pos   (0U)"

.PP
Definition at line \fB11039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP12R   \fBRTC_BKP12R_Msk\fP"

.PP
Definition at line \fB11046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP12R_Msk   (0xFFFFFFFFUL << RTC_BKP12R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP12R_Pos   (0U)"

.PP
Definition at line \fB11044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP13R   \fBRTC_BKP13R_Msk\fP"

.PP
Definition at line \fB11051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP13R_Msk   (0xFFFFFFFFUL << RTC_BKP13R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP13R_Pos   (0U)"

.PP
Definition at line \fB11049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP14R   \fBRTC_BKP14R_Msk\fP"

.PP
Definition at line \fB11056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP14R_Msk   (0xFFFFFFFFUL << RTC_BKP14R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP14R_Pos   (0U)"

.PP
Definition at line \fB11054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP15R   \fBRTC_BKP15R_Msk\fP"

.PP
Definition at line \fB11061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP15R_Msk   (0xFFFFFFFFUL << RTC_BKP15R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP15R_Pos   (0U)"

.PP
Definition at line \fB11059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP16R   \fBRTC_BKP16R_Msk\fP"

.PP
Definition at line \fB11066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP16R_Msk   (0xFFFFFFFFUL << RTC_BKP16R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP16R_Pos   (0U)"

.PP
Definition at line \fB11064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP17R   \fBRTC_BKP17R_Msk\fP"

.PP
Definition at line \fB11071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP17R_Msk   (0xFFFFFFFFUL << RTC_BKP17R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP17R_Pos   (0U)"

.PP
Definition at line \fB11069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP18R   \fBRTC_BKP18R_Msk\fP"

.PP
Definition at line \fB11076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP18R_Msk   (0xFFFFFFFFUL << RTC_BKP18R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP18R_Pos   (0U)"

.PP
Definition at line \fB11074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP19R   \fBRTC_BKP19R_Msk\fP"

.PP
Definition at line \fB11081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP19R_Msk   (0xFFFFFFFFUL << RTC_BKP19R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP19R_Pos   (0U)"

.PP
Definition at line \fB11079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP1R   \fBRTC_BKP1R_Msk\fP"

.PP
Definition at line \fB10991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP1R_Msk   (0xFFFFFFFFUL << RTC_BKP1R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB10990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP1R_Pos   (0U)"

.PP
Definition at line \fB10989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP2R   \fBRTC_BKP2R_Msk\fP"

.PP
Definition at line \fB10996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP2R_Msk   (0xFFFFFFFFUL << RTC_BKP2R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB10995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP2R_Pos   (0U)"

.PP
Definition at line \fB10994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP3R   \fBRTC_BKP3R_Msk\fP"

.PP
Definition at line \fB11001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP3R_Msk   (0xFFFFFFFFUL << RTC_BKP3R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP3R_Pos   (0U)"

.PP
Definition at line \fB10999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP4R   \fBRTC_BKP4R_Msk\fP"

.PP
Definition at line \fB11006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP4R_Msk   (0xFFFFFFFFUL << RTC_BKP4R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP4R_Pos   (0U)"

.PP
Definition at line \fB11004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP5R   \fBRTC_BKP5R_Msk\fP"

.PP
Definition at line \fB11011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP5R_Msk   (0xFFFFFFFFUL << RTC_BKP5R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP5R_Pos   (0U)"

.PP
Definition at line \fB11009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP6R   \fBRTC_BKP6R_Msk\fP"

.PP
Definition at line \fB11016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP6R_Msk   (0xFFFFFFFFUL << RTC_BKP6R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP6R_Pos   (0U)"

.PP
Definition at line \fB11014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP7R   \fBRTC_BKP7R_Msk\fP"

.PP
Definition at line \fB11021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP7R_Msk   (0xFFFFFFFFUL << RTC_BKP7R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP7R_Pos   (0U)"

.PP
Definition at line \fB11019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP8R   \fBRTC_BKP8R_Msk\fP"

.PP
Definition at line \fB11026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP8R_Msk   (0xFFFFFFFFUL << RTC_BKP8R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP8R_Pos   (0U)"

.PP
Definition at line \fB11024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP9R   \fBRTC_BKP9R_Msk\fP"

.PP
Definition at line \fB11031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP9R_Msk   (0xFFFFFFFFUL << RTC_BKP9R_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP9R_Pos   (0U)"

.PP
Definition at line \fB11029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_BKP_NUMBER   0x000000014U"

.PP
Definition at line \fB11084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALIBR_DC   \fBRTC_CALIBR_DC_Msk\fP"

.PP
Definition at line \fB10647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALIBR_DC_Msk   (0x1FUL << RTC_CALIBR_DC_Pos)"
0x0000001F 
.PP
Definition at line \fB10646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALIBR_DC_Pos   (0U)"

.PP
Definition at line \fB10645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALIBR_DCS   \fBRTC_CALIBR_DCS_Msk\fP"

.PP
Definition at line \fB10644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALIBR_DCS_Msk   (0x1UL << RTC_CALIBR_DCS_Pos)"
0x00000080 
.PP
Definition at line \fB10643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALIBR_DCS_Pos   (7U)"

.PP
Definition at line \fB10642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM   \fBRTC_CALR_CALM_Msk\fP"

.PP
Definition at line \fB10897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_0   (0x001UL << RTC_CALR_CALM_Pos)"
0x00000001 
.PP
Definition at line \fB10898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_1   (0x002UL << RTC_CALR_CALM_Pos)"
0x00000002 
.PP
Definition at line \fB10899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_2   (0x004UL << RTC_CALR_CALM_Pos)"
0x00000004 
.PP
Definition at line \fB10900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_3   (0x008UL << RTC_CALR_CALM_Pos)"
0x00000008 
.PP
Definition at line \fB10901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_4   (0x010UL << RTC_CALR_CALM_Pos)"
0x00000010 
.PP
Definition at line \fB10902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_5   (0x020UL << RTC_CALR_CALM_Pos)"
0x00000020 
.PP
Definition at line \fB10903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_6   (0x040UL << RTC_CALR_CALM_Pos)"
0x00000040 
.PP
Definition at line \fB10904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_7   (0x080UL << RTC_CALR_CALM_Pos)"
0x00000080 
.PP
Definition at line \fB10905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_8   (0x100UL << RTC_CALR_CALM_Pos)"
0x00000100 
.PP
Definition at line \fB10906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_Msk   (0x1FFUL << RTC_CALR_CALM_Pos)"
0x000001FF 
.PP
Definition at line \fB10896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALM_Pos   (0U)"

.PP
Definition at line \fB10895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALP   \fBRTC_CALR_CALP_Msk\fP"

.PP
Definition at line \fB10888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALP_Msk   (0x1UL << RTC_CALR_CALP_Pos)"
0x00008000 
.PP
Definition at line \fB10887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALP_Pos   (15U)"

.PP
Definition at line \fB10886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALW16   \fBRTC_CALR_CALW16_Msk\fP"

.PP
Definition at line \fB10894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALW16_Msk   (0x1UL << RTC_CALR_CALW16_Pos)"
0x00002000 
.PP
Definition at line \fB10893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALW16_Pos   (13U)"

.PP
Definition at line \fB10892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALW8   \fBRTC_CALR_CALW8_Msk\fP"

.PP
Definition at line \fB10891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALW8_Msk   (0x1UL << RTC_CALR_CALW8_Pos)"
0x00004000 
.PP
Definition at line \fB10890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CALR_CALW8_Pos   (14U)"

.PP
Definition at line \fB10889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ADD1H   \fBRTC_CR_ADD1H_Msk\fP"

.PP
Definition at line \fB10528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ADD1H_Msk   (0x1UL << RTC_CR_ADD1H_Pos)"
0x00010000 
.PP
Definition at line \fB10527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ADD1H_Pos   (16U)"

.PP
Definition at line \fB10526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRAE   \fBRTC_CR_ALRAE_Msk\fP"

.PP
Definition at line \fB10552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRAE_Msk   (0x1UL << RTC_CR_ALRAE_Pos)"
0x00000100 
.PP
Definition at line \fB10551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRAE_Pos   (8U)"

.PP
Definition at line \fB10550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRAIE   \fBRTC_CR_ALRAIE_Msk\fP"

.PP
Definition at line \fB10540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRAIE_Msk   (0x1UL << RTC_CR_ALRAIE_Pos)"
0x00001000 
.PP
Definition at line \fB10539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRAIE_Pos   (12U)"

.PP
Definition at line \fB10538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRBE   \fBRTC_CR_ALRBE_Msk\fP"

.PP
Definition at line \fB10549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRBE_Msk   (0x1UL << RTC_CR_ALRBE_Pos)"
0x00000200 
.PP
Definition at line \fB10548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRBE_Pos   (9U)"

.PP
Definition at line \fB10547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRBIE   \fBRTC_CR_ALRBIE_Msk\fP"

.PP
Definition at line \fB10537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRBIE_Msk   (0x1UL << RTC_CR_ALRBIE_Pos)"
0x00002000 
.PP
Definition at line \fB10536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_ALRBIE_Pos   (13U)"

.PP
Definition at line \fB10535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_BCK   RTC_CR_BKP"

.PP
Definition at line \fB10576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_BKP   \fBRTC_CR_BKP_Msk\fP"

.PP
Definition at line \fB10522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_BKP_Msk   (0x1UL << RTC_CR_BKP_Pos)"
0x00040000 
.PP
Definition at line \fB10521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_BKP_Pos   (18U)"

.PP
Definition at line \fB10520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_BYPSHAD   \fBRTC_CR_BYPSHAD_Msk\fP"

.PP
Definition at line \fB10561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_BYPSHAD_Msk   (0x1UL << RTC_CR_BYPSHAD_Pos)"
0x00000020 
.PP
Definition at line \fB10560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_BYPSHAD_Pos   (5U)"

.PP
Definition at line \fB10559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_COE   \fBRTC_CR_COE_Msk\fP"

.PP
Definition at line \fB10508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_COE_Msk   (0x1UL << RTC_CR_COE_Pos)"
0x00800000 
.PP
Definition at line \fB10507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_COE_Pos   (23U)"

.PP
Definition at line \fB10506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_COSEL   \fBRTC_CR_COSEL_Msk\fP"

.PP
Definition at line \fB10519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_COSEL_Msk   (0x1UL << RTC_CR_COSEL_Pos)"
0x00080000 
.PP
Definition at line \fB10518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_COSEL_Pos   (19U)"

.PP
Definition at line \fB10517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_DCE   \fBRTC_CR_DCE_Msk\fP"

.PP
Definition at line \fB10555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_DCE_Msk   (0x1UL << RTC_CR_DCE_Pos)"
0x00000080 
.PP
Definition at line \fB10554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_DCE_Pos   (7U)"

.PP
Definition at line \fB10553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_FMT   \fBRTC_CR_FMT_Msk\fP"

.PP
Definition at line \fB10558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_FMT_Msk   (0x1UL << RTC_CR_FMT_Pos)"
0x00000040 
.PP
Definition at line \fB10557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_FMT_Pos   (6U)"

.PP
Definition at line \fB10556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_OSEL   \fBRTC_CR_OSEL_Msk\fP"

.PP
Definition at line \fB10511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_OSEL_0   (0x1UL << RTC_CR_OSEL_Pos)"
0x00200000 
.PP
Definition at line \fB10512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_OSEL_1   (0x2UL << RTC_CR_OSEL_Pos)"
0x00400000 
.PP
Definition at line \fB10513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_OSEL_Msk   (0x3UL << RTC_CR_OSEL_Pos)"
0x00600000 
.PP
Definition at line \fB10510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_OSEL_Pos   (21U)"

.PP
Definition at line \fB10509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_POL   \fBRTC_CR_POL_Msk\fP"

.PP
Definition at line \fB10516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_POL_Msk   (0x1UL << RTC_CR_POL_Pos)"
0x00100000 
.PP
Definition at line \fB10515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_POL_Pos   (20U)"

.PP
Definition at line \fB10514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_REFCKON   \fBRTC_CR_REFCKON_Msk\fP"

.PP
Definition at line \fB10564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_REFCKON_Msk   (0x1UL << RTC_CR_REFCKON_Pos)"
0x00000010 
.PP
Definition at line \fB10563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_REFCKON_Pos   (4U)"

.PP
Definition at line \fB10562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_SUB1H   \fBRTC_CR_SUB1H_Msk\fP"

.PP
Definition at line \fB10525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_SUB1H_Msk   (0x1UL << RTC_CR_SUB1H_Pos)"
0x00020000 
.PP
Definition at line \fB10524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_SUB1H_Pos   (17U)"

.PP
Definition at line \fB10523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSE   \fBRTC_CR_TSE_Msk\fP"

.PP
Definition at line \fB10543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSE_Msk   (0x1UL << RTC_CR_TSE_Pos)"
0x00000800 
.PP
Definition at line \fB10542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSE_Pos   (11U)"

.PP
Definition at line \fB10541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSEDGE   \fBRTC_CR_TSEDGE_Msk\fP"

.PP
Definition at line \fB10567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSEDGE_Msk   (0x1UL << RTC_CR_TSEDGE_Pos)"
0x00000008 
.PP
Definition at line \fB10566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSEDGE_Pos   (3U)"

.PP
Definition at line \fB10565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSIE   \fBRTC_CR_TSIE_Msk\fP"

.PP
Definition at line \fB10531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSIE_Msk   (0x1UL << RTC_CR_TSIE_Pos)"
0x00008000 
.PP
Definition at line \fB10530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_TSIE_Pos   (15U)"

.PP
Definition at line \fB10529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUCKSEL   \fBRTC_CR_WUCKSEL_Msk\fP"

.PP
Definition at line \fB10570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUCKSEL_0   (0x1UL << RTC_CR_WUCKSEL_Pos)"
0x00000001 
.PP
Definition at line \fB10571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUCKSEL_1   (0x2UL << RTC_CR_WUCKSEL_Pos)"
0x00000002 
.PP
Definition at line \fB10572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUCKSEL_2   (0x4UL << RTC_CR_WUCKSEL_Pos)"
0x00000004 
.PP
Definition at line \fB10573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUCKSEL_Msk   (0x7UL << RTC_CR_WUCKSEL_Pos)"
0x00000007 
.PP
Definition at line \fB10569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUCKSEL_Pos   (0U)"

.PP
Definition at line \fB10568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUTE   \fBRTC_CR_WUTE_Msk\fP"

.PP
Definition at line \fB10546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUTE_Msk   (0x1UL << RTC_CR_WUTE_Pos)"
0x00000400 
.PP
Definition at line \fB10545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUTE_Pos   (10U)"

.PP
Definition at line \fB10544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUTIE   \fBRTC_CR_WUTIE_Msk\fP"

.PP
Definition at line \fB10534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUTIE_Msk   (0x1UL << RTC_CR_WUTIE_Pos)"
0x00004000 
.PP
Definition at line \fB10533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_CR_WUTIE_Pos   (14U)"

.PP
Definition at line \fB10532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DT   \fBRTC_DR_DT_Msk\fP"

.PP
Definition at line \fB10494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DT_0   (0x1UL << RTC_DR_DT_Pos)"
0x00000010 
.PP
Definition at line \fB10495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DT_1   (0x2UL << RTC_DR_DT_Pos)"
0x00000020 
.PP
Definition at line \fB10496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DT_Msk   (0x3UL << RTC_DR_DT_Pos)"
0x00000030 
.PP
Definition at line \fB10493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DT_Pos   (4U)"

.PP
Definition at line \fB10492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DU   \fBRTC_DR_DU_Msk\fP"

.PP
Definition at line \fB10499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DU_0   (0x1UL << RTC_DR_DU_Pos)"
0x00000001 
.PP
Definition at line \fB10500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DU_1   (0x2UL << RTC_DR_DU_Pos)"
0x00000002 
.PP
Definition at line \fB10501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DU_2   (0x4UL << RTC_DR_DU_Pos)"
0x00000004 
.PP
Definition at line \fB10502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DU_3   (0x8UL << RTC_DR_DU_Pos)"
0x00000008 
.PP
Definition at line \fB10503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DU_Msk   (0xFUL << RTC_DR_DU_Pos)"
0x0000000F 
.PP
Definition at line \fB10498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_DU_Pos   (0U)"

.PP
Definition at line \fB10497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MT   \fBRTC_DR_MT_Msk\fP"

.PP
Definition at line \fB10484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MT_Msk   (0x1UL << RTC_DR_MT_Pos)"
0x00001000 
.PP
Definition at line \fB10483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MT_Pos   (12U)"

.PP
Definition at line \fB10482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MU   \fBRTC_DR_MU_Msk\fP"

.PP
Definition at line \fB10487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MU_0   (0x1UL << RTC_DR_MU_Pos)"
0x00000100 
.PP
Definition at line \fB10488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MU_1   (0x2UL << RTC_DR_MU_Pos)"
0x00000200 
.PP
Definition at line \fB10489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MU_2   (0x4UL << RTC_DR_MU_Pos)"
0x00000400 
.PP
Definition at line \fB10490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MU_3   (0x8UL << RTC_DR_MU_Pos)"
0x00000800 
.PP
Definition at line \fB10491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MU_Msk   (0xFUL << RTC_DR_MU_Pos)"
0x00000F00 
.PP
Definition at line \fB10486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_MU_Pos   (8U)"

.PP
Definition at line \fB10485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_WDU   \fBRTC_DR_WDU_Msk\fP"

.PP
Definition at line \fB10478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_WDU_0   (0x1UL << RTC_DR_WDU_Pos)"
0x00002000 
.PP
Definition at line \fB10479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_WDU_1   (0x2UL << RTC_DR_WDU_Pos)"
0x00004000 
.PP
Definition at line \fB10480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_WDU_2   (0x4UL << RTC_DR_WDU_Pos)"
0x00008000 
.PP
Definition at line \fB10481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_WDU_Msk   (0x7UL << RTC_DR_WDU_Pos)"
0x0000E000 
.PP
Definition at line \fB10477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_WDU_Pos   (13U)"

.PP
Definition at line \fB10476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YT   \fBRTC_DR_YT_Msk\fP"

.PP
Definition at line \fB10464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YT_0   (0x1UL << RTC_DR_YT_Pos)"
0x00100000 
.PP
Definition at line \fB10465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YT_1   (0x2UL << RTC_DR_YT_Pos)"
0x00200000 
.PP
Definition at line \fB10466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YT_2   (0x4UL << RTC_DR_YT_Pos)"
0x00400000 
.PP
Definition at line \fB10467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YT_3   (0x8UL << RTC_DR_YT_Pos)"
0x00800000 
.PP
Definition at line \fB10468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YT_Msk   (0xFUL << RTC_DR_YT_Pos)"
0x00F00000 
.PP
Definition at line \fB10463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YT_Pos   (20U)"

.PP
Definition at line \fB10462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YU   \fBRTC_DR_YU_Msk\fP"

.PP
Definition at line \fB10471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YU_0   (0x1UL << RTC_DR_YU_Pos)"
0x00010000 
.PP
Definition at line \fB10472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YU_1   (0x2UL << RTC_DR_YU_Pos)"
0x00020000 
.PP
Definition at line \fB10473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YU_2   (0x4UL << RTC_DR_YU_Pos)"
0x00040000 
.PP
Definition at line \fB10474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YU_3   (0x8UL << RTC_DR_YU_Pos)"
0x00080000 
.PP
Definition at line \fB10475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YU_Msk   (0xFUL << RTC_DR_YU_Pos)"
0x000F0000 
.PP
Definition at line \fB10470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_DR_YU_Pos   (16U)"

.PP
Definition at line \fB10469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRAF   \fBRTC_ISR_ALRAF_Msk\fP"

.PP
Definition at line \fB10602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRAF_Msk   (0x1UL << RTC_ISR_ALRAF_Pos)"
0x00000100 
.PP
Definition at line \fB10601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRAF_Pos   (8U)"

.PP
Definition at line \fB10600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRAWF   \fBRTC_ISR_ALRAWF_Msk\fP"

.PP
Definition at line \fB10626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRAWF_Msk   (0x1UL << RTC_ISR_ALRAWF_Pos)"
0x00000001 
.PP
Definition at line \fB10625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRAWF_Pos   (0U)"

.PP
Definition at line \fB10624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRBF   \fBRTC_ISR_ALRBF_Msk\fP"

.PP
Definition at line \fB10599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRBF_Msk   (0x1UL << RTC_ISR_ALRBF_Pos)"
0x00000200 
.PP
Definition at line \fB10598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRBF_Pos   (9U)"

.PP
Definition at line \fB10597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRBWF   \fBRTC_ISR_ALRBWF_Msk\fP"

.PP
Definition at line \fB10623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRBWF_Msk   (0x1UL << RTC_ISR_ALRBWF_Pos)"
0x00000002 
.PP
Definition at line \fB10622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_ALRBWF_Pos   (1U)"

.PP
Definition at line \fB10621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INIT   \fBRTC_ISR_INIT_Msk\fP"

.PP
Definition at line \fB10605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INIT_Msk   (0x1UL << RTC_ISR_INIT_Pos)"
0x00000080 
.PP
Definition at line \fB10604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INIT_Pos   (7U)"

.PP
Definition at line \fB10603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INITF   \fBRTC_ISR_INITF_Msk\fP"

.PP
Definition at line \fB10608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INITF_Msk   (0x1UL << RTC_ISR_INITF_Pos)"
0x00000040 
.PP
Definition at line \fB10607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INITF_Pos   (6U)"

.PP
Definition at line \fB10606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INITS   \fBRTC_ISR_INITS_Msk\fP"

.PP
Definition at line \fB10614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INITS_Msk   (0x1UL << RTC_ISR_INITS_Pos)"
0x00000010 
.PP
Definition at line \fB10613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_INITS_Pos   (4U)"

.PP
Definition at line \fB10612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_RECALPF   \fBRTC_ISR_RECALPF_Msk\fP"

.PP
Definition at line \fB10581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_RECALPF_Msk   (0x1UL << RTC_ISR_RECALPF_Pos)"
0x00010000 
.PP
Definition at line \fB10580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_RECALPF_Pos   (16U)"

.PP
Definition at line \fB10579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_RSF   \fBRTC_ISR_RSF_Msk\fP"

.PP
Definition at line \fB10611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_RSF_Msk   (0x1UL << RTC_ISR_RSF_Pos)"
0x00000020 
.PP
Definition at line \fB10610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_RSF_Pos   (5U)"

.PP
Definition at line \fB10609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_SHPF   \fBRTC_ISR_SHPF_Msk\fP"

.PP
Definition at line \fB10617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_SHPF_Msk   (0x1UL << RTC_ISR_SHPF_Pos)"
0x00000008 
.PP
Definition at line \fB10616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_SHPF_Pos   (3U)"

.PP
Definition at line \fB10615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TAMP1F   \fBRTC_ISR_TAMP1F_Msk\fP"

.PP
Definition at line \fB10584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TAMP1F_Msk   (0x1UL << RTC_ISR_TAMP1F_Pos)"
0x00002000 
.PP
Definition at line \fB10583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TAMP1F_Pos   (13U)"

.PP
Definition at line \fB10582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TAMP2F   \fBRTC_ISR_TAMP2F_Msk\fP"

.PP
Definition at line \fB10587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TAMP2F_Msk   (0x1UL << RTC_ISR_TAMP2F_Pos)"
0x00004000 
.PP
Definition at line \fB10586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TAMP2F_Pos   (14U)"

.PP
Definition at line \fB10585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TSF   \fBRTC_ISR_TSF_Msk\fP"

.PP
Definition at line \fB10593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TSF_Msk   (0x1UL << RTC_ISR_TSF_Pos)"
0x00000800 
.PP
Definition at line \fB10592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TSF_Pos   (11U)"

.PP
Definition at line \fB10591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TSOVF   \fBRTC_ISR_TSOVF_Msk\fP"

.PP
Definition at line \fB10590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TSOVF_Msk   (0x1UL << RTC_ISR_TSOVF_Pos)"
0x00001000 
.PP
Definition at line \fB10589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_TSOVF_Pos   (12U)"

.PP
Definition at line \fB10588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_WUTF   \fBRTC_ISR_WUTF_Msk\fP"

.PP
Definition at line \fB10596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_WUTF_Msk   (0x1UL << RTC_ISR_WUTF_Pos)"
0x00000400 
.PP
Definition at line \fB10595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_WUTF_Pos   (10U)"

.PP
Definition at line \fB10594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_WUTWF   \fBRTC_ISR_WUTWF_Msk\fP"

.PP
Definition at line \fB10620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_WUTWF_Msk   (0x1UL << RTC_ISR_WUTWF_Pos)"
0x00000004 
.PP
Definition at line \fB10619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_ISR_WUTWF_Pos   (2U)"

.PP
Definition at line \fB10618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_PRER_PREDIV_A   \fBRTC_PRER_PREDIV_A_Msk\fP"

.PP
Definition at line \fB10631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_PRER_PREDIV_A_Msk   (0x7FUL << RTC_PRER_PREDIV_A_Pos)"
0x007F0000 
.PP
Definition at line \fB10630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_PRER_PREDIV_A_Pos   (16U)"

.PP
Definition at line \fB10629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_PRER_PREDIV_S   \fBRTC_PRER_PREDIV_S_Msk\fP"

.PP
Definition at line \fB10634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_PRER_PREDIV_S_Msk   (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)"
0x00007FFF 
.PP
Definition at line \fB10633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_PRER_PREDIV_S_Pos   (0U)"

.PP
Definition at line \fB10632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SHIFTR_ADD1S   \fBRTC_SHIFTR_ADD1S_Msk\fP"

.PP
Definition at line \fB10805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SHIFTR_ADD1S_Msk   (0x1UL << RTC_SHIFTR_ADD1S_Pos)"
0x80000000 
.PP
Definition at line \fB10804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SHIFTR_ADD1S_Pos   (31U)"

.PP
Definition at line \fB10803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SHIFTR_SUBFS   \fBRTC_SHIFTR_SUBFS_Msk\fP"

.PP
Definition at line \fB10802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SHIFTR_SUBFS_Msk   (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)"
0x00007FFF 
.PP
Definition at line \fB10801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SHIFTR_SUBFS_Pos   (0U)"

.PP
Definition at line \fB10800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SSR_SS   \fBRTC_SSR_SS_Msk\fP"

.PP
Definition at line \fB10797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SSR_SS_Msk   (0xFFFFUL << RTC_SSR_SS_Pos)"
0x0000FFFF 
.PP
Definition at line \fB10796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_SSR_SS_Pos   (0U)"

.PP
Definition at line \fB10795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_ALARMOUTTYPE   \fBRTC_TAFCR_ALARMOUTTYPE_Msk\fP"

.PP
Definition at line \fB10911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_ALARMOUTTYPE_Msk   (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos)"
0x00040000 
.PP
Definition at line \fB10910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_ALARMOUTTYPE_Pos   (18U)"

.PP
Definition at line \fB10909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1E   \fBRTC_TAFCR_TAMP1E_Msk\fP"

.PP
Definition at line \fB10954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1E_Msk   (0x1UL << RTC_TAFCR_TAMP1E_Pos)"
0x00000001 
.PP
Definition at line \fB10953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1E_Pos   (0U)"

.PP
Definition at line \fB10952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1INSEL   \fBRTC_TAFCR_TAMP1INSEL_Msk\fP"

.PP
Definition at line \fB10917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1INSEL_Msk   (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos)"
0x00010000 
.PP
Definition at line \fB10916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1INSEL_Pos   (16U)"

.PP
Definition at line \fB10915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1TRG   \fBRTC_TAFCR_TAMP1TRG_Msk\fP"

.PP
Definition at line \fB10951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1TRG_Msk   (0x1UL << RTC_TAFCR_TAMP1TRG_Pos)"
0x00000002 
.PP
Definition at line \fB10950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP1TRG_Pos   (1U)"

.PP
Definition at line \fB10949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP2E   \fBRTC_TAFCR_TAMP2E_Msk\fP"

.PP
Definition at line \fB10945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP2E_Msk   (0x1UL << RTC_TAFCR_TAMP2E_Pos)"
0x00000008 
.PP
Definition at line \fB10944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP2E_Pos   (3U)"

.PP
Definition at line \fB10943\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP2TRG   \fBRTC_TAFCR_TAMP2TRG_Msk\fP"

.PP
Definition at line \fB10942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP2TRG_Msk   (0x1UL << RTC_TAFCR_TAMP2TRG_Pos)"
0x00000010 
.PP
Definition at line \fB10941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMP2TRG_Pos   (4U)"

.PP
Definition at line \fB10940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFLT   \fBRTC_TAFCR_TAMPFLT_Msk\fP"

.PP
Definition at line \fB10928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFLT_0   (0x1UL << RTC_TAFCR_TAMPFLT_Pos)"
0x00000800 
.PP
Definition at line \fB10929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFLT_1   (0x2UL << RTC_TAFCR_TAMPFLT_Pos)"
0x00001000 
.PP
Definition at line \fB10930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFLT_Msk   (0x3UL << RTC_TAFCR_TAMPFLT_Pos)"
0x00001800 
.PP
Definition at line \fB10927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFLT_Pos   (11U)"

.PP
Definition at line \fB10926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFREQ   \fBRTC_TAFCR_TAMPFREQ_Msk\fP"

.PP
Definition at line \fB10933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFREQ_0   (0x1UL << RTC_TAFCR_TAMPFREQ_Pos)"
0x00000100 
.PP
Definition at line \fB10934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFREQ_1   (0x2UL << RTC_TAFCR_TAMPFREQ_Pos)"
0x00000200 
.PP
Definition at line \fB10935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFREQ_2   (0x4UL << RTC_TAFCR_TAMPFREQ_Pos)"
0x00000400 
.PP
Definition at line \fB10936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFREQ_Msk   (0x7UL << RTC_TAFCR_TAMPFREQ_Pos)"
0x00000700 
.PP
Definition at line \fB10932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPFREQ_Pos   (8U)"

.PP
Definition at line \fB10931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPIE   \fBRTC_TAFCR_TAMPIE_Msk\fP"

.PP
Definition at line \fB10948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPIE_Msk   (0x1UL << RTC_TAFCR_TAMPIE_Pos)"
0x00000004 
.PP
Definition at line \fB10947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPIE_Pos   (2U)"

.PP
Definition at line \fB10946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPINSEL   RTC_TAFCR_TAMP1INSEL"

.PP
Definition at line \fB10957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPPRCH   \fBRTC_TAFCR_TAMPPRCH_Msk\fP"

.PP
Definition at line \fB10923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPPRCH_0   (0x1UL << RTC_TAFCR_TAMPPRCH_Pos)"
0x00002000 
.PP
Definition at line \fB10924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPPRCH_1   (0x2UL << RTC_TAFCR_TAMPPRCH_Pos)"
0x00004000 
.PP
Definition at line \fB10925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPPRCH_Msk   (0x3UL << RTC_TAFCR_TAMPPRCH_Pos)"
0x00006000 
.PP
Definition at line \fB10922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPPRCH_Pos   (13U)"

.PP
Definition at line \fB10921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPPUDIS   \fBRTC_TAFCR_TAMPPUDIS_Msk\fP"

.PP
Definition at line \fB10920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPPUDIS_Msk   (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos)"
0x00008000 
.PP
Definition at line \fB10919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPPUDIS_Pos   (15U)"

.PP
Definition at line \fB10918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPTS   \fBRTC_TAFCR_TAMPTS_Msk\fP"

.PP
Definition at line \fB10939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPTS_Msk   (0x1UL << RTC_TAFCR_TAMPTS_Pos)"
0x00000080 
.PP
Definition at line \fB10938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TAMPTS_Pos   (7U)"

.PP
Definition at line \fB10937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TSINSEL   \fBRTC_TAFCR_TSINSEL_Msk\fP"

.PP
Definition at line \fB10914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TSINSEL_Msk   (0x1UL << RTC_TAFCR_TSINSEL_Pos)"
0x00020000 
.PP
Definition at line \fB10913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAFCR_TSINSEL_Pos   (17U)"

.PP
Definition at line \fB10912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TAMPER2_SUPPORT"
TAMPER 2 feature support 
.PP
Definition at line \fB10416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HT   \fBRTC_TR_HT_Msk\fP"

.PP
Definition at line \fB10424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HT_0   (0x1UL << RTC_TR_HT_Pos)"
0x00100000 
.PP
Definition at line \fB10425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HT_1   (0x2UL << RTC_TR_HT_Pos)"
0x00200000 
.PP
Definition at line \fB10426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HT_Msk   (0x3UL << RTC_TR_HT_Pos)"
0x00300000 
.PP
Definition at line \fB10423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HT_Pos   (20U)"

.PP
Definition at line \fB10422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HU   \fBRTC_TR_HU_Msk\fP"

.PP
Definition at line \fB10429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HU_0   (0x1UL << RTC_TR_HU_Pos)"
0x00010000 
.PP
Definition at line \fB10430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HU_1   (0x2UL << RTC_TR_HU_Pos)"
0x00020000 
.PP
Definition at line \fB10431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HU_2   (0x4UL << RTC_TR_HU_Pos)"
0x00040000 
.PP
Definition at line \fB10432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HU_3   (0x8UL << RTC_TR_HU_Pos)"
0x00080000 
.PP
Definition at line \fB10433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HU_Msk   (0xFUL << RTC_TR_HU_Pos)"
0x000F0000 
.PP
Definition at line \fB10428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_HU_Pos   (16U)"

.PP
Definition at line \fB10427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNT   \fBRTC_TR_MNT_Msk\fP"

.PP
Definition at line \fB10436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNT_0   (0x1UL << RTC_TR_MNT_Pos)"
0x00001000 
.PP
Definition at line \fB10437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNT_1   (0x2UL << RTC_TR_MNT_Pos)"
0x00002000 
.PP
Definition at line \fB10438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNT_2   (0x4UL << RTC_TR_MNT_Pos)"
0x00004000 
.PP
Definition at line \fB10439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNT_Msk   (0x7UL << RTC_TR_MNT_Pos)"
0x00007000 
.PP
Definition at line \fB10435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNT_Pos   (12U)"

.PP
Definition at line \fB10434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNU   \fBRTC_TR_MNU_Msk\fP"

.PP
Definition at line \fB10442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNU_0   (0x1UL << RTC_TR_MNU_Pos)"
0x00000100 
.PP
Definition at line \fB10443\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNU_1   (0x2UL << RTC_TR_MNU_Pos)"
0x00000200 
.PP
Definition at line \fB10444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNU_2   (0x4UL << RTC_TR_MNU_Pos)"
0x00000400 
.PP
Definition at line \fB10445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNU_3   (0x8UL << RTC_TR_MNU_Pos)"
0x00000800 
.PP
Definition at line \fB10446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNU_Msk   (0xFUL << RTC_TR_MNU_Pos)"
0x00000F00 
.PP
Definition at line \fB10441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_MNU_Pos   (8U)"

.PP
Definition at line \fB10440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_PM   \fBRTC_TR_PM_Msk\fP"

.PP
Definition at line \fB10421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_PM_Msk   (0x1UL << RTC_TR_PM_Pos)"
0x00400000 
.PP
Definition at line \fB10420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_PM_Pos   (22U)"

.PP
Definition at line \fB10419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_ST   \fBRTC_TR_ST_Msk\fP"

.PP
Definition at line \fB10449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_ST_0   (0x1UL << RTC_TR_ST_Pos)"
0x00000010 
.PP
Definition at line \fB10450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_ST_1   (0x2UL << RTC_TR_ST_Pos)"
0x00000020 
.PP
Definition at line \fB10451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_ST_2   (0x4UL << RTC_TR_ST_Pos)"
0x00000040 
.PP
Definition at line \fB10452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_ST_Msk   (0x7UL << RTC_TR_ST_Pos)"
0x00000070 
.PP
Definition at line \fB10448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_ST_Pos   (4U)"

.PP
Definition at line \fB10447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_SU   \fBRTC_TR_SU_Msk\fP"

.PP
Definition at line \fB10455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_SU_0   (0x1UL << RTC_TR_SU_Pos)"
0x00000001 
.PP
Definition at line \fB10456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_SU_1   (0x2UL << RTC_TR_SU_Pos)"
0x00000002 
.PP
Definition at line \fB10457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_SU_2   (0x4UL << RTC_TR_SU_Pos)"
0x00000004 
.PP
Definition at line \fB10458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_SU_3   (0x8UL << RTC_TR_SU_Pos)"
0x00000008 
.PP
Definition at line \fB10459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_SU_Msk   (0xFUL << RTC_TR_SU_Pos)"
0x0000000F 
.PP
Definition at line \fB10454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TR_SU_Pos   (0U)"

.PP
Definition at line \fB10453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DT   \fBRTC_TSDR_DT_Msk\fP"

.PP
Definition at line \fB10869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DT_0   (0x1UL << RTC_TSDR_DT_Pos)"
0x00000010 
.PP
Definition at line \fB10870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DT_1   (0x2UL << RTC_TSDR_DT_Pos)"
0x00000020 
.PP
Definition at line \fB10871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DT_Msk   (0x3UL << RTC_TSDR_DT_Pos)"
0x00000030 
.PP
Definition at line \fB10868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DT_Pos   (4U)"

.PP
Definition at line \fB10867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DU   \fBRTC_TSDR_DU_Msk\fP"

.PP
Definition at line \fB10874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DU_0   (0x1UL << RTC_TSDR_DU_Pos)"
0x00000001 
.PP
Definition at line \fB10875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DU_1   (0x2UL << RTC_TSDR_DU_Pos)"
0x00000002 
.PP
Definition at line \fB10876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DU_2   (0x4UL << RTC_TSDR_DU_Pos)"
0x00000004 
.PP
Definition at line \fB10877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DU_3   (0x8UL << RTC_TSDR_DU_Pos)"
0x00000008 
.PP
Definition at line \fB10878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DU_Msk   (0xFUL << RTC_TSDR_DU_Pos)"
0x0000000F 
.PP
Definition at line \fB10873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_DU_Pos   (0U)"

.PP
Definition at line \fB10872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MT   \fBRTC_TSDR_MT_Msk\fP"

.PP
Definition at line \fB10859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MT_Msk   (0x1UL << RTC_TSDR_MT_Pos)"
0x00001000 
.PP
Definition at line \fB10858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MT_Pos   (12U)"

.PP
Definition at line \fB10857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MU   \fBRTC_TSDR_MU_Msk\fP"

.PP
Definition at line \fB10862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MU_0   (0x1UL << RTC_TSDR_MU_Pos)"
0x00000100 
.PP
Definition at line \fB10863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MU_1   (0x2UL << RTC_TSDR_MU_Pos)"
0x00000200 
.PP
Definition at line \fB10864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MU_2   (0x4UL << RTC_TSDR_MU_Pos)"
0x00000400 
.PP
Definition at line \fB10865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MU_3   (0x8UL << RTC_TSDR_MU_Pos)"
0x00000800 
.PP
Definition at line \fB10866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MU_Msk   (0xFUL << RTC_TSDR_MU_Pos)"
0x00000F00 
.PP
Definition at line \fB10861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_MU_Pos   (8U)"

.PP
Definition at line \fB10860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_WDU   \fBRTC_TSDR_WDU_Msk\fP"

.PP
Definition at line \fB10853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_WDU_0   (0x1UL << RTC_TSDR_WDU_Pos)"
0x00002000 
.PP
Definition at line \fB10854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_WDU_1   (0x2UL << RTC_TSDR_WDU_Pos)"
0x00004000 
.PP
Definition at line \fB10855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_WDU_2   (0x4UL << RTC_TSDR_WDU_Pos)"
0x00008000 
.PP
Definition at line \fB10856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_WDU_Msk   (0x7UL << RTC_TSDR_WDU_Pos)"
0x0000E000 
.PP
Definition at line \fB10852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSDR_WDU_Pos   (13U)"

.PP
Definition at line \fB10851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSSSR_SS   \fBRTC_TSSSR_SS_Msk\fP"

.PP
Definition at line \fB10883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSSSR_SS_Msk   (0xFFFFUL << RTC_TSSSR_SS_Pos)"
0x0000FFFF 
.PP
Definition at line \fB10882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSSSR_SS_Pos   (0U)"

.PP
Definition at line \fB10881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HT   \fBRTC_TSTR_HT_Msk\fP"

.PP
Definition at line \fB10813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HT_0   (0x1UL << RTC_TSTR_HT_Pos)"
0x00100000 
.PP
Definition at line \fB10814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HT_1   (0x2UL << RTC_TSTR_HT_Pos)"
0x00200000 
.PP
Definition at line \fB10815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HT_Msk   (0x3UL << RTC_TSTR_HT_Pos)"
0x00300000 
.PP
Definition at line \fB10812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HT_Pos   (20U)"

.PP
Definition at line \fB10811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HU   \fBRTC_TSTR_HU_Msk\fP"

.PP
Definition at line \fB10818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HU_0   (0x1UL << RTC_TSTR_HU_Pos)"
0x00010000 
.PP
Definition at line \fB10819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HU_1   (0x2UL << RTC_TSTR_HU_Pos)"
0x00020000 
.PP
Definition at line \fB10820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HU_2   (0x4UL << RTC_TSTR_HU_Pos)"
0x00040000 
.PP
Definition at line \fB10821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HU_3   (0x8UL << RTC_TSTR_HU_Pos)"
0x00080000 
.PP
Definition at line \fB10822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HU_Msk   (0xFUL << RTC_TSTR_HU_Pos)"
0x000F0000 
.PP
Definition at line \fB10817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_HU_Pos   (16U)"

.PP
Definition at line \fB10816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNT   \fBRTC_TSTR_MNT_Msk\fP"

.PP
Definition at line \fB10825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNT_0   (0x1UL << RTC_TSTR_MNT_Pos)"
0x00001000 
.PP
Definition at line \fB10826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNT_1   (0x2UL << RTC_TSTR_MNT_Pos)"
0x00002000 
.PP
Definition at line \fB10827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNT_2   (0x4UL << RTC_TSTR_MNT_Pos)"
0x00004000 
.PP
Definition at line \fB10828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNT_Msk   (0x7UL << RTC_TSTR_MNT_Pos)"
0x00007000 
.PP
Definition at line \fB10824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNT_Pos   (12U)"

.PP
Definition at line \fB10823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNU   \fBRTC_TSTR_MNU_Msk\fP"

.PP
Definition at line \fB10831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNU_0   (0x1UL << RTC_TSTR_MNU_Pos)"
0x00000100 
.PP
Definition at line \fB10832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNU_1   (0x2UL << RTC_TSTR_MNU_Pos)"
0x00000200 
.PP
Definition at line \fB10833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNU_2   (0x4UL << RTC_TSTR_MNU_Pos)"
0x00000400 
.PP
Definition at line \fB10834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNU_3   (0x8UL << RTC_TSTR_MNU_Pos)"
0x00000800 
.PP
Definition at line \fB10835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNU_Msk   (0xFUL << RTC_TSTR_MNU_Pos)"
0x00000F00 
.PP
Definition at line \fB10830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_MNU_Pos   (8U)"

.PP
Definition at line \fB10829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_PM   \fBRTC_TSTR_PM_Msk\fP"

.PP
Definition at line \fB10810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_PM_Msk   (0x1UL << RTC_TSTR_PM_Pos)"
0x00400000 
.PP
Definition at line \fB10809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_PM_Pos   (22U)"

.PP
Definition at line \fB10808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_ST   \fBRTC_TSTR_ST_Msk\fP"

.PP
Definition at line \fB10838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_ST_0   (0x1UL << RTC_TSTR_ST_Pos)"
0x00000010 
.PP
Definition at line \fB10839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_ST_1   (0x2UL << RTC_TSTR_ST_Pos)"
0x00000020 
.PP
Definition at line \fB10840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_ST_2   (0x4UL << RTC_TSTR_ST_Pos)"
0x00000040 
.PP
Definition at line \fB10841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_ST_Msk   (0x7UL << RTC_TSTR_ST_Pos)"
0x00000070 
.PP
Definition at line \fB10837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_ST_Pos   (4U)"

.PP
Definition at line \fB10836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_SU   \fBRTC_TSTR_SU_Msk\fP"

.PP
Definition at line \fB10844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_SU_0   (0x1UL << RTC_TSTR_SU_Pos)"
0x00000001 
.PP
Definition at line \fB10845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_SU_1   (0x2UL << RTC_TSTR_SU_Pos)"
0x00000002 
.PP
Definition at line \fB10846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_SU_2   (0x4UL << RTC_TSTR_SU_Pos)"
0x00000004 
.PP
Definition at line \fB10847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_SU_3   (0x8UL << RTC_TSTR_SU_Pos)"
0x00000008 
.PP
Definition at line \fB10848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_SU_Msk   (0xFUL << RTC_TSTR_SU_Pos)"
0x0000000F 
.PP
Definition at line \fB10843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_TSTR_SU_Pos   (0U)"

.PP
Definition at line \fB10842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_WPR_KEY   \fBRTC_WPR_KEY_Msk\fP"

.PP
Definition at line \fB10792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_WPR_KEY_Msk   (0xFFUL << RTC_WPR_KEY_Pos)"
0x000000FF 
.PP
Definition at line \fB10791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_WPR_KEY_Pos   (0U)"

.PP
Definition at line \fB10790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_WUTR_WUT   \fBRTC_WUTR_WUT_Msk\fP"

.PP
Definition at line \fB10639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_WUTR_WUT_Msk   (0xFFFFUL << RTC_WUTR_WUT_Pos)"
0x0000FFFF 
.PP
Definition at line \fB10638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define RTC_WUTR_WUT_Pos   (0U)"

.PP
Definition at line \fB10637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ARG_CMDARG   \fBSDIO_ARG_CMDARG_Msk\fP"
Command argument 
.PP
Definition at line \fB11129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ARG_CMDARG_Msk   (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ARG_CMDARG_Pos   (0U)"

.PP
Definition at line \fB11127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_BYPASS   \fBSDIO_CLKCR_BYPASS_Msk\fP"
Clock divider bypass enable bit 
.PP
Definition at line \fB11111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_BYPASS_Msk   (0x1UL << SDIO_CLKCR_BYPASS_Pos)"
0x00000400 
.PP
Definition at line \fB11110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_BYPASS_Pos   (10U)"

.PP
Definition at line \fB11109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_CLKDIV   \fBSDIO_CLKCR_CLKDIV_Msk\fP"
Clock divide factor 
.br
 
.PP
Definition at line \fB11102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_CLKDIV_Msk   (0xFFUL << SDIO_CLKCR_CLKDIV_Pos)"
0x000000FF 
.PP
Definition at line \fB11101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_CLKDIV_Pos   (0U)"

.PP
Definition at line \fB11100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_CLKEN   \fBSDIO_CLKCR_CLKEN_Msk\fP"
Clock enable bit 
.br
 
.PP
Definition at line \fB11105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_CLKEN_Msk   (0x1UL << SDIO_CLKCR_CLKEN_Pos)"
0x00000100 
.PP
Definition at line \fB11104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_CLKEN_Pos   (8U)"

.PP
Definition at line \fB11103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_HWFC_EN   \fBSDIO_CLKCR_HWFC_EN_Msk\fP"
HW Flow Control enable 
.br
 
.PP
Definition at line \fB11124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_HWFC_EN_Msk   (0x1UL << SDIO_CLKCR_HWFC_EN_Pos)"
0x00004000 
.PP
Definition at line \fB11123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_HWFC_EN_Pos   (14U)"

.PP
Definition at line \fB11122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_NEGEDGE   \fBSDIO_CLKCR_NEGEDGE_Msk\fP"
SDIO_CK dephasing selection bit 
.PP
Definition at line \fB11121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_NEGEDGE_Msk   (0x1UL << SDIO_CLKCR_NEGEDGE_Pos)"
0x00002000 
.PP
Definition at line \fB11120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_NEGEDGE_Pos   (13U)"

.PP
Definition at line \fB11119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_PWRSAV   \fBSDIO_CLKCR_PWRSAV_Msk\fP"
Power saving configuration bit 
.br
 
.PP
Definition at line \fB11108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_PWRSAV_Msk   (0x1UL << SDIO_CLKCR_PWRSAV_Pos)"
0x00000200 
.PP
Definition at line \fB11107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_PWRSAV_Pos   (9U)"

.PP
Definition at line \fB11106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_WIDBUS   \fBSDIO_CLKCR_WIDBUS_Msk\fP"
WIDBUS[1:0] bits (Wide bus mode enable bit) 
.PP
Definition at line \fB11115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_WIDBUS_0   (0x1UL << SDIO_CLKCR_WIDBUS_Pos)"
0x0800 
.PP
Definition at line \fB11116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_WIDBUS_1   (0x2UL << SDIO_CLKCR_WIDBUS_Pos)"
0x1000 
.PP
Definition at line \fB11117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_WIDBUS_Msk   (0x3UL << SDIO_CLKCR_WIDBUS_Pos)"
0x00001800 
.PP
Definition at line \fB11114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CLKCR_WIDBUS_Pos   (11U)"

.PP
Definition at line \fB11113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CEATACMD   \fBSDIO_CMD_CEATACMD_Msk\fP"
CE-ATA command 
.br
 
.PP
Definition at line \fB11162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CEATACMD_Msk   (0x1UL << SDIO_CMD_CEATACMD_Pos)"
0x00004000 
.PP
Definition at line \fB11161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CEATACMD_Pos   (14U)"

.PP
Definition at line \fB11160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CMDINDEX   \fBSDIO_CMD_CMDINDEX_Msk\fP"
Command Index 
.br
 
.PP
Definition at line \fB11134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CMDINDEX_Msk   (0x3FUL << SDIO_CMD_CMDINDEX_Pos)"
0x0000003F 
.PP
Definition at line \fB11133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CMDINDEX_Pos   (0U)"

.PP
Definition at line \fB11132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CPSMEN   \fBSDIO_CMD_CPSMEN_Msk\fP"
Command path state machine (CPSM) Enable bit 
.br
 
.PP
Definition at line \fB11150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CPSMEN_Msk   (0x1UL << SDIO_CMD_CPSMEN_Pos)"
0x00000400 
.PP
Definition at line \fB11149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_CPSMEN_Pos   (10U)"

.PP
Definition at line \fB11148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_ENCMDCOMPL   \fBSDIO_CMD_ENCMDCOMPL_Msk\fP"
Enable CMD completion 
.br
 
.PP
Definition at line \fB11156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_ENCMDCOMPL_Msk   (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos)"
0x00001000 
.PP
Definition at line \fB11155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_ENCMDCOMPL_Pos   (12U)"

.PP
Definition at line \fB11154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_NIEN   \fBSDIO_CMD_NIEN_Msk\fP"
Not Interrupt Enable 
.br
 
.PP
Definition at line \fB11159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_NIEN_Msk   (0x1UL << SDIO_CMD_NIEN_Pos)"
0x00002000 
.PP
Definition at line \fB11158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_NIEN_Pos   (13U)"

.PP
Definition at line \fB11157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_SDIOSUSPEND   \fBSDIO_CMD_SDIOSUSPEND_Msk\fP"
SD I/O suspend command 
.br
 
.PP
Definition at line \fB11153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_SDIOSUSPEND_Msk   (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos)"
0x00000800 
.PP
Definition at line \fB11152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_SDIOSUSPEND_Pos   (11U)"

.PP
Definition at line \fB11151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITINT   \fBSDIO_CMD_WAITINT_Msk\fP"
CPSM Waits for Interrupt Request 
.br
 
.PP
Definition at line \fB11144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITINT_Msk   (0x1UL << SDIO_CMD_WAITINT_Pos)"
0x00000100 
.PP
Definition at line \fB11143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITINT_Pos   (8U)"

.PP
Definition at line \fB11142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITPEND   \fBSDIO_CMD_WAITPEND_Msk\fP"
CPSM Waits for ends of data transfer (CmdPend internal signal) 
.PP
Definition at line \fB11147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITPEND_Msk   (0x1UL << SDIO_CMD_WAITPEND_Pos)"
0x00000200 
.PP
Definition at line \fB11146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITPEND_Pos   (9U)"

.PP
Definition at line \fB11145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITRESP   \fBSDIO_CMD_WAITRESP_Msk\fP"
WAITRESP[1:0] bits (Wait for response bits) 
.PP
Definition at line \fB11138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITRESP_0   (0x1UL << SDIO_CMD_WAITRESP_Pos)"
0x0040 
.PP
Definition at line \fB11139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITRESP_1   (0x2UL << SDIO_CMD_WAITRESP_Pos)"
0x0080 
.PP
Definition at line \fB11140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITRESP_Msk   (0x3UL << SDIO_CMD_WAITRESP_Pos)"
0x000000C0 
.PP
Definition at line \fB11137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_CMD_WAITRESP_Pos   (6U)"

.PP
Definition at line \fB11136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCOUNT_DATACOUNT   \fBSDIO_DCOUNT_DATACOUNT_Msk\fP"
Data count value 
.PP
Definition at line \fB11242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCOUNT_DATACOUNT_Msk   (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos)"
0x01FFFFFF 
.PP
Definition at line \fB11241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCOUNT_DATACOUNT_Pos   (0U)"

.PP
Definition at line \fB11240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DBLOCKSIZE   \fBSDIO_DCTRL_DBLOCKSIZE_Msk\fP"
DBLOCKSIZE[3:0] bits (Data block size) 
.PP
Definition at line \fB11220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DBLOCKSIZE_0   (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
0x0010 
.PP
Definition at line \fB11221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DBLOCKSIZE_1   (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
0x0020 
.PP
Definition at line \fB11222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DBLOCKSIZE_2   (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
0x0040 
.PP
Definition at line \fB11223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DBLOCKSIZE_3   (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
0x0080 
.PP
Definition at line \fB11224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DBLOCKSIZE_Msk   (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos)"
0x000000F0 
.PP
Definition at line \fB11219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DBLOCKSIZE_Pos   (4U)"

.PP
Definition at line \fB11218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DMAEN   \fBSDIO_DCTRL_DMAEN_Msk\fP"
DMA enabled bit 
.br
 
.PP
Definition at line \fB11216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DMAEN_Msk   (0x1UL << SDIO_DCTRL_DMAEN_Pos)"
0x00000008 
.PP
Definition at line \fB11215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DMAEN_Pos   (3U)"

.PP
Definition at line \fB11214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTDIR   \fBSDIO_DCTRL_DTDIR_Msk\fP"
Data transfer direction selection 
.PP
Definition at line \fB11210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTDIR_Msk   (0x1UL << SDIO_DCTRL_DTDIR_Pos)"
0x00000002 
.PP
Definition at line \fB11209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTDIR_Pos   (1U)"

.PP
Definition at line \fB11208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTEN   \fBSDIO_DCTRL_DTEN_Msk\fP"
Data transfer enabled bit 
.br
 
.PP
Definition at line \fB11207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTEN_Msk   (0x1UL << SDIO_DCTRL_DTEN_Pos)"
0x00000001 
.PP
Definition at line \fB11206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTEN_Pos   (0U)"

.PP
Definition at line \fB11205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTMODE   \fBSDIO_DCTRL_DTMODE_Msk\fP"
Data transfer mode selection 
.br
 
.PP
Definition at line \fB11213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTMODE_Msk   (0x1UL << SDIO_DCTRL_DTMODE_Pos)"
0x00000004 
.PP
Definition at line \fB11212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_DTMODE_Pos   (2U)"

.PP
Definition at line \fB11211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWMOD   \fBSDIO_DCTRL_RWMOD_Msk\fP"
Read wait mode 
.br
 
.PP
Definition at line \fB11234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWMOD_Msk   (0x1UL << SDIO_DCTRL_RWMOD_Pos)"
0x00000400 
.PP
Definition at line \fB11233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWMOD_Pos   (10U)"

.PP
Definition at line \fB11232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWSTART   \fBSDIO_DCTRL_RWSTART_Msk\fP"
Read wait start 
.br
 
.PP
Definition at line \fB11228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWSTART_Msk   (0x1UL << SDIO_DCTRL_RWSTART_Pos)"
0x00000100 
.PP
Definition at line \fB11227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWSTART_Pos   (8U)"

.PP
Definition at line \fB11226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWSTOP   \fBSDIO_DCTRL_RWSTOP_Msk\fP"
Read wait stop 
.br
 
.PP
Definition at line \fB11231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWSTOP_Msk   (0x1UL << SDIO_DCTRL_RWSTOP_Pos)"
0x00000200 
.PP
Definition at line \fB11230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_RWSTOP_Pos   (9U)"

.PP
Definition at line \fB11229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_SDIOEN   \fBSDIO_DCTRL_SDIOEN_Msk\fP"
SD I/O enable functions 
.PP
Definition at line \fB11237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_SDIOEN_Msk   (0x1UL << SDIO_DCTRL_SDIOEN_Pos)"
0x00000800 
.PP
Definition at line \fB11236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DCTRL_SDIOEN_Pos   (11U)"

.PP
Definition at line \fB11235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DLEN_DATALENGTH   \fBSDIO_DLEN_DATALENGTH_Msk\fP"
Data length value 
.br
 
.PP
Definition at line \fB11202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DLEN_DATALENGTH_Msk   (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos)"
0x01FFFFFF 
.PP
Definition at line \fB11201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DLEN_DATALENGTH_Pos   (0U)"

.PP
Definition at line \fB11200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DTIMER_DATATIME   \fBSDIO_DTIMER_DATATIME_Msk\fP"
Data timeout period\&. 
.PP
Definition at line \fB11197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DTIMER_DATATIME_Msk   (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_DTIMER_DATATIME_Pos   (0U)"

.PP
Definition at line \fB11195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_FIFO_FIFODATA   \fBSDIO_FIFO_FIFODATA_Msk\fP"
Receive and transmit FIFO data 
.PP
Definition at line \fB11441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_FIFO_FIFODATA_Msk   (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_FIFO_FIFODATA_Pos   (0U)"

.PP
Definition at line \fB11439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_FIFOCNT_FIFOCOUNT   \fBSDIO_FIFOCNT_FIFOCOUNT_Msk\fP"
Remaining number of words to be written to or read from the FIFO 
.PP
Definition at line \fB11436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_FIFOCNT_FIFOCOUNT_Msk   (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos)"
0x00FFFFFF 
.PP
Definition at line \fB11435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_FIFOCNT_FIFOCOUNT_Pos   (0U)"

.PP
Definition at line \fB11434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CCRCFAILC   \fBSDIO_ICR_CCRCFAILC_Msk\fP"
CCRCFAIL flag clear bit 
.PP
Definition at line \fB11321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CCRCFAILC_Msk   (0x1UL << SDIO_ICR_CCRCFAILC_Pos)"
0x00000001 
.PP
Definition at line \fB11320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CCRCFAILC_Pos   (0U)"

.PP
Definition at line \fB11319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CEATAENDC   \fBSDIO_ICR_CEATAENDC_Msk\fP"
CEATAEND flag clear bit 
.PP
Definition at line \fB11357\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CEATAENDC_Msk   (0x1UL << SDIO_ICR_CEATAENDC_Pos)"
0x00800000 
.PP
Definition at line \fB11356\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CEATAENDC_Pos   (23U)"

.PP
Definition at line \fB11355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CMDRENDC   \fBSDIO_ICR_CMDRENDC_Msk\fP"
CMDREND flag clear bit 
.br
 
.PP
Definition at line \fB11339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CMDRENDC_Msk   (0x1UL << SDIO_ICR_CMDRENDC_Pos)"
0x00000040 
.PP
Definition at line \fB11338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CMDRENDC_Pos   (6U)"

.PP
Definition at line \fB11337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CMDSENTC   \fBSDIO_ICR_CMDSENTC_Msk\fP"
CMDSENT flag clear bit 
.br
 
.PP
Definition at line \fB11342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CMDSENTC_Msk   (0x1UL << SDIO_ICR_CMDSENTC_Pos)"
0x00000080 
.PP
Definition at line \fB11341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CMDSENTC_Pos   (7U)"

.PP
Definition at line \fB11340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CTIMEOUTC   \fBSDIO_ICR_CTIMEOUTC_Msk\fP"
CTIMEOUT flag clear bit 
.PP
Definition at line \fB11327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CTIMEOUTC_Msk   (0x1UL << SDIO_ICR_CTIMEOUTC_Pos)"
0x00000004 
.PP
Definition at line \fB11326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_CTIMEOUTC_Pos   (2U)"

.PP
Definition at line \fB11325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DATAENDC   \fBSDIO_ICR_DATAENDC_Msk\fP"
DATAEND flag clear bit 
.br
 
.PP
Definition at line \fB11345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DATAENDC_Msk   (0x1UL << SDIO_ICR_DATAENDC_Pos)"
0x00000100 
.PP
Definition at line \fB11344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DATAENDC_Pos   (8U)"

.PP
Definition at line \fB11343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DBCKENDC   \fBSDIO_ICR_DBCKENDC_Msk\fP"
DBCKEND flag clear bit 
.br
 
.PP
Definition at line \fB11351\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DBCKENDC_Msk   (0x1UL << SDIO_ICR_DBCKENDC_Pos)"
0x00000400 
.PP
Definition at line \fB11350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DBCKENDC_Pos   (10U)"

.PP
Definition at line \fB11349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DCRCFAILC   \fBSDIO_ICR_DCRCFAILC_Msk\fP"
DCRCFAIL flag clear bit 
.PP
Definition at line \fB11324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DCRCFAILC_Msk   (0x1UL << SDIO_ICR_DCRCFAILC_Pos)"
0x00000002 
.PP
Definition at line \fB11323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DCRCFAILC_Pos   (1U)"

.PP
Definition at line \fB11322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DTIMEOUTC   \fBSDIO_ICR_DTIMEOUTC_Msk\fP"
DTIMEOUT flag clear bit 
.PP
Definition at line \fB11330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DTIMEOUTC_Msk   (0x1UL << SDIO_ICR_DTIMEOUTC_Pos)"
0x00000008 
.PP
Definition at line \fB11329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_DTIMEOUTC_Pos   (3U)"

.PP
Definition at line \fB11328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_RXOVERRC   \fBSDIO_ICR_RXOVERRC_Msk\fP"
RXOVERR flag clear bit 
.br
 
.PP
Definition at line \fB11336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_RXOVERRC_Msk   (0x1UL << SDIO_ICR_RXOVERRC_Pos)"
0x00000020 
.PP
Definition at line \fB11335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_RXOVERRC_Pos   (5U)"

.PP
Definition at line \fB11334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_SDIOITC   \fBSDIO_ICR_SDIOITC_Msk\fP"
SDIOIT flag clear bit 
.br
 
.PP
Definition at line \fB11354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_SDIOITC_Msk   (0x1UL << SDIO_ICR_SDIOITC_Pos)"
0x00400000 
.PP
Definition at line \fB11353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_SDIOITC_Pos   (22U)"

.PP
Definition at line \fB11352\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_STBITERRC   \fBSDIO_ICR_STBITERRC_Msk\fP"
STBITERR flag clear bit 
.PP
Definition at line \fB11348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_STBITERRC_Msk   (0x1UL << SDIO_ICR_STBITERRC_Pos)"
0x00000200 
.PP
Definition at line \fB11347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_STBITERRC_Pos   (9U)"

.PP
Definition at line \fB11346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_TXUNDERRC   \fBSDIO_ICR_TXUNDERRC_Msk\fP"
TXUNDERR flag clear bit 
.PP
Definition at line \fB11333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_TXUNDERRC_Msk   (0x1UL << SDIO_ICR_TXUNDERRC_Pos)"
0x00000010 
.PP
Definition at line \fB11332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_ICR_TXUNDERRC_Pos   (4U)"

.PP
Definition at line \fB11331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CCRCFAILIE   \fBSDIO_MASK_CCRCFAILIE_Msk\fP"
Command CRC Fail Interrupt Enable 
.br
 
.PP
Definition at line \fB11362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CCRCFAILIE_Msk   (0x1UL << SDIO_MASK_CCRCFAILIE_Pos)"
0x00000001 
.PP
Definition at line \fB11361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CCRCFAILIE_Pos   (0U)"

.PP
Definition at line \fB11360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CEATAENDIE   \fBSDIO_MASK_CEATAENDIE_Msk\fP"
CE-ATA command completion signal received Interrupt Enable 
.PP
Definition at line \fB11431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CEATAENDIE_Msk   (0x1UL << SDIO_MASK_CEATAENDIE_Pos)"
0x00800000 
.PP
Definition at line \fB11430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CEATAENDIE_Pos   (23U)"

.PP
Definition at line \fB11429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDACTIE   \fBSDIO_MASK_CMDACTIE_Msk\fP"
CCommand Acting Interrupt Enable 
.br
 
.PP
Definition at line \fB11395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDACTIE_Msk   (0x1UL << SDIO_MASK_CMDACTIE_Pos)"
0x00000800 
.PP
Definition at line \fB11394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDACTIE_Pos   (11U)"

.PP
Definition at line \fB11393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDRENDIE   \fBSDIO_MASK_CMDRENDIE_Msk\fP"
Command Response Received Interrupt Enable 
.PP
Definition at line \fB11380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDRENDIE_Msk   (0x1UL << SDIO_MASK_CMDRENDIE_Pos)"
0x00000040 
.PP
Definition at line \fB11379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDRENDIE_Pos   (6U)"

.PP
Definition at line \fB11378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDSENTIE   \fBSDIO_MASK_CMDSENTIE_Msk\fP"
Command Sent Interrupt Enable 
.br
 
.PP
Definition at line \fB11383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDSENTIE_Msk   (0x1UL << SDIO_MASK_CMDSENTIE_Pos)"
0x00000080 
.PP
Definition at line \fB11382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CMDSENTIE_Pos   (7U)"

.PP
Definition at line \fB11381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CTIMEOUTIE   \fBSDIO_MASK_CTIMEOUTIE_Msk\fP"
Command TimeOut Interrupt Enable 
.br
 
.PP
Definition at line \fB11368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CTIMEOUTIE_Msk   (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos)"
0x00000004 
.PP
Definition at line \fB11367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_CTIMEOUTIE_Pos   (2U)"

.PP
Definition at line \fB11366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DATAENDIE   \fBSDIO_MASK_DATAENDIE_Msk\fP"
Data End Interrupt Enable 
.br
 
.PP
Definition at line \fB11386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DATAENDIE_Msk   (0x1UL << SDIO_MASK_DATAENDIE_Pos)"
0x00000100 
.PP
Definition at line \fB11385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DATAENDIE_Pos   (8U)"

.PP
Definition at line \fB11384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DBCKENDIE   \fBSDIO_MASK_DBCKENDIE_Msk\fP"
Data Block End Interrupt Enable 
.br
 
.PP
Definition at line \fB11392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DBCKENDIE_Msk   (0x1UL << SDIO_MASK_DBCKENDIE_Pos)"
0x00000400 
.PP
Definition at line \fB11391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DBCKENDIE_Pos   (10U)"

.PP
Definition at line \fB11390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DCRCFAILIE   \fBSDIO_MASK_DCRCFAILIE_Msk\fP"
Data CRC Fail Interrupt Enable 
.br
 
.PP
Definition at line \fB11365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DCRCFAILIE_Msk   (0x1UL << SDIO_MASK_DCRCFAILIE_Pos)"
0x00000002 
.PP
Definition at line \fB11364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DCRCFAILIE_Pos   (1U)"

.PP
Definition at line \fB11363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DTIMEOUTIE   \fBSDIO_MASK_DTIMEOUTIE_Msk\fP"
Data TimeOut Interrupt Enable 
.br
 
.PP
Definition at line \fB11371\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DTIMEOUTIE_Msk   (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos)"
0x00000008 
.PP
Definition at line \fB11370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_DTIMEOUTIE_Pos   (3U)"

.PP
Definition at line \fB11369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXACTIE   \fBSDIO_MASK_RXACTIE_Msk\fP"
Data receive acting interrupt enabled 
.br
 
.PP
Definition at line \fB11401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXACTIE_Msk   (0x1UL << SDIO_MASK_RXACTIE_Pos)"
0x00002000 
.PP
Definition at line \fB11400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXACTIE_Pos   (13U)"

.PP
Definition at line \fB11399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXDAVLIE   \fBSDIO_MASK_RXDAVLIE_Msk\fP"
Data available in Rx FIFO interrupt Enable 
.PP
Definition at line \fB11425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXDAVLIE_Msk   (0x1UL << SDIO_MASK_RXDAVLIE_Pos)"
0x00200000 
.PP
Definition at line \fB11424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXDAVLIE_Pos   (21U)"

.PP
Definition at line \fB11423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOEIE   \fBSDIO_MASK_RXFIFOEIE_Msk\fP"
Rx FIFO Empty interrupt Enable 
.br
 
.PP
Definition at line \fB11419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOEIE_Msk   (0x1UL << SDIO_MASK_RXFIFOEIE_Pos)"
0x00080000 
.PP
Definition at line \fB11418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOEIE_Pos   (19U)"

.PP
Definition at line \fB11417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOFIE   \fBSDIO_MASK_RXFIFOFIE_Msk\fP"
Rx FIFO Full interrupt Enable 
.br
 
.PP
Definition at line \fB11413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOFIE_Msk   (0x1UL << SDIO_MASK_RXFIFOFIE_Pos)"
0x00020000 
.PP
Definition at line \fB11412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOFIE_Pos   (17U)"

.PP
Definition at line \fB11411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOHFIE   \fBSDIO_MASK_RXFIFOHFIE_Msk\fP"
Rx FIFO Half Full interrupt Enable 
.br
 
.PP
Definition at line \fB11407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOHFIE_Msk   (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos)"
0x00008000 
.PP
Definition at line \fB11406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXFIFOHFIE_Pos   (15U)"

.PP
Definition at line \fB11405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXOVERRIE   \fBSDIO_MASK_RXOVERRIE_Msk\fP"
Rx FIFO OverRun Error Interrupt Enable 
.br
 
.PP
Definition at line \fB11377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXOVERRIE_Msk   (0x1UL << SDIO_MASK_RXOVERRIE_Pos)"
0x00000020 
.PP
Definition at line \fB11376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_RXOVERRIE_Pos   (5U)"

.PP
Definition at line \fB11375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_SDIOITIE   \fBSDIO_MASK_SDIOITIE_Msk\fP"
SDIO Mode Interrupt Received interrupt Enable 
.PP
Definition at line \fB11428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_SDIOITIE_Msk   (0x1UL << SDIO_MASK_SDIOITIE_Pos)"
0x00400000 
.PP
Definition at line \fB11427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_SDIOITIE_Pos   (22U)"

.PP
Definition at line \fB11426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_STBITERRIE   \fBSDIO_MASK_STBITERRIE_Msk\fP"
Start Bit Error Interrupt Enable 
.br
 
.PP
Definition at line \fB11389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_STBITERRIE_Msk   (0x1UL << SDIO_MASK_STBITERRIE_Pos)"
0x00000200 
.PP
Definition at line \fB11388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_STBITERRIE_Pos   (9U)"

.PP
Definition at line \fB11387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXACTIE   \fBSDIO_MASK_TXACTIE_Msk\fP"
Data Transmit Acting Interrupt Enable 
.br
 
.PP
Definition at line \fB11398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXACTIE_Msk   (0x1UL << SDIO_MASK_TXACTIE_Pos)"
0x00001000 
.PP
Definition at line \fB11397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXACTIE_Pos   (12U)"

.PP
Definition at line \fB11396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXDAVLIE   \fBSDIO_MASK_TXDAVLIE_Msk\fP"
Data available in Tx FIFO interrupt Enable 
.PP
Definition at line \fB11422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXDAVLIE_Msk   (0x1UL << SDIO_MASK_TXDAVLIE_Pos)"
0x00100000 
.PP
Definition at line \fB11421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXDAVLIE_Pos   (20U)"

.PP
Definition at line \fB11420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOEIE   \fBSDIO_MASK_TXFIFOEIE_Msk\fP"
Tx FIFO Empty interrupt Enable 
.br
 
.PP
Definition at line \fB11416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOEIE_Msk   (0x1UL << SDIO_MASK_TXFIFOEIE_Pos)"
0x00040000 
.PP
Definition at line \fB11415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOEIE_Pos   (18U)"

.PP
Definition at line \fB11414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOFIE   \fBSDIO_MASK_TXFIFOFIE_Msk\fP"
Tx FIFO Full interrupt Enable 
.br
 
.PP
Definition at line \fB11410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOFIE_Msk   (0x1UL << SDIO_MASK_TXFIFOFIE_Pos)"
0x00010000 
.PP
Definition at line \fB11409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOFIE_Pos   (16U)"

.PP
Definition at line \fB11408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOHEIE   \fBSDIO_MASK_TXFIFOHEIE_Msk\fP"
Tx FIFO Half Empty interrupt Enable 
.br
 
.PP
Definition at line \fB11404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOHEIE_Msk   (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos)"
0x00004000 
.PP
Definition at line \fB11403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXFIFOHEIE_Pos   (14U)"

.PP
Definition at line \fB11402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXUNDERRIE   \fBSDIO_MASK_TXUNDERRIE_Msk\fP"
Tx FIFO UnderRun Error Interrupt Enable 
.br
 
.PP
Definition at line \fB11374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXUNDERRIE_Msk   (0x1UL << SDIO_MASK_TXUNDERRIE_Pos)"
0x00000010 
.PP
Definition at line \fB11373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_MASK_TXUNDERRIE_Pos   (4U)"

.PP
Definition at line \fB11372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_POWER_PWRCTRL   \fBSDIO_POWER_PWRCTRL_Msk\fP"
PWRCTRL[1:0] bits (Power supply control bits) 
.PP
Definition at line \fB11095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_POWER_PWRCTRL_0   (0x1UL << SDIO_POWER_PWRCTRL_Pos)"
0x01 
.PP
Definition at line \fB11096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_POWER_PWRCTRL_1   (0x2UL << SDIO_POWER_PWRCTRL_Pos)"
0x02 
.PP
Definition at line \fB11097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_POWER_PWRCTRL_Msk   (0x3UL << SDIO_POWER_PWRCTRL_Pos)"
0x00000003 
.PP
Definition at line \fB11094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_POWER_PWRCTRL_Pos   (0U)"

.PP
Definition at line \fB11093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP0_CARDSTATUS0   \fBSDIO_RESP0_CARDSTATUS0_Msk\fP"
Card Status 
.PP
Definition at line \fB11172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP0_CARDSTATUS0_Msk   (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP0_CARDSTATUS0_Pos   (0U)"

.PP
Definition at line \fB11170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP1_CARDSTATUS1   \fBSDIO_RESP1_CARDSTATUS1_Msk\fP"
Card Status 
.PP
Definition at line \fB11177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP1_CARDSTATUS1_Msk   (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP1_CARDSTATUS1_Pos   (0U)"

.PP
Definition at line \fB11175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP2_CARDSTATUS2   \fBSDIO_RESP2_CARDSTATUS2_Msk\fP"
Card Status 
.PP
Definition at line \fB11182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP2_CARDSTATUS2_Msk   (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP2_CARDSTATUS2_Pos   (0U)"

.PP
Definition at line \fB11180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP3_CARDSTATUS3   \fBSDIO_RESP3_CARDSTATUS3_Msk\fP"
Card Status 
.PP
Definition at line \fB11187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP3_CARDSTATUS3_Msk   (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP3_CARDSTATUS3_Pos   (0U)"

.PP
Definition at line \fB11185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP4_CARDSTATUS4   \fBSDIO_RESP4_CARDSTATUS4_Msk\fP"
Card Status 
.PP
Definition at line \fB11192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP4_CARDSTATUS4_Msk   (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB11191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESP4_CARDSTATUS4_Pos   (0U)"

.PP
Definition at line \fB11190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESPCMD_RESPCMD   \fBSDIO_RESPCMD_RESPCMD_Msk\fP"
Response command index 
.PP
Definition at line \fB11167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESPCMD_RESPCMD_Msk   (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos)"
0x0000003F 
.PP
Definition at line \fB11166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_RESPCMD_RESPCMD_Pos   (0U)"

.PP
Definition at line \fB11165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CCRCFAIL   \fBSDIO_STA_CCRCFAIL_Msk\fP"
Command response received (CRC check failed) 
.br
 
.PP
Definition at line \fB11247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CCRCFAIL_Msk   (0x1UL << SDIO_STA_CCRCFAIL_Pos)"
0x00000001 
.PP
Definition at line \fB11246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CCRCFAIL_Pos   (0U)"

.PP
Definition at line \fB11245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CEATAEND   \fBSDIO_STA_CEATAEND_Msk\fP"
CE-ATA command completion signal received for CMD61 
.PP
Definition at line \fB11316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CEATAEND_Msk   (0x1UL << SDIO_STA_CEATAEND_Pos)"
0x00800000 
.PP
Definition at line \fB11315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CEATAEND_Pos   (23U)"

.PP
Definition at line \fB11314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDACT   \fBSDIO_STA_CMDACT_Msk\fP"
Command transfer in progress 
.br
 
.PP
Definition at line \fB11280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDACT_Msk   (0x1UL << SDIO_STA_CMDACT_Pos)"
0x00000800 
.PP
Definition at line \fB11279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDACT_Pos   (11U)"

.PP
Definition at line \fB11278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDREND   \fBSDIO_STA_CMDREND_Msk\fP"
Command response received (CRC check passed) 
.br
 
.PP
Definition at line \fB11265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDREND_Msk   (0x1UL << SDIO_STA_CMDREND_Pos)"
0x00000040 
.PP
Definition at line \fB11264\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDREND_Pos   (6U)"

.PP
Definition at line \fB11263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDSENT   \fBSDIO_STA_CMDSENT_Msk\fP"
Command sent (no response required) 
.br
 
.PP
Definition at line \fB11268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDSENT_Msk   (0x1UL << SDIO_STA_CMDSENT_Pos)"
0x00000080 
.PP
Definition at line \fB11267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CMDSENT_Pos   (7U)"

.PP
Definition at line \fB11266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CTIMEOUT   \fBSDIO_STA_CTIMEOUT_Msk\fP"
Command response timeout 
.br
 
.PP
Definition at line \fB11253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CTIMEOUT_Msk   (0x1UL << SDIO_STA_CTIMEOUT_Pos)"
0x00000004 
.PP
Definition at line \fB11252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_CTIMEOUT_Pos   (2U)"

.PP
Definition at line \fB11251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DATAEND   \fBSDIO_STA_DATAEND_Msk\fP"
Data end (data counter, SDIDCOUNT, is zero) 
.br
 
.PP
Definition at line \fB11271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DATAEND_Msk   (0x1UL << SDIO_STA_DATAEND_Pos)"
0x00000100 
.PP
Definition at line \fB11270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DATAEND_Pos   (8U)"

.PP
Definition at line \fB11269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DBCKEND   \fBSDIO_STA_DBCKEND_Msk\fP"
Data block sent/received (CRC check passed) 
.br
 
.PP
Definition at line \fB11277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DBCKEND_Msk   (0x1UL << SDIO_STA_DBCKEND_Pos)"
0x00000400 
.PP
Definition at line \fB11276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DBCKEND_Pos   (10U)"

.PP
Definition at line \fB11275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DCRCFAIL   \fBSDIO_STA_DCRCFAIL_Msk\fP"
Data block sent/received (CRC check failed) 
.br
 
.PP
Definition at line \fB11250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DCRCFAIL_Msk   (0x1UL << SDIO_STA_DCRCFAIL_Pos)"
0x00000002 
.PP
Definition at line \fB11249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DCRCFAIL_Pos   (1U)"

.PP
Definition at line \fB11248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DTIMEOUT   \fBSDIO_STA_DTIMEOUT_Msk\fP"
Data timeout 
.br
 
.PP
Definition at line \fB11256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DTIMEOUT_Msk   (0x1UL << SDIO_STA_DTIMEOUT_Pos)"
0x00000008 
.PP
Definition at line \fB11255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_DTIMEOUT_Pos   (3U)"

.PP
Definition at line \fB11254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXACT   \fBSDIO_STA_RXACT_Msk\fP"
Data receive in progress 
.br
 
.PP
Definition at line \fB11286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXACT_Msk   (0x1UL << SDIO_STA_RXACT_Pos)"
0x00002000 
.PP
Definition at line \fB11285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXACT_Pos   (13U)"

.PP
Definition at line \fB11284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXDAVL   \fBSDIO_STA_RXDAVL_Msk\fP"
Data available in receive FIFO 
.br
 
.PP
Definition at line \fB11310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXDAVL_Msk   (0x1UL << SDIO_STA_RXDAVL_Pos)"
0x00200000 
.PP
Definition at line \fB11309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXDAVL_Pos   (21U)"

.PP
Definition at line \fB11308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOE   \fBSDIO_STA_RXFIFOE_Msk\fP"
Receive FIFO empty 
.br
 
.PP
Definition at line \fB11304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOE_Msk   (0x1UL << SDIO_STA_RXFIFOE_Pos)"
0x00080000 
.PP
Definition at line \fB11303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOE_Pos   (19U)"

.PP
Definition at line \fB11302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOF   \fBSDIO_STA_RXFIFOF_Msk\fP"
Receive FIFO full 
.br
 
.PP
Definition at line \fB11298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOF_Msk   (0x1UL << SDIO_STA_RXFIFOF_Pos)"
0x00020000 
.PP
Definition at line \fB11297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOF_Pos   (17U)"

.PP
Definition at line \fB11296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOHF   \fBSDIO_STA_RXFIFOHF_Msk\fP"
Receive FIFO Half Full: there are at least 8 words in the FIFO 
.PP
Definition at line \fB11292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOHF_Msk   (0x1UL << SDIO_STA_RXFIFOHF_Pos)"
0x00008000 
.PP
Definition at line \fB11291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXFIFOHF_Pos   (15U)"

.PP
Definition at line \fB11290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXOVERR   \fBSDIO_STA_RXOVERR_Msk\fP"
Received FIFO overrun error 
.br
 
.PP
Definition at line \fB11262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXOVERR_Msk   (0x1UL << SDIO_STA_RXOVERR_Pos)"
0x00000020 
.PP
Definition at line \fB11261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_RXOVERR_Pos   (5U)"

.PP
Definition at line \fB11260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_SDIOIT   \fBSDIO_STA_SDIOIT_Msk\fP"
SDIO interrupt received 
.br
 
.PP
Definition at line \fB11313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_SDIOIT_Msk   (0x1UL << SDIO_STA_SDIOIT_Pos)"
0x00400000 
.PP
Definition at line \fB11312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_SDIOIT_Pos   (22U)"

.PP
Definition at line \fB11311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_STBITERR   \fBSDIO_STA_STBITERR_Msk\fP"
Start bit not detected on all data signals in wide bus mode 
.PP
Definition at line \fB11274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_STBITERR_Msk   (0x1UL << SDIO_STA_STBITERR_Pos)"
0x00000200 
.PP
Definition at line \fB11273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_STBITERR_Pos   (9U)"

.PP
Definition at line \fB11272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXACT   \fBSDIO_STA_TXACT_Msk\fP"
Data transmit in progress 
.br
 
.PP
Definition at line \fB11283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXACT_Msk   (0x1UL << SDIO_STA_TXACT_Pos)"
0x00001000 
.PP
Definition at line \fB11282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXACT_Pos   (12U)"

.PP
Definition at line \fB11281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXDAVL   \fBSDIO_STA_TXDAVL_Msk\fP"
Data available in transmit FIFO 
.br
 
.PP
Definition at line \fB11307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXDAVL_Msk   (0x1UL << SDIO_STA_TXDAVL_Pos)"
0x00100000 
.PP
Definition at line \fB11306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXDAVL_Pos   (20U)"

.PP
Definition at line \fB11305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOE   \fBSDIO_STA_TXFIFOE_Msk\fP"
Transmit FIFO empty 
.br
 
.PP
Definition at line \fB11301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOE_Msk   (0x1UL << SDIO_STA_TXFIFOE_Pos)"
0x00040000 
.PP
Definition at line \fB11300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOE_Pos   (18U)"

.PP
Definition at line \fB11299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOF   \fBSDIO_STA_TXFIFOF_Msk\fP"
Transmit FIFO full 
.br
 
.PP
Definition at line \fB11295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOF_Msk   (0x1UL << SDIO_STA_TXFIFOF_Pos)"
0x00010000 
.PP
Definition at line \fB11294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOF_Pos   (16U)"

.PP
Definition at line \fB11293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOHE   \fBSDIO_STA_TXFIFOHE_Msk\fP"
Transmit FIFO Half Empty: at least 8 words can be written into the FIFO 
.PP
Definition at line \fB11289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOHE_Msk   (0x1UL << SDIO_STA_TXFIFOHE_Pos)"
0x00004000 
.PP
Definition at line \fB11288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXFIFOHE_Pos   (14U)"

.PP
Definition at line \fB11287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXUNDERR   \fBSDIO_STA_TXUNDERR_Msk\fP"
Transmit FIFO underrun error 
.br
 
.PP
Definition at line \fB11259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXUNDERR_Msk   (0x1UL << SDIO_STA_TXUNDERR_Pos)"
0x00000010 
.PP
Definition at line \fB11258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SDIO_STA_TXUNDERR_Pos   (4U)"

.PP
Definition at line \fB11257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BIDIMODE   \fBSPI_CR1_BIDIMODE_Msk\fP"
Bidirectional data mode enable 
.br
 
.PP
Definition at line \fB11497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BIDIMODE_Msk   (0x1UL << SPI_CR1_BIDIMODE_Pos)"
0x00008000 
.PP
Definition at line \fB11496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BIDIMODE_Pos   (15U)"

.PP
Definition at line \fB11495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BIDIOE   \fBSPI_CR1_BIDIOE_Msk\fP"
Output enable in bidirectional mode 
.PP
Definition at line \fB11494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BIDIOE_Msk   (0x1UL << SPI_CR1_BIDIOE_Pos)"
0x00004000 
.PP
Definition at line \fB11493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BIDIOE_Pos   (14U)"

.PP
Definition at line \fB11492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BR   \fBSPI_CR1_BR_Msk\fP"
BR[2:0] bits (Baud Rate Control) 
.PP
Definition at line \fB11463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BR_0   (0x1UL << SPI_CR1_BR_Pos)"
0x00000008 
.PP
Definition at line \fB11464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BR_1   (0x2UL << SPI_CR1_BR_Pos)"
0x00000010 
.PP
Definition at line \fB11465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BR_2   (0x4UL << SPI_CR1_BR_Pos)"
0x00000020 
.PP
Definition at line \fB11466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BR_Msk   (0x7UL << SPI_CR1_BR_Pos)"
0x00000038 
.PP
Definition at line \fB11462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_BR_Pos   (3U)"

.PP
Definition at line \fB11461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CPHA   \fBSPI_CR1_CPHA_Msk\fP"
Clock Phase 
.br
 
.PP
Definition at line \fB11453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CPHA_Msk   (0x1UL << SPI_CR1_CPHA_Pos)"
0x00000001 
.PP
Definition at line \fB11452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CPHA_Pos   (0U)"

.PP
Definition at line \fB11451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CPOL   \fBSPI_CR1_CPOL_Msk\fP"
Clock Polarity 
.br
 
.PP
Definition at line \fB11456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CPOL_Msk   (0x1UL << SPI_CR1_CPOL_Pos)"
0x00000002 
.PP
Definition at line \fB11455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CPOL_Pos   (1U)"

.PP
Definition at line \fB11454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CRCEN   \fBSPI_CR1_CRCEN_Msk\fP"
Hardware CRC calculation enable 
.br
 
.PP
Definition at line \fB11491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CRCEN_Msk   (0x1UL << SPI_CR1_CRCEN_Pos)"
0x00002000 
.PP
Definition at line \fB11490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CRCEN_Pos   (13U)"

.PP
Definition at line \fB11489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CRCNEXT   \fBSPI_CR1_CRCNEXT_Msk\fP"
Transmit CRC next 
.br
 
.PP
Definition at line \fB11488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CRCNEXT_Msk   (0x1UL << SPI_CR1_CRCNEXT_Pos)"
0x00001000 
.PP
Definition at line \fB11487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_CRCNEXT_Pos   (12U)"

.PP
Definition at line \fB11486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_DFF   \fBSPI_CR1_DFF_Msk\fP"
Data Frame Format 
.br
 
.PP
Definition at line \fB11485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_DFF_Msk   (0x1UL << SPI_CR1_DFF_Pos)"
0x00000800 
.PP
Definition at line \fB11484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_DFF_Pos   (11U)"

.PP
Definition at line \fB11483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_LSBFIRST   \fBSPI_CR1_LSBFIRST_Msk\fP"
Frame Format 
.br
 
.PP
Definition at line \fB11473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_LSBFIRST_Msk   (0x1UL << SPI_CR1_LSBFIRST_Pos)"
0x00000080 
.PP
Definition at line \fB11472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_LSBFIRST_Pos   (7U)"

.PP
Definition at line \fB11471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_MSTR   \fBSPI_CR1_MSTR_Msk\fP"
Master Selection 
.PP
Definition at line \fB11459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_MSTR_Msk   (0x1UL << SPI_CR1_MSTR_Pos)"
0x00000004 
.PP
Definition at line \fB11458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_MSTR_Pos   (2U)"

.PP
Definition at line \fB11457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_RXONLY   \fBSPI_CR1_RXONLY_Msk\fP"
Receive only 
.br
 
.PP
Definition at line \fB11482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_RXONLY_Msk   (0x1UL << SPI_CR1_RXONLY_Pos)"
0x00000400 
.PP
Definition at line \fB11481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_RXONLY_Pos   (10U)"

.PP
Definition at line \fB11480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SPE   \fBSPI_CR1_SPE_Msk\fP"
SPI Enable 
.br
 
.PP
Definition at line \fB11470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SPE_Msk   (0x1UL << SPI_CR1_SPE_Pos)"
0x00000040 
.PP
Definition at line \fB11469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SPE_Pos   (6U)"

.PP
Definition at line \fB11468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SSI   \fBSPI_CR1_SSI_Msk\fP"
Internal slave select 
.br
 
.PP
Definition at line \fB11476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SSI_Msk   (0x1UL << SPI_CR1_SSI_Pos)"
0x00000100 
.PP
Definition at line \fB11475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SSI_Pos   (8U)"

.PP
Definition at line \fB11474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SSM   \fBSPI_CR1_SSM_Msk\fP"
Software slave management 
.br
 
.PP
Definition at line \fB11479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SSM_Msk   (0x1UL << SPI_CR1_SSM_Pos)"
0x00000200 
.PP
Definition at line \fB11478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR1_SSM_Pos   (9U)"

.PP
Definition at line \fB11477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_ERRIE   \fBSPI_CR2_ERRIE_Msk\fP"
Error Interrupt Enable 
.br
 
.PP
Definition at line \fB11514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_ERRIE_Msk   (0x1UL << SPI_CR2_ERRIE_Pos)"
0x00000020 
.PP
Definition at line \fB11513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_ERRIE_Pos   (5U)"

.PP
Definition at line \fB11512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_FRF   \fBSPI_CR2_FRF_Msk\fP"
Frame Format 
.br
 
.PP
Definition at line \fB11511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_FRF_Msk   (0x1UL << SPI_CR2_FRF_Pos)"
0x00000010 
.PP
Definition at line \fB11510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_FRF_Pos   (4U)"

.PP
Definition at line \fB11509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_RXDMAEN   \fBSPI_CR2_RXDMAEN_Msk\fP"
Rx Buffer DMA Enable 
.br
 
.PP
Definition at line \fB11502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_RXDMAEN_Msk   (0x1UL << SPI_CR2_RXDMAEN_Pos)"
0x00000001 
.PP
Definition at line \fB11501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_RXDMAEN_Pos   (0U)"

.PP
Definition at line \fB11500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_RXNEIE   \fBSPI_CR2_RXNEIE_Msk\fP"
RX buffer Not Empty Interrupt Enable 
.PP
Definition at line \fB11517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_RXNEIE_Msk   (0x1UL << SPI_CR2_RXNEIE_Pos)"
0x00000040 
.PP
Definition at line \fB11516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_RXNEIE_Pos   (6U)"

.PP
Definition at line \fB11515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_SSOE   \fBSPI_CR2_SSOE_Msk\fP"
SS Output Enable 
.br
 
.PP
Definition at line \fB11508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_SSOE_Msk   (0x1UL << SPI_CR2_SSOE_Pos)"
0x00000004 
.PP
Definition at line \fB11507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_SSOE_Pos   (2U)"

.PP
Definition at line \fB11506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_TXDMAEN   \fBSPI_CR2_TXDMAEN_Msk\fP"
Tx Buffer DMA Enable 
.br
 
.PP
Definition at line \fB11505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_TXDMAEN_Msk   (0x1UL << SPI_CR2_TXDMAEN_Pos)"
0x00000002 
.PP
Definition at line \fB11504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_TXDMAEN_Pos   (1U)"

.PP
Definition at line \fB11503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_TXEIE   \fBSPI_CR2_TXEIE_Msk\fP"
Tx buffer Empty Interrupt Enable 
.br
 
.PP
Definition at line \fB11520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_TXEIE_Msk   (0x1UL << SPI_CR2_TXEIE_Pos)"
0x00000080 
.PP
Definition at line \fB11519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CR2_TXEIE_Pos   (7U)"

.PP
Definition at line \fB11518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CRCPR_CRCPOLY   \fBSPI_CRCPR_CRCPOLY_Msk\fP"
CRC polynomial register 
.PP
Definition at line \fB11559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CRCPR_CRCPOLY_Msk   (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)"
0x0000FFFF 
.PP
Definition at line \fB11558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_CRCPR_CRCPOLY_Pos   (0U)"

.PP
Definition at line \fB11557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_DR_DR   \fBSPI_DR_DR_Msk\fP"
Data Register 
.br
 
.PP
Definition at line \fB11554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_DR_DR_Msk   (0xFFFFUL << SPI_DR_DR_Pos)"
0x0000FFFF 
.PP
Definition at line \fB11553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_DR_DR_Pos   (0U)"

.PP
Definition at line \fB11552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2S_FULLDUPLEX_SUPPORT"
I2S Full-Duplex support 
.PP
Definition at line \fB11448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_CHLEN   \fBSPI_I2SCFGR_CHLEN_Msk\fP"
Channel length (number of bits per audio channel) 
.PP
Definition at line \fB11574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_CHLEN_Msk   (0x1UL << SPI_I2SCFGR_CHLEN_Pos)"
0x00000001 
.PP
Definition at line \fB11573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_CHLEN_Pos   (0U)"

.PP
Definition at line \fB11572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_CKPOL   \fBSPI_I2SCFGR_CKPOL_Msk\fP"
steady state clock polarity 
.br
 
.PP
Definition at line \fB11584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_CKPOL_Msk   (0x1UL << SPI_I2SCFGR_CKPOL_Pos)"
0x00000008 
.PP
Definition at line \fB11583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_CKPOL_Pos   (3U)"

.PP
Definition at line \fB11582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_DATLEN   \fBSPI_I2SCFGR_DATLEN_Msk\fP"
DATLEN[1:0] bits (Data length to be transferred) 
.br
 
.PP
Definition at line \fB11578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_DATLEN_0   (0x1UL << SPI_I2SCFGR_DATLEN_Pos)"
0x00000002 
.PP
Definition at line \fB11579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_DATLEN_1   (0x2UL << SPI_I2SCFGR_DATLEN_Pos)"
0x00000004 
.PP
Definition at line \fB11580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_DATLEN_Msk   (0x3UL << SPI_I2SCFGR_DATLEN_Pos)"
0x00000006 
.PP
Definition at line \fB11577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_DATLEN_Pos   (1U)"

.PP
Definition at line \fB11576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SCFG   \fBSPI_I2SCFGR_I2SCFG_Msk\fP"
I2SCFG[1:0] bits (I2S configuration mode) 
.PP
Definition at line \fB11598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SCFG_0   (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)"
0x00000100 
.PP
Definition at line \fB11599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SCFG_1   (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)"
0x00000200 
.PP
Definition at line \fB11600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SCFG_Msk   (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)"
0x00000300 
.PP
Definition at line \fB11597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SCFG_Pos   (8U)"

.PP
Definition at line \fB11596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SE   \fBSPI_I2SCFGR_I2SE_Msk\fP"
I2S Enable 
.br
 
.PP
Definition at line \fB11604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SE_Msk   (0x1UL << SPI_I2SCFGR_I2SE_Pos)"
0x00000400 
.PP
Definition at line \fB11603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SE_Pos   (10U)"

.PP
Definition at line \fB11602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SMOD   \fBSPI_I2SCFGR_I2SMOD_Msk\fP"
I2S mode selection 
.PP
Definition at line \fB11607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SMOD_Msk   (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)"
0x00000800 
.PP
Definition at line \fB11606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SMOD_Pos   (11U)"

.PP
Definition at line \fB11605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SSTD   \fBSPI_I2SCFGR_I2SSTD_Msk\fP"
I2SSTD[1:0] bits (I2S standard selection) 
.PP
Definition at line \fB11588\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SSTD_0   (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)"
0x00000010 
.PP
Definition at line \fB11589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SSTD_1   (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)"
0x00000020 
.PP
Definition at line \fB11590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SSTD_Msk   (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)"
0x00000030 
.PP
Definition at line \fB11587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_I2SSTD_Pos   (4U)"

.PP
Definition at line \fB11586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_PCMSYNC   \fBSPI_I2SCFGR_PCMSYNC_Msk\fP"
PCM frame synchronization 
.br
 
.PP
Definition at line \fB11594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_PCMSYNC_Msk   (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)"
0x00000080 
.PP
Definition at line \fB11593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SCFGR_PCMSYNC_Pos   (7U)"

.PP
Definition at line \fB11592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_I2SDIV   \fBSPI_I2SPR_I2SDIV_Msk\fP"
I2S Linear prescaler 
.br
 
.PP
Definition at line \fB11612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_I2SDIV_Msk   (0xFFUL << SPI_I2SPR_I2SDIV_Pos)"
0x000000FF 
.PP
Definition at line \fB11611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_I2SDIV_Pos   (0U)"

.PP
Definition at line \fB11610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_MCKOE   \fBSPI_I2SPR_MCKOE_Msk\fP"
Master Clock Output Enable 
.br
 
.PP
Definition at line \fB11618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_MCKOE_Msk   (0x1UL << SPI_I2SPR_MCKOE_Pos)"
0x00000200 
.PP
Definition at line \fB11617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_MCKOE_Pos   (9U)"

.PP
Definition at line \fB11616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_ODD   \fBSPI_I2SPR_ODD_Msk\fP"
Odd factor for the prescaler 
.PP
Definition at line \fB11615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_ODD_Msk   (0x1UL << SPI_I2SPR_ODD_Pos)"
0x00000100 
.PP
Definition at line \fB11614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_I2SPR_ODD_Pos   (8U)"

.PP
Definition at line \fB11613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_RXCRCR_RXCRC   \fBSPI_RXCRCR_RXCRC_Msk\fP"
Rx CRC Register 
.br
 
.PP
Definition at line \fB11564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_RXCRCR_RXCRC_Msk   (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)"
0x0000FFFF 
.PP
Definition at line \fB11563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_RXCRCR_RXCRC_Pos   (0U)"

.PP
Definition at line \fB11562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_BSY   \fBSPI_SR_BSY_Msk\fP"
Busy flag 
.br
 
.PP
Definition at line \fB11546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_BSY_Msk   (0x1UL << SPI_SR_BSY_Pos)"
0x00000080 
.PP
Definition at line \fB11545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_BSY_Pos   (7U)"

.PP
Definition at line \fB11544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_CHSIDE   \fBSPI_SR_CHSIDE_Msk\fP"
Channel side 
.br
 
.PP
Definition at line \fB11531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_CHSIDE_Msk   (0x1UL << SPI_SR_CHSIDE_Pos)"
0x00000004 
.PP
Definition at line \fB11530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_CHSIDE_Pos   (2U)"

.PP
Definition at line \fB11529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_CRCERR   \fBSPI_SR_CRCERR_Msk\fP"
CRC Error flag 
.br
 
.PP
Definition at line \fB11537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_CRCERR_Msk   (0x1UL << SPI_SR_CRCERR_Pos)"
0x00000010 
.PP
Definition at line \fB11536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_CRCERR_Pos   (4U)"

.PP
Definition at line \fB11535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_FRE   \fBSPI_SR_FRE_Msk\fP"
Frame format error flag 
.br
 
.PP
Definition at line \fB11549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_FRE_Msk   (0x1UL << SPI_SR_FRE_Pos)"
0x00000100 
.PP
Definition at line \fB11548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_FRE_Pos   (8U)"

.PP
Definition at line \fB11547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_MODF   \fBSPI_SR_MODF_Msk\fP"
Mode fault 
.br
 
.PP
Definition at line \fB11540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_MODF_Msk   (0x1UL << SPI_SR_MODF_Pos)"
0x00000020 
.PP
Definition at line \fB11539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_MODF_Pos   (5U)"

.PP
Definition at line \fB11538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_OVR   \fBSPI_SR_OVR_Msk\fP"
Overrun flag 
.br
 
.PP
Definition at line \fB11543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_OVR_Msk   (0x1UL << SPI_SR_OVR_Pos)"
0x00000040 
.PP
Definition at line \fB11542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_OVR_Pos   (6U)"

.PP
Definition at line \fB11541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_RXNE   \fBSPI_SR_RXNE_Msk\fP"
Receive buffer Not Empty 
.PP
Definition at line \fB11525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_RXNE_Msk   (0x1UL << SPI_SR_RXNE_Pos)"
0x00000001 
.PP
Definition at line \fB11524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_RXNE_Pos   (0U)"

.PP
Definition at line \fB11523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_TXE   \fBSPI_SR_TXE_Msk\fP"
Transmit buffer Empty 
.br
 
.PP
Definition at line \fB11528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_TXE_Msk   (0x1UL << SPI_SR_TXE_Pos)"
0x00000002 
.PP
Definition at line \fB11527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_TXE_Pos   (1U)"

.PP
Definition at line \fB11526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_UDR   \fBSPI_SR_UDR_Msk\fP"
Underrun flag 
.br
 
.PP
Definition at line \fB11534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_UDR_Msk   (0x1UL << SPI_SR_UDR_Pos)"
0x00000008 
.PP
Definition at line \fB11533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_SR_UDR_Pos   (3U)"

.PP
Definition at line \fB11532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_TXCRCR_TXCRC   \fBSPI_TXCRCR_TXCRC_Msk\fP"
Tx CRC Register 
.br
 
.PP
Definition at line \fB11569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_TXCRCR_TXCRC_Msk   (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)"
0x0000FFFF 
.PP
Definition at line \fB11568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SPI_TXCRCR_TXCRC_Pos   (0U)"

.PP
Definition at line \fB11567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_CMPCR_CMP_PD   \fBSYSCFG_CMPCR_CMP_PD_Msk\fP"
Compensation cell ready flag 
.PP
Definition at line \fB11900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_CMPCR_CMP_PD_Msk   (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)"
0x00000001 
.PP
Definition at line \fB11899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_CMPCR_CMP_PD_Pos   (0U)"

.PP
Definition at line \fB11898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_CMPCR_READY   \fBSYSCFG_CMPCR_READY_Msk\fP"
Compensation cell power-down 
.PP
Definition at line \fB11903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_CMPCR_READY_Msk   (0x1UL << SYSCFG_CMPCR_READY_Pos)"
0x00000100 
.PP
Definition at line \fB11902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_CMPCR_READY_Pos   (8U)"

.PP
Definition at line \fB11901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0   \fBSYSCFG_EXTICR1_EXTI0_Msk\fP"
EXTI 0 configuration 
.PP
Definition at line \fB11641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)"
0x0000000F 
.PP
Definition at line \fB11640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PA   0x0000U"

.PP
EXTI0 configuration\&. PA[0] pin 
.PP
Definition at line \fB11654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PB   0x0001U"
PB[0] pin 
.PP
Definition at line \fB11655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PC   0x0002U"
PC[0] pin 
.PP
Definition at line \fB11656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PD   0x0003U"
PD[0] pin 
.PP
Definition at line \fB11657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PE   0x0004U"
PE[0] pin 
.PP
Definition at line \fB11658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PF   0x0005U"
PF[0] pin 
.PP
Definition at line \fB11659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PG   0x0006U"
PG[0] pin 
.PP
Definition at line \fB11660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PH   0x0007U"
PH[0] pin 
.PP
Definition at line \fB11661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_PI   0x0008U"
PI[0] pin 
.PP
Definition at line \fB11662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI0_Pos   (0U)"

.PP
Definition at line \fB11639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1   \fBSYSCFG_EXTICR1_EXTI1_Msk\fP"
EXTI 1 configuration 
.PP
Definition at line \fB11644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)"
0x000000F0 
.PP
Definition at line \fB11643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PA   0x0000U"

.PP
EXTI1 configuration\&. PA[1] pin 
.PP
Definition at line \fB11667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PB   0x0010U"
PB[1] pin 
.PP
Definition at line \fB11668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PC   0x0020U"
PC[1] pin 
.PP
Definition at line \fB11669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PD   0x0030U"
PD[1] pin 
.PP
Definition at line \fB11670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PE   0x0040U"
PE[1] pin 
.PP
Definition at line \fB11671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PF   0x0050U"
PF[1] pin 
.PP
Definition at line \fB11672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PG   0x0060U"
PG[1] pin 
.PP
Definition at line \fB11673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PH   0x0070U"
PH[1] pin 
.PP
Definition at line \fB11674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_PI   0x0080U"
PI[1] pin 
.PP
Definition at line \fB11675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI1_Pos   (4U)"

.PP
Definition at line \fB11642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2   \fBSYSCFG_EXTICR1_EXTI2_Msk\fP"
EXTI 2 configuration 
.PP
Definition at line \fB11647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)"
0x00000F00 
.PP
Definition at line \fB11646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PA   0x0000U"

.PP
EXTI2 configuration\&. PA[2] pin 
.PP
Definition at line \fB11680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PB   0x0100U"
PB[2] pin 
.PP
Definition at line \fB11681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PC   0x0200U"
PC[2] pin 
.PP
Definition at line \fB11682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PD   0x0300U"
PD[2] pin 
.PP
Definition at line \fB11683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PE   0x0400U"
PE[2] pin 
.PP
Definition at line \fB11684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PF   0x0500U"
PF[2] pin 
.PP
Definition at line \fB11685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PG   0x0600U"
PG[2] pin 
.PP
Definition at line \fB11686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PH   0x0700U"
PH[2] pin 
.PP
Definition at line \fB11687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_PI   0x0800U"
PI[2] pin 
.PP
Definition at line \fB11688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI2_Pos   (8U)"

.PP
Definition at line \fB11645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3   \fBSYSCFG_EXTICR1_EXTI3_Msk\fP"
EXTI 3 configuration 
.PP
Definition at line \fB11650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)"
0x0000F000 
.PP
Definition at line \fB11649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PA   0x0000U"

.PP
EXTI3 configuration\&. PA[3] pin 
.PP
Definition at line \fB11693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PB   0x1000U"
PB[3] pin 
.PP
Definition at line \fB11694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PC   0x2000U"
PC[3] pin 
.PP
Definition at line \fB11695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PD   0x3000U"
PD[3] pin 
.PP
Definition at line \fB11696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PE   0x4000U"
PE[3] pin 
.PP
Definition at line \fB11697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PF   0x5000U"
PF[3] pin 
.PP
Definition at line \fB11698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PG   0x6000U"
PG[3] pin 
.PP
Definition at line \fB11699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PH   0x7000U"
PH[3] pin 
.PP
Definition at line \fB11700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_PI   0x8000U"
PI[3] pin 
.PP
Definition at line \fB11701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR1_EXTI3_Pos   (12U)"

.PP
Definition at line \fB11648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4   \fBSYSCFG_EXTICR2_EXTI4_Msk\fP"
EXTI 4 configuration 
.PP
Definition at line \fB11706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)"
0x0000000F 
.PP
Definition at line \fB11705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PA   0x0000U"

.PP
EXTI4 configuration\&. PA[4] pin 
.PP
Definition at line \fB11720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PB   0x0001U"
PB[4] pin 
.PP
Definition at line \fB11721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PC   0x0002U"
PC[4] pin 
.PP
Definition at line \fB11722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PD   0x0003U"
PD[4] pin 
.PP
Definition at line \fB11723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PE   0x0004U"
PE[4] pin 
.PP
Definition at line \fB11724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PF   0x0005U"
PF[4] pin 
.PP
Definition at line \fB11725\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PG   0x0006U"
PG[4] pin 
.PP
Definition at line \fB11726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PH   0x0007U"
PH[4] pin 
.PP
Definition at line \fB11727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_PI   0x0008U"
PI[4] pin 
.PP
Definition at line \fB11728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI4_Pos   (0U)"

.PP
Definition at line \fB11704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5   \fBSYSCFG_EXTICR2_EXTI5_Msk\fP"
EXTI 5 configuration 
.PP
Definition at line \fB11709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)"
0x000000F0 
.PP
Definition at line \fB11708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PA   0x0000U"

.PP
EXTI5 configuration\&. PA[5] pin 
.PP
Definition at line \fB11733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PB   0x0010U"
PB[5] pin 
.PP
Definition at line \fB11734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PC   0x0020U"
PC[5] pin 
.PP
Definition at line \fB11735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PD   0x0030U"
PD[5] pin 
.PP
Definition at line \fB11736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PE   0x0040U"
PE[5] pin 
.PP
Definition at line \fB11737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PF   0x0050U"
PF[5] pin 
.PP
Definition at line \fB11738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PG   0x0060U"
PG[5] pin 
.PP
Definition at line \fB11739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PH   0x0070U"
PH[5] pin 
.PP
Definition at line \fB11740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_PI   0x0080U"
PI[5] pin 
.PP
Definition at line \fB11741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI5_Pos   (4U)"

.PP
Definition at line \fB11707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6   \fBSYSCFG_EXTICR2_EXTI6_Msk\fP"
EXTI 6 configuration 
.PP
Definition at line \fB11712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)"
0x00000F00 
.PP
Definition at line \fB11711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PA   0x0000U"

.PP
EXTI6 configuration\&. PA[6] pin 
.PP
Definition at line \fB11746\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PB   0x0100U"
PB[6] pin 
.PP
Definition at line \fB11747\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PC   0x0200U"
PC[6] pin 
.PP
Definition at line \fB11748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PD   0x0300U"
PD[6] pin 
.PP
Definition at line \fB11749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PE   0x0400U"
PE[6] pin 
.PP
Definition at line \fB11750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PF   0x0500U"
PF[6] pin 
.PP
Definition at line \fB11751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PG   0x0600U"
PG[6] pin 
.PP
Definition at line \fB11752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PH   0x0700U"
PH[6] pin 
.PP
Definition at line \fB11753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_PI   0x0800U"
PI[6] pin 
.PP
Definition at line \fB11754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI6_Pos   (8U)"

.PP
Definition at line \fB11710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7   \fBSYSCFG_EXTICR2_EXTI7_Msk\fP"
EXTI 7 configuration 
.PP
Definition at line \fB11715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)"
0x0000F000 
.PP
Definition at line \fB11714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PA   0x0000U"

.PP
EXTI7 configuration\&. PA[7] pin 
.PP
Definition at line \fB11759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PB   0x1000U"
PB[7] pin 
.PP
Definition at line \fB11760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PC   0x2000U"
PC[7] pin 
.PP
Definition at line \fB11761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PD   0x3000U"
PD[7] pin 
.PP
Definition at line \fB11762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PE   0x4000U"
PE[7] pin 
.PP
Definition at line \fB11763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PF   0x5000U"
PF[7] pin 
.PP
Definition at line \fB11764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PG   0x6000U"
PG[7] pin 
.PP
Definition at line \fB11765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PH   0x7000U"
PH[7] pin 
.PP
Definition at line \fB11766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_PI   0x8000U"
PI[7] pin 
.PP
Definition at line \fB11767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR2_EXTI7_Pos   (12U)"

.PP
Definition at line \fB11713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10   \fBSYSCFG_EXTICR3_EXTI10_Msk\fP"
EXTI 10 configuration 
.PP
Definition at line \fB11778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)"
0x00000F00 
.PP
Definition at line \fB11777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PA   0x0000U"

.PP
EXTI10 configuration\&. PA[10] pin 
.PP
Definition at line \fB11812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PB   0x0100U"
PB[10] pin 
.PP
Definition at line \fB11813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PC   0x0200U"
PC[10] pin 
.PP
Definition at line \fB11814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PD   0x0300U"
PD[10] pin 
.PP
Definition at line \fB11815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PE   0x0400U"
PE[10] pin 
.PP
Definition at line \fB11816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PF   0x0500U"
PF[10] pin 
.PP
Definition at line \fB11817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PG   0x0600U"
PG[10] pin 
.PP
Definition at line \fB11818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PH   0x0700U"
PH[10] pin 
.PP
Definition at line \fB11819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_PI   0x0800U"
PI[10] pin 
.PP
Definition at line \fB11820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI10_Pos   (8U)"

.PP
Definition at line \fB11776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11   \fBSYSCFG_EXTICR3_EXTI11_Msk\fP"
EXTI 11 configuration 
.PP
Definition at line \fB11781\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)"
0x0000F000 
.PP
Definition at line \fB11780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PA   0x0000U"

.PP
EXTI11 configuration\&. PA[11] pin 
.PP
Definition at line \fB11825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PB   0x1000U"
PB[11] pin 
.PP
Definition at line \fB11826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PC   0x2000U"
PC[11] pin 
.PP
Definition at line \fB11827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PD   0x3000U"
PD[11] pin 
.PP
Definition at line \fB11828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PE   0x4000U"
PE[11] pin 
.PP
Definition at line \fB11829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PF   0x5000U"
PF[11] pin 
.PP
Definition at line \fB11830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PG   0x6000U"
PG[11] pin 
.PP
Definition at line \fB11831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PH   0x7000U"
PH[11] pin 
.PP
Definition at line \fB11832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_PI   0x8000U"
PI[11] pin 
.PP
Definition at line \fB11833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI11_Pos   (12U)"

.PP
Definition at line \fB11779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8   \fBSYSCFG_EXTICR3_EXTI8_Msk\fP"
EXTI 8 configuration 
.PP
Definition at line \fB11772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)"
0x0000000F 
.PP
Definition at line \fB11771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PA   0x0000U"

.PP
EXTI8 configuration\&. PA[8] pin 
.PP
Definition at line \fB11786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PB   0x0001U"
PB[8] pin 
.PP
Definition at line \fB11787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PC   0x0002U"
PC[8] pin 
.PP
Definition at line \fB11788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PD   0x0003U"
PD[8] pin 
.PP
Definition at line \fB11789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PE   0x0004U"
PE[8] pin 
.PP
Definition at line \fB11790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PF   0x0005U"
PF[8] pin 
.PP
Definition at line \fB11791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PG   0x0006U"
PG[8] pin 
.PP
Definition at line \fB11792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PH   0x0007U"
PH[8] pin 
.PP
Definition at line \fB11793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_PI   0x0008U"
PI[8] pin 
.PP
Definition at line \fB11794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI8_Pos   (0U)"

.PP
Definition at line \fB11770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9   \fBSYSCFG_EXTICR3_EXTI9_Msk\fP"
EXTI 9 configuration 
.PP
Definition at line \fB11775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)"
0x000000F0 
.PP
Definition at line \fB11774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PA   0x0000U"

.PP
EXTI9 configuration\&. PA[9] pin 
.PP
Definition at line \fB11799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PB   0x0010U"
PB[9] pin 
.PP
Definition at line \fB11800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PC   0x0020U"
PC[9] pin 
.PP
Definition at line \fB11801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PD   0x0030U"
PD[9] pin 
.PP
Definition at line \fB11802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PE   0x0040U"
PE[9] pin 
.PP
Definition at line \fB11803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PF   0x0050U"
PF[9] pin 
.PP
Definition at line \fB11804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PG   0x0060U"
PG[9] pin 
.PP
Definition at line \fB11805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PH   0x0070U"
PH[9] pin 
.PP
Definition at line \fB11806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_PI   0x0080U"
PI[9] pin 
.PP
Definition at line \fB11807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR3_EXTI9_Pos   (4U)"

.PP
Definition at line \fB11773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12   \fBSYSCFG_EXTICR4_EXTI12_Msk\fP"
EXTI 12 configuration 
.PP
Definition at line \fB11838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)"
0x0000000F 
.PP
Definition at line \fB11837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_PA   0x0000U"

.PP
EXTI12 configuration\&. PA[12] pin 
.PP
Definition at line \fB11852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_PB   0x0001U"
PB[12] pin 
.PP
Definition at line \fB11853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_PC   0x0002U"
PC[12] pin 
.PP
Definition at line \fB11854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_PD   0x0003U"
PD[12] pin 
.PP
Definition at line \fB11855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_PE   0x0004U"
PE[12] pin 
.PP
Definition at line \fB11856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_PF   0x0005U"
PF[12] pin 
.PP
Definition at line \fB11857\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_PG   0x0006U"
PG[12] pin 
.PP
Definition at line \fB11858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_PH   0x0007U"
PH[12] pin 
.PP
Definition at line \fB11859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI12_Pos   (0U)"

.PP
Definition at line \fB11836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13   \fBSYSCFG_EXTICR4_EXTI13_Msk\fP"
EXTI 13 configuration 
.PP
Definition at line \fB11841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)"
0x000000F0 
.PP
Definition at line \fB11840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_PA   0x0000U"

.PP
EXTI13 configuration\&. PA[13] pin 
.PP
Definition at line \fB11864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_PB   0x0010U"
PB[13] pin 
.PP
Definition at line \fB11865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_PC   0x0020U"
PC[13] pin 
.PP
Definition at line \fB11866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_PD   0x0030U"
PD[13] pin 
.PP
Definition at line \fB11867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_PE   0x0040U"
PE[13] pin 
.PP
Definition at line \fB11868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_PF   0x0050U"
PF[13] pin 
.PP
Definition at line \fB11869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_PG   0x0060U"
PG[13] pin 
.PP
Definition at line \fB11870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_PH   0x0070U"
PH[13] pin 
.PP
Definition at line \fB11871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI13_Pos   (4U)"

.PP
Definition at line \fB11839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14   \fBSYSCFG_EXTICR4_EXTI14_Msk\fP"
EXTI 14 configuration 
.PP
Definition at line \fB11844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)"
0x00000F00 
.PP
Definition at line \fB11843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_PA   0x0000U"

.PP
EXTI14 configuration\&. PA[14] pin 
.PP
Definition at line \fB11876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_PB   0x0100U"
PB[14] pin 
.PP
Definition at line \fB11877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_PC   0x0200U"
PC[14] pin 
.PP
Definition at line \fB11878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_PD   0x0300U"
PD[14] pin 
.PP
Definition at line \fB11879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_PE   0x0400U"
PE[14] pin 
.PP
Definition at line \fB11880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_PF   0x0500U"
PF[14] pin 
.PP
Definition at line \fB11881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_PG   0x0600U"
PG[14] pin 
.PP
Definition at line \fB11882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_PH   0x0700U"
PH[14] pin 
.PP
Definition at line \fB11883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI14_Pos   (8U)"

.PP
Definition at line \fB11842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15   \fBSYSCFG_EXTICR4_EXTI15_Msk\fP"
EXTI 15 configuration 
.PP
Definition at line \fB11847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)"
0x0000F000 
.PP
Definition at line \fB11846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_PA   0x0000U"

.PP
EXTI15 configuration\&. PA[15] pin 
.PP
Definition at line \fB11888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_PB   0x1000U"
PB[15] pin 
.PP
Definition at line \fB11889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_PC   0x2000U"
PC[15] pin 
.PP
Definition at line \fB11890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_PD   0x3000U"
PD[15] pin 
.PP
Definition at line \fB11891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_PE   0x4000U"
PE[15] pin 
.PP
Definition at line \fB11892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_PF   0x5000U"
PF[15] pin 
.PP
Definition at line \fB11893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_PG   0x6000U"
PG[15] pin 
.PP
Definition at line \fB11894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_PH   0x7000U"
PH[15] pin 
.PP
Definition at line \fB11895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_EXTICR4_EXTI15_Pos   (12U)"

.PP
Definition at line \fB11845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_MEMRMP_MEM_MODE   \fBSYSCFG_MEMRMP_MEM_MODE_Msk\fP"
SYSCFG_Memory Remap Config 
.PP
Definition at line \fB11628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_MEMRMP_MEM_MODE_0   (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
0x00000001 
.PP
Definition at line \fB11629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_MEMRMP_MEM_MODE_1   (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
0x00000002 
.PP
Definition at line \fB11630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_MEMRMP_MEM_MODE_Msk   (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos)"
0x00000003 
.PP
Definition at line \fB11627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_MEMRMP_MEM_MODE_Pos   (0U)"

.PP
Definition at line \fB11626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_PMC_MII_RMII   \fBSYSCFG_PMC_MII_RMII_SEL\fP"

.PP
Definition at line \fB11636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_PMC_MII_RMII_SEL   \fBSYSCFG_PMC_MII_RMII_SEL_Msk\fP"
Ethernet PHY interface selection 
.PP
Definition at line \fB11634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_PMC_MII_RMII_SEL_Msk   (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)"
0x00800000 
.PP
Definition at line \fB11633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define SYSCFG_PMC_MII_RMII_SEL_Pos   (23U)"

.PP
Definition at line \fB11632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_ARR_ARR   \fBTIM_ARR_ARR_Msk\fP"
actual auto-reload Value 
.PP
Definition at line \fB12355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_ARR_ARR_Msk   (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB12354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_ARR_ARR_Pos   (0U)"

.PP
Definition at line \fB12353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_AOE   \fBTIM_BDTR_AOE_Msk\fP"
Automatic Output enable 
.br
 
.PP
Definition at line \fB12415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_AOE_Msk   (0x1UL << TIM_BDTR_AOE_Pos)"
0x00004000 
.PP
Definition at line \fB12414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_AOE_Pos   (14U)"

.PP
Definition at line \fB12413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_BKE   \fBTIM_BDTR_BKE_Msk\fP"
Break enable 
.br
 
.PP
Definition at line \fB12409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_BKE_Msk   (0x1UL << TIM_BDTR_BKE_Pos)"
0x00001000 
.PP
Definition at line \fB12408\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_BKE_Pos   (12U)"

.PP
Definition at line \fB12407\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_BKP   \fBTIM_BDTR_BKP_Msk\fP"
Break Polarity 
.br
 
.PP
Definition at line \fB12412\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_BKP_Msk   (0x1UL << TIM_BDTR_BKP_Pos)"
0x00002000 
.PP
Definition at line \fB12411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_BKP_Pos   (13U)"

.PP
Definition at line \fB12410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG   \fBTIM_BDTR_DTG_Msk\fP"
DTG[0:7] bits (Dead-Time Generator set-up) 
.PP
Definition at line \fB12385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_0   (0x01UL << TIM_BDTR_DTG_Pos)"
0x0001 
.PP
Definition at line \fB12386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_1   (0x02UL << TIM_BDTR_DTG_Pos)"
0x0002 
.PP
Definition at line \fB12387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_2   (0x04UL << TIM_BDTR_DTG_Pos)"
0x0004 
.PP
Definition at line \fB12388\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_3   (0x08UL << TIM_BDTR_DTG_Pos)"
0x0008 
.PP
Definition at line \fB12389\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_4   (0x10UL << TIM_BDTR_DTG_Pos)"
0x0010 
.PP
Definition at line \fB12390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_5   (0x20UL << TIM_BDTR_DTG_Pos)"
0x0020 
.PP
Definition at line \fB12391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_6   (0x40UL << TIM_BDTR_DTG_Pos)"
0x0040 
.PP
Definition at line \fB12392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_7   (0x80UL << TIM_BDTR_DTG_Pos)"
0x0080 
.PP
Definition at line \fB12393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_Msk   (0xFFUL << TIM_BDTR_DTG_Pos)"
0x000000FF 
.PP
Definition at line \fB12384\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_DTG_Pos   (0U)"

.PP
Definition at line \fB12383\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_LOCK   \fBTIM_BDTR_LOCK_Msk\fP"
LOCK[1:0] bits (Lock Configuration) 
.PP
Definition at line \fB12397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_LOCK_0   (0x1UL << TIM_BDTR_LOCK_Pos)"
0x0100 
.PP
Definition at line \fB12398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_LOCK_1   (0x2UL << TIM_BDTR_LOCK_Pos)"
0x0200 
.PP
Definition at line \fB12399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_LOCK_Msk   (0x3UL << TIM_BDTR_LOCK_Pos)"
0x00000300 
.PP
Definition at line \fB12396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_LOCK_Pos   (8U)"

.PP
Definition at line \fB12395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_MOE   \fBTIM_BDTR_MOE_Msk\fP"
Main Output enable 
.br
 
.PP
Definition at line \fB12418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_MOE_Msk   (0x1UL << TIM_BDTR_MOE_Pos)"
0x00008000 
.PP
Definition at line \fB12417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_MOE_Pos   (15U)"

.PP
Definition at line \fB12416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_OSSI   \fBTIM_BDTR_OSSI_Msk\fP"
Off-State Selection for Idle mode 
.PP
Definition at line \fB12403\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_OSSI_Msk   (0x1UL << TIM_BDTR_OSSI_Pos)"
0x00000400 
.PP
Definition at line \fB12402\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_OSSI_Pos   (10U)"

.PP
Definition at line \fB12401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_OSSR   \fBTIM_BDTR_OSSR_Msk\fP"
Off-State Selection for Run mode 
.br
 
.PP
Definition at line \fB12406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_OSSR_Msk   (0x1UL << TIM_BDTR_OSSR_Pos)"
0x00000800 
.PP
Definition at line \fB12405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_BDTR_OSSR_Pos   (11U)"

.PP
Definition at line \fB12404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1E   \fBTIM_CCER_CC1E_Msk\fP"
Capture/Compare 1 output enable 
.br
 
.PP
Definition at line \fB12298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1E_Msk   (0x1UL << TIM_CCER_CC1E_Pos)"
0x00000001 
.PP
Definition at line \fB12297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1E_Pos   (0U)"

.PP
Definition at line \fB12296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1NE   \fBTIM_CCER_CC1NE_Msk\fP"
Capture/Compare 1 Complementary output enable 
.br
 
.PP
Definition at line \fB12304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1NE_Msk   (0x1UL << TIM_CCER_CC1NE_Pos)"
0x00000004 
.PP
Definition at line \fB12303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1NE_Pos   (2U)"

.PP
Definition at line \fB12302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1NP   \fBTIM_CCER_CC1NP_Msk\fP"
Capture/Compare 1 Complementary output Polarity 
.PP
Definition at line \fB12307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1NP_Msk   (0x1UL << TIM_CCER_CC1NP_Pos)"
0x00000008 
.PP
Definition at line \fB12306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1NP_Pos   (3U)"

.PP
Definition at line \fB12305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1P   \fBTIM_CCER_CC1P_Msk\fP"
Capture/Compare 1 output Polarity 
.br
 
.PP
Definition at line \fB12301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1P_Msk   (0x1UL << TIM_CCER_CC1P_Pos)"
0x00000002 
.PP
Definition at line \fB12300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC1P_Pos   (1U)"

.PP
Definition at line \fB12299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2E   \fBTIM_CCER_CC2E_Msk\fP"
Capture/Compare 2 output enable 
.br
 
.PP
Definition at line \fB12310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2E_Msk   (0x1UL << TIM_CCER_CC2E_Pos)"
0x00000010 
.PP
Definition at line \fB12309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2E_Pos   (4U)"

.PP
Definition at line \fB12308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2NE   \fBTIM_CCER_CC2NE_Msk\fP"
Capture/Compare 2 Complementary output enable 
.br
 
.PP
Definition at line \fB12316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2NE_Msk   (0x1UL << TIM_CCER_CC2NE_Pos)"
0x00000040 
.PP
Definition at line \fB12315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2NE_Pos   (6U)"

.PP
Definition at line \fB12314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2NP   \fBTIM_CCER_CC2NP_Msk\fP"
Capture/Compare 2 Complementary output Polarity 
.PP
Definition at line \fB12319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2NP_Msk   (0x1UL << TIM_CCER_CC2NP_Pos)"
0x00000080 
.PP
Definition at line \fB12318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2NP_Pos   (7U)"

.PP
Definition at line \fB12317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2P   \fBTIM_CCER_CC2P_Msk\fP"
Capture/Compare 2 output Polarity 
.br
 
.PP
Definition at line \fB12313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2P_Msk   (0x1UL << TIM_CCER_CC2P_Pos)"
0x00000020 
.PP
Definition at line \fB12312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC2P_Pos   (5U)"

.PP
Definition at line \fB12311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3E   \fBTIM_CCER_CC3E_Msk\fP"
Capture/Compare 3 output enable 
.br
 
.PP
Definition at line \fB12322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3E_Msk   (0x1UL << TIM_CCER_CC3E_Pos)"
0x00000100 
.PP
Definition at line \fB12321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3E_Pos   (8U)"

.PP
Definition at line \fB12320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3NE   \fBTIM_CCER_CC3NE_Msk\fP"
Capture/Compare 3 Complementary output enable 
.br
 
.PP
Definition at line \fB12328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3NE_Msk   (0x1UL << TIM_CCER_CC3NE_Pos)"
0x00000400 
.PP
Definition at line \fB12327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3NE_Pos   (10U)"

.PP
Definition at line \fB12326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3NP   \fBTIM_CCER_CC3NP_Msk\fP"
Capture/Compare 3 Complementary output Polarity 
.PP
Definition at line \fB12331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3NP_Msk   (0x1UL << TIM_CCER_CC3NP_Pos)"
0x00000800 
.PP
Definition at line \fB12330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3NP_Pos   (11U)"

.PP
Definition at line \fB12329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3P   \fBTIM_CCER_CC3P_Msk\fP"
Capture/Compare 3 output Polarity 
.br
 
.PP
Definition at line \fB12325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3P_Msk   (0x1UL << TIM_CCER_CC3P_Pos)"
0x00000200 
.PP
Definition at line \fB12324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC3P_Pos   (9U)"

.PP
Definition at line \fB12323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4E   \fBTIM_CCER_CC4E_Msk\fP"
Capture/Compare 4 output enable 
.br
 
.PP
Definition at line \fB12334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4E_Msk   (0x1UL << TIM_CCER_CC4E_Pos)"
0x00001000 
.PP
Definition at line \fB12333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4E_Pos   (12U)"

.PP
Definition at line \fB12332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4NP   \fBTIM_CCER_CC4NP_Msk\fP"
Capture/Compare 4 Complementary output Polarity 
.PP
Definition at line \fB12340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4NP_Msk   (0x1UL << TIM_CCER_CC4NP_Pos)"
0x00008000 
.PP
Definition at line \fB12339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4NP_Pos   (15U)"

.PP
Definition at line \fB12338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4P   \fBTIM_CCER_CC4P_Msk\fP"
Capture/Compare 4 output Polarity 
.br
 
.PP
Definition at line \fB12337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4P_Msk   (0x1UL << TIM_CCER_CC4P_Pos)"
0x00002000 
.PP
Definition at line \fB12336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCER_CC4P_Pos   (13U)"

.PP
Definition at line \fB12335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC1S   \fBTIM_CCMR1_CC1S_Msk\fP"
CC1S[1:0] bits (Capture/Compare 1 Selection) 
.PP
Definition at line \fB12140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC1S_0   (0x1UL << TIM_CCMR1_CC1S_Pos)"
0x0001 
.PP
Definition at line \fB12141\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC1S_1   (0x2UL << TIM_CCMR1_CC1S_Pos)"
0x0002 
.PP
Definition at line \fB12142\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC1S_Msk   (0x3UL << TIM_CCMR1_CC1S_Pos)"
0x00000003 
.PP
Definition at line \fB12139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC1S_Pos   (0U)"

.PP
Definition at line \fB12138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC2S   \fBTIM_CCMR1_CC2S_Msk\fP"
CC2S[1:0] bits (Capture/Compare 2 Selection) 
.PP
Definition at line \fB12164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC2S_0   (0x1UL << TIM_CCMR1_CC2S_Pos)"
0x0100 
.PP
Definition at line \fB12165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC2S_1   (0x2UL << TIM_CCMR1_CC2S_Pos)"
0x0200 
.PP
Definition at line \fB12166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC2S_Msk   (0x3UL << TIM_CCMR1_CC2S_Pos)"
0x00000300 
.PP
Definition at line \fB12163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_CC2S_Pos   (8U)"

.PP
Definition at line \fB12162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1F   \fBTIM_CCMR1_IC1F_Msk\fP"
IC1F[3:0] bits (Input Capture 1 Filter) 
.br
 
.PP
Definition at line \fB12196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1F_0   (0x1UL << TIM_CCMR1_IC1F_Pos)"
0x0010 
.PP
Definition at line \fB12197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1F_1   (0x2UL << TIM_CCMR1_IC1F_Pos)"
0x0020 
.PP
Definition at line \fB12198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1F_2   (0x4UL << TIM_CCMR1_IC1F_Pos)"
0x0040 
.PP
Definition at line \fB12199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1F_3   (0x8UL << TIM_CCMR1_IC1F_Pos)"
0x0080 
.PP
Definition at line \fB12200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1F_Msk   (0xFUL << TIM_CCMR1_IC1F_Pos)"
0x000000F0 
.PP
Definition at line \fB12195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1F_Pos   (4U)"

.PP
Definition at line \fB12194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1PSC   \fBTIM_CCMR1_IC1PSC_Msk\fP"
IC1PSC[1:0] bits (Input Capture 1 Prescaler) 
.PP
Definition at line \fB12190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1PSC_0   (0x1UL << TIM_CCMR1_IC1PSC_Pos)"
0x0004 
.PP
Definition at line \fB12191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1PSC_1   (0x2UL << TIM_CCMR1_IC1PSC_Pos)"
0x0008 
.PP
Definition at line \fB12192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1PSC_Msk   (0x3UL << TIM_CCMR1_IC1PSC_Pos)"
0x0000000C 
.PP
Definition at line \fB12189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC1PSC_Pos   (2U)"

.PP
Definition at line \fB12188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2F   \fBTIM_CCMR1_IC2F_Msk\fP"
IC2F[3:0] bits (Input Capture 2 Filter) 
.br
 
.PP
Definition at line \fB12210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2F_0   (0x1UL << TIM_CCMR1_IC2F_Pos)"
0x1000 
.PP
Definition at line \fB12211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2F_1   (0x2UL << TIM_CCMR1_IC2F_Pos)"
0x2000 
.PP
Definition at line \fB12212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2F_2   (0x4UL << TIM_CCMR1_IC2F_Pos)"
0x4000 
.PP
Definition at line \fB12213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2F_3   (0x8UL << TIM_CCMR1_IC2F_Pos)"
0x8000 
.PP
Definition at line \fB12214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2F_Msk   (0xFUL << TIM_CCMR1_IC2F_Pos)"
0x0000F000 
.PP
Definition at line \fB12209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2F_Pos   (12U)"

.PP
Definition at line \fB12208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2PSC   \fBTIM_CCMR1_IC2PSC_Msk\fP"
IC2PSC[1:0] bits (Input Capture 2 Prescaler) 
.br
 
.PP
Definition at line \fB12204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2PSC_0   (0x1UL << TIM_CCMR1_IC2PSC_Pos)"
0x0400 
.PP
Definition at line \fB12205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2PSC_1   (0x2UL << TIM_CCMR1_IC2PSC_Pos)"
0x0800 
.PP
Definition at line \fB12206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2PSC_Msk   (0x3UL << TIM_CCMR1_IC2PSC_Pos)"
0x00000C00 
.PP
Definition at line \fB12203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_IC2PSC_Pos   (10U)"

.PP
Definition at line \fB12202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1CE   \fBTIM_CCMR1_OC1CE_Msk\fP"
Output Compare 1Clear Enable 
.br
 
.PP
Definition at line \fB12160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1CE_Msk   (0x1UL << TIM_CCMR1_OC1CE_Pos)"
0x00000080 
.PP
Definition at line \fB12159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1CE_Pos   (7U)"

.PP
Definition at line \fB12158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1FE   \fBTIM_CCMR1_OC1FE_Msk\fP"
Output Compare 1 Fast enable 
.br
 
.PP
Definition at line \fB12146\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1FE_Msk   (0x1UL << TIM_CCMR1_OC1FE_Pos)"
0x00000004 
.PP
Definition at line \fB12145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1FE_Pos   (2U)"

.PP
Definition at line \fB12144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1M   \fBTIM_CCMR1_OC1M_Msk\fP"
OC1M[2:0] bits (Output Compare 1 Mode) 
.br
 
.PP
Definition at line \fB12153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1M_0   (0x1UL << TIM_CCMR1_OC1M_Pos)"
0x0010 
.PP
Definition at line \fB12154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1M_1   (0x2UL << TIM_CCMR1_OC1M_Pos)"
0x0020 
.PP
Definition at line \fB12155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1M_2   (0x4UL << TIM_CCMR1_OC1M_Pos)"
0x0040 
.PP
Definition at line \fB12156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1M_Msk   (0x7UL << TIM_CCMR1_OC1M_Pos)"
0x00000070 
.PP
Definition at line \fB12152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1M_Pos   (4U)"

.PP
Definition at line \fB12151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1PE   \fBTIM_CCMR1_OC1PE_Msk\fP"
Output Compare 1 Preload enable 
.br
 
.PP
Definition at line \fB12149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1PE_Msk   (0x1UL << TIM_CCMR1_OC1PE_Pos)"
0x00000008 
.PP
Definition at line \fB12148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC1PE_Pos   (3U)"

.PP
Definition at line \fB12147\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2CE   \fBTIM_CCMR1_OC2CE_Msk\fP"
Output Compare 2 Clear Enable 
.PP
Definition at line \fB12184\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2CE_Msk   (0x1UL << TIM_CCMR1_OC2CE_Pos)"
0x00008000 
.PP
Definition at line \fB12183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2CE_Pos   (15U)"

.PP
Definition at line \fB12182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2FE   \fBTIM_CCMR1_OC2FE_Msk\fP"
Output Compare 2 Fast enable 
.br
 
.PP
Definition at line \fB12170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2FE_Msk   (0x1UL << TIM_CCMR1_OC2FE_Pos)"
0x00000400 
.PP
Definition at line \fB12169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2FE_Pos   (10U)"

.PP
Definition at line \fB12168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2M   \fBTIM_CCMR1_OC2M_Msk\fP"
OC2M[2:0] bits (Output Compare 2 Mode) 
.br
 
.PP
Definition at line \fB12177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2M_0   (0x1UL << TIM_CCMR1_OC2M_Pos)"
0x1000 
.PP
Definition at line \fB12178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2M_1   (0x2UL << TIM_CCMR1_OC2M_Pos)"
0x2000 
.PP
Definition at line \fB12179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2M_2   (0x4UL << TIM_CCMR1_OC2M_Pos)"
0x4000 
.PP
Definition at line \fB12180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2M_Msk   (0x7UL << TIM_CCMR1_OC2M_Pos)"
0x00007000 
.PP
Definition at line \fB12176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2M_Pos   (12U)"

.PP
Definition at line \fB12175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2PE   \fBTIM_CCMR1_OC2PE_Msk\fP"
Output Compare 2 Preload enable 
.br
 
.PP
Definition at line \fB12173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2PE_Msk   (0x1UL << TIM_CCMR1_OC2PE_Pos)"
0x00000800 
.PP
Definition at line \fB12172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR1_OC2PE_Pos   (11U)"

.PP
Definition at line \fB12171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC3S   \fBTIM_CCMR2_CC3S_Msk\fP"
CC3S[1:0] bits (Capture/Compare 3 Selection) 
.br
 
.PP
Definition at line \fB12219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC3S_0   (0x1UL << TIM_CCMR2_CC3S_Pos)"
0x0001 
.PP
Definition at line \fB12220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC3S_1   (0x2UL << TIM_CCMR2_CC3S_Pos)"
0x0002 
.PP
Definition at line \fB12221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC3S_Msk   (0x3UL << TIM_CCMR2_CC3S_Pos)"
0x00000003 
.PP
Definition at line \fB12218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC3S_Pos   (0U)"

.PP
Definition at line \fB12217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC4S   \fBTIM_CCMR2_CC4S_Msk\fP"
CC4S[1:0] bits (Capture/Compare 4 Selection) 
.PP
Definition at line \fB12243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC4S_0   (0x1UL << TIM_CCMR2_CC4S_Pos)"
0x0100 
.PP
Definition at line \fB12244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC4S_1   (0x2UL << TIM_CCMR2_CC4S_Pos)"
0x0200 
.PP
Definition at line \fB12245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC4S_Msk   (0x3UL << TIM_CCMR2_CC4S_Pos)"
0x00000300 
.PP
Definition at line \fB12242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_CC4S_Pos   (8U)"

.PP
Definition at line \fB12241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3F   \fBTIM_CCMR2_IC3F_Msk\fP"
IC3F[3:0] bits (Input Capture 3 Filter) 
.PP
Definition at line \fB12275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3F_0   (0x1UL << TIM_CCMR2_IC3F_Pos)"
0x0010 
.PP
Definition at line \fB12276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3F_1   (0x2UL << TIM_CCMR2_IC3F_Pos)"
0x0020 
.PP
Definition at line \fB12277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3F_2   (0x4UL << TIM_CCMR2_IC3F_Pos)"
0x0040 
.PP
Definition at line \fB12278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3F_3   (0x8UL << TIM_CCMR2_IC3F_Pos)"
0x0080 
.PP
Definition at line \fB12279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3F_Msk   (0xFUL << TIM_CCMR2_IC3F_Pos)"
0x000000F0 
.PP
Definition at line \fB12274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3F_Pos   (4U)"

.PP
Definition at line \fB12273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3PSC   \fBTIM_CCMR2_IC3PSC_Msk\fP"
IC3PSC[1:0] bits (Input Capture 3 Prescaler) 
.PP
Definition at line \fB12269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3PSC_0   (0x1UL << TIM_CCMR2_IC3PSC_Pos)"
0x0004 
.PP
Definition at line \fB12270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3PSC_1   (0x2UL << TIM_CCMR2_IC3PSC_Pos)"
0x0008 
.PP
Definition at line \fB12271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3PSC_Msk   (0x3UL << TIM_CCMR2_IC3PSC_Pos)"
0x0000000C 
.PP
Definition at line \fB12268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC3PSC_Pos   (2U)"

.PP
Definition at line \fB12267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4F   \fBTIM_CCMR2_IC4F_Msk\fP"
IC4F[3:0] bits (Input Capture 4 Filter) 
.PP
Definition at line \fB12289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4F_0   (0x1UL << TIM_CCMR2_IC4F_Pos)"
0x1000 
.PP
Definition at line \fB12290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4F_1   (0x2UL << TIM_CCMR2_IC4F_Pos)"
0x2000 
.PP
Definition at line \fB12291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4F_2   (0x4UL << TIM_CCMR2_IC4F_Pos)"
0x4000 
.PP
Definition at line \fB12292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4F_3   (0x8UL << TIM_CCMR2_IC4F_Pos)"
0x8000 
.PP
Definition at line \fB12293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4F_Msk   (0xFUL << TIM_CCMR2_IC4F_Pos)"
0x0000F000 
.PP
Definition at line \fB12288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4F_Pos   (12U)"

.PP
Definition at line \fB12287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4PSC   \fBTIM_CCMR2_IC4PSC_Msk\fP"
IC4PSC[1:0] bits (Input Capture 4 Prescaler) 
.PP
Definition at line \fB12283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4PSC_0   (0x1UL << TIM_CCMR2_IC4PSC_Pos)"
0x0400 
.PP
Definition at line \fB12284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4PSC_1   (0x2UL << TIM_CCMR2_IC4PSC_Pos)"
0x0800 
.PP
Definition at line \fB12285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4PSC_Msk   (0x3UL << TIM_CCMR2_IC4PSC_Pos)"
0x00000C00 
.PP
Definition at line \fB12282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_IC4PSC_Pos   (10U)"

.PP
Definition at line \fB12281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3CE   \fBTIM_CCMR2_OC3CE_Msk\fP"
Output Compare 3 Clear Enable 
.PP
Definition at line \fB12239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3CE_Msk   (0x1UL << TIM_CCMR2_OC3CE_Pos)"
0x00000080 
.PP
Definition at line \fB12238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3CE_Pos   (7U)"

.PP
Definition at line \fB12237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3FE   \fBTIM_CCMR2_OC3FE_Msk\fP"
Output Compare 3 Fast enable 
.br
 
.PP
Definition at line \fB12225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3FE_Msk   (0x1UL << TIM_CCMR2_OC3FE_Pos)"
0x00000004 
.PP
Definition at line \fB12224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3FE_Pos   (2U)"

.PP
Definition at line \fB12223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3M   \fBTIM_CCMR2_OC3M_Msk\fP"
OC3M[2:0] bits (Output Compare 3 Mode) 
.PP
Definition at line \fB12232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3M_0   (0x1UL << TIM_CCMR2_OC3M_Pos)"
0x0010 
.PP
Definition at line \fB12233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3M_1   (0x2UL << TIM_CCMR2_OC3M_Pos)"
0x0020 
.PP
Definition at line \fB12234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3M_2   (0x4UL << TIM_CCMR2_OC3M_Pos)"
0x0040 
.PP
Definition at line \fB12235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3M_Msk   (0x7UL << TIM_CCMR2_OC3M_Pos)"
0x00000070 
.PP
Definition at line \fB12231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3M_Pos   (4U)"

.PP
Definition at line \fB12230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3PE   \fBTIM_CCMR2_OC3PE_Msk\fP"
Output Compare 3 Preload enable 
.br
 
.PP
Definition at line \fB12228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3PE_Msk   (0x1UL << TIM_CCMR2_OC3PE_Pos)"
0x00000008 
.PP
Definition at line \fB12227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC3PE_Pos   (3U)"

.PP
Definition at line \fB12226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4CE   \fBTIM_CCMR2_OC4CE_Msk\fP"
Output Compare 4 Clear Enable 
.PP
Definition at line \fB12263\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4CE_Msk   (0x1UL << TIM_CCMR2_OC4CE_Pos)"
0x00008000 
.PP
Definition at line \fB12262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4CE_Pos   (15U)"

.PP
Definition at line \fB12261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4FE   \fBTIM_CCMR2_OC4FE_Msk\fP"
Output Compare 4 Fast enable 
.br
 
.PP
Definition at line \fB12249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4FE_Msk   (0x1UL << TIM_CCMR2_OC4FE_Pos)"
0x00000400 
.PP
Definition at line \fB12248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4FE_Pos   (10U)"

.PP
Definition at line \fB12247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4M   \fBTIM_CCMR2_OC4M_Msk\fP"
OC4M[2:0] bits (Output Compare 4 Mode) 
.PP
Definition at line \fB12256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4M_0   (0x1UL << TIM_CCMR2_OC4M_Pos)"
0x1000 
.PP
Definition at line \fB12257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4M_1   (0x2UL << TIM_CCMR2_OC4M_Pos)"
0x2000 
.PP
Definition at line \fB12258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4M_2   (0x4UL << TIM_CCMR2_OC4M_Pos)"
0x4000 
.PP
Definition at line \fB12259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4M_Msk   (0x7UL << TIM_CCMR2_OC4M_Pos)"
0x00007000 
.PP
Definition at line \fB12255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4M_Pos   (12U)"

.PP
Definition at line \fB12254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4PE   \fBTIM_CCMR2_OC4PE_Msk\fP"
Output Compare 4 Preload enable 
.PP
Definition at line \fB12252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4PE_Msk   (0x1UL << TIM_CCMR2_OC4PE_Pos)"
0x00000800 
.PP
Definition at line \fB12251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCMR2_OC4PE_Pos   (11U)"

.PP
Definition at line \fB12250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR1_CCR1   \fBTIM_CCR1_CCR1_Msk\fP"
Capture/Compare 1 Value 
.br
 
.PP
Definition at line \fB12365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR1_CCR1_Msk   (0xFFFFUL << TIM_CCR1_CCR1_Pos)"
0x0000FFFF 
.PP
Definition at line \fB12364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR1_CCR1_Pos   (0U)"

.PP
Definition at line \fB12363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR2_CCR2   \fBTIM_CCR2_CCR2_Msk\fP"
Capture/Compare 2 Value 
.br
 
.PP
Definition at line \fB12370\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR2_CCR2_Msk   (0xFFFFUL << TIM_CCR2_CCR2_Pos)"
0x0000FFFF 
.PP
Definition at line \fB12369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR2_CCR2_Pos   (0U)"

.PP
Definition at line \fB12368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR3_CCR3   \fBTIM_CCR3_CCR3_Msk\fP"
Capture/Compare 3 Value 
.br
 
.PP
Definition at line \fB12375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR3_CCR3_Msk   (0xFFFFUL << TIM_CCR3_CCR3_Pos)"
0x0000FFFF 
.PP
Definition at line \fB12374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR3_CCR3_Pos   (0U)"

.PP
Definition at line \fB12373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR4_CCR4   \fBTIM_CCR4_CCR4_Msk\fP"
Capture/Compare 4 Value 
.br
 
.PP
Definition at line \fB12380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR4_CCR4_Msk   (0xFFFFUL << TIM_CCR4_CCR4_Pos)"
0x0000FFFF 
.PP
Definition at line \fB12379\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CCR4_CCR4_Pos   (0U)"

.PP
Definition at line \fB12378\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CNT_CNT   \fBTIM_CNT_CNT_Msk\fP"
Counter Value 
.br
 
.PP
Definition at line \fB12345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CNT_CNT_Msk   (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB12344\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CNT_CNT_Pos   (0U)"

.PP
Definition at line \fB12343\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_ARPE   \fBTIM_CR1_ARPE_Msk\fP"
Auto-reload preload enable 
.br
 
.PP
Definition at line \fB11935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_ARPE_Msk   (0x1UL << TIM_CR1_ARPE_Pos)"
0x00000080 
.PP
Definition at line \fB11934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_ARPE_Pos   (7U)"

.PP
Definition at line \fB11933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CEN   \fBTIM_CR1_CEN_Msk\fP"
Counter enable 
.br
 
.PP
Definition at line \fB11913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CEN_Msk   (0x1UL << TIM_CR1_CEN_Pos)"
0x00000001 
.PP
Definition at line \fB11912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CEN_Pos   (0U)"

.PP
Definition at line \fB11911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CKD   \fBTIM_CR1_CKD_Msk\fP"
CKD[1:0] bits (clock division) 
.PP
Definition at line \fB11939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CKD_0   (0x1UL << TIM_CR1_CKD_Pos)"
0x0100 
.PP
Definition at line \fB11940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CKD_1   (0x2UL << TIM_CR1_CKD_Pos)"
0x0200 
.PP
Definition at line \fB11941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CKD_Msk   (0x3UL << TIM_CR1_CKD_Pos)"
0x00000300 
.PP
Definition at line \fB11938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CKD_Pos   (8U)"

.PP
Definition at line \fB11937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CMS   \fBTIM_CR1_CMS_Msk\fP"
CMS[1:0] bits (Center-aligned mode selection) 
.PP
Definition at line \fB11929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CMS_0   (0x1UL << TIM_CR1_CMS_Pos)"
0x0020 
.PP
Definition at line \fB11930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CMS_1   (0x2UL << TIM_CR1_CMS_Pos)"
0x0040 
.PP
Definition at line \fB11931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CMS_Msk   (0x3UL << TIM_CR1_CMS_Pos)"
0x00000060 
.PP
Definition at line \fB11928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_CMS_Pos   (5U)"

.PP
Definition at line \fB11927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_DIR   \fBTIM_CR1_DIR_Msk\fP"
Direction 
.br
 
.PP
Definition at line \fB11925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_DIR_Msk   (0x1UL << TIM_CR1_DIR_Pos)"
0x00000010 
.PP
Definition at line \fB11924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_DIR_Pos   (4U)"

.PP
Definition at line \fB11923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_OPM   \fBTIM_CR1_OPM_Msk\fP"
One pulse mode 
.br
 
.PP
Definition at line \fB11922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_OPM_Msk   (0x1UL << TIM_CR1_OPM_Pos)"
0x00000008 
.PP
Definition at line \fB11921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_OPM_Pos   (3U)"

.PP
Definition at line \fB11920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_UDIS   \fBTIM_CR1_UDIS_Msk\fP"
Update disable 
.br
 
.PP
Definition at line \fB11916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_UDIS_Msk   (0x1UL << TIM_CR1_UDIS_Pos)"
0x00000002 
.PP
Definition at line \fB11915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_UDIS_Pos   (1U)"

.PP
Definition at line \fB11914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_URS   \fBTIM_CR1_URS_Msk\fP"
Update request source 
.PP
Definition at line \fB11919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_URS_Msk   (0x1UL << TIM_CR1_URS_Pos)"
0x00000004 
.PP
Definition at line \fB11918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR1_URS_Pos   (2U)"

.PP
Definition at line \fB11917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCDS   \fBTIM_CR2_CCDS_Msk\fP"
Capture/Compare DMA Selection 
.br
 
.PP
Definition at line \fB11952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCDS_Msk   (0x1UL << TIM_CR2_CCDS_Pos)"
0x00000008 
.PP
Definition at line \fB11951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCDS_Pos   (3U)"

.PP
Definition at line \fB11950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCPC   \fBTIM_CR2_CCPC_Msk\fP"
Capture/Compare Preloaded Control 
.br
 
.PP
Definition at line \fB11946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCPC_Msk   (0x1UL << TIM_CR2_CCPC_Pos)"
0x00000001 
.PP
Definition at line \fB11945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCPC_Pos   (0U)"

.PP
Definition at line \fB11944\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCUS   \fBTIM_CR2_CCUS_Msk\fP"
Capture/Compare Control Update Selection 
.PP
Definition at line \fB11949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCUS_Msk   (0x1UL << TIM_CR2_CCUS_Pos)"
0x00000004 
.PP
Definition at line \fB11948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_CCUS_Pos   (2U)"

.PP
Definition at line \fB11947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_MMS   \fBTIM_CR2_MMS_Msk\fP"
MMS[2:0] bits (Master Mode Selection) 
.PP
Definition at line \fB11956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_MMS_0   (0x1UL << TIM_CR2_MMS_Pos)"
0x0010 
.PP
Definition at line \fB11957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_MMS_1   (0x2UL << TIM_CR2_MMS_Pos)"
0x0020 
.PP
Definition at line \fB11958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_MMS_2   (0x4UL << TIM_CR2_MMS_Pos)"
0x0040 
.PP
Definition at line \fB11959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_MMS_Msk   (0x7UL << TIM_CR2_MMS_Pos)"
0x00000070 
.PP
Definition at line \fB11955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_MMS_Pos   (4U)"

.PP
Definition at line \fB11954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS1   \fBTIM_CR2_OIS1_Msk\fP"
Output Idle state 1 (OC1 output) 
.br
 
.PP
Definition at line \fB11966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS1_Msk   (0x1UL << TIM_CR2_OIS1_Pos)"
0x00000100 
.PP
Definition at line \fB11965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS1_Pos   (8U)"

.PP
Definition at line \fB11964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS1N   \fBTIM_CR2_OIS1N_Msk\fP"
Output Idle state 1 (OC1N output) 
.PP
Definition at line \fB11969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS1N_Msk   (0x1UL << TIM_CR2_OIS1N_Pos)"
0x00000200 
.PP
Definition at line \fB11968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS1N_Pos   (9U)"

.PP
Definition at line \fB11967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS2   \fBTIM_CR2_OIS2_Msk\fP"
Output Idle state 2 (OC2 output) 
.br
 
.PP
Definition at line \fB11972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS2_Msk   (0x1UL << TIM_CR2_OIS2_Pos)"
0x00000400 
.PP
Definition at line \fB11971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS2_Pos   (10U)"

.PP
Definition at line \fB11970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS2N   \fBTIM_CR2_OIS2N_Msk\fP"
Output Idle state 2 (OC2N output) 
.PP
Definition at line \fB11975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS2N_Msk   (0x1UL << TIM_CR2_OIS2N_Pos)"
0x00000800 
.PP
Definition at line \fB11974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS2N_Pos   (11U)"

.PP
Definition at line \fB11973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS3   \fBTIM_CR2_OIS3_Msk\fP"
Output Idle state 3 (OC3 output) 
.br
 
.PP
Definition at line \fB11978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS3_Msk   (0x1UL << TIM_CR2_OIS3_Pos)"
0x00001000 
.PP
Definition at line \fB11977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS3_Pos   (12U)"

.PP
Definition at line \fB11976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS3N   \fBTIM_CR2_OIS3N_Msk\fP"
Output Idle state 3 (OC3N output) 
.PP
Definition at line \fB11981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS3N_Msk   (0x1UL << TIM_CR2_OIS3N_Pos)"
0x00002000 
.PP
Definition at line \fB11980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS3N_Pos   (13U)"

.PP
Definition at line \fB11979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS4   \fBTIM_CR2_OIS4_Msk\fP"
Output Idle state 4 (OC4 output) 
.br
 
.PP
Definition at line \fB11984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS4_Msk   (0x1UL << TIM_CR2_OIS4_Pos)"
0x00004000 
.PP
Definition at line \fB11983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_OIS4_Pos   (14U)"

.PP
Definition at line \fB11982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_TI1S   \fBTIM_CR2_TI1S_Msk\fP"
TI1 Selection 
.PP
Definition at line \fB11963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_TI1S_Msk   (0x1UL << TIM_CR2_TI1S_Pos)"
0x00000080 
.PP
Definition at line \fB11962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_CR2_TI1S_Pos   (7U)"

.PP
Definition at line \fB11961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBA   \fBTIM_DCR_DBA_Msk\fP"
DBA[4:0] bits (DMA Base Address) 
.PP
Definition at line \fB12423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBA_0   (0x01UL << TIM_DCR_DBA_Pos)"
0x0001 
.PP
Definition at line \fB12424\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBA_1   (0x02UL << TIM_DCR_DBA_Pos)"
0x0002 
.PP
Definition at line \fB12425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBA_2   (0x04UL << TIM_DCR_DBA_Pos)"
0x0004 
.PP
Definition at line \fB12426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBA_3   (0x08UL << TIM_DCR_DBA_Pos)"
0x0008 
.PP
Definition at line \fB12427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBA_4   (0x10UL << TIM_DCR_DBA_Pos)"
0x0010 
.PP
Definition at line \fB12428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBA_Msk   (0x1FUL << TIM_DCR_DBA_Pos)"
0x0000001F 
.PP
Definition at line \fB12422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBA_Pos   (0U)"

.PP
Definition at line \fB12421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBL   \fBTIM_DCR_DBL_Msk\fP"
DBL[4:0] bits (DMA Burst Length) 
.PP
Definition at line \fB12432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBL_0   (0x01UL << TIM_DCR_DBL_Pos)"
0x0100 
.PP
Definition at line \fB12433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBL_1   (0x02UL << TIM_DCR_DBL_Pos)"
0x0200 
.PP
Definition at line \fB12434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBL_2   (0x04UL << TIM_DCR_DBL_Pos)"
0x0400 
.PP
Definition at line \fB12435\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBL_3   (0x08UL << TIM_DCR_DBL_Pos)"
0x0800 
.PP
Definition at line \fB12436\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBL_4   (0x10UL << TIM_DCR_DBL_Pos)"
0x1000 
.PP
Definition at line \fB12437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBL_Msk   (0x1FUL << TIM_DCR_DBL_Pos)"
0x00001F00 
.PP
Definition at line \fB12431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DCR_DBL_Pos   (8U)"

.PP
Definition at line \fB12430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_BIE   \fBTIM_DIER_BIE_Msk\fP"
Break interrupt enable 
.br
 
.PP
Definition at line \fB12050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_BIE_Msk   (0x1UL << TIM_DIER_BIE_Pos)"
0x00000080 
.PP
Definition at line \fB12049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_BIE_Pos   (7U)"

.PP
Definition at line \fB12048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC1DE   \fBTIM_DIER_CC1DE_Msk\fP"
Capture/Compare 1 DMA request enable 
.PP
Definition at line \fB12056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC1DE_Msk   (0x1UL << TIM_DIER_CC1DE_Pos)"
0x00000200 
.PP
Definition at line \fB12055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC1DE_Pos   (9U)"

.PP
Definition at line \fB12054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC1IE   \fBTIM_DIER_CC1IE_Msk\fP"
Capture/Compare 1 interrupt enable 
.br
 
.PP
Definition at line \fB12032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC1IE_Msk   (0x1UL << TIM_DIER_CC1IE_Pos)"
0x00000002 
.PP
Definition at line \fB12031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC1IE_Pos   (1U)"

.PP
Definition at line \fB12030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC2DE   \fBTIM_DIER_CC2DE_Msk\fP"
Capture/Compare 2 DMA request enable 
.PP
Definition at line \fB12059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC2DE_Msk   (0x1UL << TIM_DIER_CC2DE_Pos)"
0x00000400 
.PP
Definition at line \fB12058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC2DE_Pos   (10U)"

.PP
Definition at line \fB12057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC2IE   \fBTIM_DIER_CC2IE_Msk\fP"
Capture/Compare 2 interrupt enable 
.br
 
.PP
Definition at line \fB12035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC2IE_Msk   (0x1UL << TIM_DIER_CC2IE_Pos)"
0x00000004 
.PP
Definition at line \fB12034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC2IE_Pos   (2U)"

.PP
Definition at line \fB12033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC3DE   \fBTIM_DIER_CC3DE_Msk\fP"
Capture/Compare 3 DMA request enable 
.PP
Definition at line \fB12062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC3DE_Msk   (0x1UL << TIM_DIER_CC3DE_Pos)"
0x00000800 
.PP
Definition at line \fB12061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC3DE_Pos   (11U)"

.PP
Definition at line \fB12060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC3IE   \fBTIM_DIER_CC3IE_Msk\fP"
Capture/Compare 3 interrupt enable 
.br
 
.PP
Definition at line \fB12038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC3IE_Msk   (0x1UL << TIM_DIER_CC3IE_Pos)"
0x00000008 
.PP
Definition at line \fB12037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC3IE_Pos   (3U)"

.PP
Definition at line \fB12036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC4DE   \fBTIM_DIER_CC4DE_Msk\fP"
Capture/Compare 4 DMA request enable 
.PP
Definition at line \fB12065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC4DE_Msk   (0x1UL << TIM_DIER_CC4DE_Pos)"
0x00001000 
.PP
Definition at line \fB12064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC4DE_Pos   (12U)"

.PP
Definition at line \fB12063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC4IE   \fBTIM_DIER_CC4IE_Msk\fP"
Capture/Compare 4 interrupt enable 
.br
 
.PP
Definition at line \fB12041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC4IE_Msk   (0x1UL << TIM_DIER_CC4IE_Pos)"
0x00000010 
.PP
Definition at line \fB12040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_CC4IE_Pos   (4U)"

.PP
Definition at line \fB12039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_COMDE   \fBTIM_DIER_COMDE_Msk\fP"
COM DMA request enable 
.br
 
.PP
Definition at line \fB12068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_COMDE_Msk   (0x1UL << TIM_DIER_COMDE_Pos)"
0x00002000 
.PP
Definition at line \fB12067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_COMDE_Pos   (13U)"

.PP
Definition at line \fB12066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_COMIE   \fBTIM_DIER_COMIE_Msk\fP"
COM interrupt enable 
.br
 
.PP
Definition at line \fB12044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_COMIE_Msk   (0x1UL << TIM_DIER_COMIE_Pos)"
0x00000020 
.PP
Definition at line \fB12043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_COMIE_Pos   (5U)"

.PP
Definition at line \fB12042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_TDE   \fBTIM_DIER_TDE_Msk\fP"
Trigger DMA request enable 
.br
 
.PP
Definition at line \fB12071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_TDE_Msk   (0x1UL << TIM_DIER_TDE_Pos)"
0x00004000 
.PP
Definition at line \fB12070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_TDE_Pos   (14U)"

.PP
Definition at line \fB12069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_TIE   \fBTIM_DIER_TIE_Msk\fP"
Trigger interrupt enable 
.br
 
.PP
Definition at line \fB12047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_TIE_Msk   (0x1UL << TIM_DIER_TIE_Pos)"
0x00000040 
.PP
Definition at line \fB12046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_TIE_Pos   (6U)"

.PP
Definition at line \fB12045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_UDE   \fBTIM_DIER_UDE_Msk\fP"
Update DMA request enable 
.br
 
.PP
Definition at line \fB12053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_UDE_Msk   (0x1UL << TIM_DIER_UDE_Pos)"
0x00000100 
.PP
Definition at line \fB12052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_UDE_Pos   (8U)"

.PP
Definition at line \fB12051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_UIE   \fBTIM_DIER_UIE_Msk\fP"
Update interrupt enable 
.PP
Definition at line \fB12029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_UIE_Msk   (0x1UL << TIM_DIER_UIE_Pos)"
0x00000001 
.PP
Definition at line \fB12028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DIER_UIE_Pos   (0U)"

.PP
Definition at line \fB12027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DMAR_DMAB   \fBTIM_DMAR_DMAB_Msk\fP"
DMA register for burst accesses 
.br
 
.PP
Definition at line \fB12442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DMAR_DMAB_Msk   (0xFFFFUL << TIM_DMAR_DMAB_Pos)"
0x0000FFFF 
.PP
Definition at line \fB12441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_DMAR_DMAB_Pos   (0U)"

.PP
Definition at line \fB12440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_BG   \fBTIM_EGR_BG_Msk\fP"
Break Generation 
.br
 
.PP
Definition at line \fB12135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_BG_Msk   (0x1UL << TIM_EGR_BG_Pos)"
0x00000080 
.PP
Definition at line \fB12134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_BG_Pos   (7U)"

.PP
Definition at line \fB12133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC1G   \fBTIM_EGR_CC1G_Msk\fP"
Capture/Compare 1 Generation 
.br
 
.PP
Definition at line \fB12117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC1G_Msk   (0x1UL << TIM_EGR_CC1G_Pos)"
0x00000002 
.PP
Definition at line \fB12116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC1G_Pos   (1U)"

.PP
Definition at line \fB12115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC2G   \fBTIM_EGR_CC2G_Msk\fP"
Capture/Compare 2 Generation 
.br
 
.PP
Definition at line \fB12120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC2G_Msk   (0x1UL << TIM_EGR_CC2G_Pos)"
0x00000004 
.PP
Definition at line \fB12119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC2G_Pos   (2U)"

.PP
Definition at line \fB12118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC3G   \fBTIM_EGR_CC3G_Msk\fP"
Capture/Compare 3 Generation 
.br
 
.PP
Definition at line \fB12123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC3G_Msk   (0x1UL << TIM_EGR_CC3G_Pos)"
0x00000008 
.PP
Definition at line \fB12122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC3G_Pos   (3U)"

.PP
Definition at line \fB12121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC4G   \fBTIM_EGR_CC4G_Msk\fP"
Capture/Compare 4 Generation 
.br
 
.PP
Definition at line \fB12126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC4G_Msk   (0x1UL << TIM_EGR_CC4G_Pos)"
0x00000010 
.PP
Definition at line \fB12125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_CC4G_Pos   (4U)"

.PP
Definition at line \fB12124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_COMG   \fBTIM_EGR_COMG_Msk\fP"
Capture/Compare Control Update Generation 
.PP
Definition at line \fB12129\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_COMG_Msk   (0x1UL << TIM_EGR_COMG_Pos)"
0x00000020 
.PP
Definition at line \fB12128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_COMG_Pos   (5U)"

.PP
Definition at line \fB12127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_TG   \fBTIM_EGR_TG_Msk\fP"
Trigger Generation 
.br
 
.PP
Definition at line \fB12132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_TG_Msk   (0x1UL << TIM_EGR_TG_Pos)"
0x00000040 
.PP
Definition at line \fB12131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_TG_Pos   (6U)"

.PP
Definition at line \fB12130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_UG   \fBTIM_EGR_UG_Msk\fP"
Update Generation 
.br
 
.PP
Definition at line \fB12114\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_UG_Msk   (0x1UL << TIM_EGR_UG_Pos)"
0x00000001 
.PP
Definition at line \fB12113\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_EGR_UG_Pos   (0U)"

.PP
Definition at line \fB12112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_ITR1_RMP   \fBTIM_OR_ITR1_RMP_Msk\fP"
ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) 
.PP
Definition at line \fB12458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_ITR1_RMP_0   (0x1UL << TIM_OR_ITR1_RMP_Pos)"
0x0400 
.PP
Definition at line \fB12459\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_ITR1_RMP_1   (0x2UL << TIM_OR_ITR1_RMP_Pos)"
0x0800 
.PP
Definition at line \fB12460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_ITR1_RMP_Msk   (0x3UL << TIM_OR_ITR1_RMP_Pos)"
0x00000C00 
.PP
Definition at line \fB12457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_ITR1_RMP_Pos   (10U)"

.PP
Definition at line \fB12456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI1_RMP   \fBTIM_OR_TI1_RMP_Msk\fP"
TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) 
.PP
Definition at line \fB12447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI1_RMP_0   (0x1UL << TIM_OR_TI1_RMP_Pos)"
0x00000001 
.PP
Definition at line \fB12448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI1_RMP_1   (0x2UL << TIM_OR_TI1_RMP_Pos)"
0x00000002 
.PP
Definition at line \fB12449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI1_RMP_Msk   (0x3UL << TIM_OR_TI1_RMP_Pos)"
0x00000003 
.PP
Definition at line \fB12446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI1_RMP_Pos   (0U)"

.PP
Definition at line \fB12445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI4_RMP   \fBTIM_OR_TI4_RMP_Msk\fP"
TI4_RMP[1:0] bits (TIM5 Input 4 remap) 
.br
 
.PP
Definition at line \fB12453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI4_RMP_0   (0x1UL << TIM_OR_TI4_RMP_Pos)"
0x0040 
.PP
Definition at line \fB12454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI4_RMP_1   (0x2UL << TIM_OR_TI4_RMP_Pos)"
0x0080 
.PP
Definition at line \fB12455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI4_RMP_Msk   (0x3UL << TIM_OR_TI4_RMP_Pos)"
0x000000C0 
.PP
Definition at line \fB12452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_OR_TI4_RMP_Pos   (6U)"

.PP
Definition at line \fB12451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_PSC_PSC   \fBTIM_PSC_PSC_Msk\fP"
Prescaler Value 
.br
 
.PP
Definition at line \fB12350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_PSC_PSC_Msk   (0xFFFFUL << TIM_PSC_PSC_Pos)"
0x0000FFFF 
.PP
Definition at line \fB12349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_PSC_PSC_Pos   (0U)"

.PP
Definition at line \fB12348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_RCR_REP   \fBTIM_RCR_REP_Msk\fP"
Repetition Counter Value 
.PP
Definition at line \fB12360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_RCR_REP_Msk   (0xFFUL << TIM_RCR_REP_Pos)"
0x000000FF 
.PP
Definition at line \fB12359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_RCR_REP_Pos   (0U)"

.PP
Definition at line \fB12358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ECE   \fBTIM_SMCR_ECE_Msk\fP"
External clock enable 
.br
 
.PP
Definition at line \fB12021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ECE_Msk   (0x1UL << TIM_SMCR_ECE_Pos)"
0x00004000 
.PP
Definition at line \fB12020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ECE_Pos   (14U)"

.PP
Definition at line \fB12019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETF   \fBTIM_SMCR_ETF_Msk\fP"
ETF[3:0] bits (External trigger filter) 
.PP
Definition at line \fB12007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETF_0   (0x1UL << TIM_SMCR_ETF_Pos)"
0x0100 
.PP
Definition at line \fB12008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETF_1   (0x2UL << TIM_SMCR_ETF_Pos)"
0x0200 
.PP
Definition at line \fB12009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETF_2   (0x4UL << TIM_SMCR_ETF_Pos)"
0x0400 
.PP
Definition at line \fB12010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETF_3   (0x8UL << TIM_SMCR_ETF_Pos)"
0x0800 
.PP
Definition at line \fB12011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETF_Msk   (0xFUL << TIM_SMCR_ETF_Pos)"
0x00000F00 
.PP
Definition at line \fB12006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETF_Pos   (8U)"

.PP
Definition at line \fB12005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETP   \fBTIM_SMCR_ETP_Msk\fP"
External trigger polarity 
.PP
Definition at line \fB12024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETP_Msk   (0x1UL << TIM_SMCR_ETP_Pos)"
0x00008000 
.PP
Definition at line \fB12023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETP_Pos   (15U)"

.PP
Definition at line \fB12022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETPS   \fBTIM_SMCR_ETPS_Msk\fP"
ETPS[1:0] bits (External trigger prescaler) 
.PP
Definition at line \fB12015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETPS_0   (0x1UL << TIM_SMCR_ETPS_Pos)"
0x1000 
.PP
Definition at line \fB12016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETPS_1   (0x2UL << TIM_SMCR_ETPS_Pos)"
0x2000 
.PP
Definition at line \fB12017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETPS_Msk   (0x3UL << TIM_SMCR_ETPS_Pos)"
0x00003000 
.PP
Definition at line \fB12014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_ETPS_Pos   (12U)"

.PP
Definition at line \fB12013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_MSM   \fBTIM_SMCR_MSM_Msk\fP"
Master/slave mode 
.br
 
.PP
Definition at line \fB12003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_MSM_Msk   (0x1UL << TIM_SMCR_MSM_Pos)"
0x00000080 
.PP
Definition at line \fB12002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_MSM_Pos   (7U)"

.PP
Definition at line \fB12001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_SMS   \fBTIM_SMCR_SMS_Msk\fP"
SMS[2:0] bits (Slave mode selection) 
.br
 
.PP
Definition at line \fB11989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_SMS_0   (0x1UL << TIM_SMCR_SMS_Pos)"
0x0001 
.PP
Definition at line \fB11990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_SMS_1   (0x2UL << TIM_SMCR_SMS_Pos)"
0x0002 
.PP
Definition at line \fB11991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_SMS_2   (0x4UL << TIM_SMCR_SMS_Pos)"
0x0004 
.PP
Definition at line \fB11992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_SMS_Msk   (0x7UL << TIM_SMCR_SMS_Pos)"
0x00000007 
.PP
Definition at line \fB11988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_SMS_Pos   (0U)"

.PP
Definition at line \fB11987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_TS   \fBTIM_SMCR_TS_Msk\fP"
TS[2:0] bits (Trigger selection) 
.br
 
.PP
Definition at line \fB11996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_TS_0   (0x1UL << TIM_SMCR_TS_Pos)"
0x0010 
.PP
Definition at line \fB11997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_TS_1   (0x2UL << TIM_SMCR_TS_Pos)"
0x0020 
.PP
Definition at line \fB11998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_TS_2   (0x4UL << TIM_SMCR_TS_Pos)"
0x0040 
.PP
Definition at line \fB11999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_TS_Msk   (0x7UL << TIM_SMCR_TS_Pos)"
0x00000070 
.PP
Definition at line \fB11995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SMCR_TS_Pos   (4U)"

.PP
Definition at line \fB11994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_BIF   \fBTIM_SR_BIF_Msk\fP"
Break interrupt Flag 
.br
 
.PP
Definition at line \fB12097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_BIF_Msk   (0x1UL << TIM_SR_BIF_Pos)"
0x00000080 
.PP
Definition at line \fB12096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_BIF_Pos   (7U)"

.PP
Definition at line \fB12095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC1IF   \fBTIM_SR_CC1IF_Msk\fP"
Capture/Compare 1 interrupt Flag 
.br
 
.PP
Definition at line \fB12079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC1IF_Msk   (0x1UL << TIM_SR_CC1IF_Pos)"
0x00000002 
.PP
Definition at line \fB12078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC1IF_Pos   (1U)"

.PP
Definition at line \fB12077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC1OF   \fBTIM_SR_CC1OF_Msk\fP"
Capture/Compare 1 Overcapture Flag 
.PP
Definition at line \fB12100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC1OF_Msk   (0x1UL << TIM_SR_CC1OF_Pos)"
0x00000200 
.PP
Definition at line \fB12099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC1OF_Pos   (9U)"

.PP
Definition at line \fB12098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC2IF   \fBTIM_SR_CC2IF_Msk\fP"
Capture/Compare 2 interrupt Flag 
.br
 
.PP
Definition at line \fB12082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC2IF_Msk   (0x1UL << TIM_SR_CC2IF_Pos)"
0x00000004 
.PP
Definition at line \fB12081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC2IF_Pos   (2U)"

.PP
Definition at line \fB12080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC2OF   \fBTIM_SR_CC2OF_Msk\fP"
Capture/Compare 2 Overcapture Flag 
.PP
Definition at line \fB12103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC2OF_Msk   (0x1UL << TIM_SR_CC2OF_Pos)"
0x00000400 
.PP
Definition at line \fB12102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC2OF_Pos   (10U)"

.PP
Definition at line \fB12101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC3IF   \fBTIM_SR_CC3IF_Msk\fP"
Capture/Compare 3 interrupt Flag 
.br
 
.PP
Definition at line \fB12085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC3IF_Msk   (0x1UL << TIM_SR_CC3IF_Pos)"
0x00000008 
.PP
Definition at line \fB12084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC3IF_Pos   (3U)"

.PP
Definition at line \fB12083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC3OF   \fBTIM_SR_CC3OF_Msk\fP"
Capture/Compare 3 Overcapture Flag 
.PP
Definition at line \fB12106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC3OF_Msk   (0x1UL << TIM_SR_CC3OF_Pos)"
0x00000800 
.PP
Definition at line \fB12105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC3OF_Pos   (11U)"

.PP
Definition at line \fB12104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC4IF   \fBTIM_SR_CC4IF_Msk\fP"
Capture/Compare 4 interrupt Flag 
.br
 
.PP
Definition at line \fB12088\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC4IF_Msk   (0x1UL << TIM_SR_CC4IF_Pos)"
0x00000010 
.PP
Definition at line \fB12087\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC4IF_Pos   (4U)"

.PP
Definition at line \fB12086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC4OF   \fBTIM_SR_CC4OF_Msk\fP"
Capture/Compare 4 Overcapture Flag 
.PP
Definition at line \fB12109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC4OF_Msk   (0x1UL << TIM_SR_CC4OF_Pos)"
0x00001000 
.PP
Definition at line \fB12108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_CC4OF_Pos   (12U)"

.PP
Definition at line \fB12107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_COMIF   \fBTIM_SR_COMIF_Msk\fP"
COM interrupt Flag 
.br
 
.PP
Definition at line \fB12091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_COMIF_Msk   (0x1UL << TIM_SR_COMIF_Pos)"
0x00000020 
.PP
Definition at line \fB12090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_COMIF_Pos   (5U)"

.PP
Definition at line \fB12089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_TIF   \fBTIM_SR_TIF_Msk\fP"
Trigger interrupt Flag 
.br
 
.PP
Definition at line \fB12094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_TIF_Msk   (0x1UL << TIM_SR_TIF_Pos)"
0x00000040 
.PP
Definition at line \fB12093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_TIF_Pos   (6U)"

.PP
Definition at line \fB12092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_UIF   \fBTIM_SR_UIF_Msk\fP"
Update interrupt Flag 
.br
 
.PP
Definition at line \fB12076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_UIF_Msk   (0x1UL << TIM_SR_UIF_Pos)"
0x00000001 
.PP
Definition at line \fB12075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define TIM_SR_UIF_Pos   (0U)"

.PP
Definition at line \fB12074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_BRR_DIV_Fraction   \fBUSART_BRR_DIV_Fraction_Msk\fP"
Fraction of USARTDIV 
.PP
Definition at line \fB12508\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_BRR_DIV_Fraction_Msk   (0xFUL << USART_BRR_DIV_Fraction_Pos)"
0x0000000F 
.PP
Definition at line \fB12507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_BRR_DIV_Fraction_Pos   (0U)"

.PP
Definition at line \fB12506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_BRR_DIV_Mantissa   \fBUSART_BRR_DIV_Mantissa_Msk\fP"
Mantissa of USARTDIV 
.PP
Definition at line \fB12511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_BRR_DIV_Mantissa_Msk   (0xFFFUL << USART_BRR_DIV_Mantissa_Pos)"
0x0000FFF0 
.PP
Definition at line \fB12510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_BRR_DIV_Mantissa_Pos   (4U)"

.PP
Definition at line \fB12509\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_IDLEIE   \fBUSART_CR1_IDLEIE_Msk\fP"
IDLE Interrupt Enable 
.br
 
.PP
Definition at line \fB12528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_IDLEIE_Msk   (0x1UL << USART_CR1_IDLEIE_Pos)"
0x00000010 
.PP
Definition at line \fB12527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_IDLEIE_Pos   (4U)"

.PP
Definition at line \fB12526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_M   \fBUSART_CR1_M_Msk\fP"
Word length 
.br
 
.PP
Definition at line \fB12552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_M_Msk   (0x1UL << USART_CR1_M_Pos)"
0x00001000 
.PP
Definition at line \fB12551\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_M_Pos   (12U)"

.PP
Definition at line \fB12550\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_OVER8   \fBUSART_CR1_OVER8_Msk\fP"
USART Oversampling by 8 enable 
.br
 
.PP
Definition at line \fB12558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_OVER8_Msk   (0x1UL << USART_CR1_OVER8_Pos)"
0x00008000 
.PP
Definition at line \fB12557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_OVER8_Pos   (15U)"

.PP
Definition at line \fB12556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PCE   \fBUSART_CR1_PCE_Msk\fP"
Parity Control Enable 
.br
 
.PP
Definition at line \fB12546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PCE_Msk   (0x1UL << USART_CR1_PCE_Pos)"
0x00000400 
.PP
Definition at line \fB12545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PCE_Pos   (10U)"

.PP
Definition at line \fB12544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PEIE   \fBUSART_CR1_PEIE_Msk\fP"
PE Interrupt Enable 
.br
 
.PP
Definition at line \fB12540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PEIE_Msk   (0x1UL << USART_CR1_PEIE_Pos)"
0x00000100 
.PP
Definition at line \fB12539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PEIE_Pos   (8U)"

.PP
Definition at line \fB12538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PS   \fBUSART_CR1_PS_Msk\fP"
Parity Selection 
.br
 
.PP
Definition at line \fB12543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PS_Msk   (0x1UL << USART_CR1_PS_Pos)"
0x00000200 
.PP
Definition at line \fB12542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_PS_Pos   (9U)"

.PP
Definition at line \fB12541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RE   \fBUSART_CR1_RE_Msk\fP"
Receiver Enable 
.br
 
.PP
Definition at line \fB12522\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RE_Msk   (0x1UL << USART_CR1_RE_Pos)"
0x00000004 
.PP
Definition at line \fB12521\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RE_Pos   (2U)"

.PP
Definition at line \fB12520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RWU   \fBUSART_CR1_RWU_Msk\fP"
Receiver wakeup 
.br
 
.PP
Definition at line \fB12519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RWU_Msk   (0x1UL << USART_CR1_RWU_Pos)"
0x00000002 
.PP
Definition at line \fB12518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RWU_Pos   (1U)"

.PP
Definition at line \fB12517\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RXNEIE   \fBUSART_CR1_RXNEIE_Msk\fP"
RXNE Interrupt Enable 
.br
 
.PP
Definition at line \fB12531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RXNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_Pos)"
0x00000020 
.PP
Definition at line \fB12530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_RXNEIE_Pos   (5U)"

.PP
Definition at line \fB12529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_SBK   \fBUSART_CR1_SBK_Msk\fP"
Send Break 
.br
 
.PP
Definition at line \fB12516\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_SBK_Msk   (0x1UL << USART_CR1_SBK_Pos)"
0x00000001 
.PP
Definition at line \fB12515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_SBK_Pos   (0U)"

.PP
Definition at line \fB12514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TCIE   \fBUSART_CR1_TCIE_Msk\fP"
Transmission Complete Interrupt Enable 
.PP
Definition at line \fB12534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TCIE_Msk   (0x1UL << USART_CR1_TCIE_Pos)"
0x00000040 
.PP
Definition at line \fB12533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TCIE_Pos   (6U)"

.PP
Definition at line \fB12532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TE   \fBUSART_CR1_TE_Msk\fP"
Transmitter Enable 
.br
 
.PP
Definition at line \fB12525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TE_Msk   (0x1UL << USART_CR1_TE_Pos)"
0x00000008 
.PP
Definition at line \fB12524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TE_Pos   (3U)"

.PP
Definition at line \fB12523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TXEIE   \fBUSART_CR1_TXEIE_Msk\fP"
TXE Interrupt Enable 
.br
 
.PP
Definition at line \fB12537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TXEIE_Msk   (0x1UL << USART_CR1_TXEIE_Pos)"
0x00000080 
.PP
Definition at line \fB12536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_TXEIE_Pos   (7U)"

.PP
Definition at line \fB12535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_UE   \fBUSART_CR1_UE_Msk\fP"
USART Enable 
.br
 
.PP
Definition at line \fB12555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_UE_Msk   (0x1UL << USART_CR1_UE_Pos)"
0x00002000 
.PP
Definition at line \fB12554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_UE_Pos   (13U)"

.PP
Definition at line \fB12553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_WAKE   \fBUSART_CR1_WAKE_Msk\fP"
Wakeup method 
.br
 
.PP
Definition at line \fB12549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_WAKE_Msk   (0x1UL << USART_CR1_WAKE_Pos)"
0x00000800 
.PP
Definition at line \fB12548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR1_WAKE_Pos   (11U)"

.PP
Definition at line \fB12547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_ADD   \fBUSART_CR2_ADD_Msk\fP"
Address of the USART node 
.br
 
.PP
Definition at line \fB12563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_ADD_Msk   (0xFUL << USART_CR2_ADD_Pos)"
0x0000000F 
.PP
Definition at line \fB12562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_ADD_Pos   (0U)"

.PP
Definition at line \fB12561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CLKEN   \fBUSART_CR2_CLKEN_Msk\fP"
Clock Enable 
.br
 
.PP
Definition at line \fB12581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CLKEN_Msk   (0x1UL << USART_CR2_CLKEN_Pos)"
0x00000800 
.PP
Definition at line \fB12580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CLKEN_Pos   (11U)"

.PP
Definition at line \fB12579\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CPHA   \fBUSART_CR2_CPHA_Msk\fP"
Clock Phase 
.br
 
.PP
Definition at line \fB12575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CPHA_Msk   (0x1UL << USART_CR2_CPHA_Pos)"
0x00000200 
.PP
Definition at line \fB12574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CPHA_Pos   (9U)"

.PP
Definition at line \fB12573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CPOL   \fBUSART_CR2_CPOL_Msk\fP"
Clock Polarity 
.br
 
.PP
Definition at line \fB12578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CPOL_Msk   (0x1UL << USART_CR2_CPOL_Pos)"
0x00000400 
.PP
Definition at line \fB12577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_CPOL_Pos   (10U)"

.PP
Definition at line \fB12576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBCL   \fBUSART_CR2_LBCL_Msk\fP"
Last Bit Clock pulse 
.br
 
.PP
Definition at line \fB12572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBCL_Msk   (0x1UL << USART_CR2_LBCL_Pos)"
0x00000100 
.PP
Definition at line \fB12571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBCL_Pos   (8U)"

.PP
Definition at line \fB12570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBDIE   \fBUSART_CR2_LBDIE_Msk\fP"
LIN Break Detection Interrupt Enable 
.PP
Definition at line \fB12569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBDIE_Msk   (0x1UL << USART_CR2_LBDIE_Pos)"
0x00000040 
.PP
Definition at line \fB12568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBDIE_Pos   (6U)"

.PP
Definition at line \fB12567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBDL   \fBUSART_CR2_LBDL_Msk\fP"
LIN Break Detection Length 
.br
 
.PP
Definition at line \fB12566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBDL_Msk   (0x1UL << USART_CR2_LBDL_Pos)"
0x00000020 
.PP
Definition at line \fB12565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LBDL_Pos   (5U)"

.PP
Definition at line \fB12564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LINEN   \fBUSART_CR2_LINEN_Msk\fP"
LIN mode enable 
.PP
Definition at line \fB12591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LINEN_Msk   (0x1UL << USART_CR2_LINEN_Pos)"
0x00004000 
.PP
Definition at line \fB12590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_LINEN_Pos   (14U)"

.PP
Definition at line \fB12589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_STOP   \fBUSART_CR2_STOP_Msk\fP"
STOP[1:0] bits (STOP bits) 
.PP
Definition at line \fB12585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_STOP_0   (0x1UL << USART_CR2_STOP_Pos)"
0x1000 
.PP
Definition at line \fB12586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_STOP_1   (0x2UL << USART_CR2_STOP_Pos)"
0x2000 
.PP
Definition at line \fB12587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_STOP_Msk   (0x3UL << USART_CR2_STOP_Pos)"
0x00003000 
.PP
Definition at line \fB12584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR2_STOP_Pos   (12U)"

.PP
Definition at line \fB12583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_CTSE   \fBUSART_CR3_CTSE_Msk\fP"
CTS Enable 
.br
 
.PP
Definition at line \fB12623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_CTSE_Msk   (0x1UL << USART_CR3_CTSE_Pos)"
0x00000200 
.PP
Definition at line \fB12622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_CTSE_Pos   (9U)"

.PP
Definition at line \fB12621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_CTSIE   \fBUSART_CR3_CTSIE_Msk\fP"
CTS Interrupt Enable 
.br
 
.PP
Definition at line \fB12626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_CTSIE_Msk   (0x1UL << USART_CR3_CTSIE_Pos)"
0x00000400 
.PP
Definition at line \fB12625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_CTSIE_Pos   (10U)"

.PP
Definition at line \fB12624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_DMAR   \fBUSART_CR3_DMAR_Msk\fP"
DMA Enable Receiver 
.br
 
.PP
Definition at line \fB12614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_DMAR_Msk   (0x1UL << USART_CR3_DMAR_Pos)"
0x00000040 
.PP
Definition at line \fB12613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_DMAR_Pos   (6U)"

.PP
Definition at line \fB12612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_DMAT   \fBUSART_CR3_DMAT_Msk\fP"
DMA Enable Transmitter 
.br
 
.PP
Definition at line \fB12617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_DMAT_Msk   (0x1UL << USART_CR3_DMAT_Pos)"
0x00000080 
.PP
Definition at line \fB12616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_DMAT_Pos   (7U)"

.PP
Definition at line \fB12615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_EIE   \fBUSART_CR3_EIE_Msk\fP"
Error Interrupt Enable 
.br
 
.PP
Definition at line \fB12596\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_EIE_Msk   (0x1UL << USART_CR3_EIE_Pos)"
0x00000001 
.PP
Definition at line \fB12595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_EIE_Pos   (0U)"

.PP
Definition at line \fB12594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_HDSEL   \fBUSART_CR3_HDSEL_Msk\fP"
Half-Duplex Selection 
.br
 
.PP
Definition at line \fB12605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_HDSEL_Msk   (0x1UL << USART_CR3_HDSEL_Pos)"
0x00000008 
.PP
Definition at line \fB12604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_HDSEL_Pos   (3U)"

.PP
Definition at line \fB12603\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_IREN   \fBUSART_CR3_IREN_Msk\fP"
IrDA mode Enable 
.br
 
.PP
Definition at line \fB12599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_IREN_Msk   (0x1UL << USART_CR3_IREN_Pos)"
0x00000002 
.PP
Definition at line \fB12598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_IREN_Pos   (1U)"

.PP
Definition at line \fB12597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_IRLP   \fBUSART_CR3_IRLP_Msk\fP"
IrDA Low-Power 
.br
 
.PP
Definition at line \fB12602\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_IRLP_Msk   (0x1UL << USART_CR3_IRLP_Pos)"
0x00000004 
.PP
Definition at line \fB12601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_IRLP_Pos   (2U)"

.PP
Definition at line \fB12600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_NACK   \fBUSART_CR3_NACK_Msk\fP"
Smartcard NACK enable 
.br
 
.PP
Definition at line \fB12608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_NACK_Msk   (0x1UL << USART_CR3_NACK_Pos)"
0x00000010 
.PP
Definition at line \fB12607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_NACK_Pos   (4U)"

.PP
Definition at line \fB12606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_ONEBIT   \fBUSART_CR3_ONEBIT_Msk\fP"
USART One bit method enable 
.PP
Definition at line \fB12629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_ONEBIT_Msk   (0x1UL << USART_CR3_ONEBIT_Pos)"
0x00000800 
.PP
Definition at line \fB12628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_ONEBIT_Pos   (11U)"

.PP
Definition at line \fB12627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_RTSE   \fBUSART_CR3_RTSE_Msk\fP"
RTS Enable 
.br
 
.PP
Definition at line \fB12620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_RTSE_Msk   (0x1UL << USART_CR3_RTSE_Pos)"
0x00000100 
.PP
Definition at line \fB12619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_RTSE_Pos   (8U)"

.PP
Definition at line \fB12618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_SCEN   \fBUSART_CR3_SCEN_Msk\fP"
Smartcard mode enable 
.br
 
.PP
Definition at line \fB12611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_SCEN_Msk   (0x1UL << USART_CR3_SCEN_Pos)"
0x00000020 
.PP
Definition at line \fB12610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_CR3_SCEN_Pos   (5U)"

.PP
Definition at line \fB12609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_DR_DR   \fBUSART_DR_DR_Msk\fP"
Data value 
.PP
Definition at line \fB12503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_DR_DR_Msk   (0x1FFUL << USART_DR_DR_Pos)"
0x000001FF 
.PP
Definition at line \fB12502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_DR_DR_Pos   (0U)"

.PP
Definition at line \fB12501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_GT   \fBUSART_GTPR_GT_Msk\fP"
Guard time value 
.PP
Definition at line \fB12646\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_GT_Msk   (0xFFUL << USART_GTPR_GT_Pos)"
0x0000FF00 
.PP
Definition at line \fB12645\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_GT_Pos   (8U)"

.PP
Definition at line \fB12644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC   \fBUSART_GTPR_PSC_Msk\fP"
PSC[7:0] bits (Prescaler value) 
.PP
Definition at line \fB12634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_0   (0x01UL << USART_GTPR_PSC_Pos)"
0x0001 
.PP
Definition at line \fB12635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_1   (0x02UL << USART_GTPR_PSC_Pos)"
0x0002 
.PP
Definition at line \fB12636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_2   (0x04UL << USART_GTPR_PSC_Pos)"
0x0004 
.PP
Definition at line \fB12637\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_3   (0x08UL << USART_GTPR_PSC_Pos)"
0x0008 
.PP
Definition at line \fB12638\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_4   (0x10UL << USART_GTPR_PSC_Pos)"
0x0010 
.PP
Definition at line \fB12639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_5   (0x20UL << USART_GTPR_PSC_Pos)"
0x0020 
.PP
Definition at line \fB12640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_6   (0x40UL << USART_GTPR_PSC_Pos)"
0x0040 
.PP
Definition at line \fB12641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_7   (0x80UL << USART_GTPR_PSC_Pos)"
0x0080 
.PP
Definition at line \fB12642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_Msk   (0xFFUL << USART_GTPR_PSC_Pos)"
0x000000FF 
.PP
Definition at line \fB12633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_GTPR_PSC_Pos   (0U)"

.PP
Definition at line \fB12632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_CTS   \fBUSART_SR_CTS_Msk\fP"
CTS Flag 
.br
 
.PP
Definition at line \fB12498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_CTS_Msk   (0x1UL << USART_SR_CTS_Pos)"
0x00000200 
.PP
Definition at line \fB12497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_CTS_Pos   (9U)"

.PP
Definition at line \fB12496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_FE   \fBUSART_SR_FE_Msk\fP"
Framing Error 
.br
 
.PP
Definition at line \fB12474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_FE_Msk   (0x1UL << USART_SR_FE_Pos)"
0x00000002 
.PP
Definition at line \fB12473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_FE_Pos   (1U)"

.PP
Definition at line \fB12472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_IDLE   \fBUSART_SR_IDLE_Msk\fP"
IDLE line detected 
.br
 
.PP
Definition at line \fB12483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_IDLE_Msk   (0x1UL << USART_SR_IDLE_Pos)"
0x00000010 
.PP
Definition at line \fB12482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_IDLE_Pos   (4U)"

.PP
Definition at line \fB12481\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_LBD   \fBUSART_SR_LBD_Msk\fP"
LIN Break Detection Flag 
.br
 
.PP
Definition at line \fB12495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_LBD_Msk   (0x1UL << USART_SR_LBD_Pos)"
0x00000100 
.PP
Definition at line \fB12494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_LBD_Pos   (8U)"

.PP
Definition at line \fB12493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_NE   \fBUSART_SR_NE_Msk\fP"
Noise Error Flag 
.br
 
.PP
Definition at line \fB12477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_NE_Msk   (0x1UL << USART_SR_NE_Pos)"
0x00000004 
.PP
Definition at line \fB12476\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_NE_Pos   (2U)"

.PP
Definition at line \fB12475\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_ORE   \fBUSART_SR_ORE_Msk\fP"
OverRun Error 
.br
 
.PP
Definition at line \fB12480\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_ORE_Msk   (0x1UL << USART_SR_ORE_Pos)"
0x00000008 
.PP
Definition at line \fB12479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_ORE_Pos   (3U)"

.PP
Definition at line \fB12478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_PE   \fBUSART_SR_PE_Msk\fP"
Parity Error 
.br
 
.PP
Definition at line \fB12471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_PE_Msk   (0x1UL << USART_SR_PE_Pos)"
0x00000001 
.PP
Definition at line \fB12470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_PE_Pos   (0U)"

.PP
Definition at line \fB12469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_RXNE   \fBUSART_SR_RXNE_Msk\fP"
Read Data Register Not Empty 
.PP
Definition at line \fB12486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_RXNE_Msk   (0x1UL << USART_SR_RXNE_Pos)"
0x00000020 
.PP
Definition at line \fB12485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_RXNE_Pos   (5U)"

.PP
Definition at line \fB12484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_TC   \fBUSART_SR_TC_Msk\fP"
Transmission Complete 
.br
 
.PP
Definition at line \fB12489\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_TC_Msk   (0x1UL << USART_SR_TC_Pos)"
0x00000040 
.PP
Definition at line \fB12488\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_TC_Pos   (6U)"

.PP
Definition at line \fB12487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_TXE   \fBUSART_SR_TXE_Msk\fP"
Transmit Data Register Empty 
.PP
Definition at line \fB12492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_TXE_Msk   (0x1UL << USART_SR_TXE_Pos)"
0x00000080 
.PP
Definition at line \fB12491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USART_SR_TXE_Pos   (7U)"

.PP
Definition at line \fB12490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_BCNT   \fBUSB_OTG_BCNT_Msk\fP"
Byte count 
.PP
Definition at line \fB15055\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_BCNT_Msk   (0x7FFUL << USB_OTG_BCNT_Pos)"
0x00007FF0 
.PP
Definition at line \fB15054\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_BCNT_Pos   (4U)"

.PP
Definition at line \fB15053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CHNUM   \fBUSB_OTG_CHNUM_Msk\fP"
Channel number 
.PP
Definition at line \fB15048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CHNUM_0   (0x1UL << USB_OTG_CHNUM_Pos)"
0x00000001 
.PP
Definition at line \fB15049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CHNUM_1   (0x2UL << USB_OTG_CHNUM_Pos)"
0x00000002 
.PP
Definition at line \fB15050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CHNUM_2   (0x4UL << USB_OTG_CHNUM_Pos)"
0x00000004 
.PP
Definition at line \fB15051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CHNUM_3   (0x8UL << USB_OTG_CHNUM_Pos)"
0x00000008 
.PP
Definition at line \fB15052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CHNUM_Msk   (0xFUL << USB_OTG_CHNUM_Pos)"
0x0000000F 
.PP
Definition at line \fB15047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CHNUM_Pos   (0U)"

.PP
Definition at line \fB15046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CID_PRODUCT_ID   \fBUSB_OTG_CID_PRODUCT_ID_Msk\fP"
Product ID field 
.PP
Definition at line \fB14520\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CID_PRODUCT_ID_Msk   (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB14519\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_CID_PRODUCT_ID_Pos   (0U)"

.PP
Definition at line \fB14518\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINT_IEPINT   \fBUSB_OTG_DAINT_IEPINT_Msk\fP"
IN endpoint interrupt bits 
.br
 
.PP
Definition at line \fB14347\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINT_IEPINT_Msk   (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14346\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINT_IEPINT_Pos   (0U)"

.PP
Definition at line \fB14345\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINT_OEPINT   \fBUSB_OTG_DAINT_OEPINT_Msk\fP"
OUT endpoint interrupt bits 
.PP
Definition at line \fB14350\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINT_OEPINT_Msk   (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)"
0xFFFF0000 
.PP
Definition at line \fB14349\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINT_OEPINT_Pos   (16U)"

.PP
Definition at line \fB14348\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINTMSK_IEPM   \fBUSB_OTG_DAINTMSK_IEPM_Msk\fP"
IN EP interrupt mask bits 
.PP
Definition at line \fB14374\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINTMSK_IEPM_Msk   (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14373\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINTMSK_IEPM_Pos   (0U)"

.PP
Definition at line \fB14372\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINTMSK_OEPM   \fBUSB_OTG_DAINTMSK_OEPM_Msk\fP"
OUT EP interrupt mask bits 
.PP
Definition at line \fB14377\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINTMSK_OEPM_Msk   (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)"
0xFFFF0000 
.PP
Definition at line \fB14376\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DAINTMSK_OEPM_Pos   (16U)"

.PP
Definition at line \fB14375\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD   \fBUSB_OTG_DCFG_DAD_Msk\fP"
Device address 
.PP
Definition at line \fB13843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_0   (0x01UL << USB_OTG_DCFG_DAD_Pos)"
0x00000010 
.PP
Definition at line \fB13844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_1   (0x02UL << USB_OTG_DCFG_DAD_Pos)"
0x00000020 
.PP
Definition at line \fB13845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_2   (0x04UL << USB_OTG_DCFG_DAD_Pos)"
0x00000040 
.PP
Definition at line \fB13846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_3   (0x08UL << USB_OTG_DCFG_DAD_Pos)"
0x00000080 
.PP
Definition at line \fB13847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_4   (0x10UL << USB_OTG_DCFG_DAD_Pos)"
0x00000100 
.PP
Definition at line \fB13848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_5   (0x20UL << USB_OTG_DCFG_DAD_Pos)"
0x00000200 
.PP
Definition at line \fB13849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_6   (0x40UL << USB_OTG_DCFG_DAD_Pos)"
0x00000400 
.PP
Definition at line \fB13850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_Msk   (0x7FUL << USB_OTG_DCFG_DAD_Pos)"
0x000007F0 
.PP
Definition at line \fB13842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DAD_Pos   (4U)"

.PP
Definition at line \fB13841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DSPD   \fBUSB_OTG_DCFG_DSPD_Msk\fP"
Device speed 
.PP
Definition at line \fB13834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DSPD_0   (0x1UL << USB_OTG_DCFG_DSPD_Pos)"
0x00000001 
.PP
Definition at line \fB13835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DSPD_1   (0x2UL << USB_OTG_DCFG_DSPD_Pos)"
0x00000002 
.PP
Definition at line \fB13836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DSPD_Msk   (0x3UL << USB_OTG_DCFG_DSPD_Pos)"
0x00000003 
.PP
Definition at line \fB13833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_DSPD_Pos   (0U)"

.PP
Definition at line \fB13832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_ERRATIM   \fBUSB_OTG_DCFG_ERRATIM_Msk\fP"
Erratic error interrupt mask 
.PP
Definition at line \fB13864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_ERRATIM_Msk   (0x1UL << USB_OTG_DCFG_ERRATIM_Pos)"
0x00008000 
.PP
Definition at line \fB13863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_ERRATIM_Pos   (15U)"

.PP
Definition at line \fB13862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_NZLSOHSK   \fBUSB_OTG_DCFG_NZLSOHSK_Msk\fP"
Nonzero-length status OUT handshake 
.PP
Definition at line \fB13839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_NZLSOHSK_Msk   (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)"
0x00000004 
.PP
Definition at line \fB13838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_NZLSOHSK_Pos   (2U)"

.PP
Definition at line \fB13837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PERSCHIVL   \fBUSB_OTG_DCFG_PERSCHIVL_Msk\fP"
Periodic scheduling interval 
.PP
Definition at line \fB13868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PERSCHIVL_0   (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
0x01000000 
.PP
Definition at line \fB13869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PERSCHIVL_1   (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
0x02000000 
.PP
Definition at line \fB13870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PERSCHIVL_Msk   (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)"
0x03000000 
.PP
Definition at line \fB13867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PERSCHIVL_Pos   (24U)"

.PP
Definition at line \fB13866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PFIVL   \fBUSB_OTG_DCFG_PFIVL_Msk\fP"
Periodic (micro)frame interval 
.PP
Definition at line \fB13854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PFIVL_0   (0x1UL << USB_OTG_DCFG_PFIVL_Pos)"
0x00000800 
.PP
Definition at line \fB13855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PFIVL_1   (0x2UL << USB_OTG_DCFG_PFIVL_Pos)"
0x00001000 
.PP
Definition at line \fB13856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PFIVL_Msk   (0x3UL << USB_OTG_DCFG_PFIVL_Pos)"
0x00001800 
.PP
Definition at line \fB13853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_PFIVL_Pos   (11U)"

.PP
Definition at line \fB13852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_XCVRDLY   \fBUSB_OTG_DCFG_XCVRDLY_Msk\fP"
Transceiver delay 
.PP
Definition at line \fB13860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_XCVRDLY_Msk   (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos)"
0x00004000 
.PP
Definition at line \fB13859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCFG_XCVRDLY_Pos   (14U)"

.PP
Definition at line \fB13858\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_CGINAK   \fBUSB_OTG_DCTL_CGINAK_Msk\fP"
Clear global IN NAK 
.br
 
.PP
Definition at line \fB13928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_CGINAK_Msk   (0x1UL << USB_OTG_DCTL_CGINAK_Pos)"
0x00000100 
.PP
Definition at line \fB13927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_CGINAK_Pos   (8U)"

.PP
Definition at line \fB13926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_CGONAK   \fBUSB_OTG_DCTL_CGONAK_Msk\fP"
Clear global OUT NAK 
.br
 
.PP
Definition at line \fB13934\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_CGONAK_Msk   (0x1UL << USB_OTG_DCTL_CGONAK_Pos)"
0x00000400 
.PP
Definition at line \fB13933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_CGONAK_Pos   (10U)"

.PP
Definition at line \fB13932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_GINSTS   \fBUSB_OTG_DCTL_GINSTS_Msk\fP"
Global IN NAK status 
.br
 
.PP
Definition at line \fB13912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_GINSTS_Msk   (0x1UL << USB_OTG_DCTL_GINSTS_Pos)"
0x00000004 
.PP
Definition at line \fB13911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_GINSTS_Pos   (2U)"

.PP
Definition at line \fB13910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_GONSTS   \fBUSB_OTG_DCTL_GONSTS_Msk\fP"
Global OUT NAK status 
.br
 
.PP
Definition at line \fB13915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_GONSTS_Msk   (0x1UL << USB_OTG_DCTL_GONSTS_Pos)"
0x00000008 
.PP
Definition at line \fB13914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_GONSTS_Pos   (3U)"

.PP
Definition at line \fB13913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_POPRGDNE   \fBUSB_OTG_DCTL_POPRGDNE_Msk\fP"
Power-on programming done 
.PP
Definition at line \fB13937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_POPRGDNE_Msk   (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)"
0x00000800 
.PP
Definition at line \fB13936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_POPRGDNE_Pos   (11U)"

.PP
Definition at line \fB13935\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_RWUSIG   \fBUSB_OTG_DCTL_RWUSIG_Msk\fP"
Remote wakeup signaling 
.PP
Definition at line \fB13906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_RWUSIG_Msk   (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)"
0x00000001 
.PP
Definition at line \fB13905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_RWUSIG_Pos   (0U)"

.PP
Definition at line \fB13904\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SDIS   \fBUSB_OTG_DCTL_SDIS_Msk\fP"
Soft disconnect 
.br
 
.PP
Definition at line \fB13909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SDIS_Msk   (0x1UL << USB_OTG_DCTL_SDIS_Pos)"
0x00000002 
.PP
Definition at line \fB13908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SDIS_Pos   (1U)"

.PP
Definition at line \fB13907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SGINAK   \fBUSB_OTG_DCTL_SGINAK_Msk\fP"
Set global IN NAK 
.br
 
.PP
Definition at line \fB13925\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SGINAK_Msk   (0x1UL << USB_OTG_DCTL_SGINAK_Pos)"
0x00000080 
.PP
Definition at line \fB13924\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SGINAK_Pos   (7U)"

.PP
Definition at line \fB13923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SGONAK   \fBUSB_OTG_DCTL_SGONAK_Msk\fP"
Set global OUT NAK 
.br
 
.PP
Definition at line \fB13931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SGONAK_Msk   (0x1UL << USB_OTG_DCTL_SGONAK_Pos)"
0x00000200 
.PP
Definition at line \fB13930\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_SGONAK_Pos   (9U)"

.PP
Definition at line \fB13929\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_TCTL   \fBUSB_OTG_DCTL_TCTL_Msk\fP"
Test control 
.PP
Definition at line \fB13919\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_TCTL_0   (0x1UL << USB_OTG_DCTL_TCTL_Pos)"
0x00000010 
.PP
Definition at line \fB13920\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_TCTL_1   (0x2UL << USB_OTG_DCTL_TCTL_Pos)"
0x00000020 
.PP
Definition at line \fB13921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_TCTL_2   (0x4UL << USB_OTG_DCTL_TCTL_Pos)"
0x00000040 
.PP
Definition at line \fB13922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_TCTL_Msk   (0x7UL << USB_OTG_DCTL_TCTL_Pos)"
0x00000070 
.PP
Definition at line \fB13918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DCTL_TCTL_Pos   (4U)"

.PP
Definition at line \fB13917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINT_IEP1INT   \fBUSB_OTG_DEACHINT_IEP1INT_Msk\fP"
IN endpoint 1interrupt bit 
.br
 
.PP
Definition at line \fB14484\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINT_IEP1INT_Msk   (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)"
0x00000002 
.PP
Definition at line \fB14483\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINT_IEP1INT_Pos   (1U)"

.PP
Definition at line \fB14482\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINT_OEP1INT   \fBUSB_OTG_DEACHINT_OEP1INT_Msk\fP"
OUT endpoint 1 interrupt bit 
.PP
Definition at line \fB14487\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINT_OEP1INT_Msk   (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)"
0x00020000 
.PP
Definition at line \fB14486\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINT_OEP1INT_Pos   (17U)"

.PP
Definition at line \fB14485\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINTMSK_IEP1INTM   \fBUSB_OTG_DEACHINTMSK_IEP1INTM_Msk\fP"
IN Endpoint 1 interrupt mask bit 
.br
 
.PP
Definition at line \fB14512\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk   (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)"
0x00000002 
.PP
Definition at line \fB14511\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos   (1U)"

.PP
Definition at line \fB14510\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINTMSK_OEP1INTM   \fBUSB_OTG_DEACHINTMSK_OEP1INTM_Msk\fP"
OUT Endpoint 1 interrupt mask bit 
.PP
Definition at line \fB14515\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk   (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)"
0x00020000 
.PP
Definition at line \fB14514\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos   (17U)"

.PP
Definition at line \fB14513\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_CNAK   \fBUSB_OTG_DIEPCTL_CNAK_Msk\fP"
Clear NAK 
.br
 
.PP
Definition at line \fB14678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_CNAK_Msk   (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)"
0x04000000 
.PP
Definition at line \fB14677\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_CNAK_Pos   (26U)"

.PP
Definition at line \fB14676\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EONUM_DPID   \fBUSB_OTG_DIEPCTL_EONUM_DPID_Msk\fP"
Even/odd frame 
.br
 
.PP
Definition at line \fB14655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EONUM_DPID_Msk   (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)"
0x00010000 
.PP
Definition at line \fB14654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EONUM_DPID_Pos   (16U)"

.PP
Definition at line \fB14653\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPDIS   \fBUSB_OTG_DIEPCTL_EPDIS_Msk\fP"
Endpoint disable 
.br
 
.PP
Definition at line \fB14690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPDIS_Msk   (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)"
0x40000000 
.PP
Definition at line \fB14689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPDIS_Pos   (30U)"

.PP
Definition at line \fB14688\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPENA   \fBUSB_OTG_DIEPCTL_EPENA_Msk\fP"
Endpoint enable 
.br
 
.PP
Definition at line \fB14693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPENA_Msk   (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)"
0x80000000 
.PP
Definition at line \fB14692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPENA_Pos   (31U)"

.PP
Definition at line \fB14691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPTYP   \fBUSB_OTG_DIEPCTL_EPTYP_Msk\fP"
Endpoint type 
.br
 
.PP
Definition at line \fB14662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPTYP_0   (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
0x00040000 
.PP
Definition at line \fB14663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPTYP_1   (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
0x00080000 
.PP
Definition at line \fB14664\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPTYP_Msk   (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)"
0x000C0000 
.PP
Definition at line \fB14661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_EPTYP_Pos   (18U)"

.PP
Definition at line \fB14660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_MPSIZ   \fBUSB_OTG_DIEPCTL_MPSIZ_Msk\fP"
Maximum packet size 
.br
 
.PP
Definition at line \fB14649\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_MPSIZ_Msk   (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)"
0x000007FF 
.PP
Definition at line \fB14648\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_MPSIZ_Pos   (0U)"

.PP
Definition at line \fB14647\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_NAKSTS   \fBUSB_OTG_DIEPCTL_NAKSTS_Msk\fP"
NAK status 
.br
 
.PP
Definition at line \fB14658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_NAKSTS_Msk   (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)"
0x00020000 
.PP
Definition at line \fB14657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_NAKSTS_Pos   (17U)"

.PP
Definition at line \fB14656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM   \fBUSB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk\fP"
Set DATA0 PID 
.br
 
.PP
Definition at line \fB14684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk   (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)"
0x10000000 
.PP
Definition at line \fB14683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos   (28U)"

.PP
Definition at line \fB14682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SNAK   \fBUSB_OTG_DIEPCTL_SNAK_Msk\fP"
Set NAK 
.PP
Definition at line \fB14681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SNAK_Msk   (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)"
0x08000000 
.PP
Definition at line \fB14680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SNAK_Pos   (27U)"

.PP
Definition at line \fB14679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SODDFRM   \fBUSB_OTG_DIEPCTL_SODDFRM_Msk\fP"
Set odd frame 
.br
 
.PP
Definition at line \fB14687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SODDFRM_Msk   (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)"
0x20000000 
.PP
Definition at line \fB14686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_SODDFRM_Pos   (29U)"

.PP
Definition at line \fB14685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_STALL   \fBUSB_OTG_DIEPCTL_STALL_Msk\fP"
STALL handshake 
.br
 
.PP
Definition at line \fB14667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_STALL_Msk   (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)"
0x00200000 
.PP
Definition at line \fB14666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_STALL_Pos   (21U)"

.PP
Definition at line \fB14665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_TXFNUM   \fBUSB_OTG_DIEPCTL_TXFNUM_Msk\fP"
TxFIFO number 
.br
 
.PP
Definition at line \fB14671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_TXFNUM_0   (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
0x00400000 
.PP
Definition at line \fB14672\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_TXFNUM_1   (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
0x00800000 
.PP
Definition at line \fB14673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_TXFNUM_2   (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
0x01000000 
.PP
Definition at line \fB14674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_TXFNUM_3   (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
0x02000000 
.PP
Definition at line \fB14675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_TXFNUM_Msk   (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)"
0x03C00000 
.PP
Definition at line \fB14670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_TXFNUM_Pos   (22U)"

.PP
Definition at line \fB14669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_USBAEP   \fBUSB_OTG_DIEPCTL_USBAEP_Msk\fP"
USB active endpoint 
.br
 
.PP
Definition at line \fB14652\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_USBAEP_Msk   (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)"
0x00008000 
.PP
Definition at line \fB14651\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPCTL_USBAEP_Pos   (15U)"

.PP
Definition at line \fB14650\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPDMA_DMAADDR   \fBUSB_OTG_DIEPDMA_DMAADDR_Msk\fP"
DMA address 
.PP
Definition at line \fB14923\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPDMA_DMAADDR_Msk   (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB14922\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPDMA_DMAADDR_Pos   (0U)"

.PP
Definition at line \fB14921\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_BIM   \fBUSB_OTG_DIEPEACHMSK1_BIM_Msk\fP"
BNA interrupt mask 
.br
 
.PP
Definition at line \fB14546\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_BIM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)"
0x00000200 
.PP
Definition at line \fB14545\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_BIM_Pos   (9U)"

.PP
Definition at line \fB14544\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_EPDM   \fBUSB_OTG_DIEPEACHMSK1_EPDM_Msk\fP"
Endpoint disabled interrupt mask 
.br
 
.PP
Definition at line \fB14528\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_EPDM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)"
0x00000002 
.PP
Definition at line \fB14527\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_EPDM_Pos   (1U)"

.PP
Definition at line \fB14526\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_INEPNEM   \fBUSB_OTG_DIEPEACHMSK1_INEPNEM_Msk\fP"
IN endpoint NAK effective mask 
.br
 
.PP
Definition at line \fB14540\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)"
0x00000040 
.PP
Definition at line \fB14539\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos   (6U)"

.PP
Definition at line \fB14538\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_INEPNMM   \fBUSB_OTG_DIEPEACHMSK1_INEPNMM_Msk\fP"
IN token received with EP mismatch mask 
.br
 
.PP
Definition at line \fB14537\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)"
0x00000020 
.PP
Definition at line \fB14536\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos   (5U)"

.PP
Definition at line \fB14535\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK   \fBUSB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk\fP"
IN token received when TxFIFO empty mask 
.br
 
.PP
Definition at line \fB14534\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)"
0x00000010 
.PP
Definition at line \fB14533\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos   (4U)"

.PP
Definition at line \fB14532\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_NAKM   \fBUSB_OTG_DIEPEACHMSK1_NAKM_Msk\fP"
NAK interrupt mask 
.br
 
.PP
Definition at line \fB14549\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_NAKM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)"
0x00002000 
.PP
Definition at line \fB14548\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_NAKM_Pos   (13U)"

.PP
Definition at line \fB14547\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_TOM   \fBUSB_OTG_DIEPEACHMSK1_TOM_Msk\fP"
Timeout condition mask (nonisochronous endpoints) 
.PP
Definition at line \fB14531\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_TOM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)"
0x00000008 
.PP
Definition at line \fB14530\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_TOM_Pos   (3U)"

.PP
Definition at line \fB14529\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_TXFURM   \fBUSB_OTG_DIEPEACHMSK1_TXFURM_Msk\fP"
FIFO underrun mask 
.br
 
.PP
Definition at line \fB14543\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)"
0x00000100 
.PP
Definition at line \fB14542\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos   (8U)"

.PP
Definition at line \fB14541\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_XFRCM   \fBUSB_OTG_DIEPEACHMSK1_XFRCM_Msk\fP"
Transfer completed interrupt mask 
.br
 
.PP
Definition at line \fB14525\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)"
0x00000001 
.PP
Definition at line \fB14524\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos   (0U)"

.PP
Definition at line \fB14523\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEMPMSK_INEPTXFEM   \fBUSB_OTG_DIEPEMPMSK_INEPTXFEM_Msk\fP"
IN EP Tx FIFO empty interrupt mask bits 
.PP
Definition at line \fB14479\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk   (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14478\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos   (0U)"

.PP
Definition at line \fB14477\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_AHBERR   \fBUSB_OTG_DIEPINT_AHBERR_Msk\fP"
AHB Error (AHBErr) during an IN transaction 
.PP
Definition at line \fB14826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_AHBERR_Msk   (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)"
0x00000004 
.PP
Definition at line \fB14825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_AHBERR_Pos   (2U)"

.PP
Definition at line \fB14824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_BERR   \fBUSB_OTG_DIEPINT_BERR_Msk\fP"
Babble error interrupt 
.PP
Definition at line \fB14853\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_BERR_Msk   (0x1UL << USB_OTG_DIEPINT_BERR_Pos)"
0x00001000 
.PP
Definition at line \fB14852\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_BERR_Pos   (12U)"

.PP
Definition at line \fB14851\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_BNA   \fBUSB_OTG_DIEPINT_BNA_Msk\fP"
Buffer not available interrupt 
.PP
Definition at line \fB14847\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_BNA_Msk   (0x1UL << USB_OTG_DIEPINT_BNA_Pos)"
0x00000200 
.PP
Definition at line \fB14846\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_BNA_Pos   (9U)"

.PP
Definition at line \fB14845\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_EPDISD   \fBUSB_OTG_DIEPINT_EPDISD_Msk\fP"
Endpoint disabled interrupt 
.PP
Definition at line \fB14823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_EPDISD_Msk   (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)"
0x00000002 
.PP
Definition at line \fB14822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_EPDISD_Pos   (1U)"

.PP
Definition at line \fB14821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_INEPNE   \fBUSB_OTG_DIEPINT_INEPNE_Msk\fP"
IN endpoint NAK effective 
.PP
Definition at line \fB14838\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_INEPNE_Msk   (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)"
0x00000040 
.PP
Definition at line \fB14837\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_INEPNE_Pos   (6U)"

.PP
Definition at line \fB14836\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_INEPNM   \fBUSB_OTG_DIEPINT_INEPNM_Msk\fP"
IN token received with EP mismatch 
.PP
Definition at line \fB14835\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_INEPNM_Msk   (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)"
0x00000004 
.PP
Definition at line \fB14834\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_INEPNM_Pos   (5U)"

.PP
Definition at line \fB14833\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_ITTXFE   \fBUSB_OTG_DIEPINT_ITTXFE_Msk\fP"
IN token received when TxFIFO is empty 
.PP
Definition at line \fB14832\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_ITTXFE_Msk   (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)"
0x00000010 
.PP
Definition at line \fB14831\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_ITTXFE_Pos   (4U)"

.PP
Definition at line \fB14830\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_NAK   \fBUSB_OTG_DIEPINT_NAK_Msk\fP"
NAK interrupt 
.PP
Definition at line \fB14856\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_NAK_Msk   (0x1UL << USB_OTG_DIEPINT_NAK_Pos)"
0x00002000 
.PP
Definition at line \fB14855\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_NAK_Pos   (13U)"

.PP
Definition at line \fB14854\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_PKTDRPSTS   \fBUSB_OTG_DIEPINT_PKTDRPSTS_Msk\fP"
Packet dropped status 
.PP
Definition at line \fB14850\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_PKTDRPSTS_Msk   (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)"
0x00000800 
.PP
Definition at line \fB14849\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_PKTDRPSTS_Pos   (11U)"

.PP
Definition at line \fB14848\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TOC   \fBUSB_OTG_DIEPINT_TOC_Msk\fP"
Timeout condition 
.PP
Definition at line \fB14829\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TOC_Msk   (0x1UL << USB_OTG_DIEPINT_TOC_Pos)"
0x00000008 
.PP
Definition at line \fB14828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TOC_Pos   (3U)"

.PP
Definition at line \fB14827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TXFE   \fBUSB_OTG_DIEPINT_TXFE_Msk\fP"
Transmit FIFO empty 
.PP
Definition at line \fB14841\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TXFE_Msk   (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)"
0x00000080 
.PP
Definition at line \fB14840\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TXFE_Pos   (7U)"

.PP
Definition at line \fB14839\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TXFIFOUDRN   \fBUSB_OTG_DIEPINT_TXFIFOUDRN_Msk\fP"
Transmit Fifo Underrun 
.PP
Definition at line \fB14844\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk   (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)"
0x00000100 
.PP
Definition at line \fB14843\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos   (8U)"

.PP
Definition at line \fB14842\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_XFRC   \fBUSB_OTG_DIEPINT_XFRC_Msk\fP"
Transfer completed interrupt 
.PP
Definition at line \fB14820\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_XFRC_Msk   (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)"
0x00000001 
.PP
Definition at line \fB14819\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPINT_XFRC_Pos   (0U)"

.PP
Definition at line \fB14818\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_BIM   \fBUSB_OTG_DIEPMSK_BIM_Msk\fP"
BNA interrupt mask 
.br
 
.PP
Definition at line \fB14112\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_BIM_Msk   (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)"
0x00000200 
.PP
Definition at line \fB14111\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_BIM_Pos   (9U)"

.PP
Definition at line \fB14110\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_EPDM   \fBUSB_OTG_DIEPMSK_EPDM_Msk\fP"
Endpoint disabled interrupt mask 
.br
 
.PP
Definition at line \fB14094\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_EPDM_Msk   (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)"
0x00000002 
.PP
Definition at line \fB14093\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_EPDM_Pos   (1U)"

.PP
Definition at line \fB14092\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_INEPNEM   \fBUSB_OTG_DIEPMSK_INEPNEM_Msk\fP"
IN endpoint NAK effective mask 
.br
 
.PP
Definition at line \fB14106\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_INEPNEM_Msk   (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)"
0x00000040 
.PP
Definition at line \fB14105\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_INEPNEM_Pos   (6U)"

.PP
Definition at line \fB14104\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_INEPNMM   \fBUSB_OTG_DIEPMSK_INEPNMM_Msk\fP"
IN token received with EP mismatch mask 
.br
 
.PP
Definition at line \fB14103\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_INEPNMM_Msk   (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)"
0x00000020 
.PP
Definition at line \fB14102\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_INEPNMM_Pos   (5U)"

.PP
Definition at line \fB14101\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_ITTXFEMSK   \fBUSB_OTG_DIEPMSK_ITTXFEMSK_Msk\fP"
IN token received when TxFIFO empty mask 
.br
 
.PP
Definition at line \fB14100\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)"
0x00000010 
.PP
Definition at line \fB14099\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos   (4U)"

.PP
Definition at line \fB14098\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_TOM   \fBUSB_OTG_DIEPMSK_TOM_Msk\fP"
Timeout condition mask (nonisochronous endpoints) 
.PP
Definition at line \fB14097\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_TOM_Msk   (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)"
0x00000008 
.PP
Definition at line \fB14096\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_TOM_Pos   (3U)"

.PP
Definition at line \fB14095\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_TXFURM   \fBUSB_OTG_DIEPMSK_TXFURM_Msk\fP"
FIFO underrun mask 
.br
 
.PP
Definition at line \fB14109\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_TXFURM_Msk   (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)"
0x00000100 
.PP
Definition at line \fB14108\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_TXFURM_Pos   (8U)"

.PP
Definition at line \fB14107\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_XFRCM   \fBUSB_OTG_DIEPMSK_XFRCM_Msk\fP"
Transfer completed interrupt mask 
.br
 
.PP
Definition at line \fB14091\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_XFRCM_Msk   (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)"
0x00000001 
.PP
Definition at line \fB14090\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPMSK_XFRCM_Pos   (0U)"

.PP
Definition at line \fB14089\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_MULCNT   \fBUSB_OTG_DIEPTSIZ_MULCNT_Msk\fP"
Packet count 
.PP
Definition at line \fB14903\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_MULCNT_Msk   (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)"
0x60000000 
.PP
Definition at line \fB14902\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_MULCNT_Pos   (29U)"

.PP
Definition at line \fB14901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_PKTCNT   \fBUSB_OTG_DIEPTSIZ_PKTCNT_Msk\fP"
Packet count 
.PP
Definition at line \fB14900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)"
0x1FF80000 
.PP
Definition at line \fB14899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_PKTCNT_Pos   (19U)"

.PP
Definition at line \fB14898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_XFRSIZ   \fBUSB_OTG_DIEPTSIZ_XFRSIZ_Msk\fP"
Transfer size 
.PP
Definition at line \fB14897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)"
0x0007FFFF 
.PP
Definition at line \fB14896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos   (0U)"

.PP
Definition at line \fB14895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTXF_INEPTXFD   \fBUSB_OTG_DIEPTXF_INEPTXFD_Msk\fP"
IN endpoint TxFIFO depth 
.PP
Definition at line \fB14941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTXF_INEPTXFD_Msk   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)"
0xFFFF0000 
.PP
Definition at line \fB14940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTXF_INEPTXFD_Pos   (16U)"

.PP
Definition at line \fB14939\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTXF_INEPTXSA   \fBUSB_OTG_DIEPTXF_INEPTXSA_Msk\fP"
IN endpoint FIFOx transmit RAM start address 
.PP
Definition at line \fB14938\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTXF_INEPTXSA_Msk   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14937\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DIEPTXF_INEPTXSA_Pos   (0U)"

.PP
Definition at line \fB14936\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_CNAK   \fBUSB_OTG_DOEPCTL_CNAK_Msk\fP"
Clear NAK 
.PP
Definition at line \fB14973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_CNAK_Msk   (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)"
0x04000000 
.PP
Definition at line \fB14972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_CNAK_Pos   (26U)"

.PP
Definition at line \fB14971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPDIS   \fBUSB_OTG_DOEPCTL_EPDIS_Msk\fP"
Endpoint disable 
.PP
Definition at line \fB14979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPDIS_Msk   (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)"
0x40000000 
.PP
Definition at line \fB14978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPDIS_Pos   (30U)"

.PP
Definition at line \fB14977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPENA   \fBUSB_OTG_DOEPCTL_EPENA_Msk\fP"
Endpoint enable 
.PP
Definition at line \fB14982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPENA_Msk   (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)"
0x80000000 
.PP
Definition at line \fB14981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPENA_Pos   (31U)"

.PP
Definition at line \fB14980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPTYP   \fBUSB_OTG_DOEPCTL_EPTYP_Msk\fP"
Endpoint type 
.PP
Definition at line \fB14962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPTYP_0   (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
0x00040000 
.PP
Definition at line \fB14963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPTYP_1   (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
0x00080000 
.PP
Definition at line \fB14964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPTYP_Msk   (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)"
0x000C0000 
.PP
Definition at line \fB14961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_EPTYP_Pos   (18U)"

.PP
Definition at line \fB14960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_MPSIZ   \fBUSB_OTG_DOEPCTL_MPSIZ_Msk\fP     /*!< Maximum packet size */"
Bit 1 
.PP
Definition at line \fB14947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_MPSIZ_Msk   (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)"
0x000007FF 
.PP
Definition at line \fB14946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_MPSIZ_Pos   (0U)"

.PP
Definition at line \fB14945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_NAKSTS   \fBUSB_OTG_DOEPCTL_NAKSTS_Msk\fP"
NAK status 
.PP
Definition at line \fB14953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_NAKSTS_Msk   (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)"
0x00020000 
.PP
Definition at line \fB14952\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_NAKSTS_Pos   (17U)"

.PP
Definition at line \fB14951\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM   \fBUSB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk\fP"
Set DATA0 PID 
.PP
Definition at line \fB14956\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk   (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)"
0x10000000 
.PP
Definition at line \fB14955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos   (28U)"

.PP
Definition at line \fB14954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SNAK   \fBUSB_OTG_DOEPCTL_SNAK_Msk\fP"
Set NAK 
.PP
Definition at line \fB14976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SNAK_Msk   (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)"
0x08000000 
.PP
Definition at line \fB14975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SNAK_Pos   (27U)"

.PP
Definition at line \fB14974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SNPM   \fBUSB_OTG_DOEPCTL_SNPM_Msk\fP"
Snoop mode 
.PP
Definition at line \fB14967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SNPM_Msk   (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)"
0x00100000 
.PP
Definition at line \fB14966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SNPM_Pos   (20U)"

.PP
Definition at line \fB14965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SODDFRM   \fBUSB_OTG_DOEPCTL_SODDFRM_Msk\fP"
Set odd frame 
.PP
Definition at line \fB14959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SODDFRM_Msk   (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)"
0x20000000 
.PP
Definition at line \fB14958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_SODDFRM_Pos   (29U)"

.PP
Definition at line \fB14957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_STALL   \fBUSB_OTG_DOEPCTL_STALL_Msk\fP"
STALL handshake 
.PP
Definition at line \fB14970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_STALL_Msk   (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)"
0x00200000 
.PP
Definition at line \fB14969\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_STALL_Pos   (21U)"

.PP
Definition at line \fB14968\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_USBAEP   \fBUSB_OTG_DOEPCTL_USBAEP_Msk\fP"
USB active endpoint 
.PP
Definition at line \fB14950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_USBAEP_Msk   (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)"
0x00008000 
.PP
Definition at line \fB14949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPCTL_USBAEP_Pos   (15U)"

.PP
Definition at line \fB14948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_BERRM   \fBUSB_OTG_DOEPEACHMSK1_BERRM_Msk\fP"
Bubble error interrupt mask 
.br
 
.PP
Definition at line \fB14630\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_BERRM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)"
0x00001000 
.PP
Definition at line \fB14629\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_BERRM_Pos   (12U)"

.PP
Definition at line \fB14628\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_BIM   \fBUSB_OTG_DOEPEACHMSK1_BIM_Msk\fP"
BNA interrupt mask 
.br
 
.PP
Definition at line \fB14627\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_BIM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)"
0x00000200 
.PP
Definition at line \fB14626\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_BIM_Pos   (9U)"

.PP
Definition at line \fB14625\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_EPDM   \fBUSB_OTG_DOEPEACHMSK1_EPDM_Msk\fP"
Endpoint disabled interrupt mask 
.br
 
.PP
Definition at line \fB14609\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_EPDM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)"
0x00000002 
.PP
Definition at line \fB14608\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_EPDM_Pos   (1U)"

.PP
Definition at line \fB14607\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_INEPNEM   \fBUSB_OTG_DOEPEACHMSK1_INEPNEM_Msk\fP"
IN endpoint NAK effective mask 
.br
 
.PP
Definition at line \fB14621\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)"
0x00000040 
.PP
Definition at line \fB14620\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos   (6U)"

.PP
Definition at line \fB14619\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_INEPNMM   \fBUSB_OTG_DOEPEACHMSK1_INEPNMM_Msk\fP"
IN token received with EP mismatch mask 
.br
 
.PP
Definition at line \fB14618\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)"
0x00000020 
.PP
Definition at line \fB14617\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos   (5U)"

.PP
Definition at line \fB14616\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK   \fBUSB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk\fP"
IN token received when TxFIFO empty mask 
.br
 
.PP
Definition at line \fB14615\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)"
0x00000010 
.PP
Definition at line \fB14614\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos   (4U)"

.PP
Definition at line \fB14613\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_NAKM   \fBUSB_OTG_DOEPEACHMSK1_NAKM_Msk\fP"
NAK interrupt mask 
.br
 
.PP
Definition at line \fB14633\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_NAKM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)"
0x00002000 
.PP
Definition at line \fB14632\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_NAKM_Pos   (13U)"

.PP
Definition at line \fB14631\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_NYETM   \fBUSB_OTG_DOEPEACHMSK1_NYETM_Msk\fP"
NYET interrupt mask 
.br
 
.PP
Definition at line \fB14636\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_NYETM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)"
0x00004000 
.PP
Definition at line \fB14635\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_NYETM_Pos   (14U)"

.PP
Definition at line \fB14634\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_TOM   \fBUSB_OTG_DOEPEACHMSK1_TOM_Msk\fP"
Timeout condition mask 
.br
 
.PP
Definition at line \fB14612\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_TOM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)"
0x00000008 
.PP
Definition at line \fB14611\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_TOM_Pos   (3U)"

.PP
Definition at line \fB14610\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_TXFURM   \fBUSB_OTG_DOEPEACHMSK1_TXFURM_Msk\fP"
OUT packet error mask 
.br
 
.PP
Definition at line \fB14624\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)"
0x00000100 
.PP
Definition at line \fB14623\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos   (8U)"

.PP
Definition at line \fB14622\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_XFRCM   \fBUSB_OTG_DOEPEACHMSK1_XFRCM_Msk\fP"
Transfer completed interrupt mask 
.br
 
.PP
Definition at line \fB14606\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)"
0x00000001 
.PP
Definition at line \fB14605\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos   (0U)"

.PP
Definition at line \fB14604\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_AHBERR   \fBUSB_OTG_DOEPINT_AHBERR_Msk\fP"
AHB Error (AHBErr) during an OUT transaction 
.PP
Definition at line \fB14993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_AHBERR_Msk   (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)"
0x00000004 
.PP
Definition at line \fB14992\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_AHBERR_Pos   (2U)"

.PP
Definition at line \fB14991\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_B2BSTUP   \fBUSB_OTG_DOEPINT_B2BSTUP_Msk\fP"
Back-to-back SETUP packets received 
.PP
Definition at line \fB15005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_B2BSTUP_Msk   (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)"
0x00000040 
.PP
Definition at line \fB15004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_B2BSTUP_Pos   (6U)"

.PP
Definition at line \fB15003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_EPDISD   \fBUSB_OTG_DOEPINT_EPDISD_Msk\fP"
Endpoint disabled interrupt 
.PP
Definition at line \fB14990\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_EPDISD_Msk   (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)"
0x00000002 
.PP
Definition at line \fB14989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_EPDISD_Pos   (1U)"

.PP
Definition at line \fB14988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_NAK   \fBUSB_OTG_DOEPINT_NAK_Msk\fP"
NAK Packet is transmitted by the device 
.PP
Definition at line \fB15011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_NAK_Msk   (0x1UL << USB_OTG_DOEPINT_NAK_Pos)"
0x00002000 
.PP
Definition at line \fB15010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_NAK_Pos   (13U)"

.PP
Definition at line \fB15009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_NYET   \fBUSB_OTG_DOEPINT_NYET_Msk\fP"
NYET interrupt 
.PP
Definition at line \fB15014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_NYET_Msk   (0x1UL << USB_OTG_DOEPINT_NYET_Pos)"
0x00004000 
.PP
Definition at line \fB15013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_NYET_Pos   (14U)"

.PP
Definition at line \fB15012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OTEPDIS   \fBUSB_OTG_DOEPINT_OTEPDIS_Msk\fP"
OUT token received when endpoint disabled 
.PP
Definition at line \fB14999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OTEPDIS_Msk   (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)"
0x00000010 
.PP
Definition at line \fB14998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OTEPDIS_Pos   (4U)"

.PP
Definition at line \fB14997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OTEPSPR   \fBUSB_OTG_DOEPINT_OTEPSPR_Msk\fP"
Status Phase Received For Control Write 
.PP
Definition at line \fB15002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OTEPSPR_Msk   (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)"
0x00000020 
.PP
Definition at line \fB15001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OTEPSPR_Pos   (5U)"

.PP
Definition at line \fB15000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OUTPKTERR   \fBUSB_OTG_DOEPINT_OUTPKTERR_Msk\fP"
OUT packet error 
.PP
Definition at line \fB15008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OUTPKTERR_Msk   (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)"
0x00000100 
.PP
Definition at line \fB15007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_OUTPKTERR_Pos   (8U)"

.PP
Definition at line \fB15006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_STPKTRX   \fBUSB_OTG_DOEPINT_STPKTRX_Msk\fP"
Setup Packet Received 
.PP
Definition at line \fB15017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_STPKTRX_Msk   (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)"
0x00008000 
.PP
Definition at line \fB15016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_STPKTRX_Pos   (15U)"

.PP
Definition at line \fB15015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_STUP   \fBUSB_OTG_DOEPINT_STUP_Msk\fP"
SETUP phase done 
.PP
Definition at line \fB14996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_STUP_Msk   (0x1UL << USB_OTG_DOEPINT_STUP_Pos)"
0x00000008 
.PP
Definition at line \fB14995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_STUP_Pos   (3U)"

.PP
Definition at line \fB14994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_XFRC   \fBUSB_OTG_DOEPINT_XFRC_Msk\fP"
Transfer completed interrupt 
.PP
Definition at line \fB14987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_XFRC_Msk   (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)"
0x00000001 
.PP
Definition at line \fB14986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPINT_XFRC_Pos   (0U)"

.PP
Definition at line \fB14985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_AHBERRM   \fBUSB_OTG_DOEPMSK_AHBERRM_Msk\fP"
OUT transaction AHB Error interrupt mask 
.br
 
.PP
Definition at line \fB14156\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_AHBERRM_Msk   (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)"
0x00000004 
.PP
Definition at line \fB14155\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_AHBERRM_Pos   (2U)"

.PP
Definition at line \fB14154\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_B2BSTUP   \fBUSB_OTG_DOEPMSK_B2BSTUP_Msk\fP"
Back-to-back SETUP packets received mask 
.br
 
.PP
Definition at line \fB14168\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_B2BSTUP_Msk   (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)"
0x00000040 
.PP
Definition at line \fB14167\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_B2BSTUP_Pos   (6U)"

.PP
Definition at line \fB14166\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_BERRM   \fBUSB_OTG_DOEPMSK_BERRM_Msk\fP"
Babble error interrupt mask 
.br
 
.PP
Definition at line \fB14177\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_BERRM_Msk   (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)"
0x00001000 
.PP
Definition at line \fB14176\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_BERRM_Pos   (12U)"

.PP
Definition at line \fB14175\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_BOIM   \fBUSB_OTG_DOEPMSK_BOIM_Msk\fP"
BNA interrupt mask 
.br
 
.PP
Definition at line \fB14174\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_BOIM_Msk   (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)"
0x00000200 
.PP
Definition at line \fB14173\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_BOIM_Pos   (9U)"

.PP
Definition at line \fB14172\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_EPDM   \fBUSB_OTG_DOEPMSK_EPDM_Msk\fP"
Endpoint disabled interrupt mask 
.br
 
.PP
Definition at line \fB14153\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_EPDM_Msk   (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)"
0x00000002 
.PP
Definition at line \fB14152\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_EPDM_Pos   (1U)"

.PP
Definition at line \fB14151\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_NAKM   \fBUSB_OTG_DOEPMSK_NAKM_Msk\fP"
OUT Packet NAK interrupt mask 
.br
 
.PP
Definition at line \fB14180\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_NAKM_Msk   (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)"
0x00002000 
.PP
Definition at line \fB14179\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_NAKM_Pos   (13U)"

.PP
Definition at line \fB14178\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_NYETM   \fBUSB_OTG_DOEPMSK_NYETM_Msk\fP"
NYET interrupt mask 
.br
 
.PP
Definition at line \fB14183\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_NYETM_Msk   (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)"
0x00004000 
.PP
Definition at line \fB14182\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_NYETM_Pos   (14U)"

.PP
Definition at line \fB14181\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OPEM   \fBUSB_OTG_DOEPMSK_OPEM_Msk\fP"
OUT packet error mask 
.br
 
.PP
Definition at line \fB14171\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OPEM_Msk   (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)"
0x00000100 
.PP
Definition at line \fB14170\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OPEM_Pos   (8U)"

.PP
Definition at line \fB14169\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OTEPDM   \fBUSB_OTG_DOEPMSK_OTEPDM_Msk\fP"
OUT token received when endpoint disabled mask 
.PP
Definition at line \fB14162\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OTEPDM_Msk   (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)"
0x00000010 
.PP
Definition at line \fB14161\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OTEPDM_Pos   (4U)"

.PP
Definition at line \fB14160\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OTEPSPRM   \fBUSB_OTG_DOEPMSK_OTEPSPRM_Msk\fP"
Status Phase Received mask 
.br
 
.PP
Definition at line \fB14165\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OTEPSPRM_Msk   (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)"
0x00000020 
.PP
Definition at line \fB14164\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_OTEPSPRM_Pos   (5U)"

.PP
Definition at line \fB14163\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_STUPM   \fBUSB_OTG_DOEPMSK_STUPM_Msk\fP"
SETUP phase done mask 
.br
 
.PP
Definition at line \fB14159\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_STUPM_Msk   (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)"
0x00000008 
.PP
Definition at line \fB14158\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_STUPM_Pos   (3U)"

.PP
Definition at line \fB14157\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_XFRCM   \fBUSB_OTG_DOEPMSK_XFRCM_Msk\fP"
Transfer completed interrupt mask 
.br
 
.PP
Definition at line \fB14150\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_XFRCM_Msk   (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)"
0x00000001 
.PP
Definition at line \fB14149\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPMSK_XFRCM_Pos   (0U)"

.PP
Definition at line \fB14148\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_PKTCNT   \fBUSB_OTG_DOEPTSIZ_PKTCNT_Msk\fP"
Packet count 
.PP
Definition at line \fB15025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)"
0x1FF80000 
.PP
Definition at line \fB15024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_PKTCNT_Pos   (19U)"

.PP
Definition at line \fB15023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_STUPCNT   \fBUSB_OTG_DOEPTSIZ_STUPCNT_Msk\fP"
SETUP packet count 
.PP
Definition at line \fB15029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_STUPCNT_0   (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
0x20000000 
.PP
Definition at line \fB15030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_STUPCNT_1   (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
0x40000000 
.PP
Definition at line \fB15031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_STUPCNT_Msk   (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)"
0x60000000 
.PP
Definition at line \fB15028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_STUPCNT_Pos   (29U)"

.PP
Definition at line \fB15027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_XFRSIZ   \fBUSB_OTG_DOEPTSIZ_XFRSIZ_Msk\fP"
Transfer size 
.PP
Definition at line \fB15022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)"
0x0007FFFF 
.PP
Definition at line \fB15021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos   (0U)"

.PP
Definition at line \fB15020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DPID   \fBUSB_OTG_DPID_Msk\fP"
Data PID 
.PP
Definition at line \fB15059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DPID_0   (0x1UL << USB_OTG_DPID_Pos)"
0x00008000 
.PP
Definition at line \fB15060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DPID_1   (0x2UL << USB_OTG_DPID_Pos)"
0x00010000 
.PP
Definition at line \fB15061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DPID_Msk   (0x3UL << USB_OTG_DPID_Pos)"
0x00018000 
.PP
Definition at line \fB15058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DPID_Pos   (15U)"

.PP
Definition at line \fB15057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_EERR   \fBUSB_OTG_DSTS_EERR_Msk\fP"
Erratic error 
.br
 
.PP
Definition at line \fB13964\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_EERR_Msk   (0x1UL << USB_OTG_DSTS_EERR_Pos)"
0x00000008 
.PP
Definition at line \fB13963\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_EERR_Pos   (3U)"

.PP
Definition at line \fB13962\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_ENUMSPD   \fBUSB_OTG_DSTS_ENUMSPD_Msk\fP"
Enumerated speed 
.PP
Definition at line \fB13959\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_ENUMSPD_0   (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)"
0x00000002 
.PP
Definition at line \fB13960\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_ENUMSPD_1   (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)"
0x00000004 
.PP
Definition at line \fB13961\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_ENUMSPD_Msk   (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)"
0x00000006 
.PP
Definition at line \fB13958\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_ENUMSPD_Pos   (1U)"

.PP
Definition at line \fB13957\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_FNSOF   \fBUSB_OTG_DSTS_FNSOF_Msk\fP"
Frame number of the received SOF 
.PP
Definition at line \fB13967\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_FNSOF_Msk   (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)"
0x003FFF00 
.PP
Definition at line \fB13966\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_FNSOF_Pos   (8U)"

.PP
Definition at line \fB13965\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_SUSPSTS   \fBUSB_OTG_DSTS_SUSPSTS_Msk\fP"
Suspend status 
.br
 
.PP
Definition at line \fB13955\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_SUSPSTS_Msk   (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)"
0x00000001 
.PP
Definition at line \fB13954\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DSTS_SUSPSTS_Pos   (0U)"

.PP
Definition at line \fB13953\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_ARPEN   \fBUSB_OTG_DTHRCTL_ARPEN_Msk\fP"
Arbiter parking enable 
.PP
Definition at line \fB14474\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_ARPEN_Msk   (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)"
0x08000000 
.PP
Definition at line \fB14473\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_ARPEN_Pos   (27U)"

.PP
Definition at line \fB14472\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_ISOTHREN   \fBUSB_OTG_DTHRCTL_ISOTHREN_Msk\fP"
ISO IN endpoint threshold enable 
.PP
Definition at line \fB14442\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_ISOTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)"
0x00000002 
.PP
Definition at line \fB14441\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_ISOTHREN_Pos   (1U)"

.PP
Definition at line \fB14440\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_NONISOTHREN   \fBUSB_OTG_DTHRCTL_NONISOTHREN_Msk\fP"
Nonisochronous IN endpoints threshold enable 
.PP
Definition at line \fB14439\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_NONISOTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)"
0x00000001 
.PP
Definition at line \fB14438\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_NONISOTHREN_Pos   (0U)"

.PP
Definition at line \fB14437\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHREN   \fBUSB_OTG_DTHRCTL_RXTHREN_Msk\fP"
Receive threshold enable 
.PP
Definition at line \fB14458\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)"
0x00010000 
.PP
Definition at line \fB14457\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHREN_Pos   (16U)"

.PP
Definition at line \fB14456\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN   \fBUSB_OTG_DTHRCTL_RXTHRLEN_Msk\fP"
Receive threshold length 
.PP
Definition at line \fB14462\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_0   (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x00020000 
.PP
Definition at line \fB14463\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_1   (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x00040000 
.PP
Definition at line \fB14464\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_2   (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x00080000 
.PP
Definition at line \fB14465\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_3   (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x00100000 
.PP
Definition at line \fB14466\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_4   (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x00200000 
.PP
Definition at line \fB14467\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_5   (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x00400000 
.PP
Definition at line \fB14468\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_6   (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x00800000 
.PP
Definition at line \fB14469\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_7   (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x01000000 
.PP
Definition at line \fB14470\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_8   (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x02000000 
.PP
Definition at line \fB14471\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_Msk   (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)"
0x03FE0000 
.PP
Definition at line \fB14461\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_RXTHRLEN_Pos   (17U)"

.PP
Definition at line \fB14460\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN   \fBUSB_OTG_DTHRCTL_TXTHRLEN_Msk\fP"
Transmit threshold length 
.PP
Definition at line \fB14446\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_0   (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000004 
.PP
Definition at line \fB14447\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_1   (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000008 
.PP
Definition at line \fB14448\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_2   (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000010 
.PP
Definition at line \fB14449\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_3   (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000020 
.PP
Definition at line \fB14450\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_4   (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000040 
.PP
Definition at line \fB14451\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_5   (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000080 
.PP
Definition at line \fB14452\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_6   (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000100 
.PP
Definition at line \fB14453\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_7   (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000200 
.PP
Definition at line \fB14454\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_8   (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x00000400 
.PP
Definition at line \fB14455\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_Msk   (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)"
0x000007FC 
.PP
Definition at line \fB14445\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTHRCTL_TXTHRLEN_Pos   (2U)"

.PP
Definition at line \fB14444\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTXFSTS_INEPTFSAV   \fBUSB_OTG_DTXFSTS_INEPTFSAV_Msk\fP"
IN endpoint TxFIFO space available 
.PP
Definition at line \fB14933\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTXFSTS_INEPTFSAV_Msk   (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14932\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DTXFSTS_INEPTFSAV_Pos   (0U)"

.PP
Definition at line \fB14931\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DVBUSDIS_VBUSDT   \fBUSB_OTG_DVBUSDIS_VBUSDT_Msk\fP"
Device VBUS discharge time 
.PP
Definition at line \fB14387\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DVBUSDIS_VBUSDT_Msk   (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14386\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DVBUSDIS_VBUSDT_Pos   (0U)"

.PP
Definition at line \fB14385\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DVBUSPULSE_DVBUSP   \fBUSB_OTG_DVBUSPULSE_DVBUSP_Msk\fP"
Device VBUS pulsing time 
.PP
Definition at line \fB14406\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DVBUSPULSE_DVBUSP_Msk   (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)"
0x00000FFF 
.PP
Definition at line \fB14405\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_DVBUSPULSE_DVBUSP_Pos   (0U)"

.PP
Definition at line \fB14404\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_EPNUM   \fBUSB_OTG_EPNUM_Msk\fP"
Endpoint number 
.PP
Definition at line \fB15073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_EPNUM_0   (0x1UL << USB_OTG_EPNUM_Pos)"
0x00000001 
.PP
Definition at line \fB15074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_EPNUM_1   (0x2UL << USB_OTG_EPNUM_Pos)"
0x00000002 
.PP
Definition at line \fB15075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_EPNUM_2   (0x4UL << USB_OTG_EPNUM_Pos)"
0x00000004 
.PP
Definition at line \fB15076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_EPNUM_3   (0x8UL << USB_OTG_EPNUM_Pos)"
0x00000008 
.PP
Definition at line \fB15077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_EPNUM_Msk   (0xFUL << USB_OTG_EPNUM_Pos)"
0x0000000F 
.PP
Definition at line \fB15072\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_EPNUM_Pos   (0U)"

.PP
Definition at line \fB15071\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_FRMNUM   \fBUSB_OTG_FRMNUM_Msk\fP"
Frame number 
.PP
Definition at line \fB15081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_FRMNUM_0   (0x1UL << USB_OTG_FRMNUM_Pos)"
0x00200000 
.PP
Definition at line \fB15082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_FRMNUM_1   (0x2UL << USB_OTG_FRMNUM_Pos)"
0x00400000 
.PP
Definition at line \fB15083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_FRMNUM_2   (0x4UL << USB_OTG_FRMNUM_Pos)"
0x00800000 
.PP
Definition at line \fB15084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_FRMNUM_3   (0x8UL << USB_OTG_FRMNUM_Pos)"
0x01000000 
.PP
Definition at line \fB15085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_FRMNUM_Msk   (0xFUL << USB_OTG_FRMNUM_Pos)"
0x01E00000 
.PP
Definition at line \fB15080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_FRMNUM_Pos   (21U)"

.PP
Definition at line \fB15079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_DMAEN   \fBUSB_OTG_GAHBCFG_DMAEN_Msk\fP"
DMA enable 
.PP
Definition at line \fB13983\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_DMAEN_Msk   (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)"
0x00000020 
.PP
Definition at line \fB13982\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_DMAEN_Pos   (5U)"

.PP
Definition at line \fB13981\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_GINT   \fBUSB_OTG_GAHBCFG_GINT_Msk\fP"
Global interrupt mask 
.PP
Definition at line \fB13972\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_GINT_Msk   (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)"
0x00000001 
.PP
Definition at line \fB13971\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_GINT_Pos   (0U)"

.PP
Definition at line \fB13970\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_HBSTLEN   \fBUSB_OTG_GAHBCFG_HBSTLEN_Msk\fP"
Burst length/type 
.PP
Definition at line \fB13975\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_HBSTLEN_0   (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
Single 
.PP
Definition at line \fB13976\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_HBSTLEN_1   (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
INCR 
.PP
Definition at line \fB13977\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_HBSTLEN_2   (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
INCR4 
.PP
Definition at line \fB13978\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_HBSTLEN_3   (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
INCR8 
.PP
Definition at line \fB13979\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_HBSTLEN_4   (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
INCR16 
.PP
Definition at line \fB13980\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_HBSTLEN_Msk   (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)"
0x0000001E 
.PP
Definition at line \fB13974\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_HBSTLEN_Pos   (1U)"

.PP
Definition at line \fB13973\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_PTXFELVL   \fBUSB_OTG_GAHBCFG_PTXFELVL_Msk\fP"
Periodic TxFIFO empty level 
.PP
Definition at line \fB13989\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_PTXFELVL_Msk   (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)"
0x00000100 
.PP
Definition at line \fB13988\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_PTXFELVL_Pos   (8U)"

.PP
Definition at line \fB13987\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_TXFELVL   \fBUSB_OTG_GAHBCFG_TXFELVL_Msk\fP"
TxFIFO empty level 
.PP
Definition at line \fB13986\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_TXFELVL_Msk   (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)"
0x00000080 
.PP
Definition at line \fB13985\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GAHBCFG_TXFELVL_Pos   (7U)"

.PP
Definition at line \fB13984\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_I2CPADEN   \fBUSB_OTG_GCCFG_I2CPADEN_Msk\fP"
Enable I2C bus connection for the external I2C PHY interface 
.PP
Definition at line \fB14495\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_I2CPADEN_Msk   (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos)"
0x00020000 
.PP
Definition at line \fB14494\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_I2CPADEN_Pos   (17U)"

.PP
Definition at line \fB14493\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_NOVBUSSENS   \fBUSB_OTG_GCCFG_NOVBUSSENS_Msk\fP"
VBUS sensing disable option 
.PP
Definition at line \fB14507\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_NOVBUSSENS_Msk   (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos)"
0x00200000 
.PP
Definition at line \fB14506\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_NOVBUSSENS_Pos   (21U)"

.PP
Definition at line \fB14505\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_PWRDWN   \fBUSB_OTG_GCCFG_PWRDWN_Msk\fP"
Power down 
.PP
Definition at line \fB14492\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_PWRDWN_Msk   (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)"
0x00010000 
.PP
Definition at line \fB14491\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_PWRDWN_Pos   (16U)"

.PP
Definition at line \fB14490\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_SOFOUTEN   \fBUSB_OTG_GCCFG_SOFOUTEN_Msk\fP"
SOF output enable 
.PP
Definition at line \fB14504\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_SOFOUTEN_Msk   (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos)"
0x00100000 
.PP
Definition at line \fB14503\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_SOFOUTEN_Pos   (20U)"

.PP
Definition at line \fB14502\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_VBUSASEN   \fBUSB_OTG_GCCFG_VBUSASEN_Msk\fP"
Enable the VBUS sensing device 
.PP
Definition at line \fB14498\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_VBUSASEN_Msk   (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos)"
0x00040000 
.PP
Definition at line \fB14497\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_VBUSASEN_Pos   (18U)"

.PP
Definition at line \fB14496\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_VBUSBSEN   \fBUSB_OTG_GCCFG_VBUSBSEN_Msk\fP"
Enable the VBUS sensing device 
.PP
Definition at line \fB14501\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_VBUSBSEN_Msk   (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos)"
0x00080000 
.PP
Definition at line \fB14500\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GCCFG_VBUSBSEN_Pos   (19U)"

.PP
Definition at line \fB14499\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_CIDSCHGM   \fBUSB_OTG_GINTMSK_CIDSCHGM_Msk\fP"
Connector ID status change mask 
.br
 
.PP
Definition at line \fB14333\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_CIDSCHGM_Msk   (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)"
0x10000000 
.PP
Definition at line \fB14332\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_CIDSCHGM_Pos   (28U)"

.PP
Definition at line \fB14331\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_DISCINT   \fBUSB_OTG_GINTMSK_DISCINT_Msk\fP"
Disconnect detected interrupt mask 
.br
 
.PP
Definition at line \fB14336\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_DISCINT_Msk   (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)"
0x20000000 
.PP
Definition at line \fB14335\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_DISCINT_Pos   (29U)"

.PP
Definition at line \fB14334\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ENUMDNEM   \fBUSB_OTG_GINTMSK_ENUMDNEM_Msk\fP"
Enumeration done mask 
.br
 
.PP
Definition at line \fB14297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ENUMDNEM_Msk   (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)"
0x00002000 
.PP
Definition at line \fB14296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ENUMDNEM_Pos   (13U)"

.PP
Definition at line \fB14295\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_EOPFM   \fBUSB_OTG_GINTMSK_EOPFM_Msk\fP"
End of periodic frame interrupt mask 
.br
 
.PP
Definition at line \fB14303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_EOPFM_Msk   (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)"
0x00008000 
.PP
Definition at line \fB14302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_EOPFM_Pos   (15U)"

.PP
Definition at line \fB14301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_EPMISM   \fBUSB_OTG_GINTMSK_EPMISM_Msk\fP"
Endpoint mismatch interrupt mask 
.br
 
.PP
Definition at line \fB14306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_EPMISM_Msk   (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)"
0x00020000 
.PP
Definition at line \fB14305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_EPMISM_Pos   (17U)"

.PP
Definition at line \fB14304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ESUSPM   \fBUSB_OTG_GINTMSK_ESUSPM_Msk\fP"
Early suspend mask 
.br
 
.PP
Definition at line \fB14288\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ESUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)"
0x00000400 
.PP
Definition at line \fB14287\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ESUSPM_Pos   (10U)"

.PP
Definition at line \fB14286\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_FSUSPM   \fBUSB_OTG_GINTMSK_FSUSPM_Msk\fP"
Data fetch suspended mask 
.br
 
.PP
Definition at line \fB14321\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_FSUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)"
0x00400000 
.PP
Definition at line \fB14320\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_FSUSPM_Pos   (22U)"

.PP
Definition at line \fB14319\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_GINAKEFFM   \fBUSB_OTG_GINTMSK_GINAKEFFM_Msk\fP"
Global nonperiodic IN NAK effective mask 
.br
 
.PP
Definition at line \fB14282\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_GINAKEFFM_Msk   (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)"
0x00000040 
.PP
Definition at line \fB14281\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_GINAKEFFM_Pos   (6U)"

.PP
Definition at line \fB14280\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_GONAKEFFM   \fBUSB_OTG_GINTMSK_GONAKEFFM_Msk\fP"
Global OUT NAK effective mask 
.br
 
.PP
Definition at line \fB14285\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_GONAKEFFM_Msk   (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)"
0x00000080 
.PP
Definition at line \fB14284\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_GONAKEFFM_Pos   (7U)"

.PP
Definition at line \fB14283\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_HCIM   \fBUSB_OTG_GINTMSK_HCIM_Msk\fP"
Host channels interrupt mask 
.br
 
.PP
Definition at line \fB14327\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_HCIM_Msk   (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)"
0x02000000 
.PP
Definition at line \fB14326\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_HCIM_Pos   (25U)"

.PP
Definition at line \fB14325\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_IEPINT   \fBUSB_OTG_GINTMSK_IEPINT_Msk\fP"
IN endpoints interrupt mask 
.br
 
.PP
Definition at line \fB14309\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_IEPINT_Msk   (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)"
0x00040000 
.PP
Definition at line \fB14308\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_IEPINT_Pos   (18U)"

.PP
Definition at line \fB14307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_IISOIXFRM   \fBUSB_OTG_GINTMSK_IISOIXFRM_Msk\fP"
Incomplete isochronous IN transfer mask 
.br
 
.PP
Definition at line \fB14315\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_IISOIXFRM_Msk   (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)"
0x00100000 
.PP
Definition at line \fB14314\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_IISOIXFRM_Pos   (20U)"

.PP
Definition at line \fB14313\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ISOODRPM   \fBUSB_OTG_GINTMSK_ISOODRPM_Msk\fP"
Isochronous OUT packet dropped interrupt mask 
.br
 
.PP
Definition at line \fB14300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ISOODRPM_Msk   (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)"
0x00004000 
.PP
Definition at line \fB14299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_ISOODRPM_Pos   (14U)"

.PP
Definition at line \fB14298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_MMISM   \fBUSB_OTG_GINTMSK_MMISM_Msk\fP"
Mode mismatch interrupt mask 
.br
 
.PP
Definition at line \fB14267\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_MMISM_Msk   (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)"
0x00000002 
.PP
Definition at line \fB14266\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_MMISM_Pos   (1U)"

.PP
Definition at line \fB14265\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_NPTXFEM   \fBUSB_OTG_GINTMSK_NPTXFEM_Msk\fP"
Nonperiodic TxFIFO empty mask 
.br
 
.PP
Definition at line \fB14279\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_NPTXFEM_Msk   (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)"
0x00000020 
.PP
Definition at line \fB14278\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_NPTXFEM_Pos   (5U)"

.PP
Definition at line \fB14277\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_OEPINT   \fBUSB_OTG_GINTMSK_OEPINT_Msk\fP"
OUT endpoints interrupt mask 
.br
 
.PP
Definition at line \fB14312\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_OEPINT_Msk   (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)"
0x00080000 
.PP
Definition at line \fB14311\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_OEPINT_Pos   (19U)"

.PP
Definition at line \fB14310\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_OTGINT   \fBUSB_OTG_GINTMSK_OTGINT_Msk\fP"
OTG interrupt mask 
.br
 
.PP
Definition at line \fB14270\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_OTGINT_Msk   (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)"
0x00000004 
.PP
Definition at line \fB14269\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_OTGINT_Pos   (2U)"

.PP
Definition at line \fB14268\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PRTIM   \fBUSB_OTG_GINTMSK_PRTIM_Msk\fP"
Host port interrupt mask 
.br
 
.PP
Definition at line \fB14324\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PRTIM_Msk   (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)"
0x01000000 
.PP
Definition at line \fB14323\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PRTIM_Pos   (24U)"

.PP
Definition at line \fB14322\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PTXFEM   \fBUSB_OTG_GINTMSK_PTXFEM_Msk\fP"
Periodic TxFIFO empty mask 
.br
 
.PP
Definition at line \fB14330\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PTXFEM_Msk   (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)"
0x04000000 
.PP
Definition at line \fB14329\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PTXFEM_Pos   (26U)"

.PP
Definition at line \fB14328\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM   \fBUSB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk\fP"
Incomplete periodic transfer mask 
.br
 
.PP
Definition at line \fB14318\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk   (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)"
0x00200000 
.PP
Definition at line \fB14317\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos   (21U)"

.PP
Definition at line \fB14316\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_RXFLVLM   \fBUSB_OTG_GINTMSK_RXFLVLM_Msk\fP"
Receive FIFO nonempty mask 
.br
 
.PP
Definition at line \fB14276\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_RXFLVLM_Msk   (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)"
0x00000010 
.PP
Definition at line \fB14275\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_RXFLVLM_Pos   (4U)"

.PP
Definition at line \fB14274\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_SOFM   \fBUSB_OTG_GINTMSK_SOFM_Msk\fP"
Start of frame mask 
.br
 
.PP
Definition at line \fB14273\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_SOFM_Msk   (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)"
0x00000008 
.PP
Definition at line \fB14272\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_SOFM_Pos   (3U)"

.PP
Definition at line \fB14271\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_SRQIM   \fBUSB_OTG_GINTMSK_SRQIM_Msk\fP"
Session request/new session detected interrupt mask 
.PP
Definition at line \fB14339\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_SRQIM_Msk   (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)"
0x40000000 
.PP
Definition at line \fB14338\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_SRQIM_Pos   (30U)"

.PP
Definition at line \fB14337\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_USBRST   \fBUSB_OTG_GINTMSK_USBRST_Msk\fP"
USB reset mask 
.br
 
.PP
Definition at line \fB14294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_USBRST_Msk   (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)"
0x00001000 
.PP
Definition at line \fB14293\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_USBRST_Pos   (12U)"

.PP
Definition at line \fB14292\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_USBSUSPM   \fBUSB_OTG_GINTMSK_USBSUSPM_Msk\fP"
USB suspend mask 
.br
 
.PP
Definition at line \fB14291\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_USBSUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)"
0x00000800 
.PP
Definition at line \fB14290\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_USBSUSPM_Pos   (11U)"

.PP
Definition at line \fB14289\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_WUIM   \fBUSB_OTG_GINTMSK_WUIM_Msk\fP"
Resume/remote wakeup detected interrupt mask 
.br
 
.PP
Definition at line \fB14342\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_WUIM_Msk   (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)"
0x80000000 
.PP
Definition at line \fB14341\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTMSK_WUIM_Pos   (31U)"

.PP
Definition at line \fB14340\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_BOUTNAKEFF   \fBUSB_OTG_GINTSTS_BOUTNAKEFF_Msk\fP"
Global OUT NAK effective 
.br
 
.PP
Definition at line \fB14208\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk   (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)"
0x00000080 
.PP
Definition at line \fB14207\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos   (7U)"

.PP
Definition at line \fB14206\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_CIDSCHG   \fBUSB_OTG_GINTSTS_CIDSCHG_Msk\fP"
Connector ID status change 
.br
 
.PP
Definition at line \fB14253\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_CIDSCHG_Msk   (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)"
0x10000000 
.PP
Definition at line \fB14252\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_CIDSCHG_Pos   (28U)"

.PP
Definition at line \fB14251\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_CMOD   \fBUSB_OTG_GINTSTS_CMOD_Msk\fP"
Current mode of operation 
.br
 
.PP
Definition at line \fB14187\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_CMOD_Msk   (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)"
0x00000001 
.PP
Definition at line \fB14186\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_CMOD_Pos   (0U)"

.PP
Definition at line \fB14185\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_DATAFSUSP   \fBUSB_OTG_GINTSTS_DATAFSUSP_Msk\fP"
Data fetch suspended 
.br
 
.PP
Definition at line \fB14241\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_DATAFSUSP_Msk   (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)"
0x00400000 
.PP
Definition at line \fB14240\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_DATAFSUSP_Pos   (22U)"

.PP
Definition at line \fB14239\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_DISCINT   \fBUSB_OTG_GINTSTS_DISCINT_Msk\fP"
Disconnect detected interrupt 
.br
 
.PP
Definition at line \fB14256\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_DISCINT_Msk   (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)"
0x20000000 
.PP
Definition at line \fB14255\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_DISCINT_Pos   (29U)"

.PP
Definition at line \fB14254\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ENUMDNE   \fBUSB_OTG_GINTSTS_ENUMDNE_Msk\fP"
Enumeration done 
.br
 
.PP
Definition at line \fB14220\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ENUMDNE_Msk   (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)"
0x00002000 
.PP
Definition at line \fB14219\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ENUMDNE_Pos   (13U)"

.PP
Definition at line \fB14218\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_EOPF   \fBUSB_OTG_GINTSTS_EOPF_Msk\fP"
End of periodic frame interrupt 
.br
 
.PP
Definition at line \fB14226\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_EOPF_Msk   (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)"
0x00008000 
.PP
Definition at line \fB14225\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_EOPF_Pos   (15U)"

.PP
Definition at line \fB14224\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ESUSP   \fBUSB_OTG_GINTSTS_ESUSP_Msk\fP"
Early suspend 
.br
 
.PP
Definition at line \fB14211\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ESUSP_Msk   (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)"
0x00000400 
.PP
Definition at line \fB14210\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ESUSP_Pos   (10U)"

.PP
Definition at line \fB14209\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_GINAKEFF   \fBUSB_OTG_GINTSTS_GINAKEFF_Msk\fP"
Global IN nonperiodic NAK effective 
.br
 
.PP
Definition at line \fB14205\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_GINAKEFF_Msk   (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)"
0x00000040 
.PP
Definition at line \fB14204\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_GINAKEFF_Pos   (6U)"

.PP
Definition at line \fB14203\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_HCINT   \fBUSB_OTG_GINTSTS_HCINT_Msk\fP"
Host channels interrupt 
.br
 
.PP
Definition at line \fB14247\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_HCINT_Msk   (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)"
0x02000000 
.PP
Definition at line \fB14246\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_HCINT_Pos   (25U)"

.PP
Definition at line \fB14245\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_HPRTINT   \fBUSB_OTG_GINTSTS_HPRTINT_Msk\fP"
Host port interrupt 
.br
 
.PP
Definition at line \fB14244\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_HPRTINT_Msk   (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)"
0x01000000 
.PP
Definition at line \fB14243\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_HPRTINT_Pos   (24U)"

.PP
Definition at line \fB14242\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_IEPINT   \fBUSB_OTG_GINTSTS_IEPINT_Msk\fP"
IN endpoint interrupt 
.br
 
.PP
Definition at line \fB14229\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_IEPINT_Msk   (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)"
0x00040000 
.PP
Definition at line \fB14228\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_IEPINT_Pos   (18U)"

.PP
Definition at line \fB14227\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_IISOIXFR   \fBUSB_OTG_GINTSTS_IISOIXFR_Msk\fP"
Incomplete isochronous IN transfer 
.br
 
.PP
Definition at line \fB14235\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_IISOIXFR_Msk   (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)"
0x00100000 
.PP
Definition at line \fB14234\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_IISOIXFR_Pos   (20U)"

.PP
Definition at line \fB14233\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ISOODRP   \fBUSB_OTG_GINTSTS_ISOODRP_Msk\fP"
Isochronous OUT packet dropped interrupt 
.br
 
.PP
Definition at line \fB14223\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ISOODRP_Msk   (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)"
0x00004000 
.PP
Definition at line \fB14222\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_ISOODRP_Pos   (14U)"

.PP
Definition at line \fB14221\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_MMIS   \fBUSB_OTG_GINTSTS_MMIS_Msk\fP"
Mode mismatch interrupt 
.br
 
.PP
Definition at line \fB14190\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_MMIS_Msk   (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)"
0x00000002 
.PP
Definition at line \fB14189\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_MMIS_Pos   (1U)"

.PP
Definition at line \fB14188\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_NPTXFE   \fBUSB_OTG_GINTSTS_NPTXFE_Msk\fP"
Nonperiodic TxFIFO empty 
.br
 
.PP
Definition at line \fB14202\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_NPTXFE_Msk   (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)"
0x00000020 
.PP
Definition at line \fB14201\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_NPTXFE_Pos   (5U)"

.PP
Definition at line \fB14200\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_OEPINT   \fBUSB_OTG_GINTSTS_OEPINT_Msk\fP"
OUT endpoint interrupt 
.br
 
.PP
Definition at line \fB14232\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_OEPINT_Msk   (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)"
0x00080000 
.PP
Definition at line \fB14231\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_OEPINT_Pos   (19U)"

.PP
Definition at line \fB14230\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_OTGINT   \fBUSB_OTG_GINTSTS_OTGINT_Msk\fP"
OTG interrupt 
.br
 
.PP
Definition at line \fB14193\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_OTGINT_Msk   (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)"
0x00000004 
.PP
Definition at line \fB14192\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_OTGINT_Pos   (2U)"

.PP
Definition at line \fB14191\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_PTXFE   \fBUSB_OTG_GINTSTS_PTXFE_Msk\fP"
Periodic TxFIFO empty 
.br
 
.PP
Definition at line \fB14250\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_PTXFE_Msk   (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)"
0x04000000 
.PP
Definition at line \fB14249\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_PTXFE_Pos   (26U)"

.PP
Definition at line \fB14248\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT   \fBUSB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk\fP"
Incomplete periodic transfer 
.br
 
.PP
Definition at line \fB14238\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk   (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)"
0x00200000 
.PP
Definition at line \fB14237\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos   (21U)"

.PP
Definition at line \fB14236\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_RXFLVL   \fBUSB_OTG_GINTSTS_RXFLVL_Msk\fP"
RxFIFO nonempty 
.br
 
.PP
Definition at line \fB14199\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_RXFLVL_Msk   (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)"
0x00000010 
.PP
Definition at line \fB14198\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_RXFLVL_Pos   (4U)"

.PP
Definition at line \fB14197\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_SOF   \fBUSB_OTG_GINTSTS_SOF_Msk\fP"
Start of frame 
.br
 
.PP
Definition at line \fB14196\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_SOF_Msk   (0x1UL << USB_OTG_GINTSTS_SOF_Pos)"
0x00000008 
.PP
Definition at line \fB14195\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_SOF_Pos   (3U)"

.PP
Definition at line \fB14194\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_SRQINT   \fBUSB_OTG_GINTSTS_SRQINT_Msk\fP"
Session request/new session detected interrupt 
.PP
Definition at line \fB14259\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_SRQINT_Msk   (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)"
0x40000000 
.PP
Definition at line \fB14258\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_SRQINT_Pos   (30U)"

.PP
Definition at line \fB14257\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_USBRST   \fBUSB_OTG_GINTSTS_USBRST_Msk\fP"
USB reset 
.br
 
.PP
Definition at line \fB14217\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_USBRST_Msk   (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)"
0x00001000 
.PP
Definition at line \fB14216\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_USBRST_Pos   (12U)"

.PP
Definition at line \fB14215\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_USBSUSP   \fBUSB_OTG_GINTSTS_USBSUSP_Msk\fP"
USB suspend 
.br
 
.PP
Definition at line \fB14214\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_USBSUSP_Msk   (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)"
0x00000800 
.PP
Definition at line \fB14213\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_USBSUSP_Pos   (11U)"

.PP
Definition at line \fB14212\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_WKUINT   \fBUSB_OTG_GINTSTS_WKUINT_Msk\fP"
Resume/remote wakeup detected interrupt 
.br
 
.PP
Definition at line \fB14262\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_WKUINT_Msk   (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)"
0x80000000 
.PP
Definition at line \fB14261\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GINTSTS_WKUINT_Pos   (31U)"

.PP
Definition at line \fB14260\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV   \fBUSB_OTG_GNPTXSTS_NPTQXSAV_Msk\fP"
Nonperiodic transmit request queue space available 
.PP
Definition at line \fB14415\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_0   (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00010000 
.PP
Definition at line \fB14416\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_1   (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00020000 
.PP
Definition at line \fB14417\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_2   (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00040000 
.PP
Definition at line \fB14418\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_3   (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00080000 
.PP
Definition at line \fB14419\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_4   (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00100000 
.PP
Definition at line \fB14420\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_5   (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00200000 
.PP
Definition at line \fB14421\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_6   (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00400000 
.PP
Definition at line \fB14422\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_7   (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00800000 
.PP
Definition at line \fB14423\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk   (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)"
0x00FF0000 
.PP
Definition at line \fB14414\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos   (16U)"

.PP
Definition at line \fB14413\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXFSAV   \fBUSB_OTG_GNPTXSTS_NPTXFSAV_Msk\fP"
Nonperiodic TxFIFO space available 
.PP
Definition at line \fB14411\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk   (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14410\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos   (0U)"

.PP
Definition at line \fB14409\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP   \fBUSB_OTG_GNPTXSTS_NPTXQTOP_Msk\fP"
Top of the nonperiodic transmit request queue 
.PP
Definition at line \fB14427\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_0   (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
0x01000000 
.PP
Definition at line \fB14428\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_1   (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
0x02000000 
.PP
Definition at line \fB14429\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_2   (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
0x04000000 
.PP
Definition at line \fB14430\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_3   (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
0x08000000 
.PP
Definition at line \fB14431\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_4   (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
0x10000000 
.PP
Definition at line \fB14432\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_5   (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
0x20000000 
.PP
Definition at line \fB14433\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_6   (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
0x40000000 
.PP
Definition at line \fB14434\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk   (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)"
0x7F000000 
.PP
Definition at line \fB14426\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos   (24U)"

.PP
Definition at line \fB14425\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_ASVLD   \fBUSB_OTG_GOTGCTL_ASVLD_Msk\fP"
A-session valid 
.br
 
.PP
Definition at line \fB13814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_ASVLD_Msk   (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)"
0x00040000 
.PP
Definition at line \fB13813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_ASVLD_Pos   (18U)"

.PP
Definition at line \fB13812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_BSVLD   \fBUSB_OTG_GOTGCTL_BSVLD_Msk\fP"
B-session valid 
.PP
Definition at line \fB13817\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_BSVLD_Msk   (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos)"
0x00080000 
.PP
Definition at line \fB13816\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_BSVLD_Pos   (19U)"

.PP
Definition at line \fB13815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_CIDSTS   \fBUSB_OTG_GOTGCTL_CIDSTS_Msk\fP"
Connector ID status 
.PP
Definition at line \fB13808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_CIDSTS_Msk   (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)"
0x00010000 
.PP
Definition at line \fB13807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_CIDSTS_Pos   (16U)"

.PP
Definition at line \fB13806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_DBCT   \fBUSB_OTG_GOTGCTL_DBCT_Msk\fP"
Long/short debounce time 
.PP
Definition at line \fB13811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_DBCT_Msk   (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)"
0x00020000 
.PP
Definition at line \fB13810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_DBCT_Pos   (17U)"

.PP
Definition at line \fB13809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_DHNPEN   \fBUSB_OTG_GOTGCTL_DHNPEN_Msk\fP"
Device HNP enabled 
.PP
Definition at line \fB13805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_DHNPEN_Msk   (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)"
0x00000800 
.PP
Definition at line \fB13804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_DHNPEN_Pos   (11U)"

.PP
Definition at line \fB13803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HNGSCS   \fBUSB_OTG_GOTGCTL_HNGSCS_Msk\fP"
Host set HNP enable 
.PP
Definition at line \fB13796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HNGSCS_Msk   (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)"
0x00000100 
.PP
Definition at line \fB13795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HNGSCS_Pos   (8U)"

.PP
Definition at line \fB13794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HNPRQ   \fBUSB_OTG_GOTGCTL_HNPRQ_Msk\fP"
HNP request 
.PP
Definition at line \fB13799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HNPRQ_Msk   (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)"
0x00000200 
.PP
Definition at line \fB13798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HNPRQ_Pos   (9U)"

.PP
Definition at line \fB13797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HSHNPEN   \fBUSB_OTG_GOTGCTL_HSHNPEN_Msk\fP"
Host set HNP enable 
.PP
Definition at line \fB13802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HSHNPEN_Msk   (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)"
0x00000400 
.PP
Definition at line \fB13801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_HSHNPEN_Pos   (10U)"

.PP
Definition at line \fB13800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_SRQ   \fBUSB_OTG_GOTGCTL_SRQ_Msk\fP"
Session request 
.PP
Definition at line \fB13793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_SRQ_Msk   (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)"
0x00000002 
.PP
Definition at line \fB13792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_SRQ_Pos   (1U)"

.PP
Definition at line \fB13791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_SRQSCS   \fBUSB_OTG_GOTGCTL_SRQSCS_Msk\fP"
Session request success 
.PP
Definition at line \fB13790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_SRQSCS_Msk   (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)"
0x00000001 
.PP
Definition at line \fB13789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGCTL_SRQSCS_Pos   (0U)"

.PP
Definition at line \fB13788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_ADTOCHG   \fBUSB_OTG_GOTGINT_ADTOCHG_Msk\fP"
A-device timeout change 
.br
 
.PP
Definition at line \fB13898\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_ADTOCHG_Msk   (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)"
0x00040000 
.PP
Definition at line \fB13897\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_ADTOCHG_Pos   (18U)"

.PP
Definition at line \fB13896\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_DBCDNE   \fBUSB_OTG_GOTGINT_DBCDNE_Msk\fP"
Debounce done 
.br
 
.PP
Definition at line \fB13901\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_DBCDNE_Msk   (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)"
0x00080000 
.PP
Definition at line \fB13900\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_DBCDNE_Pos   (19U)"

.PP
Definition at line \fB13899\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_HNGDET   \fBUSB_OTG_GOTGINT_HNGDET_Msk\fP"
Host negotiation detected 
.br
 
.PP
Definition at line \fB13895\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_HNGDET_Msk   (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)"
0x00020000 
.PP
Definition at line \fB13894\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_HNGDET_Pos   (17U)"

.PP
Definition at line \fB13893\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_HNSSCHG   \fBUSB_OTG_GOTGINT_HNSSCHG_Msk\fP"
Host negotiation success status change 
.PP
Definition at line \fB13892\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_HNSSCHG_Msk   (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)"
0x00000200 
.PP
Definition at line \fB13891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_HNSSCHG_Pos   (9U)"

.PP
Definition at line \fB13890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_SEDET   \fBUSB_OTG_GOTGINT_SEDET_Msk\fP"
Session end detected 
.br
 
.PP
Definition at line \fB13886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_SEDET_Msk   (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)"
0x00000004 
.PP
Definition at line \fB13885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_SEDET_Pos   (2U)"

.PP
Definition at line \fB13884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_SRSSCHG   \fBUSB_OTG_GOTGINT_SRSSCHG_Msk\fP"
Session request success status change 
.br
 
.PP
Definition at line \fB13889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_SRSSCHG_Msk   (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)"
0x00000100 
.PP
Definition at line \fB13888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GOTGINT_SRSSCHG_Pos   (8U)"

.PP
Definition at line \fB13887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_AHBIDL   \fBUSB_OTG_GRSTCTL_AHBIDL_Msk\fP"
AHB master idle 
.PP
Definition at line \fB14086\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_AHBIDL_Msk   (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)"
0x80000000 
.PP
Definition at line \fB14085\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_AHBIDL_Pos   (31U)"

.PP
Definition at line \fB14084\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_CSRST   \fBUSB_OTG_GRSTCTL_CSRST_Msk\fP"
Core soft reset 
.br
 
.PP
Definition at line \fB14058\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_CSRST_Msk   (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)"
0x00000001 
.PP
Definition at line \fB14057\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_CSRST_Pos   (0U)"

.PP
Definition at line \fB14056\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_DMAREQ   \fBUSB_OTG_GRSTCTL_DMAREQ_Msk\fP"
DMA request signal 
.PP
Definition at line \fB14083\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_DMAREQ_Msk   (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)"
0x40000000 
.PP
Definition at line \fB14082\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_DMAREQ_Pos   (30U)"

.PP
Definition at line \fB14081\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_FCRST   \fBUSB_OTG_GRSTCTL_FCRST_Msk\fP"
Host frame counter reset 
.PP
Definition at line \fB14064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_FCRST_Msk   (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)"
0x00000004 
.PP
Definition at line \fB14063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_FCRST_Pos   (2U)"

.PP
Definition at line \fB14062\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_HSRST   \fBUSB_OTG_GRSTCTL_HSRST_Msk\fP"
HCLK soft reset 
.br
 
.PP
Definition at line \fB14061\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_HSRST_Msk   (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)"
0x00000002 
.PP
Definition at line \fB14060\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_HSRST_Pos   (1U)"

.PP
Definition at line \fB14059\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_RXFFLSH   \fBUSB_OTG_GRSTCTL_RXFFLSH_Msk\fP"
RxFIFO flush 
.br
 
.PP
Definition at line \fB14067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_RXFFLSH_Msk   (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)"
0x00000010 
.PP
Definition at line \fB14066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_RXFFLSH_Pos   (4U)"

.PP
Definition at line \fB14065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFFLSH   \fBUSB_OTG_GRSTCTL_TXFFLSH_Msk\fP"
TxFIFO flush 
.br
 
.PP
Definition at line \fB14070\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFFLSH_Msk   (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)"
0x00000020 
.PP
Definition at line \fB14069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFFLSH_Pos   (5U)"

.PP
Definition at line \fB14068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFNUM   \fBUSB_OTG_GRSTCTL_TXFNUM_Msk\fP"
TxFIFO number 
.PP
Definition at line \fB14075\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFNUM_0   (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
0x00000040 
.PP
Definition at line \fB14076\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFNUM_1   (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
0x00000080 
.PP
Definition at line \fB14077\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFNUM_2   (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
0x00000100 
.PP
Definition at line \fB14078\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFNUM_3   (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
0x00000200 
.PP
Definition at line \fB14079\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFNUM_4   (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
0x00000400 
.PP
Definition at line \fB14080\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFNUM_Msk   (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)"
0x000007C0 
.PP
Definition at line \fB14074\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRSTCTL_TXFNUM_Pos   (6U)"

.PP
Definition at line \fB14073\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXFSIZ_RXFD   \fBUSB_OTG_GRXFSIZ_RXFD_Msk\fP"
RxFIFO depth 
.PP
Definition at line \fB14382\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXFSIZ_RXFD_Msk   (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14381\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXFSIZ_RXFD_Pos   (0U)"

.PP
Definition at line \fB14380\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_BCNT   \fBUSB_OTG_GRXSTSP_BCNT_Msk\fP"
OUT EP interrupt mask bits 
.PP
Definition at line \fB14363\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_BCNT_Msk   (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)"
0x00007FF0 
.PP
Definition at line \fB14362\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_BCNT_Pos   (4U)"

.PP
Definition at line \fB14361\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_DPID   \fBUSB_OTG_GRXSTSP_DPID_Msk\fP"
OUT EP interrupt mask bits 
.PP
Definition at line \fB14366\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_DPID_Msk   (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)"
0x00018000 
.PP
Definition at line \fB14365\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_DPID_Pos   (15U)"

.PP
Definition at line \fB14364\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_EPNUM   \fBUSB_OTG_GRXSTSP_EPNUM_Msk\fP"
IN EP interrupt mask bits 
.br
 
.PP
Definition at line \fB14360\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_EPNUM_Msk   (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)"
0x0000000F 
.PP
Definition at line \fB14359\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_EPNUM_Pos   (0U)"

.PP
Definition at line \fB14358\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_PKTSTS   \fBUSB_OTG_GRXSTSP_PKTSTS_Msk\fP"
OUT EP interrupt mask bits 
.PP
Definition at line \fB14369\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_PKTSTS_Msk   (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)"
0x001E0000 
.PP
Definition at line \fB14368\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GRXSTSP_PKTSTS_Pos   (17U)"

.PP
Definition at line \fB14367\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_CTXPKT   \fBUSB_OTG_GUSBCFG_CTXPKT_Msk\fP"
Corrupt Tx packet 
.br
 
.PP
Definition at line \fB14053\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_CTXPKT_Msk   (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)"
0x80000000 
.PP
Definition at line \fB14052\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_CTXPKT_Pos   (31U)"

.PP
Definition at line \fB14051\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_FDMOD   \fBUSB_OTG_GUSBCFG_FDMOD_Msk\fP"
Forced peripheral mode 
.br
 
.PP
Definition at line \fB14050\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_FDMOD_Msk   (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)"
0x40000000 
.PP
Definition at line \fB14049\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_FDMOD_Pos   (30U)"

.PP
Definition at line \fB14048\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_FHMOD   \fBUSB_OTG_GUSBCFG_FHMOD_Msk\fP"
Forced host mode 
.br
 
.PP
Definition at line \fB14047\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_FHMOD_Msk   (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)"
0x20000000 
.PP
Definition at line \fB14046\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_FHMOD_Pos   (29U)"

.PP
Definition at line \fB14045\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_HNPCAP   \fBUSB_OTG_GUSBCFG_HNPCAP_Msk\fP"
HNP-capable 
.PP
Definition at line \fB14007\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_HNPCAP_Msk   (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)"
0x00000200 
.PP
Definition at line \fB14006\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_HNPCAP_Pos   (9U)"

.PP
Definition at line \fB14005\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PCCI   \fBUSB_OTG_GUSBCFG_PCCI_Msk\fP"
Indicator complement 
.br
 
.PP
Definition at line \fB14038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PCCI_Msk   (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)"
0x00800000 
.PP
Definition at line \fB14037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PCCI_Pos   (23U)"

.PP
Definition at line \fB14036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PHYLPCS   \fBUSB_OTG_GUSBCFG_PHYLPCS_Msk\fP"
PHY Low-power clock select 
.PP
Definition at line \fB14017\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PHYLPCS_Msk   (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)"
0x00008000 
.PP
Definition at line \fB14016\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PHYLPCS_Pos   (15U)"

.PP
Definition at line \fB14015\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PHYSEL   \fBUSB_OTG_GUSBCFG_PHYSEL_Msk\fP"
USB 2\&.0 high-speed ULPI PHY or USB 1\&.1 full-speed serial transceiver select 
.PP
Definition at line \fB14001\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PHYSEL_Msk   (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)"
0x00000040 
.PP
Definition at line \fB14000\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PHYSEL_Pos   (6U)"

.PP
Definition at line \fB13999\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PTCI   \fBUSB_OTG_GUSBCFG_PTCI_Msk\fP"
Indicator pass through 
.br
 
.PP
Definition at line \fB14041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PTCI_Msk   (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)"
0x01000000 
.PP
Definition at line \fB14040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_PTCI_Pos   (24U)"

.PP
Definition at line \fB14039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_SRPCAP   \fBUSB_OTG_GUSBCFG_SRPCAP_Msk\fP"
SRP-capable 
.PP
Definition at line \fB14004\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_SRPCAP_Msk   (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)"
0x00000100 
.PP
Definition at line \fB14003\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_SRPCAP_Pos   (8U)"

.PP
Definition at line \fB14002\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TOCAL   \fBUSB_OTG_GUSBCFG_TOCAL_Msk\fP"
FS timeout calibration 
.PP
Definition at line \fB13995\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TOCAL_0   (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
0x00000001 
.PP
Definition at line \fB13996\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TOCAL_1   (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
0x00000002 
.PP
Definition at line \fB13997\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TOCAL_2   (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
0x00000004 
.PP
Definition at line \fB13998\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TOCAL_Msk   (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)"
0x00000007 
.PP
Definition at line \fB13994\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TOCAL_Pos   (0U)"

.PP
Definition at line \fB13993\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TRDT   \fBUSB_OTG_GUSBCFG_TRDT_Msk\fP"
USB turnaround time 
.PP
Definition at line \fB14010\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TRDT_0   (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)"
0x00000400 
.PP
Definition at line \fB14011\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TRDT_1   (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)"
0x00000800 
.PP
Definition at line \fB14012\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TRDT_2   (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)"
0x00001000 
.PP
Definition at line \fB14013\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TRDT_3   (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)"
0x00002000 
.PP
Definition at line \fB14014\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TRDT_Msk   (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)"
0x00003C00 
.PP
Definition at line \fB14009\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TRDT_Pos   (10U)"

.PP
Definition at line \fB14008\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TSDPS   \fBUSB_OTG_GUSBCFG_TSDPS_Msk\fP"
TermSel DLine pulsing selection 
.PP
Definition at line \fB14035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TSDPS_Msk   (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)"
0x00400000 
.PP
Definition at line \fB14034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_TSDPS_Pos   (22U)"

.PP
Definition at line \fB14033\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIAR   \fBUSB_OTG_GUSBCFG_ULPIAR_Msk\fP"
ULPI Auto-resume 
.br
 
.PP
Definition at line \fB14023\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIAR_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)"
0x00040000 
.PP
Definition at line \fB14022\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIAR_Pos   (18U)"

.PP
Definition at line \fB14021\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPICSM   \fBUSB_OTG_GUSBCFG_ULPICSM_Msk\fP"
ULPI Clock SuspendM 
.br
 
.PP
Definition at line \fB14026\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPICSM_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)"
0x00080000 
.PP
Definition at line \fB14025\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPICSM_Pos   (19U)"

.PP
Definition at line \fB14024\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIEVBUSD   \fBUSB_OTG_GUSBCFG_ULPIEVBUSD_Msk\fP"
ULPI External VBUS Drive 
.br
 
.PP
Definition at line \fB14029\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)"
0x00100000 
.PP
Definition at line \fB14028\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos   (20U)"

.PP
Definition at line \fB14027\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIEVBUSI   \fBUSB_OTG_GUSBCFG_ULPIEVBUSI_Msk\fP"
ULPI external VBUS indicator 
.br
 
.PP
Definition at line \fB14032\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)"
0x00200000 
.PP
Definition at line \fB14031\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos   (21U)"

.PP
Definition at line \fB14030\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIFSLS   \fBUSB_OTG_GUSBCFG_ULPIFSLS_Msk\fP"
ULPI FS/LS select 
.br
 
.PP
Definition at line \fB14020\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIFSLS_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)"
0x00020000 
.PP
Definition at line \fB14019\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIFSLS_Pos   (17U)"

.PP
Definition at line \fB14018\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIIPD   \fBUSB_OTG_GUSBCFG_ULPIIPD_Msk\fP"
ULPI interface protect disable 
.br
 
.PP
Definition at line \fB14044\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIIPD_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)"
0x02000000 
.PP
Definition at line \fB14043\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_GUSBCFG_ULPIIPD_Pos   (25U)"

.PP
Definition at line \fB14042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HAINT_HAINT   \fBUSB_OTG_HAINT_HAINT_Msk\fP"
Channel interrupts 
.PP
Definition at line \fB14145\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HAINT_HAINT_Msk   (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14144\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HAINT_HAINT_Pos   (0U)"

.PP
Definition at line \fB14143\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HAINTMSK_HAINTM   \fBUSB_OTG_HAINTMSK_HAINTM_Msk\fP"
Channel interrupt mask 
.PP
Definition at line \fB14355\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HAINTMSK_HAINTM_Msk   (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14354\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HAINTMSK_HAINTM_Pos   (0U)"

.PP
Definition at line \fB14353\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_CHDIS   \fBUSB_OTG_HCCHAR_CHDIS_Msk\fP"
Channel disable 
.PP
Definition at line \fB14741\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_CHDIS_Msk   (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)"
0x40000000 
.PP
Definition at line \fB14740\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_CHDIS_Pos   (30U)"

.PP
Definition at line \fB14739\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_CHENA   \fBUSB_OTG_HCCHAR_CHENA_Msk\fP"
Channel enable 
.PP
Definition at line \fB14744\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_CHENA_Msk   (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)"
0x80000000 
.PP
Definition at line \fB14743\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_CHENA_Pos   (31U)"

.PP
Definition at line \fB14742\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD   \fBUSB_OTG_HCCHAR_DAD_Msk\fP"
Device address 
.PP
Definition at line \fB14728\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_0   (0x01UL << USB_OTG_HCCHAR_DAD_Pos)"
0x00400000 
.PP
Definition at line \fB14729\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_1   (0x02UL << USB_OTG_HCCHAR_DAD_Pos)"
0x00800000 
.PP
Definition at line \fB14730\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_2   (0x04UL << USB_OTG_HCCHAR_DAD_Pos)"
0x01000000 
.PP
Definition at line \fB14731\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_3   (0x08UL << USB_OTG_HCCHAR_DAD_Pos)"
0x02000000 
.PP
Definition at line \fB14732\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_4   (0x10UL << USB_OTG_HCCHAR_DAD_Pos)"
0x04000000 
.PP
Definition at line \fB14733\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_5   (0x20UL << USB_OTG_HCCHAR_DAD_Pos)"
0x08000000 
.PP
Definition at line \fB14734\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_6   (0x40UL << USB_OTG_HCCHAR_DAD_Pos)"
0x10000000 
.PP
Definition at line \fB14735\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_Msk   (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)"
0x1FC00000 
.PP
Definition at line \fB14727\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_DAD_Pos   (22U)"

.PP
Definition at line \fB14726\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPDIR   \fBUSB_OTG_HCCHAR_EPDIR_Msk\fP"
Endpoint direction 
.PP
Definition at line \fB14709\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPDIR_Msk   (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)"
0x00008000 
.PP
Definition at line \fB14708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPDIR_Pos   (15U)"

.PP
Definition at line \fB14707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPNUM   \fBUSB_OTG_HCCHAR_EPNUM_Msk\fP"
Endpoint number 
.PP
Definition at line \fB14702\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPNUM_0   (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)"
0x00000800 
.PP
Definition at line \fB14703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPNUM_1   (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)"
0x00001000 
.PP
Definition at line \fB14704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPNUM_2   (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)"
0x00002000 
.PP
Definition at line \fB14705\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPNUM_3   (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)"
0x00004000 
.PP
Definition at line \fB14706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPNUM_Msk   (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)"
0x00007800 
.PP
Definition at line \fB14701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPNUM_Pos   (11U)"

.PP
Definition at line \fB14700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPTYP   \fBUSB_OTG_HCCHAR_EPTYP_Msk\fP"
Endpoint type 
.PP
Definition at line \fB14716\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPTYP_0   (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)"
0x00040000 
.PP
Definition at line \fB14717\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPTYP_1   (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)"
0x00080000 
.PP
Definition at line \fB14718\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPTYP_Msk   (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)"
0x000C0000 
.PP
Definition at line \fB14715\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_EPTYP_Pos   (18U)"

.PP
Definition at line \fB14714\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_LSDEV   \fBUSB_OTG_HCCHAR_LSDEV_Msk\fP"
Low-speed device 
.PP
Definition at line \fB14712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_LSDEV_Msk   (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)"
0x00020000 
.PP
Definition at line \fB14711\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_LSDEV_Pos   (17U)"

.PP
Definition at line \fB14710\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_MC   \fBUSB_OTG_HCCHAR_MC_Msk\fP"
Multi Count (MC) / Error Count (EC) 
.PP
Definition at line \fB14722\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_MC_0   (0x1UL << USB_OTG_HCCHAR_MC_Pos)"
0x00100000 
.PP
Definition at line \fB14723\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_MC_1   (0x2UL << USB_OTG_HCCHAR_MC_Pos)"
0x00200000 
.PP
Definition at line \fB14724\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_MC_Msk   (0x3UL << USB_OTG_HCCHAR_MC_Pos)"
0x00300000 
.PP
Definition at line \fB14721\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_MC_Pos   (20U)"

.PP
Definition at line \fB14720\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_MPSIZ   \fBUSB_OTG_HCCHAR_MPSIZ_Msk\fP"
Maximum packet size 
.PP
Definition at line \fB14698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_MPSIZ_Msk   (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)"
0x000007FF 
.PP
Definition at line \fB14697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_MPSIZ_Pos   (0U)"

.PP
Definition at line \fB14696\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_ODDFRM   \fBUSB_OTG_HCCHAR_ODDFRM_Msk\fP"
Odd frame 
.PP
Definition at line \fB14738\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_ODDFRM_Msk   (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)"
0x20000000 
.PP
Definition at line \fB14737\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCCHAR_ODDFRM_Pos   (29U)"

.PP
Definition at line \fB14736\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCDMA_DMAADDR   \fBUSB_OTG_HCDMA_DMAADDR_Msk\fP"
DMA address 
.PP
Definition at line \fB14928\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCDMA_DMAADDR_Msk   (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)"
0xFFFFFFFF 
.PP
Definition at line \fB14927\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCDMA_DMAADDR_Pos   (0U)"

.PP
Definition at line \fB14926\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCFG_FSLSPCS   \fBUSB_OTG_HCFG_FSLSPCS_Msk\fP"
FS/LS PHY clock select 
.br
 
.PP
Definition at line \fB13823\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCFG_FSLSPCS_0   (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)"
0x00000001 
.PP
Definition at line \fB13824\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCFG_FSLSPCS_1   (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)"
0x00000002 
.PP
Definition at line \fB13825\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCFG_FSLSPCS_Msk   (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)"
0x00000003 
.PP
Definition at line \fB13822\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCFG_FSLSPCS_Pos   (0U)"

.PP
Definition at line \fB13821\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCFG_FSLSS   \fBUSB_OTG_HCFG_FSLSS_Msk\fP"
FS- and LS-only support 
.PP
Definition at line \fB13828\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCFG_FSLSS_Msk   (0x1UL << USB_OTG_HCFG_FSLSS_Pos)"
0x00000004 
.PP
Definition at line \fB13827\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCFG_FSLSS_Pos   (2U)"

.PP
Definition at line \fB13826\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_ACK   \fBUSB_OTG_HCINT_ACK_Msk\fP"
ACK response received/transmitted interrupt 
.PP
Definition at line \fB14800\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_ACK_Msk   (0x1UL << USB_OTG_HCINT_ACK_Pos)"
0x00000020 
.PP
Definition at line \fB14799\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_ACK_Pos   (5U)"

.PP
Definition at line \fB14798\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_AHBERR   \fBUSB_OTG_HCINT_AHBERR_Msk\fP"
AHB error 
.PP
Definition at line \fB14791\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_AHBERR_Msk   (0x1UL << USB_OTG_HCINT_AHBERR_Pos)"
0x00000004 
.PP
Definition at line \fB14790\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_AHBERR_Pos   (2U)"

.PP
Definition at line \fB14789\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_BBERR   \fBUSB_OTG_HCINT_BBERR_Msk\fP"
Babble error 
.PP
Definition at line \fB14809\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_BBERR_Msk   (0x1UL << USB_OTG_HCINT_BBERR_Pos)"
0x00000100 
.PP
Definition at line \fB14808\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_BBERR_Pos   (8U)"

.PP
Definition at line \fB14807\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_CHH   \fBUSB_OTG_HCINT_CHH_Msk\fP"
Channel halted 
.PP
Definition at line \fB14788\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_CHH_Msk   (0x1UL << USB_OTG_HCINT_CHH_Pos)"
0x00000002 
.PP
Definition at line \fB14787\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_CHH_Pos   (1U)"

.PP
Definition at line \fB14786\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_DTERR   \fBUSB_OTG_HCINT_DTERR_Msk\fP"
Data toggle error 
.PP
Definition at line \fB14815\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_DTERR_Msk   (0x1UL << USB_OTG_HCINT_DTERR_Pos)"
0x00000400 
.PP
Definition at line \fB14814\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_DTERR_Pos   (10U)"

.PP
Definition at line \fB14813\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_FRMOR   \fBUSB_OTG_HCINT_FRMOR_Msk\fP"
Frame overrun 
.PP
Definition at line \fB14812\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_FRMOR_Msk   (0x1UL << USB_OTG_HCINT_FRMOR_Pos)"
0x00000200 
.PP
Definition at line \fB14811\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_FRMOR_Pos   (9U)"

.PP
Definition at line \fB14810\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_NAK   \fBUSB_OTG_HCINT_NAK_Msk\fP"
NAK response received interrupt 
.PP
Definition at line \fB14797\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_NAK_Msk   (0x1UL << USB_OTG_HCINT_NAK_Pos)"
0x00000010 
.PP
Definition at line \fB14796\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_NAK_Pos   (4U)"

.PP
Definition at line \fB14795\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_NYET   \fBUSB_OTG_HCINT_NYET_Msk\fP"
Response received interrupt 
.PP
Definition at line \fB14803\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_NYET_Msk   (0x1UL << USB_OTG_HCINT_NYET_Pos)"
0x00000040 
.PP
Definition at line \fB14802\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_NYET_Pos   (6U)"

.PP
Definition at line \fB14801\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_STALL   \fBUSB_OTG_HCINT_STALL_Msk\fP"
STALL response received interrupt 
.PP
Definition at line \fB14794\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_STALL_Msk   (0x1UL << USB_OTG_HCINT_STALL_Pos)"
0x00000008 
.PP
Definition at line \fB14793\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_STALL_Pos   (3U)"

.PP
Definition at line \fB14792\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_TXERR   \fBUSB_OTG_HCINT_TXERR_Msk\fP"
Transaction error 
.PP
Definition at line \fB14806\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_TXERR_Msk   (0x1UL << USB_OTG_HCINT_TXERR_Pos)"
0x00000080 
.PP
Definition at line \fB14805\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_TXERR_Pos   (7U)"

.PP
Definition at line \fB14804\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_XFRC   \fBUSB_OTG_HCINT_XFRC_Msk\fP"
Transfer completed 
.PP
Definition at line \fB14785\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_XFRC_Msk   (0x1UL << USB_OTG_HCINT_XFRC_Pos)"
0x00000001 
.PP
Definition at line \fB14784\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINT_XFRC_Pos   (0U)"

.PP
Definition at line \fB14783\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_ACKM   \fBUSB_OTG_HCINTMSK_ACKM_Msk\fP"
ACK response received/transmitted interrupt mask 
.PP
Definition at line \fB14876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_ACKM_Msk   (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)"
0x00000020 
.PP
Definition at line \fB14875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_ACKM_Pos   (5U)"

.PP
Definition at line \fB14874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_AHBERR   \fBUSB_OTG_HCINTMSK_AHBERR_Msk\fP"
AHB error 
.PP
Definition at line \fB14867\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_AHBERR_Msk   (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)"
0x00000004 
.PP
Definition at line \fB14866\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_AHBERR_Pos   (2U)"

.PP
Definition at line \fB14865\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_BBERRM   \fBUSB_OTG_HCINTMSK_BBERRM_Msk\fP"
Babble error mask 
.PP
Definition at line \fB14885\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_BBERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)"
0x00000100 
.PP
Definition at line \fB14884\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_BBERRM_Pos   (8U)"

.PP
Definition at line \fB14883\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_CHHM   \fBUSB_OTG_HCINTMSK_CHHM_Msk\fP"
Channel halted mask 
.PP
Definition at line \fB14864\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_CHHM_Msk   (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)"
0x00000002 
.PP
Definition at line \fB14863\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_CHHM_Pos   (1U)"

.PP
Definition at line \fB14862\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_DTERRM   \fBUSB_OTG_HCINTMSK_DTERRM_Msk\fP"
Data toggle error mask 
.PP
Definition at line \fB14891\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_DTERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)"
0x00000400 
.PP
Definition at line \fB14890\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_DTERRM_Pos   (10U)"

.PP
Definition at line \fB14889\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_FRMORM   \fBUSB_OTG_HCINTMSK_FRMORM_Msk\fP"
Frame overrun mask 
.PP
Definition at line \fB14888\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_FRMORM_Msk   (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)"
0x00000200 
.PP
Definition at line \fB14887\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_FRMORM_Pos   (9U)"

.PP
Definition at line \fB14886\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_NAKM   \fBUSB_OTG_HCINTMSK_NAKM_Msk\fP"
NAK response received interrupt mask 
.PP
Definition at line \fB14873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_NAKM_Msk   (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)"
0x00000010 
.PP
Definition at line \fB14872\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_NAKM_Pos   (4U)"

.PP
Definition at line \fB14871\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_NYET   \fBUSB_OTG_HCINTMSK_NYET_Msk\fP"
response received interrupt mask 
.PP
Definition at line \fB14879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_NYET_Msk   (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)"
0x00000040 
.PP
Definition at line \fB14878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_NYET_Pos   (6U)"

.PP
Definition at line \fB14877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_STALLM   \fBUSB_OTG_HCINTMSK_STALLM_Msk\fP"
STALL response received interrupt mask 
.PP
Definition at line \fB14870\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_STALLM_Msk   (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)"
0x00000008 
.PP
Definition at line \fB14869\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_STALLM_Pos   (3U)"

.PP
Definition at line \fB14868\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_TXERRM   \fBUSB_OTG_HCINTMSK_TXERRM_Msk\fP"
Transaction error mask 
.PP
Definition at line \fB14882\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_TXERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)"
0x00000080 
.PP
Definition at line \fB14881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_TXERRM_Pos   (7U)"

.PP
Definition at line \fB14880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_XFRCM   \fBUSB_OTG_HCINTMSK_XFRCM_Msk\fP"
Transfer completed mask 
.PP
Definition at line \fB14861\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_XFRCM_Msk   (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)"
0x00000001 
.PP
Definition at line \fB14860\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCINTMSK_XFRCM_Pos   (0U)"

.PP
Definition at line \fB14859\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_COMPLSPLT   \fBUSB_OTG_HCSPLT_COMPLSPLT_Msk\fP"
Do complete split 
.PP
Definition at line \fB14777\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_COMPLSPLT_Msk   (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)"
0x00010000 
.PP
Definition at line \fB14776\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_COMPLSPLT_Pos   (16U)"

.PP
Definition at line \fB14775\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR   \fBUSB_OTG_HCSPLT_HUBADDR_Msk\fP"
Hub address 
.PP
Definition at line \fB14761\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_0   (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
0x00000080 
.PP
Definition at line \fB14762\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_1   (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
0x00000100 
.PP
Definition at line \fB14763\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_2   (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
0x00000200 
.PP
Definition at line \fB14764\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_3   (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
0x00000400 
.PP
Definition at line \fB14765\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_4   (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
0x00000800 
.PP
Definition at line \fB14766\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_5   (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
0x00001000 
.PP
Definition at line \fB14767\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_6   (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)"
0x00002000 
.PP
Definition at line \fB14768\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_Msk   (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)"
0x00003F80 
.PP
Definition at line \fB14760\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_HUBADDR_Pos   (7U)"

.PP
Definition at line \fB14759\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR   \fBUSB_OTG_HCSPLT_PRTADDR_Msk\fP"
Port address 
.PP
Definition at line \fB14750\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_0   (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
0x00000001 
.PP
Definition at line \fB14751\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_1   (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
0x00000002 
.PP
Definition at line \fB14752\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_2   (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
0x00000004 
.PP
Definition at line \fB14753\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_3   (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
0x00000008 
.PP
Definition at line \fB14754\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_4   (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
0x00000010 
.PP
Definition at line \fB14755\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_5   (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
0x00000020 
.PP
Definition at line \fB14756\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_6   (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)"
0x00000040 
.PP
Definition at line \fB14757\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_Msk   (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)"
0x0000007F 
.PP
Definition at line \fB14749\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_PRTADDR_Pos   (0U)"

.PP
Definition at line \fB14748\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_SPLITEN   \fBUSB_OTG_HCSPLT_SPLITEN_Msk\fP"
Split enable 
.PP
Definition at line \fB14780\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_SPLITEN_Msk   (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)"
0x80000000 
.PP
Definition at line \fB14779\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_SPLITEN_Pos   (31U)"

.PP
Definition at line \fB14778\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_XACTPOS   \fBUSB_OTG_HCSPLT_XACTPOS_Msk\fP"
XACTPOS 
.PP
Definition at line \fB14772\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_XACTPOS_0   (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
0x00004000 
.PP
Definition at line \fB14773\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_XACTPOS_1   (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
0x00008000 
.PP
Definition at line \fB14774\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_XACTPOS_Msk   (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)"
0x0000C000 
.PP
Definition at line \fB14771\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCSPLT_XACTPOS_Pos   (14U)"

.PP
Definition at line \fB14770\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_DOPING   \fBUSB_OTG_HCTSIZ_DOPING_Msk\fP"
Do PING 
.PP
Definition at line \fB14913\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_DOPING_Msk   (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)"
0x80000000 
.PP
Definition at line \fB14912\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_DOPING_Pos   (31U)"

.PP
Definition at line \fB14911\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_DPID   \fBUSB_OTG_HCTSIZ_DPID_Msk\fP"
Data PID 
.PP
Definition at line \fB14916\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_DPID_0   (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)"
0x20000000 
.PP
Definition at line \fB14917\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_DPID_1   (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)"
0x40000000 
.PP
Definition at line \fB14918\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_DPID_Msk   (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)"
0x60000000 
.PP
Definition at line \fB14915\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_DPID_Pos   (29U)"

.PP
Definition at line \fB14914\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_PKTCNT   \fBUSB_OTG_HCTSIZ_PKTCNT_Msk\fP"
Packet count 
.PP
Definition at line \fB14910\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)"
0x1FF80000 
.PP
Definition at line \fB14909\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_PKTCNT_Pos   (19U)"

.PP
Definition at line \fB14908\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_XFRSIZ   \fBUSB_OTG_HCTSIZ_XFRSIZ_Msk\fP"
Transfer size 
.PP
Definition at line \fB14907\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)"
0x0007FFFF 
.PP
Definition at line \fB14906\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HCTSIZ_XFRSIZ_Pos   (0U)"

.PP
Definition at line \fB14905\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFIR_FRIVL   \fBUSB_OTG_HFIR_FRIVL_Msk\fP"
Frame interval 
.PP
Definition at line \fB13942\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFIR_FRIVL_Msk   (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)"
0x0000FFFF 
.PP
Definition at line \fB13941\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFIR_FRIVL_Pos   (0U)"

.PP
Definition at line \fB13940\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFNUM_FRNUM   \fBUSB_OTG_HFNUM_FRNUM_Msk\fP"
Frame number 
.br
 
.PP
Definition at line \fB13947\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFNUM_FRNUM_Msk   (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)"
0x0000FFFF 
.PP
Definition at line \fB13946\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFNUM_FRNUM_Pos   (0U)"

.PP
Definition at line \fB13945\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFNUM_FTREM   \fBUSB_OTG_HFNUM_FTREM_Msk\fP"
Frame time remaining 
.PP
Definition at line \fB13950\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFNUM_FTREM_Msk   (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)"
0xFFFF0000 
.PP
Definition at line \fB13949\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HFNUM_FTREM_Pos   (16U)"

.PP
Definition at line \fB13948\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PCDET   \fBUSB_OTG_HPRT_PCDET_Msk\fP"
Port connect detected 
.br
 
.PP
Definition at line \fB14557\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PCDET_Msk   (0x1UL << USB_OTG_HPRT_PCDET_Pos)"
0x00000002 
.PP
Definition at line \fB14556\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PCDET_Pos   (1U)"

.PP
Definition at line \fB14555\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PCSTS   \fBUSB_OTG_HPRT_PCSTS_Msk\fP"
Port connect status 
.br
 
.PP
Definition at line \fB14554\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PCSTS_Msk   (0x1UL << USB_OTG_HPRT_PCSTS_Pos)"
0x00000001 
.PP
Definition at line \fB14553\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PCSTS_Pos   (0U)"

.PP
Definition at line \fB14552\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PENA   \fBUSB_OTG_HPRT_PENA_Msk\fP"
Port enable 
.br
 
.PP
Definition at line \fB14560\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PENA_Msk   (0x1UL << USB_OTG_HPRT_PENA_Pos)"
0x00000004 
.PP
Definition at line \fB14559\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PENA_Pos   (2U)"

.PP
Definition at line \fB14558\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PENCHNG   \fBUSB_OTG_HPRT_PENCHNG_Msk\fP"
Port enable/disable change 
.PP
Definition at line \fB14563\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PENCHNG_Msk   (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)"
0x00000008 
.PP
Definition at line \fB14562\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PENCHNG_Pos   (3U)"

.PP
Definition at line \fB14561\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PLSTS   \fBUSB_OTG_HPRT_PLSTS_Msk\fP"
Port line status 
.br
 
.PP
Definition at line \fB14582\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PLSTS_0   (0x1UL << USB_OTG_HPRT_PLSTS_Pos)"
0x00000400 
.PP
Definition at line \fB14583\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PLSTS_1   (0x2UL << USB_OTG_HPRT_PLSTS_Pos)"
0x00000800 
.PP
Definition at line \fB14584\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PLSTS_Msk   (0x3UL << USB_OTG_HPRT_PLSTS_Pos)"
0x00000C00 
.PP
Definition at line \fB14581\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PLSTS_Pos   (10U)"

.PP
Definition at line \fB14580\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_POCA   \fBUSB_OTG_HPRT_POCA_Msk\fP"
Port overcurrent active 
.br
 
.PP
Definition at line \fB14566\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_POCA_Msk   (0x1UL << USB_OTG_HPRT_POCA_Pos)"
0x00000010 
.PP
Definition at line \fB14565\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_POCA_Pos   (4U)"

.PP
Definition at line \fB14564\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_POCCHNG   \fBUSB_OTG_HPRT_POCCHNG_Msk\fP"
Port overcurrent change 
.br
 
.PP
Definition at line \fB14569\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_POCCHNG_Msk   (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)"
0x00000020 
.PP
Definition at line \fB14568\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_POCCHNG_Pos   (5U)"

.PP
Definition at line \fB14567\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PPWR   \fBUSB_OTG_HPRT_PPWR_Msk\fP"
Port power 
.br
 
.PP
Definition at line \fB14587\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PPWR_Msk   (0x1UL << USB_OTG_HPRT_PPWR_Pos)"
0x00001000 
.PP
Definition at line \fB14586\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PPWR_Pos   (12U)"

.PP
Definition at line \fB14585\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PRES   \fBUSB_OTG_HPRT_PRES_Msk\fP"
Port resume 
.br
 
.PP
Definition at line \fB14572\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PRES_Msk   (0x1UL << USB_OTG_HPRT_PRES_Pos)"
0x00000040 
.PP
Definition at line \fB14571\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PRES_Pos   (6U)"

.PP
Definition at line \fB14570\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PRST   \fBUSB_OTG_HPRT_PRST_Msk\fP"
Port reset 
.br
 
.PP
Definition at line \fB14578\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PRST_Msk   (0x1UL << USB_OTG_HPRT_PRST_Pos)"
0x00000100 
.PP
Definition at line \fB14577\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PRST_Pos   (8U)"

.PP
Definition at line \fB14576\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PSPD   \fBUSB_OTG_HPRT_PSPD_Msk\fP"
Port speed 
.br
 
.PP
Definition at line \fB14599\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PSPD_0   (0x1UL << USB_OTG_HPRT_PSPD_Pos)"
0x00020000 
.PP
Definition at line \fB14600\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PSPD_1   (0x2UL << USB_OTG_HPRT_PSPD_Pos)"
0x00040000 
.PP
Definition at line \fB14601\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PSPD_Msk   (0x3UL << USB_OTG_HPRT_PSPD_Pos)"
0x00060000 
.PP
Definition at line \fB14598\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PSPD_Pos   (17U)"

.PP
Definition at line \fB14597\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PSUSP   \fBUSB_OTG_HPRT_PSUSP_Msk\fP"
Port suspend 
.br
 
.PP
Definition at line \fB14575\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PSUSP_Msk   (0x1UL << USB_OTG_HPRT_PSUSP_Pos)"
0x00000080 
.PP
Definition at line \fB14574\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PSUSP_Pos   (7U)"

.PP
Definition at line \fB14573\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PTCTL   \fBUSB_OTG_HPRT_PTCTL_Msk\fP"
Port test control 
.br
 
.PP
Definition at line \fB14591\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PTCTL_0   (0x1UL << USB_OTG_HPRT_PTCTL_Pos)"
0x00002000 
.PP
Definition at line \fB14592\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PTCTL_1   (0x2UL << USB_OTG_HPRT_PTCTL_Pos)"
0x00004000 
.PP
Definition at line \fB14593\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PTCTL_2   (0x4UL << USB_OTG_HPRT_PTCTL_Pos)"
0x00008000 
.PP
Definition at line \fB14594\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PTCTL_3   (0x8UL << USB_OTG_HPRT_PTCTL_Pos)"
0x00010000 
.PP
Definition at line \fB14595\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PTCTL_Msk   (0xFUL << USB_OTG_HPRT_PTCTL_Pos)"
0x0001E000 
.PP
Definition at line \fB14590\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPRT_PTCTL_Pos   (13U)"

.PP
Definition at line \fB14589\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXFSIZ_PTXFD   \fBUSB_OTG_HPTXFSIZ_PTXFD_Msk\fP"
Host periodic TxFIFO depth 
.br
 
.PP
Definition at line \fB14644\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXFSIZ_PTXFD_Msk   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)"
0xFFFF0000 
.PP
Definition at line \fB14643\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXFSIZ_PTXFD_Pos   (16U)"

.PP
Definition at line \fB14642\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXFSIZ_PTXSA   \fBUSB_OTG_HPTXFSIZ_PTXSA_Msk\fP"
Host periodic TxFIFO start address 
.br
 
.PP
Definition at line \fB14641\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXFSIZ_PTXSA_Msk   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14640\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXFSIZ_PTXSA_Pos   (0U)"

.PP
Definition at line \fB14639\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXFSAVL   \fBUSB_OTG_HPTXSTS_PTXFSAVL_Msk\fP"
Periodic transmit data FIFO space available 
.br
 
.PP
Definition at line \fB14117\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXFSAVL_Msk   (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14116\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXFSAVL_Pos   (0U)"

.PP
Definition at line \fB14115\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV   \fBUSB_OTG_HPTXSTS_PTXQSAV_Msk\fP"
Periodic transmit request queue space available 
.PP
Definition at line \fB14120\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_0   (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00010000 
.PP
Definition at line \fB14121\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_1   (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00020000 
.PP
Definition at line \fB14122\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_2   (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00040000 
.PP
Definition at line \fB14123\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_3   (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00080000 
.PP
Definition at line \fB14124\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_4   (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00100000 
.PP
Definition at line \fB14125\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_5   (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00200000 
.PP
Definition at line \fB14126\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_6   (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00400000 
.PP
Definition at line \fB14127\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_7   (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00800000 
.PP
Definition at line \fB14128\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_Msk   (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)"
0x00FF0000 
.PP
Definition at line \fB14119\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQSAV_Pos   (16U)"

.PP
Definition at line \fB14118\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP   \fBUSB_OTG_HPTXSTS_PTXQTOP_Msk\fP"
Top of the periodic transmit request queue 
.PP
Definition at line \fB14132\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_0   (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0x01000000 
.PP
Definition at line \fB14133\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_1   (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0x02000000 
.PP
Definition at line \fB14134\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_2   (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0x04000000 
.PP
Definition at line \fB14135\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_3   (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0x08000000 
.PP
Definition at line \fB14136\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_4   (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0x10000000 
.PP
Definition at line \fB14137\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_5   (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0x20000000 
.PP
Definition at line \fB14138\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_6   (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0x40000000 
.PP
Definition at line \fB14139\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_7   (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0x80000000 
.PP
Definition at line \fB14140\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_Msk   (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)"
0xFF000000 
.PP
Definition at line \fB14131\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_HPTXSTS_PTXQTOP_Pos   (24U)"

.PP
Definition at line \fB14130\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_NPTXFD   \fBUSB_OTG_NPTXFD_Msk\fP"
Nonperiodic TxFIFO depth 
.br
 
.PP
Definition at line \fB14395\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_NPTXFD_Msk   (0xFFFFUL << USB_OTG_NPTXFD_Pos)"
0xFFFF0000 
.PP
Definition at line \fB14394\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_NPTXFD_Pos   (16U)"

.PP
Definition at line \fB14393\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_NPTXFSA   \fBUSB_OTG_NPTXFSA_Msk\fP"
Nonperiodic transmit RAM start address 
.PP
Definition at line \fB14392\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_NPTXFSA_Msk   (0xFFFFUL << USB_OTG_NPTXFSA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14391\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_NPTXFSA_Pos   (0U)"

.PP
Definition at line \fB14390\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_GATECLK   \fBUSB_OTG_PCGCCTL_GATECLK_Msk\fP"
Bit 0 
.PP
Definition at line \fB15039\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_GATECLK_Msk   (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)"
0x00000002 
.PP
Definition at line \fB15038\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_GATECLK_Pos   (1U)"

.PP
Definition at line \fB15037\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_PHYSUSP   \fBUSB_OTG_PCGCCTL_PHYSUSP_Msk\fP"
Bit 1 
.PP
Definition at line \fB15042\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_PHYSUSP_Msk   (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)"
0x00000010 
.PP
Definition at line \fB15041\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_PHYSUSP_Pos   (4U)"

.PP
Definition at line \fB15040\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_STOPCLK   \fBUSB_OTG_PCGCCTL_STOPCLK_Msk\fP"
SETUP packet count 
.PP
Definition at line \fB15036\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_STOPCLK_Msk   (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)"
0x00000001 
.PP
Definition at line \fB15035\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCCTL_STOPCLK_Pos   (0U)"

.PP
Definition at line \fB15034\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_GATEHCLK   \fBUSB_OTG_PCGCR_GATEHCLK_Msk\fP"
Gate HCLK 
.PP
Definition at line \fB13878\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_GATEHCLK_Msk   (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)"
0x00000002 
.PP
Definition at line \fB13877\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_GATEHCLK_Pos   (1U)"

.PP
Definition at line \fB13876\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_PHYSUSP   \fBUSB_OTG_PCGCR_PHYSUSP_Msk\fP"
PHY suspended 
.PP
Definition at line \fB13881\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_PHYSUSP_Msk   (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)"
0x00000010 
.PP
Definition at line \fB13880\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_PHYSUSP_Pos   (4U)"

.PP
Definition at line \fB13879\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_STPPCLK   \fBUSB_OTG_PCGCR_STPPCLK_Msk\fP"
Stop PHY clock 
.PP
Definition at line \fB13875\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_STPPCLK_Msk   (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)"
0x00000001 
.PP
Definition at line \fB13874\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PCGCR_STPPCLK_Pos   (0U)"

.PP
Definition at line \fB13873\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PKTSTS   \fBUSB_OTG_PKTSTS_Msk\fP"
Packet status 
.PP
Definition at line \fB15065\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PKTSTS_0   (0x1UL << USB_OTG_PKTSTS_Pos)"
0x00020000 
.PP
Definition at line \fB15066\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PKTSTS_1   (0x2UL << USB_OTG_PKTSTS_Pos)"
0x00040000 
.PP
Definition at line \fB15067\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PKTSTS_2   (0x4UL << USB_OTG_PKTSTS_Pos)"
0x00080000 
.PP
Definition at line \fB15068\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PKTSTS_3   (0x8UL << USB_OTG_PKTSTS_Pos)"
0x00100000 
.PP
Definition at line \fB15069\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PKTSTS_Msk   (0xFUL << USB_OTG_PKTSTS_Pos)"
0x001E0000 
.PP
Definition at line \fB15064\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_PKTSTS_Pos   (17U)"

.PP
Definition at line \fB15063\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_TX0FD   \fBUSB_OTG_TX0FD_Msk\fP"
Endpoint 0 TxFIFO depth 
.br
 
.PP
Definition at line \fB14401\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_TX0FD_Msk   (0xFFFFUL << USB_OTG_TX0FD_Pos)"
0xFFFF0000 
.PP
Definition at line \fB14400\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_TX0FD_Pos   (16U)"

.PP
Definition at line \fB14399\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_TX0FSA   \fBUSB_OTG_TX0FSA_Msk\fP"
Endpoint 0 transmit RAM start address 
.br
 
.PP
Definition at line \fB14398\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_TX0FSA_Msk   (0xFFFFUL << USB_OTG_TX0FSA_Pos)"
0x0000FFFF 
.PP
Definition at line \fB14397\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define USB_OTG_TX0FSA_Pos   (0U)"

.PP
Definition at line \fB14396\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_EWI   \fBWWDG_CFR_EWI_Msk\fP"
Early Wakeup Interrupt 
.PP
Definition at line \fB12708\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_EWI_Msk   (0x1UL << WWDG_CFR_EWI_Pos)"
0x00000200 
.PP
Definition at line \fB12707\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_EWI_Pos   (9U)"

.PP
Definition at line \fB12706\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W   \fBWWDG_CFR_W_Msk\fP"
W[6:0] bits (7-bit window value) 
.PP
Definition at line \fB12680\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W0   \fBWWDG_CFR_W_0\fP"

.PP
Definition at line \fB12689\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W1   \fBWWDG_CFR_W_1\fP"

.PP
Definition at line \fB12690\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W2   \fBWWDG_CFR_W_2\fP"

.PP
Definition at line \fB12691\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W3   \fBWWDG_CFR_W_3\fP"

.PP
Definition at line \fB12692\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W4   \fBWWDG_CFR_W_4\fP"

.PP
Definition at line \fB12693\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W5   \fBWWDG_CFR_W_5\fP"

.PP
Definition at line \fB12694\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W6   \fBWWDG_CFR_W_6\fP"

.PP
Definition at line \fB12695\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_0   (0x01UL << WWDG_CFR_W_Pos)"
0x0001 
.PP
Definition at line \fB12681\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_1   (0x02UL << WWDG_CFR_W_Pos)"
0x0002 
.PP
Definition at line \fB12682\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_2   (0x04UL << WWDG_CFR_W_Pos)"
0x0004 
.PP
Definition at line \fB12683\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_3   (0x08UL << WWDG_CFR_W_Pos)"
0x0008 
.PP
Definition at line \fB12684\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_4   (0x10UL << WWDG_CFR_W_Pos)"
0x0010 
.PP
Definition at line \fB12685\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_5   (0x20UL << WWDG_CFR_W_Pos)"
0x0020 
.PP
Definition at line \fB12686\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_6   (0x40UL << WWDG_CFR_W_Pos)"
0x0040 
.PP
Definition at line \fB12687\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_Msk   (0x7FUL << WWDG_CFR_W_Pos)"
0x0000007F 
.PP
Definition at line \fB12679\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_W_Pos   (0U)"

.PP
Definition at line \fB12678\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_WDGTB   \fBWWDG_CFR_WDGTB_Msk\fP"
WDGTB[1:0] bits (Timer Base) 
.PP
Definition at line \fB12699\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_WDGTB0   \fBWWDG_CFR_WDGTB_0\fP"

.PP
Definition at line \fB12703\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_WDGTB1   \fBWWDG_CFR_WDGTB_1\fP"

.PP
Definition at line \fB12704\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_WDGTB_0   (0x1UL << WWDG_CFR_WDGTB_Pos)"
0x0080 
.PP
Definition at line \fB12700\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_WDGTB_1   (0x2UL << WWDG_CFR_WDGTB_Pos)"
0x0100 
.PP
Definition at line \fB12701\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_WDGTB_Msk   (0x3UL << WWDG_CFR_WDGTB_Pos)"
0x00000180 
.PP
Definition at line \fB12698\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CFR_WDGTB_Pos   (7U)"

.PP
Definition at line \fB12697\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T   \fBWWDG_CR_T_Msk\fP"
T[6:0] bits (7-Bit counter (MSB to LSB)) 
.PP
Definition at line \fB12656\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T0   \fBWWDG_CR_T_0\fP"

.PP
Definition at line \fB12665\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T1   \fBWWDG_CR_T_1\fP"

.PP
Definition at line \fB12666\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T2   \fBWWDG_CR_T_2\fP"

.PP
Definition at line \fB12667\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T3   \fBWWDG_CR_T_3\fP"

.PP
Definition at line \fB12668\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T4   \fBWWDG_CR_T_4\fP"

.PP
Definition at line \fB12669\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T5   \fBWWDG_CR_T_5\fP"

.PP
Definition at line \fB12670\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T6   \fBWWDG_CR_T_6\fP"

.PP
Definition at line \fB12671\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_0   (0x01UL << WWDG_CR_T_Pos)"
0x01 
.PP
Definition at line \fB12657\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_1   (0x02UL << WWDG_CR_T_Pos)"
0x02 
.PP
Definition at line \fB12658\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_2   (0x04UL << WWDG_CR_T_Pos)"
0x04 
.PP
Definition at line \fB12659\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_3   (0x08UL << WWDG_CR_T_Pos)"
0x08 
.PP
Definition at line \fB12660\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_4   (0x10UL << WWDG_CR_T_Pos)"
0x10 
.PP
Definition at line \fB12661\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_5   (0x20UL << WWDG_CR_T_Pos)"
0x20 
.PP
Definition at line \fB12662\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_6   (0x40UL << WWDG_CR_T_Pos)"
0x40 
.PP
Definition at line \fB12663\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_Msk   (0x7FUL << WWDG_CR_T_Pos)"
0x0000007F 
.PP
Definition at line \fB12655\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_T_Pos   (0U)"

.PP
Definition at line \fB12654\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_WDGA   \fBWWDG_CR_WDGA_Msk\fP"
Activation bit 
.PP
Definition at line \fB12675\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_WDGA_Msk   (0x1UL << WWDG_CR_WDGA_Pos)"
0x00000080 
.PP
Definition at line \fB12674\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_CR_WDGA_Pos   (7U)"

.PP
Definition at line \fB12673\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_SR_EWIF   \fBWWDG_SR_EWIF_Msk\fP"
Early Wakeup Interrupt Flag 
.PP
Definition at line \fB12713\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_SR_EWIF_Msk   (0x1UL << WWDG_SR_EWIF_Pos)"
0x00000001 
.PP
Definition at line \fB12712\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "#define WWDG_SR_EWIF_Pos   (0U)"

.PP
Definition at line \fB12711\fP of file \fBstm32f407xx\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
