/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [21:0] _02_;
  wire [2:0] _03_;
  reg [10:0] _04_;
  wire [11:0] _05_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [26:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [13:0] celloutsig_0_39z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire [15:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [17:0] celloutsig_0_82z;
  wire celloutsig_0_88z;
  wire [9:0] celloutsig_0_89z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_48z = celloutsig_0_47z ? celloutsig_0_26z[3] : celloutsig_0_27z;
  assign celloutsig_0_80z = celloutsig_0_75z ? celloutsig_0_26z[3] : in_data[66];
  assign celloutsig_1_18z = _00_ ? celloutsig_1_14z[0] : celloutsig_1_3z;
  assign celloutsig_0_17z = celloutsig_0_8z[1] ? celloutsig_0_5z : celloutsig_0_0z;
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[85] : celloutsig_0_1z;
  assign celloutsig_0_35z = ~(celloutsig_0_19z | celloutsig_0_24z);
  assign celloutsig_0_43z = ~(celloutsig_0_6z | in_data[59]);
  assign celloutsig_0_52z = ~(celloutsig_0_50z | celloutsig_0_18z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[4] | in_data[174]);
  assign celloutsig_1_12z = ~(celloutsig_1_6z[2] | celloutsig_1_3z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_20z = ~(celloutsig_0_1z | celloutsig_0_0z);
  assign celloutsig_0_41z = ~celloutsig_0_0z;
  assign celloutsig_0_42z = ~celloutsig_0_19z;
  assign celloutsig_0_4z = ~in_data[69];
  assign celloutsig_1_5z = ~in_data[174];
  assign celloutsig_0_18z = ~celloutsig_0_7z;
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_0z) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_0z[3]) & (celloutsig_1_3z | celloutsig_1_4z[1]));
  assign celloutsig_0_31z = celloutsig_0_18z | ~(celloutsig_0_11z[18]);
  assign celloutsig_0_33z = celloutsig_0_20z | ~(celloutsig_0_1z);
  assign celloutsig_0_56z = _01_ | ~(in_data[16]);
  assign celloutsig_0_63z = celloutsig_0_42z | ~(in_data[18]);
  assign celloutsig_0_70z = celloutsig_0_31z | ~(celloutsig_0_30z);
  assign celloutsig_0_73z = celloutsig_0_44z | ~(celloutsig_0_61z);
  assign celloutsig_0_88z = celloutsig_0_42z | ~(celloutsig_0_22z[0]);
  assign celloutsig_0_15z = in_data[66] | ~(celloutsig_0_1z);
  assign celloutsig_0_23z = celloutsig_0_20z | ~(celloutsig_0_4z);
  assign celloutsig_0_5z = celloutsig_0_2z | celloutsig_0_1z;
  assign celloutsig_1_3z = in_data[122] | celloutsig_1_2z[7];
  assign celloutsig_0_0z = in_data[54] ^ in_data[79];
  assign celloutsig_0_44z = celloutsig_0_13z[2] ^ celloutsig_0_41z;
  assign celloutsig_0_7z = in_data[58] ^ celloutsig_0_4z;
  assign celloutsig_0_12z = ~(celloutsig_0_8z[2] ^ celloutsig_0_10z[1]);
  assign celloutsig_0_27z = ~(celloutsig_0_18z ^ celloutsig_0_17z);
  assign celloutsig_0_51z = celloutsig_0_10z + celloutsig_0_34z[2:0];
  assign celloutsig_0_60z = celloutsig_0_53z[6:1] + { celloutsig_0_45z[8:4], celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[184:174], celloutsig_1_1z, celloutsig_1_1z } + celloutsig_1_0z;
  reg [2:0] _44_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _44_ <= 3'h0;
    else _44_ <= celloutsig_1_14z[8:6];
  assign { _03_[2], _00_, _03_[0] } = _44_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 11'h000;
    else _04_ <= { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z };
  reg [13:0] _46_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _46_ <= 14'h0000;
    else _46_ <= { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_14z };
  assign _02_[15:2] = _46_;
  reg [11:0] _47_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _47_ <= 12'h000;
    else _47_ <= { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_4z };
  assign { _05_[11:8], _01_, _05_[6:0] } = _47_;
  assign celloutsig_0_22z = { in_data[89:88], celloutsig_0_0z, celloutsig_0_10z } / { 1'h1, celloutsig_0_11z[13:9] };
  assign celloutsig_0_34z = celloutsig_0_26z / { 1'h1, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_0_36z = { celloutsig_0_34z[6:3], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_27z } / { 1'h1, celloutsig_0_26z[5:0] };
  assign celloutsig_0_45z = { celloutsig_0_28z[9:1], celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_10z } / { 1'h1, _05_[10:8], _01_, _05_[6:0], celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_1_14z = { celloutsig_1_0z[8:3], celloutsig_1_9z, celloutsig_1_13z } / { 1'h1, celloutsig_1_2z[7:3], celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_0_65z = { celloutsig_0_11z[7:0], celloutsig_0_61z, celloutsig_0_1z, celloutsig_0_4z } === { _05_[6:2], celloutsig_0_22z };
  assign celloutsig_0_19z = { celloutsig_0_9z[2:0], celloutsig_0_7z } === celloutsig_0_14z;
  assign celloutsig_0_30z = { celloutsig_0_11z[18:5], celloutsig_0_3z, celloutsig_0_15z } > { in_data[6:4], celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_22z, _05_[11:8], _01_, _05_[6:0], celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_9z[5:0], celloutsig_0_31z } > { celloutsig_0_25z[2:0], celloutsig_0_30z, celloutsig_0_10z };
  assign celloutsig_0_47z = { _05_[6:4], celloutsig_0_40z, celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_37z } > { _02_[10:4], celloutsig_0_22z };
  assign celloutsig_1_9z = { celloutsig_1_0z[9:0], celloutsig_1_5z } > celloutsig_1_0z[12:2];
  assign celloutsig_0_75z = { celloutsig_0_70z, celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_62z } && { celloutsig_0_68z[12:10], celloutsig_0_42z };
  assign celloutsig_0_8z = { celloutsig_0_3z[10], celloutsig_0_0z, celloutsig_0_7z } % { 1'h1, celloutsig_0_4z, in_data[0] };
  assign celloutsig_1_4z = celloutsig_1_2z[6:0] % { 1'h1, celloutsig_1_2z[11:7], celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[108:107], celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_6z[1:0], in_data[96] };
  assign celloutsig_0_11z = { celloutsig_0_3z[7:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z } % { 1'h1, in_data[52:35], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[44:35], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } * { in_data[71:59], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_53z = celloutsig_0_35z ? { celloutsig_0_52z, celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_51z, celloutsig_0_48z } : celloutsig_0_26z;
  assign celloutsig_0_14z = in_data[69] ? celloutsig_0_11z[3:0] : { in_data[59], celloutsig_0_8z };
  assign celloutsig_1_0z = - in_data[146:134];
  assign celloutsig_0_10z = - { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_13z[9:3], celloutsig_0_36z, celloutsig_0_23z } !== { _04_[3:0], celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_62z = { celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_44z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_8z, _05_[11:8], _01_, _05_[6:0] } !== { celloutsig_0_22z[3:0], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_52z, celloutsig_0_9z, celloutsig_0_60z, celloutsig_0_6z, celloutsig_0_56z, celloutsig_0_30z, celloutsig_0_51z };
  assign celloutsig_0_68z = { celloutsig_0_65z, celloutsig_0_63z, celloutsig_0_18z, celloutsig_0_61z, _04_, celloutsig_0_31z } | in_data[87:72];
  assign celloutsig_0_61z = celloutsig_0_9z[6] & celloutsig_0_39z[2];
  assign celloutsig_0_37z = | { _02_[10:2], celloutsig_0_15z };
  assign celloutsig_0_81z = | celloutsig_0_36z[3:1];
  assign celloutsig_0_39z = { _04_, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_7z } >> { celloutsig_0_28z[17:5], celloutsig_0_18z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } >> in_data[183:181];
  assign celloutsig_0_28z = { celloutsig_0_26z[6:1], _04_, celloutsig_0_1z, celloutsig_0_18z } >> { celloutsig_0_22z[5:2], celloutsig_0_7z, _02_[15:2] };
  assign celloutsig_0_89z = { celloutsig_0_82z[8:0], celloutsig_0_81z } <<< celloutsig_0_45z[10:1];
  assign celloutsig_0_26z = celloutsig_0_11z[14:8] <<< { celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_82z = { celloutsig_0_34z[5:0], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_80z, celloutsig_0_20z, celloutsig_0_43z, celloutsig_0_73z, celloutsig_0_15z } - { celloutsig_0_34z[6:1], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_34z };
  assign celloutsig_0_9z = { celloutsig_0_3z[6], celloutsig_0_8z, celloutsig_0_8z } - { celloutsig_0_8z[2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_5z } - celloutsig_1_11z;
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z } - in_data[19:10];
  assign celloutsig_0_25z = { celloutsig_0_20z, celloutsig_0_8z } - { _04_[8:6], celloutsig_0_19z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_6z } ~^ { celloutsig_1_2z[3:1], celloutsig_1_7z };
  assign celloutsig_0_50z = ~((celloutsig_0_4z & celloutsig_0_32z) | celloutsig_0_9z[6]);
  assign celloutsig_0_24z = ~((_02_[12] & celloutsig_0_10z[1]) | _02_[3]);
  assign { _02_[21:16], _02_[1:0] } = { celloutsig_0_3z[7:2], celloutsig_0_62z, celloutsig_0_7z };
  assign _03_[1] = _00_;
  assign _05_[7] = _01_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
