'''
1. create testbench
2. save testbench to build folder
3. hand sequence of vhdl files in correct order to simulation tool
4. hand input data for testcase to simulation tool
5. let simulation tool compile files (if necessary)
6. let simulation tool run the simulation
7. parse/deserialize simulation output to required data
'''