module e(
   logic a,
    output logic bn);
assign b = a;
endmodule
