JDF B
// Created by Version 1.7 
PROJECT Lab6
DESIGN lab6 Normal
DEVKIT GAL22V10C-10LP
ENTRY Pure Verilog HDL
MODULE lab6.v
MODSTYLE Lab6 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE Lab6
