# Tue Sep 10 12:20:07 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:34:58, @5398574


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 501MB peak: 501MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


@N: MF104 :"/home/anonymous/code/cva6/core/load_store_unit.sv":16:7:16:21|Found compile point of type hard on View view:work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0_verilog_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0_verilog_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0_inst (in view: work.cva6(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)


Finished loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)


Begin compile point sub-process log

@N: MF106 :"/home/anonymous/code/cva6/core/load_store_unit.sv":16:7:16:21|Mapping Compile point view:work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 578MB peak: 578MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0_verilog_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.result[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.result[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.result[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.result[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1000:13:1000:16|ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1000:13:1000:16|Found ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) with 236 words by 1 bit.
@W: BN161 :|Net N_4854 has multiple drivers .
@W: BN161 :|Net N_4857 has multiple drivers .
@W: BN161 :|Net N_4859 has multiple drivers .
@W: BN161 :|Net N_4860 has multiple drivers .
@W: BN161 :|Net N_4870 has multiple drivers .
@W: BN161 :|Net N_4873 has multiple drivers .
@W: BN161 :|Net N_4874 has multiple drivers .
@W: BN161 :|Net N_4875 has multiple drivers .
@W: BN161 :|Net N_4876 has multiple drivers .
@W: BN161 :|Net N_4879 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.csr_update$flush_o_2 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 581MB peak: 581MB)

@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":587:2:587:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":587:2:587:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[0] (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN132 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv":256:2:256:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv":507:2:507:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[1] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv":507:2:507:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv":633:2:633:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[3] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv":633:2:633:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[2] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv":633:2:633:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[1] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv":633:2:633:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$gva_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_sn[293] has multiple drivers .
@W: BN161 :|Net inp_sn[486] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$gva_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_sn[302] has multiple drivers .
@W: BN161 :|Net inp_sn[492] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$gva_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_sn[296] has multiple drivers .
@W: BN161 :|Net inp_sn[498] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$gva_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_sn[299] has multiple drivers .
@W: BN161 :|Net inp_0_sn[5] has multiple drivers .
@W: BN161 :|Net N_4954 has multiple drivers .
@W: BN161 :|Net N_4956 has multiple drivers .
@W: BN161 :|Net N_4958 has multiple drivers .
@W: BN161 :|Net N_4960 has multiple drivers .
@W: BN161 :|Net N_4962 has multiple drivers .
@W: BN161 :|Net N_4964 has multiple drivers .
@W: BN161 :|Net N_4976 has multiple drivers .
@W: BN161 :|Net N_4978 has multiple drivers .
@W: BN161 :|Net N_4987 has multiple drivers .
@W: BN161 :|Net N_4988 has multiple drivers .
@W: BN161 :|Net N_4991 has multiple drivers .
@W: BN161 :|Net N_4992 has multiple drivers .
@W: BN161 :|Net N_4993 has multiple drivers .
@W: BN161 :|Net N_4994 has multiple drivers .
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":428:43:428:169|Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[0\]\.un4_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":428:43:428:169|Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[1\]\.un10_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":250:63:250:169|Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":250:63:250:169|Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh (in view: work.cva6(verilog))
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.privilege_check\.un1_csr_addr_i_2lto7 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.privilege_check\.un1_csr_addr_i_4lto7 has multiple drivers .
@N: BN362 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv":256:2:256:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.gen_rd_ports\[1\]\.genblk1\.i_wt_dcache_ctrl.address_tag_q[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN161 :|Net N_5767 has multiple drivers .
@W: BN161 :|Net N_5768 has multiple drivers .
@W: BN161 :|Net N_5769 has multiple drivers .
@W: BN161 :|Net N_5770 has multiple drivers .
@W: BN161 :|Net N_5771 has multiple drivers .
@W: BN161 :|Net N_5772 has multiple drivers .
@W: BN161 :|Net N_5773 has multiple drivers .
@W: BN161 :|Net N_5774 has multiple drivers .
@W: BN161 :|Net N_5775 has multiple drivers .
@W: BN161 :|Net N_5776 has multiple drivers .
@W: BN161 :|Net N_5777 has multiple drivers .
@W: BN161 :|Net N_5778 has multiple drivers .
@W: BN161 :|Net N_5779 has multiple drivers .
@W: BN161 :|Net N_5780 has multiple drivers .
@W: BN161 :|Net N_5781 has multiple drivers .
@W: BN161 :|Net N_5782 has multiple drivers .
@W: BN161 :|Net N_5783 has multiple drivers .
@W: BN161 :|Net N_5784 has multiple drivers .
@W: BN161 :|Net N_5785 has multiple drivers .
@W: BN161 :|Net N_5786 has multiple drivers .
@W: BN161 :|Net N_5787 has multiple drivers .
@W: BN161 :|Net N_5788 has multiple drivers .
@W: BN161 :|Net N_5789 has multiple drivers .
@W: BN161 :|Net N_5790 has multiple drivers .
@W: BN161 :|Net N_5791 has multiple drivers .
@W: BN161 :|Net N_5792 has multiple drivers .
@W: BN161 :|Net N_5793 has multiple drivers .
@W: BN161 :|Net N_5826 has multiple drivers .
@W: BN161 :|Net N_5827 has multiple drivers .
@W: BN161 :|Net N_5828 has multiple drivers .
@W: BN161 :|Net N_5829 has multiple drivers .
@W: BN161 :|Net N_5830 has multiple drivers .
@W: BN161 :|Net N_5831 has multiple drivers .
@W: BN161 :|Net N_5832 has multiple drivers .
@W: BN161 :|Net N_5833 has multiple drivers .
@W: BN161 :|Net N_5834 has multiple drivers .
@W: BN161 :|Net N_5835 has multiple drivers .
@W: BN161 :|Net N_5836 has multiple drivers .
@W: BN161 :|Net N_5837 has multiple drivers .
@W: BN161 :|Net N_5838 has multiple drivers .
@W: BN161 :|Net N_5839 has multiple drivers .
@W: BN161 :|Net N_5840 has multiple drivers .
@W: BN161 :|Net N_5841 has multiple drivers .
@W: BN161 :|Net N_5842 has multiple drivers .
@W: BN161 :|Net N_5843 has multiple drivers .
@W: BN161 :|Net N_5844 has multiple drivers .
@W: BN161 :|Net N_5845 has multiple drivers .
@W: BN161 :|Net N_5846 has multiple drivers .
@W: BN161 :|Net N_5847 has multiple drivers .
@W: BN161 :|Net N_5848 has multiple drivers .
@W: BN161 :|Net N_5849 has multiple drivers .
@W: BN161 :|Net N_5850 has multiple drivers .
@W: BN161 :|Net N_5851 has multiple drivers .

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@N: BN362 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":617:2:617:10|Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[9] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":617:2:617:10|Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[8] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":617:2:617:10|Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[5] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":617:2:617:10|Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[4] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":831:2:831:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.misaligned_ex_q.cause[3] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.misaligned_ex_q.cause[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[12] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[13] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[14] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[15] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[16] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[17] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[18] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[19] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[20] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[21] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[22] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[23] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[24] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[25] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[26] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[27] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[28] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[29] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[30] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[31] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv":77:19:77:42|Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_33_layer0_0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv":77:19:77:42|Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_33_layer0_1(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv":77:19:77:42|Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_33_layer0_2(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":216:11:216:65|Found 9 by 9 bit equality operator ('==') address_checker_l0\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":224:11:224:70|Found 9 by 9 bit equality operator ('==') address_checker_l1\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":224:11:224:70|Found 9 by 9 bit equality operator ('==') address_checker_l2\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":224:11:224:70|Found 9 by 9 bit equality operator ('==') address_checker_l3\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":224:11:224:70|Found 9 by 9 bit equality operator ('==') address_checker_l0\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":230:9:230:45|Found 9 by 9 bit equality operator ('==') address_checker\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":216:11:216:65|Found 9 by 9 bit equality operator ('==') address_checker_l1\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":216:11:216:65|Found 9 by 9 bit equality operator ('==') address_checker_l2\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":216:11:216:65|Found 9 by 9 bit equality operator ('==') address_checker_l3\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.g_overflow (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.hlvx_inst (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.hs_ld_st_inst (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.g_overflow (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.hlvx_inst (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.hs_ld_st_inst (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[31] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[30] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[29] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[28] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[27] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[26] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[25] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[24] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[23] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[22] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[21] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[20] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[19] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[18] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[17] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[16] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[15] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[14] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[13] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[12] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[11] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[10] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[9] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[8] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[7] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[6] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[5] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[4] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[3] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[2] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[1] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[0] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[31] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[30] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[29] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[28] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[27] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[26] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[25] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[24] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[23] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[22] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[21] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[20] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[19] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[18] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[17] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[16] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[15] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[14] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[13] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[12] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[11] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 590MB peak: 590MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 629MB peak: 629MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/anonymous/code/cva6/core/load_unit.sv":172:2:172:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_1[0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/load_unit.sv":172:2:172:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_17 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_16 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_15 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_14 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_13 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_12 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_11 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_9 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_8 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_7 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_6 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_5 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_4 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_3 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_2 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_1 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].vaddr_0[7:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].vaddr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].vaddr_0[3:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].vaddr[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/load_unit.sv":172:2:172:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].operation_0[11:0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].operation[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/store_unit.sv":348:2:348:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.st_data_q_0[31:0] because it is equivalent to instance ex_stage_i.lsu_i.i_store_unit.st_data_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id_0[64:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id[64:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/load_unit.sv":172:2:172:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation_0[11:0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].vaddr_0_0[1:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].vaddr_0[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id_0[62:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id[62:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0" on instance i_store_unit.genblk1\.i_amo_buffer.i_amo_fifo.gen_fpga_queue\.fifo_ram.mem\[0\][33:2].
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[33] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[32] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[31] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[30] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[29] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[28] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[27] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[26] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[25] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[24] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[23] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[22] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[21] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[20] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[19] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[18] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[17] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[16] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[15] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[14] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[13] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[12] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[11] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[3] (of type dffe). Initial value must be either 0 or 1.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1204MB peak: 1204MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 1207MB peak: 1208MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:34s; Memory used current: 1207MB peak: 1208MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 1207MB peak: 1208MB)

@N: FX211 |Packed ROM i_store_unit.amo_op_d_0[3:0] (7 input, 4 output) to Block SelectRAM 

Finished preparing to map (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 1207MB peak: 1208MB)


Finished technology mapping (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 1260MB peak: 1260MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:41s		   -12.23ns		4376 /      2236
   2		0h:00m:42s		   -12.23ns		4338 /      2236
   3		0h:00m:42s		   -11.84ns		4339 /      2236
   4		0h:00m:42s		   -11.84ns		4339 /      2236
   5		0h:00m:42s		   -11.84ns		4339 /      2236
   6		0h:00m:42s		   -11.84ns		4339 /      2236
   7		0h:00m:42s		   -11.84ns		4339 /      2236

   8		0h:00m:45s		   -11.74ns		4352 /      2236
   9		0h:00m:45s		   -11.37ns		4357 /      2236
  10		0h:00m:45s		   -11.26ns		4373 /      2236
  11		0h:00m:46s		   -10.66ns		4372 /      2236
  12		0h:00m:46s		   -10.66ns		4377 /      2236
  13		0h:00m:46s		   -10.58ns		4378 /      2236
  14		0h:00m:47s		   -10.48ns		4381 /      2236
  15		0h:00m:47s		   -10.39ns		4385 /      2236
  16		0h:00m:47s		   -10.34ns		4396 /      2236
  17		0h:00m:48s		   -10.27ns		4396 /      2236
  18		0h:00m:48s		   -10.41ns		4396 /      2236
  19		0h:00m:48s		   -10.27ns		4397 /      2236
  20		0h:00m:48s		   -10.41ns		4399 /      2236
  21		0h:00m:48s		   -10.21ns		4401 /      2236
  22		0h:00m:48s		   -10.10ns		4403 /      2236
  23		0h:00m:49s		   -10.25ns		4404 /      2236
  24		0h:00m:49s		    -9.96ns		4405 /      2236
  25		0h:00m:49s		    -9.96ns		4407 /      2236
  26		0h:00m:50s		   -10.11ns		4407 /      2236
  27		0h:00m:50s		   -10.11ns		4407 /      2236
  28		0h:00m:50s		   -10.11ns		4407 /      2236
@N: FX271 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":578:2:578:10|Replicating instance issue_stage_i.i_issue_read_operands.lsu_valid_q[0] (in view: work.cva6(verilog)) with 109 loads 3 times to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


  29		0h:00m:51s		    -9.81ns		4429 /      2239
  30		0h:00m:51s		    -9.88ns		4432 /      2239
  31		0h:00m:51s		    -9.74ns		4432 /      2239
  32		0h:00m:52s		    -9.88ns		4433 /      2239
  33		0h:00m:52s		    -9.99ns		4435 /      2239
  34		0h:00m:52s		    -9.80ns		4435 /      2239
  35		0h:00m:52s		    -9.91ns		4436 /      2239

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:52s; Memory used current: 1260MB peak: 1260MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 1260MB peak: 1260MB)


End compile point sub-process log



##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep 10 12:21:00 2024
#


Top view:               cva6
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.212

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
cva6|clk_i         200.0 MHz     NA            5.000         NA            NA         inferred     (multiple)     
System             200.0 MHz     70.4 MHz      5.000         14.212        -9.212     system       system_clkgroup
==================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  5.000       -9.212  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                    Arrival           
Instance                             Reference     Type     Pin     Net                          Time        Slack 
                                     Clock                                                                         
-------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][4]      System        FDCE     Q       ex_stage_i.pmpaddr_i[4]      1.051       -9.212
csr_regfile_i.pmpaddr_q\[0\][6]      System        FDCE     Q       ex_stage_i.pmpaddr_i[6]      1.051       -9.212
csr_regfile_i.pmpaddr_q\[0\][5]      System        FDCE     Q       ex_stage_i.pmpaddr_i[5]      1.048       -9.209
csr_regfile_i.pmpaddr_q\[0\][7]      System        FDCE     Q       ex_stage_i.pmpaddr_i[7]      1.048       -9.209
csr_regfile_i.pmpaddr_q\[0\][10]     System        FDCE     Q       ex_stage_i.pmpaddr_i[10]     1.051       -9.045
csr_regfile_i.pmpaddr_q\[0\][11]     System        FDCE     Q       ex_stage_i.pmpaddr_i[11]     1.051       -9.045
csr_regfile_i.pmpaddr_q\[0\][8]      System        FDCE     Q       ex_stage_i.pmpaddr_i[8]      1.048       -9.042
csr_regfile_i.pmpaddr_q\[0\][9]      System        FDCE     Q       ex_stage_i.pmpaddr_i[9]      1.048       -9.042
csr_regfile_i.pmpaddr_q\[0\][0]      System        FDCE     Q       ex_stage_i.pmpaddr_i[0]      1.057       -9.033
csr_regfile_i.pmpaddr_q\[0\][1]      System        FDCE     Q       ex_stage_i.pmpaddr_i[1]      1.057       -9.033
===================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                            Required           
Instance                                                    Reference     Type        Pin     Net               Time         Slack 
                                                            Clock                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142]     System        FD1P3DX     D       ld_result[10]     4.946        -9.212
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[143]     System        FD1P3DX     D       ld_result[11]     4.946        -9.212
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[146]     System        FD1P3DX     D       ld_result[14]     4.946        -9.212
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[145]     System        FD1P3DX     D       ld_result[13]     4.946        -9.079
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141]     System        FD1P3DX     D       ld_result[9]      4.946        -8.951
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[150]     System        FD1P3DX     D       ld_result[18]     4.946        -8.786
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[151]     System        FD1P3DX     D       ld_result[19]     4.946        -8.786
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[154]     System        FD1P3DX     D       ld_result[22]     4.946        -8.786
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[140]     System        FD1P3DX     D       ld_result[8]      4.946        -8.741
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[144]     System        FD1P3DX     D       ld_result[12]     4.946        -8.741
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      14.158
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -9.212

    Number of logic level(s):                25
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][4] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                            Pin      Pin               Arrival      No. of    
Name                                                                                                                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][4]                                                                                               FDCE        Q        Out     1.051     1.051 r      -         
ex_stage_i.pmpaddr_i[4]                                                                                                       Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        A        In      0.000     1.051 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        Z        Out     0.738     1.789 f      -         
sel_nodes_13_0_0[3]                                                                                                           Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        A        In      0.000     1.789 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        Z        Out     0.390     2.179 r      -         
sel_nodes_3_RNIQH6KO[3]                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        A        In      0.000     2.179 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        Z        Out     0.780     2.959 r      -         
index_nodes\[1\]_1_m29[1]                                                                                                     Net         -        -       -         -            7         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        C        In      0.000     2.959 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        Z        Out     0.708     3.667 f      -         
mask_2_10_1_i_o2_0_mb_N_2L1                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        B        In      0.000     3.667 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        Z        Out     0.859     4.526 r      -         
N_1064                                                                                                                        Net         -        -       -         -            28        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        A        In      0.000     4.526 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        Z        Out     0.660     5.186 r      -         
mask_2_10_1_i_o2_0_mb_mb_RNITA0521                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        B        In      0.000     5.186 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        Z        Out     0.390     5.576 r      -         
un8_match_o_0_I_26_0_1                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        C        In      0.000     5.576 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        Z        Out     0.606     6.182 r      -         
un8_match_o_0_I_21_0_RNO                                                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       A0       In      0.000     6.182 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       COUT     Out     0.900     7.082 r      -         
un8_match_o_0_data_tmp[15]                                                                                                    Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       CIN      In      0.000     7.082 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       S1       Out     0.751     7.833 r      -         
un8_match_o_0_I_9_0_S1                                                                                                        Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        D        In      0.000     7.833 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        Z        Out     0.180     8.013 r      -         
un8_match_o_0_I_9_0_RNILG9M43                                                                                                 Net         -        -       -         -            34        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[10]                                           LUT4        I0       In      0.000     8.013 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[10]                                           LUT4        O        Out     0.180     8.193 r      -         
N_8448                                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[10]                                              MUXF5       I1       In      0.000     8.193 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[10]                                              MUXF5       O        Out     0.457     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[12]                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        I0       In      0.000     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        O        Out     0.606     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_N_48                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       A1       In      0.000     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       COUT     Out     0.900     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[5]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       CIN      In      0.000     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       COUT     Out     0.061     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[7]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       CIN      In      0.000     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       COUT     Out     0.061     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[9]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       CIN      In      0.000     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       COUT     Out     0.061     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[11]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       CIN      In      0.000     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       COUT     Out     0.061     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[13]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       CIN      In      0.000     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       COUT     Out     0.619     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]$un18_wbuffer_hit_oh                          Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        I0       In      0.000     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        O        Out     0.390     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2_4                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        I2       In      0.000     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        O        Out     0.792     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_N_7_mux_1                                                 Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[2]                                                  MUXF5       S        In      0.000     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[2]                                                  MUXF5       O        Out     0.961     13.162 r     -         
ex_stage_i.dcache_req_ports_i[50]                                                                                             Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[142]                                                                 LUT4        B        In      0.000     13.162 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[142]                                                                 LUT4        Z        Out     0.390     13.552 r     -         
N_6                                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[142]                                                                   LUT4        A        In      0.000     13.552 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[142]                                                                   LUT4        Z        Out     0.606     14.158 r     -         
ld_result[10]                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142]                                                                       FD1P3DX     D        In      0.000     14.158 r     -         
============================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      14.158
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -9.212

    Number of logic level(s):                25
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][6] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                            Pin      Pin               Arrival      No. of    
Name                                                                                                                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][6]                                                                                               FDCE        Q        Out     1.051     1.051 r      -         
ex_stage_i.pmpaddr_i[6]                                                                                                       Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        C        In      0.000     1.051 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        Z        Out     0.738     1.789 f      -         
sel_nodes_13_0_0[3]                                                                                                           Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        A        In      0.000     1.789 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        Z        Out     0.390     2.179 r      -         
sel_nodes_3_RNIQH6KO[3]                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        A        In      0.000     2.179 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        Z        Out     0.780     2.959 r      -         
index_nodes\[1\]_1_m29[1]                                                                                                     Net         -        -       -         -            7         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        C        In      0.000     2.959 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        Z        Out     0.708     3.667 f      -         
mask_2_10_1_i_o2_0_mb_N_2L1                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        B        In      0.000     3.667 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        Z        Out     0.859     4.526 r      -         
N_1064                                                                                                                        Net         -        -       -         -            28        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        A        In      0.000     4.526 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        Z        Out     0.660     5.186 r      -         
mask_2_10_1_i_o2_0_mb_mb_RNITA0521                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        B        In      0.000     5.186 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        Z        Out     0.390     5.576 r      -         
un8_match_o_0_I_26_0_1                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        C        In      0.000     5.576 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        Z        Out     0.606     6.182 r      -         
un8_match_o_0_I_21_0_RNO                                                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       A0       In      0.000     6.182 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       COUT     Out     0.900     7.082 r      -         
un8_match_o_0_data_tmp[15]                                                                                                    Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       CIN      In      0.000     7.082 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       S1       Out     0.751     7.833 r      -         
un8_match_o_0_I_9_0_S1                                                                                                        Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        D        In      0.000     7.833 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        Z        Out     0.180     8.013 r      -         
un8_match_o_0_I_9_0_RNILG9M43                                                                                                 Net         -        -       -         -            34        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[10]                                           LUT4        I0       In      0.000     8.013 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[10]                                           LUT4        O        Out     0.180     8.193 r      -         
N_8448                                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[10]                                              MUXF5       I1       In      0.000     8.193 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[10]                                              MUXF5       O        Out     0.457     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[12]                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        I0       In      0.000     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        O        Out     0.606     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_N_48                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       A1       In      0.000     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       COUT     Out     0.900     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[5]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       CIN      In      0.000     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       COUT     Out     0.061     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[7]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       CIN      In      0.000     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       COUT     Out     0.061     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[9]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       CIN      In      0.000     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       COUT     Out     0.061     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[11]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       CIN      In      0.000     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       COUT     Out     0.061     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[13]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       CIN      In      0.000     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       COUT     Out     0.619     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]$un18_wbuffer_hit_oh                          Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        I0       In      0.000     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        O        Out     0.390     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2_4                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        I2       In      0.000     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        O        Out     0.792     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_N_7_mux_1                                                 Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[2]                                                  MUXF5       S        In      0.000     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[2]                                                  MUXF5       O        Out     0.961     13.162 r     -         
ex_stage_i.dcache_req_ports_i[50]                                                                                             Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[142]                                                                 LUT4        B        In      0.000     13.162 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[142]                                                                 LUT4        Z        Out     0.390     13.552 r     -         
N_6                                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[142]                                                                   LUT4        A        In      0.000     13.552 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[142]                                                                   LUT4        Z        Out     0.606     14.158 r     -         
ld_result[10]                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142]                                                                       FD1P3DX     D        In      0.000     14.158 r     -         
============================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      14.158
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -9.212

    Number of logic level(s):                25
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][4] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                            Pin      Pin               Arrival      No. of    
Name                                                                                                                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][4]                                                                                               FDCE        Q        Out     1.051     1.051 r      -         
ex_stage_i.pmpaddr_i[4]                                                                                                       Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        A        In      0.000     1.051 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        Z        Out     0.738     1.789 f      -         
sel_nodes_13_0_0[3]                                                                                                           Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        A        In      0.000     1.789 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        Z        Out     0.390     2.179 r      -         
sel_nodes_3_RNIQH6KO[3]                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        A        In      0.000     2.179 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        Z        Out     0.780     2.959 r      -         
index_nodes\[1\]_1_m29[1]                                                                                                     Net         -        -       -         -            7         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        C        In      0.000     2.959 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        Z        Out     0.708     3.667 f      -         
mask_2_10_1_i_o2_0_mb_N_2L1                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        B        In      0.000     3.667 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        Z        Out     0.859     4.526 r      -         
N_1064                                                                                                                        Net         -        -       -         -            28        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        A        In      0.000     4.526 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        Z        Out     0.660     5.186 r      -         
mask_2_10_1_i_o2_0_mb_mb_RNITA0521                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        B        In      0.000     5.186 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        Z        Out     0.390     5.576 r      -         
un8_match_o_0_I_26_0_1                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        C        In      0.000     5.576 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        Z        Out     0.606     6.182 r      -         
un8_match_o_0_I_21_0_RNO                                                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       A0       In      0.000     6.182 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       COUT     Out     0.900     7.082 r      -         
un8_match_o_0_data_tmp[15]                                                                                                    Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       CIN      In      0.000     7.082 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       S1       Out     0.751     7.833 r      -         
un8_match_o_0_I_9_0_S1                                                                                                        Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        D        In      0.000     7.833 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        Z        Out     0.180     8.013 r      -         
un8_match_o_0_I_9_0_RNILG9M43                                                                                                 Net         -        -       -         -            34        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[11]                                           LUT4        I0       In      0.000     8.013 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[11]                                           LUT4        O        Out     0.180     8.193 r      -         
N_8450                                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[11]                                              MUXF5       I1       In      0.000     8.193 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[11]                                              MUXF5       O        Out     0.457     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[13]                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        I1       In      0.000     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        O        Out     0.606     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_N_48                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       A1       In      0.000     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       COUT     Out     0.900     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[5]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       CIN      In      0.000     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       COUT     Out     0.061     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[7]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       CIN      In      0.000     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       COUT     Out     0.061     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[9]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       CIN      In      0.000     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       COUT     Out     0.061     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[11]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       CIN      In      0.000     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       COUT     Out     0.061     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[13]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       CIN      In      0.000     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       COUT     Out     0.619     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]$un18_wbuffer_hit_oh                          Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        I0       In      0.000     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        O        Out     0.390     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2_4                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        I2       In      0.000     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        O        Out     0.792     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_N_7_mux_1                                                 Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[2]                                                  MUXF5       S        In      0.000     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[2]                                                  MUXF5       O        Out     0.961     13.162 r     -         
ex_stage_i.dcache_req_ports_i[50]                                                                                             Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[142]                                                                 LUT4        B        In      0.000     13.162 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[142]                                                                 LUT4        Z        Out     0.390     13.552 r     -         
N_6                                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[142]                                                                   LUT4        A        In      0.000     13.552 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[142]                                                                   LUT4        Z        Out     0.606     14.158 r     -         
ld_result[10]                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142]                                                                       FD1P3DX     D        In      0.000     14.158 r     -         
============================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      14.158
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -9.212

    Number of logic level(s):                25
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][4] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[143] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                            Pin      Pin               Arrival      No. of    
Name                                                                                                                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][4]                                                                                               FDCE        Q        Out     1.051     1.051 r      -         
ex_stage_i.pmpaddr_i[4]                                                                                                       Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        A        In      0.000     1.051 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        Z        Out     0.738     1.789 f      -         
sel_nodes_13_0_0[3]                                                                                                           Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        A        In      0.000     1.789 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        Z        Out     0.390     2.179 r      -         
sel_nodes_3_RNIQH6KO[3]                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        A        In      0.000     2.179 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        Z        Out     0.780     2.959 r      -         
index_nodes\[1\]_1_m29[1]                                                                                                     Net         -        -       -         -            7         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        C        In      0.000     2.959 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        Z        Out     0.708     3.667 f      -         
mask_2_10_1_i_o2_0_mb_N_2L1                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        B        In      0.000     3.667 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        Z        Out     0.859     4.526 r      -         
N_1064                                                                                                                        Net         -        -       -         -            28        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        A        In      0.000     4.526 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        Z        Out     0.660     5.186 r      -         
mask_2_10_1_i_o2_0_mb_mb_RNITA0521                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        B        In      0.000     5.186 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        Z        Out     0.390     5.576 r      -         
un8_match_o_0_I_26_0_1                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        C        In      0.000     5.576 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        Z        Out     0.606     6.182 r      -         
un8_match_o_0_I_21_0_RNO                                                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       A0       In      0.000     6.182 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       COUT     Out     0.900     7.082 r      -         
un8_match_o_0_data_tmp[15]                                                                                                    Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       CIN      In      0.000     7.082 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       S1       Out     0.751     7.833 r      -         
un8_match_o_0_I_9_0_S1                                                                                                        Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        D        In      0.000     7.833 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        Z        Out     0.180     8.013 r      -         
un8_match_o_0_I_9_0_RNILG9M43                                                                                                 Net         -        -       -         -            34        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[10]                                           LUT4        I0       In      0.000     8.013 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[10]                                           LUT4        O        Out     0.180     8.193 r      -         
N_8448                                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[10]                                              MUXF5       I1       In      0.000     8.193 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[10]                                              MUXF5       O        Out     0.457     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[12]                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        I0       In      0.000     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        O        Out     0.606     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_N_48                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       A1       In      0.000     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       COUT     Out     0.900     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[5]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       CIN      In      0.000     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       COUT     Out     0.061     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[7]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       CIN      In      0.000     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       COUT     Out     0.061     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[9]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       CIN      In      0.000     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       COUT     Out     0.061     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[11]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       CIN      In      0.000     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       COUT     Out     0.061     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[13]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       CIN      In      0.000     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       COUT     Out     0.619     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]$un18_wbuffer_hit_oh                          Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        I0       In      0.000     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        O        Out     0.390     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2_4                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        I2       In      0.000     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        O        Out     0.792     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_N_7_mux_1                                                 Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[3]                                                  MUXF5       S        In      0.000     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[3]                                                  MUXF5       O        Out     0.961     13.162 r     -         
ex_stage_i.dcache_req_ports_i[51]                                                                                             Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[143]                                                                 LUT4        D        In      0.000     13.162 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[143]                                                                 LUT4        Z        Out     0.390     13.552 r     -         
N_8_0_0                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[143]                                                                   LUT4        A        In      0.000     13.552 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[143]                                                                   LUT4        Z        Out     0.606     14.158 r     -         
ld_result[11]                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[143]                                                                       FD1P3DX     D        In      0.000     14.158 r     -         
============================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      14.158
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -9.212

    Number of logic level(s):                25
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][4] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[146] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                            Pin      Pin               Arrival      No. of    
Name                                                                                                                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][4]                                                                                               FDCE        Q        Out     1.051     1.051 r      -         
ex_stage_i.pmpaddr_i[4]                                                                                                       Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        A        In      0.000     1.051 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_0_0[3]         LUT4        Z        Out     0.738     1.789 f      -         
sel_nodes_13_0_0[3]                                                                                                           Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        A        In      0.000     1.789 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIQH6KO[3]     LUT4        Z        Out     0.390     2.179 r      -         
sel_nodes_3_RNIQH6KO[3]                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        A        In      0.000     2.179 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_3_RNIHJHMT[3]     LUT4        Z        Out     0.780     2.959 r      -         
index_nodes\[1\]_1_m29[1]                                                                                                     Net         -        -       -         -            7         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        C        In      0.000     2.959 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_N_2L1                LUT4        Z        Out     0.708     3.667 f      -         
mask_2_10_1_i_o2_0_mb_N_2L1                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        B        In      0.000     3.667 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb                   LUT4        Z        Out     0.859     4.526 r      -         
N_1064                                                                                                                        Net         -        -       -         -            28        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        A        In      0.000     4.526 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.mask_2_10_1_i_o2_0_mb_mb_RNITA0521         LUT4        Z        Out     0.660     5.186 r      -         
mask_2_10_1_i_o2_0_mb_mb_RNITA0521                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        B        In      0.000     5.186 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO_1                 LUT4        Z        Out     0.390     5.576 r      -         
un8_match_o_0_I_26_0_1                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        C        In      0.000     5.576 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0_RNO                   LUT4        Z        Out     0.606     6.182 r      -         
un8_match_o_0_I_21_0_RNO                                                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       A0       In      0.000     6.182 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_21_0                       CCU2C       COUT     Out     0.900     7.082 r      -         
un8_match_o_0_data_tmp[15]                                                                                                    Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       CIN      In      0.000     7.082 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0                        CCU2C       S1       Out     0.751     7.833 r      -         
un8_match_o_0_I_9_0_S1                                                                                                        Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        D        In      0.000     7.833 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_9_0_RNILG9M43              LUT4        Z        Out     0.180     8.013 r      -         
un8_match_o_0_I_9_0_RNILG9M43                                                                                                 Net         -        -       -         -            34        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[10]                                           LUT4        I0       In      0.000     8.013 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_bm[10]                                           LUT4        O        Out     0.180     8.193 r      -         
N_8448                                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[10]                                              MUXF5       I1       In      0.000     8.193 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[10]                                              MUXF5       O        Out     0.457     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr[12]                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        I0       In      0.000     8.650 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_68_0                LUT4        O        Out     0.606     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_N_48                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       A1       In      0.000     9.256 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_51_0                CCU2C       COUT     Out     0.900     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[5]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       CIN      In      0.000     10.156 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_57_0                CCU2C       COUT     Out     0.061     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[7]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       CIN      In      0.000     10.217 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_75_0                CCU2C       COUT     Out     0.061     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[9]           Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       CIN      In      0.000     10.278 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_33_0                CCU2C       COUT     Out     0.061     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[11]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       CIN      In      0.000     10.339 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_93_0                CCU2C       COUT     Out     0.061     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_data_tmp[13]          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       CIN      In      0.000     10.400 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh_0_I_9_0                 CCU2C       COUT     Out     0.619     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]$un18_wbuffer_hit_oh                          Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        I0       In      0.000     11.019 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2L1_0                                              LUT2        O        Out     0.390     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1_N_2_4                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        I2       In      0.000     11.409 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_m4_1                                                      LUT4        O        Out     0.792     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_N_7_mux_1                                                 Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[6]                                                  MUXF5       S        In      0.000     12.201 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.rd_data_o_1_1[6]                                                  MUXF5       O        Out     0.961     13.162 r     -         
ex_stage_i.dcache_req_ports_i[54]                                                                                             Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[146]                                                                 LUT4        D        In      0.000     13.162 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO_0[146]                                                                 LUT4        Z        Out     0.390     13.552 r     -         
N_8_0                                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[146]                                                                   LUT4        A        In      0.000     13.552 r     -         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o_RNO[146]                                                                   LUT4        Z        Out     0.606     14.158 r     -         
ld_result[14]                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[146]                                                                       FD1P3DX     D        In      0.000     14.158 r     -         
============================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0/cpprop

Summary of Compile Points :
*************************** 
Name                                                                                                                                                                                                                           Status     Reason     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0     Mapped     No database
=====================================================================================================================================================================================================================================================

Process took 0h:00m:53s realtime, 0h:00m:53s cputime
# Tue Sep 10 12:21:00 2024

###########################################################]
