(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : DIF_1V0.brd                                   )
(    Software Version : 16.6-2015S066                                 )
(    Date/Time        : Sun Jul 16 15:51:42 2017                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/allegro'
Design Directory:            '.'
Old design name:             'E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/DIF_1V0.brd'
New design name:             'E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/DIF_1V0.brd'

CmdLine: netrev -$ -i E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/allegro -y 1 -q netrev_constraint_report.xml E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/#Taaaaal09648.tmp

------ Preparing to read pst files ------

Starting to read E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/allegro/pstchip.dat 
   Finished reading E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/allegro/pstchip.dat (00:00:00.06)
Starting to read E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/allegro/pstxprt.dat 
   Finished reading E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/allegro/pstxprt.dat (00:00:00.02)
Starting to read E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/allegro/pstxnet.dat 
   Finished reading E:/Work_File/CEPC/Schematic-and-PCB-of-DIF_V1.1/allegro/pstxnet.dat (00:00:00.02)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence16.6/Cadence/Cadence_SPB_16.6-2015/share/local/pcb/modules 

PSMPATH =  E:/Work_File/FEE_DAQ_for_GEM/library2.0/ 
           E:/CADENCE/FEELAB_3V1/ 

PADPATH =  E:/Work_File/FEE_DAQ_for_GEM/library2.0/ 
           E:/Work_File/FEE_DAQ_for_GEM/library2.0/pad/ 
           E:/WORK_FILE/FEE_DAQ_FOR_GEM/ACTEL FPGA/PULSESHAPING_2015/LIB2/ 
           E:/Cadence/feelab_3V1/ 


------ Summary Statistics ------


netrev run on Jul 16 15:51:42 2017
   DESIGN NAME : 'DETECTOR INTERFACE'
   PACKAGING ON Feb 15 2016 19:53:59

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:05
elapsed time  0:00:00

