// Seed: 3566795919
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  integer id_8 (.id_0(id_7));
  tri0 id_9 = 1;
  module_0(
      id_4, id_9
  );
  assign id_5 = ~(id_6);
endmodule
