FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLK100_IN";
2"GND\G";
3"PWR_GOOD";
4"JX2_SE_0";
5"VCCIO_EN_O";
6"I2C_SDA";
7"GPIO1";
8"GPIO3";
9"GPIO5";
10"VCC\G";
11"GND\G";
12"CLK100_IN_MZ";
13"BCKP_CLK_IN_USE_MZ";
14"RESET_CLK_MZ";
15"CNTRL_RDY_MZ";
16"JX2_SE_1";
17"GND\G";
18"GPIO0";
19"GPIO2";
20"GPIO4";
21"INIT#";
22"CAEN_DATA_RDY_MZ";
23"GENERIC_PULSE_MZ";
24"GENERIC_DELAY_OUT_MZ";
25"CLOCKS_DATA_RDY_MZ";
26"EXT_TRIG<7>";
27"EXT_TRIG<6>";
28"EXT_TRIG<5>";
29"TUBII_RT_OUT_MZ";
30"CNTRL_REG_CHK_MZ";
31"READ_CNTRL_REG_BIT_MZ";
32"SCALER6_MZ";
33"SCALER5_MZ";
34"SCALER4_MZ";
35"GND\G";
36"EXT_TRIG<11>";
37"MZ_HAPPY";
38"SMELLIE_PRE_DELAY_MZ";
39"TELLIE_PRE_DELAY_MZ";
40"GENERIC_DELAY_IN_MZ";
41"LE0_MZ";
42"LE1_MZ";
43"LE2_MZ";
44"MUX_ENABLE_MZ";
45"GND\G";
46"GND\G";
47"PWR_EN";
48"GND\G";
49"GENERIC_DELAY_IN";
50"SMELLIE_PRE_DELAY";
51"TELLIE_PRE_DELAY";
52"JTAG_TCK";
53"CARRIER_SRST#";
54"JTAG_TDI";
55"FPGA_DONE";
56"JX1_SE_1";
57"SYNC_MZ";
58"GT_MZ";
59"MTCA_MIMIC_TRIG2_MZ";
60"MTCA_MIMIC_TRIG1_MZ";
61"MTCA_MIMIC_DATA_RDY_MZ";
62"GND\G";
63"V3P3\G";
64"SPKR";
65"CLK";
66"GND\G";
67"MTCA_MIMIC_DATA_RDY";
68"DATA";
69"V3P3\G";
70"GND\G";
71"V3P3\G";
72"GND\G";
73"V3P3\G";
74"GND\G";
75"CAEN_DATA_RDY";
76"GENERIC_PULSE";
77"GENERIC_DELAY_OUT";
78"CLOCKS_DATA_RDY";
79"RESET_CLK";
80"LE<0>";
81"LE<1>";
82"LE<2>";
83"MUX_ENABLE";
84"CNTRL_RDY";
85"DATA_MZ";
86"CLK_MZ";
87"SPKR_MZ";
88"GND\G";
89"TELLIE_PULSE_MZ";
90"SMELLIE_PULSE_MZ";
91"TELLIE_DELAY_MZ";
92"SMELLIE_DELAY_MZ";
93"TELLIE_PULSE";
94"SMELLIE_PULSE";
95"TELLIE_DELAY";
96"SMELLIE_DELAY";
97"V3P3\G";
98"VCC\G";
99"V3P3\G";
100"JTAG_TDO";
101"VBAT";
102"JX1_SE_0";
103"EXT_TRIG<10>";
104"VCC\G";
105"UN$1$LEDL$I102$A";
106"JX1_GUIDE_PIN1";
107"SYNC24";
108"SYNC";
109"GT";
110"MTCA_MIMIC_TRIG1";
111"VCC\G";
112"VCC\G";
113"GND\G";
114"V3P3\G";
115"V3P3\G";
116"JTAG_TMS";
117"SYNC24_MZ";
118"VCC\G";
119"GND\G";
120"V3P3\G";
121"V3P3\G";
122"JX2_GUIDE_PIN2";
123"BCKP_CLK_IN_USE";
124"GND\G";
125"UN$1$RSMD0805$I125$B";
126"VCC\G";
127"VCC\G";
128"VCC\G";
129"V3P3";
130"I2C_SCL";
131"UN$1$BSS138$I123$3";
132"EXT_TRIG<9>";
133"MTCA_MIMIC_TRIG2";
134"VCC\G";
135"GND\G";
136"V3P3\G";
137"UN$1$BSS138$I128$1";
138"V3P3\G";
139"EXT_TRIG<4>";
140"EXT_TRIG<3>";
141"EXT_TRIG<2>";
142"V3P3\G";
143"EXT_TRIG<1>";
144"EXT_TRIG<15>";
145"EXT_TRIG<12>";
146"V3P3\G";
147"EXT_TRIG<13>";
148"EXT_TRIG<14>";
149"EXT_TRIG<8>";
150"VCC\G";
151"V3P3\G";
152"JX2_GUIDE_PIN1";
153"EXT_TRIG<0>";
154"SCALER<4>";
155"SCALER<5>";
156"READ_CNTRL_REG_BIT";
157"SCALER<6>";
158"VCC\G";
159"TUBII_RT_OUT";
160"CNTRL_REG_CHK";
161"JX1_GUIDE_PIN2";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"106;
"100"
$PN"100"0;
"96"
$PN"96"35;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"35;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"97;
"76"
$PN"76"0;
"78"
$PN"78"97;
"74"
$PN"74"0;
"72"
$PN"72"35;
"70"
$PN"70"0;
"66"
$PN"66"35;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"98;
"58"
$PN"58"98;
"56"
$PN"56"0;
"52"
$PN"52"35;
"50"
$PN"50"91;
"54"
$PN"54"92;
"48"
$PN"48"90;
"46"
$PN"46"35;
"42"
$PN"42"87;
"40"
$PN"40"35;
"44"
$PN"44"89;
"38"
$PN"38"86;
"36"
$PN"36"85;
"34"
$PN"34"35;
"32"
$PN"32"61;
"30"
$PN"30"60;
"28"
$PN"28"35;
"26"
$PN"26"59;
"24"
$PN"24"58;
"22"
$PN"22"35;
"20"
$PN"20"57;
"18"
$PN"18"117;
"16"
$PN"16"35;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"56;
"8"
$PN"8"55;
"6"
$PN"6"53;
"4"
$PN"4"54;
"2"
$PN"2"116;
"101"
$PN"101"161;
"99"
$PN"99"0;
"95"
$PN"95"35;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"35;
"87"
$PN"87"0;
"83"
$PN"83"144;
"81"
$PN"81"145;
"79"
$PN"79"146;
"75"
$PN"75"147;
"77"
$PN"77"35;
"73"
$PN"73"148;
"71"
$PN"71"35;
"69"
$PN"69"36;
"65"
$PN"65"35;
"67"
$PN"67"149;
"63"
$PN"63"132;
"61"
$PN"61"103;
"59"
$PN"59"104;
"57"
$PN"57"104;
"55"
$PN"55"44;
"51"
$PN"51"35;
"49"
$PN"49"42;
"53"
$PN"53"43;
"47"
$PN"47"41;
"45"
$PN"45"35;
"41"
$PN"41"0;
"39"
$PN"39"35;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"35;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"35;
"25"
$PN"25"0;
"23"
$PN"23"40;
"21"
$PN"21"35;
"19"
$PN"19"39;
"15"
$PN"15"35;
"17"
$PN"17"38;
"13"
$PN"13"0;
"9"
$PN"9"102;
"11"
$PN"11"0;
"5"
$PN"5"47;
"7"
$PN"7"101;
"3"
$PN"3"100;
"1"
$PN"1"52;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"105;
"B\NAC"
$PN"1"11;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"105;
"B<0>"
$PN"2"37;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"114;
"GND"
$PN"7"113;
"Y6"
$PN"12"0;
"Y5"
$PN"10"59;
"Y4"
$PN"8"60;
"Y3"
$PN"6"58;
"Y2"
$PN"4"57;
"Y1"
$PN"2"117;
"A6"
$PN"13"133;
"A5"
$PN"11"133;
"A4"
$PN"9"110;
"A3"
$PN"5"109;
"A2"
$PN"3"108;
"A1"
$PN"1"107;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"107;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"108;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"109;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"110;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"133;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"117;
"B<0>"
$PN"2"115;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"57;
"B<0>"
$PN"2"115;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"58;
"B<0>"
$PN"2"115;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"59;
"B<0>"
$PN"2"115;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"60;
"B<0>"
$PN"2"115;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"114;
"A<0>"
$PN"1"113;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"129;
"GND"
$PN"7"124;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"13;
"Y1"
$PN"2"12;
"A6"
$PN"13"2;
"A5"
$PN"11"2;
"A4"
$PN"9"2;
"A3"
$PN"5"2;
"A2"
$PN"3"1;
"A1"
$PN"1"123;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"123;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"124;
"A<0>"
$PN"1"129;
%"BSS138"
"1","(1475,4450)","0","transistors","I123";
;
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
$LOCATION"U219"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1";
"1"
$PN"1"5;
"2"
$PN"2"74;
"3"
$PN"3"131;
%"SIP_HEADER_2PIN"
"1","(2000,4625)","0","misc","I124";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc"
$LOCATION"U220"
CDS_LOCATION"U220"
$SEC"1"
CDS_SEC"1";
"2 \B"
$PN"2"126;
"1 \B"
$PN"1"125;
%"RSMD0805"
"1","(1700,4650)","0","resistors","I125";
;
VALUE"NS"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R422"
CDS_LOCATION"R422"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"131;
"B<0>"
$PN"2"125;
%"RSMD0805"
"1","(1700,4500)","0","resistors","I126";
;
VALUE"NS"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R423"
CDS_LOCATION"R423"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"131;
"B<0>"
$PN"2"74;
%"RSMD0805"
"1","(1100,4300)","0","resistors","I127";
;
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R421"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"74;
%"BSS138"
"1","(-1985,4510)","0","transistors","I128";
;
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors"
$LOCATION"U218"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1";
"1"
$PN"1"137;
"2"
$PN"2"46;
"3"
$PN"3"47;
%"RSMD0805"
"1","(-2225,4700)","0","resistors","I129";
;
VALUE"NS"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R420"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"99;
"B<0>"
$PN"2"47;
%"RSMD0805"
"1","(-2550,4500)","0","resistors","I130";
;
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R418"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"118;
"B<0>"
$PN"2"137;
%"RSMD0805"
"1","(-2375,4350)","1","resistors","I131";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"R419"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"46;
"B<0>"
$PN"2"137;
%"CSMD0805"
"1","(-2250,4350)","1","capacitors","I132";
;
VALUE"5PF"
PACKTYPE"0805"
VOLTAGE"50V"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C217"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"137;
"A<0>"
$PN"1"46;
%"TESTPOINT_L"
"1","(875,4075)","0","misc","I133";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
$LOCATION"TP53"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"5;
%"TESTPOINT_L"
"1","(-1675,4675)","0","misc","I134";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
$LOCATION"TP52"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"47;
%"74LV07A"
"1","(-3550,2350)","2","ttl","I135";
;
CDS_LIB"ttl"
CDS_LOCATION"U221"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"69;
"GND"70;
"Y6"0;
"Y5"0;
"Y4"64;
"Y3"65;
"Y2"68;
"Y1"67;
"A6"88;
"A5"88;
"A4"87;
"A3"86;
"A2"85;
"A1"61;
%"74LV07A"
"1","(-3550,1825)","2","ttl","I136";
;
CDS_LIB"ttl"
CDS_LOCATION"U222"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"63;
"GND"66;
"Y6"0;
"Y5"0;
"Y4"96;
"Y3"95;
"Y2"94;
"Y1"93;
"A6"62;
"A5"62;
"A4"92;
"A3"91;
"A2"90;
"A1"89;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"67;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"68;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"64;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"93;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"94;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"95;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"96;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C218"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"70;
"A<0>"
$PN"1"69;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C219"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"66;
"A<0>"
$PN"1"63;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R431"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"111;
"B<0>"
$PN"2"93;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R430"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"111;
"B<0>"
$PN"2"94;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R428"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"111;
"B<0>"
$PN"2"95;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R426"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"111;
"B<0>"
$PN"2"96;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R429"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"112;
"B<0>"
$PN"2"67;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R427"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"112;
"B<0>"
$PN"2"68;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R425"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"112;
"B<0>"
$PN"2"65;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R424"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"112;
"B<0>"
$PN"2"64;
%"74LV07A"
"1","(2950,3775)","0","ttl","I157";
;
CDS_LIB"ttl"
CDS_LOCATION"U223"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"73;
"GND"17;
"Y6"0;
"Y5"79;
"Y4"78;
"Y3"77;
"Y2"76;
"Y1"75;
"A6"0;
"A5"14;
"A4"25;
"A3"24;
"A2"23;
"A1"22;
%"OUTPORT"
"1","(3475,3900)","0","standard","I158";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"75;
%"OUTPORT"
"1","(3475,3850)","0","standard","I159";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"76;
%"OUTPORT"
"1","(3475,3800)","0","standard","I160";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"77;
%"OUTPORT"
"1","(3475,3750)","0","standard","I161";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"78;
%"OUTPORT"
"1","(3475,3700)","0","standard","I162";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"79;
%"CSMD0603"
"1","(2950,4275)","0","capacitors","I163";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$LOCATION"C220"
CDS_LOCATION"C220"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"73;
"A<0>"
$PN"1"17;
%"RSMD0805"
"1","(3375,4125)","1","resistors","I164";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R436"
CDS_LOCATION"R436"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"79;
"B<0>"
$PN"2"127;
%"RSMD0805"
"1","(3350,4125)","1","resistors","I165";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R435"
CDS_LOCATION"R435"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"78;
"B<0>"
$PN"2"127;
%"RSMD0805"
"1","(3325,4125)","1","resistors","I166";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R434"
CDS_LOCATION"R434"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"77;
"B<0>"
$PN"2"127;
%"RSMD0805"
"1","(3300,4125)","1","resistors","I167";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R433"
CDS_LOCATION"R433"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"76;
"B<0>"
$PN"2"127;
%"RSMD0805"
"1","(3250,4125)","1","resistors","I168";
;
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R432"
CDS_LOCATION"R432"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"75;
"B<0>"
$PN"2"127;
%"74LV07A"
"1","(-1100,4400)","0","ttl","I169";
;
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
$LOCATION"U224"
CDS_LOCATION"U224"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"120;
"GND"
$PN"7"119;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"40;
"Y2"
$PN"4"39;
"Y1"
$PN"2"38;
"A6"
$PN"13"48;
"A5"
$PN"11"48;
"A4"
$PN"9"48;
"A3"
$PN"5"49;
"A2"
$PN"3"51;
"A1"
$PN"1"50;
%"CSMD0603"
"1","(-1075,4775)","0","capacitors","I170";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C221"
CDS_LOCATION"C221"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"120;
"A<0>"
$PN"1"119;
%"INPORT"
"1","(-1675,4525)","0","standard","I171";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(-1675,4475)","0","standard","I172";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
%"INPORT"
"1","(-1675,4425)","0","standard","I173";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"74LV07A"
"1","(75,4450)","0","ttl","I174";
;
CDS_LIB"ttl"
CDS_LOCATION"U225"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"71;
"GND"72;
"Y6"0;
"Y5"84;
"Y4"83;
"Y3"82;
"Y2"81;
"Y1"80;
"A6"45;
"A5"15;
"A4"44;
"A3"43;
"A2"42;
"A1"41;
%"OUTPORT"
"1","(600,4575)","0","standard","I175";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"80;
%"OUTPORT"
"1","(600,4525)","0","standard","I176";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"81;
%"OUTPORT"
"1","(600,4475)","0","standard","I177";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"82;
%"OUTPORT"
"1","(600,4425)","0","standard","I178";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"83;
%"RSMD0603"
"1","(-775,4300)","1","resistors","I179";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R437"
CDS_LOCATION"R437"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"138;
"B<0>"
$PN"2"40;
%"RSMD0603"
"1","(-725,4300)","1","resistors","I180";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R438"
CDS_LOCATION"R438"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"138;
"B<0>"
$PN"2"39;
%"RSMD0603"
"1","(-675,4300)","1","resistors","I181";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R439"
CDS_LOCATION"R439"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"138;
"B<0>"
$PN"2"38;
%"RSMD0603"
"1","(525,4150)","1","resistors","I183";
;
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R443"
CDS_LOCATION"R443"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"80;
%"RSMD0603"
"1","(475,4175)","1","resistors","I184";
;
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R442"
CDS_LOCATION"R442"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"81;
%"RSMD0603"
"1","(375,4150)","1","resistors","I185";
;
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R440"
CDS_LOCATION"R440"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"83;
%"RSMD0603"
"1","(425,4150)","1","resistors","I186";
;
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R441"
CDS_LOCATION"R441"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"82;
%"CSMD0603"
"1","(100,4825)","0","capacitors","I187";
;
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C222"
CDS_LOCATION"C222"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"71;
"A<0>"
$PN"1"72;
%"OUTPORT"
"1","(600,4375)","0","standard","I188";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"84;
%"RSMD0603"
"1","(325,4150)","1","resistors","I189";
;
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R444"
CDS_LOCATION"R444"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"150;
"B<0>"
$PN"2"84;
%"74LVC07A"
"1","(175,725)","0","ttl","I190";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
$LOCATION"U226"
CDS_LOCATION"U226"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"136;
"GND"
$PN"7"135;
"Y6"
$PN"12"159;
"Y5"
$PN"10"30;
"Y4"
$PN"8"156;
"Y3"
$PN"6"155;
"Y2"
$PN"4"157;
"Y1"
$PN"2"154;
"A6"
$PN"13"29;
"A5"
$PN"11"160;
"A4"
$PN"9"31;
"A3"
$PN"5"32;
"A2"
$PN"3"33;
"A1"
$PN"1"34;
%"INPORT"
"1","(-650,650)","0","standard","I191";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"160;
%"OUTPORT"
"1","(1150,850)","0","standard","I192";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"154;
%"OUTPORT"
"1","(1150,750)","0","standard","I193";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"155;
%"OUTPORT"
"1","(1150,800)","0","standard","I194";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"157;
%"OUTPORT"
"1","(1150,700)","0","standard","I195";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"156;
%"OUTPORT"
"1","(1125,625)","0","standard","I196";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"159;
%"CSMD0603"
"1","(200,1075)","0","capacitors","I197";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$LOCATION"C223"
CDS_LOCATION"C223"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"135;
"A<0>"
$PN"1"136;
%"RSMD0603"
"1","(-100,325)","1","resistors","I198";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R445"
CDS_LOCATION"R445"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"151;
"B<0>"
$PN"2"30;
%"RSMD0603"
"1","(900,1075)","2","resistors","I200";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R448"
CDS_LOCATION"R448"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"158;
"B<0>"
$PN"2"154;
%"RSMD0603"
"1","(1150,1050)","2","resistors","I201";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R450"
CDS_LOCATION"R450"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"158;
"B<0>"
$PN"2"157;
%"RSMD0603"
"1","(775,1025)","2","resistors","I202";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R446"
CDS_LOCATION"R446"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"158;
"B<0>"
$PN"2"155;
%"RSMD0603"
"1","(1050,1000)","2","resistors","I203";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R449"
CDS_LOCATION"R449"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"158;
"B<0>"
$PN"2"156;
%"RSMD0603"
"1","(825,975)","2","resistors","I204";
;
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R447"
CDS_LOCATION"R447"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"158;
"B<0>"
$PN"2"159;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"152;
"100"
$PN"100"0;
"96"
$PN"96"11;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"11;
"88"
$PN"88"0;
"84"
$PN"84"153;
"82"
$PN"82"143;
"80"
$PN"80"142;
"76"
$PN"76"141;
"78"
$PN"78"142;
"74"
$PN"74"140;
"72"
$PN"72"11;
"70"
$PN"70"139;
"66"
$PN"66"11;
"68"
$PN"68"28;
"64"
$PN"64"27;
"62"
$PN"62"26;
"60"
$PN"60"134;
"58"
$PN"58"134;
"56"
$PN"56"0;
"52"
$PN"52"11;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"11;
"42"
$PN"42"0;
"40"
$PN"40"11;
"44"
$PN"44"0;
"38"
$PN"38"15;
"36"
$PN"36"31;
"34"
$PN"34"11;
"32"
$PN"32"30;
"30"
$PN"30"32;
"28"
$PN"28"11;
"26"
$PN"26"33;
"24"
$PN"24"34;
"22"
$PN"22"11;
"20"
$PN"20"29;
"18"
$PN"18"37;
"16"
$PN"16"11;
"14"
$PN"14"16;
"12"
$PN"12"10;
"10"
$PN"10"5;
"8"
$PN"8"9;
"6"
$PN"6"8;
"4"
$PN"4"7;
"2"
$PN"2"6;
"101"
$PN"101"122;
"99"
$PN"99"0;
"95"
$PN"95"11;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"11;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"121;
"75"
$PN"75"0;
"77"
$PN"77"11;
"73"
$PN"73"0;
"71"
$PN"71"11;
"69"
$PN"69"0;
"65"
$PN"65"11;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"128;
"57"
$PN"57"128;
"55"
$PN"55"0;
"51"
$PN"51"11;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"14;
"45"
$PN"45"11;
"41"
$PN"41"12;
"39"
$PN"39"11;
"43"
$PN"43"13;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"11;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"11;
"25"
$PN"25"25;
"23"
$PN"23"24;
"21"
$PN"21"11;
"19"
$PN"19"23;
"15"
$PN"15"11;
"17"
$PN"17"22;
"13"
$PN"13"4;
"9"
$PN"9"21;
"11"
$PN"11"3;
"5"
$PN"5"19;
"7"
$PN"7"20;
"3"
$PN"3"18;
"1"
$PN"1"130;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"103;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"132;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"149;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"36;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"148;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"147;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"145;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"144;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"139;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"140;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"141;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"143;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"153;
END.
