<root><simulation><result_generated_time />2023-05-12 16:52:26<layer><layer_spec />{'B': 1, 'K': 192, 'C': 32, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 25088, 'O': 150528}<total_data_reuse />{'W': 784, 'I': 192.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [448, 1, 1], 'O': [224, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 4), ('OY', 4)]], [[('C', 2), ('K', 2)], [('C', 2)]], [], []]<I />[[[('K', 2)], []], [[('OY', 7), ('C', 2)], [('OX', 4), ('OY', 4), ('C', 2)]], [], []]<O />[[[('C', 2)], [('C', 2)]], [[('OY', 7), ('K', 2)], [('OX', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 7), ('C', 2), ('C', 4)], [('K', 2), ('K', 12)], []]<I />[[('K', 4), ('OX', 7), ('C', 2), ('C', 4), ('K', 2), ('K', 12)], [], []]<O />[[('K', 4), ('OX', 7), ('C', 2), ('C', 4)], [('K', 2), ('K', 12)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [112.0, 7, 1, 1], 'I': [2.0, 96.0, 1.0, 1.0], 'O': [4.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 49152, 49152], 'I': [448, 200704, 200704], 'O': [224, 1204224, 1204224], 'O_partial': [224, 0, 0], 'O_final': [0, 1204224, 1204224]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.44, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.04, 0.0], 'I': [0.88, 0.04, 0.0], 'O': [0.44, 0.04, 0.0]}<effective_mem_size_bit />{'W': [128, 24576, 49152], 'I': [448, 200704, 200704], 'O': [224, 602112, 1204224], 'O_partial': [224, 0, 0], 'O_final': [0, 602112, 1204224]}<total_unit_count />{'W': [896, 8, 1, 1], 'I': [896, 448, 1, 1], 'O': [896, 224, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [448, 448, 1, 1], 'O': [224, 224, 1, 1]}<duplicate_unit_count />{'W': [112.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[43008, 6144], [6144, 6144], [6144, 0]]<I />[[602112, 25088], [25088, 25088], [25088, 0]]<O />[[(1053696, 1204224), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(1053696, 1204224), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[5376, 768], [96, 96], [24, 0]]<I />[[75264, 3136], [392, 392], [98, 0]]<O />[[(131712, 150528), (18816, 0)], [(0, 2352), (2352, 0)], [(0, 588), (0, 0)]]<O_partial />[([131712, 150528], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18816, 0]), ([0, 2352], [2352, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />688128</mac_count></basic_info><energy><total_energy />10565783.5<mem_energy_breakdown><W />[2.1, 19.0, 32.0]<I />[26.4, 77.7, 130.5]<O />[105.5, 466.1, 783.1]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />34406.4<total />10564141.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8015<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.916<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />5869<latency_cycle_without_data_loading />5376<ideal_computing_cycle />5376<data_loading><load_cycle_total />493<load_cycle_individual />{'W': [4, 96, 0], 'I': [392, 392, 0]}<load_cycle_combined />{'W': 96, 'I': 393}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-5375], [-5060, -5060], [-5376, -5376]], 'I': [[-5375], [-224, -5376], [-5376, -5376]], 'O': [[-5376], [-5280, -3024], [-3024, -4788]]}<mem_stall_cycle_shared />{'W': [[-5375], [-5060, 0], [0, 0]], 'I': [[-5375], [-224, 0], [0, 0]], 'O': [[-5376], [-5280, -3024], [-3024, -4788]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 49152, 49152], 'I': [448, 200704, 200704], 'O': [224, 1204224, 1204224], 'O_partial': [224, 0, 0], 'O_final': [0, 1204224, 1204224]}<data_size_each_level_total />{'W': [2048, 49152, 49152], 'I': [200704, 200704, 200704], 'O': [50176, 1204224, 1204224]}<loop_cycles_each_level />{'W': [224, 5376, 5376], 'I': [5376, 5376, 5376], 'O': [224, 5376, 5376]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [24, 1, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [9.1, 9.1], [9.1, 9.1]], 'I': [[8.0, 0.1], [37.3, 37.3], [37.3, 37.3]], 'O': [[8.0, 1.0], [224.0, 224.0], [224.0, 224.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [9.1, 9.1], [9.1, 9.1]], 'I': [[8.0, 2.0], [896.0, 37.3], [37.3, 37.3]], 'O': [[8.0, 8.0], [1792.0, 224.0], [224.0, 224.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [9.1, 9.1], [9.1, 0]], 'I': [[8.0, 2.0], [896.0, 37.3], [37.3, 0]], 'O': [[8.0, 1.0], [224.0, 224.0], [224.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1129.1, 270.5], [46.5, 224.0]], 'I': [[8.0, 2.0], [1129.1, 270.5], [46.5, 224.0]], 'O': [[8.0, 1.0], [1129.1, 270.5], [46.5, 224.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 5376], [224, 224, 24], [5376, 5376, 1]], 'I': [[1, 1, 5376], [224, 5376, 1], [5376, 5376, 1]], 'O': [[1, 1, 5376], [224, 224, 24], [5376, 5376, 1]]}<trans_time_real />{'W': [[0, 1, 5376], [[4, 224, 24], [4, 224, 24]], [[96, 5376, 1], [24, 5376, 1]]], 'I': [[0, 1, 5376], [[7, 5376, 1], [392, 5376, 1]], [[392, 5376, 1], [98, 5376, 1]]], 'O': [[0, 1, 5376], [[4, 224, 24], [98, 224, 24]], [[2352, 5376, 1], [588, 5376, 1]]]}<single_stall_cycle />{'W': [[-1], [-220, -220], [-5280, -5352]], 'I': [[-1], [-217, 168], [-4984, -5278]], 'O': [[-1], [-220, -126], [-3024, -4788]]}<single_stall_count />{'W': [5375, 23, 0], 'I': [5375, 0, 0], 'O': [5376, 24, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [92, 0], 'I': [0, 0], 'O': [2352, 2352]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [2352, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-5284, -5376], [-3024, -3024]], 1: [[-5376, -5376], [-3024, -5376]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>