C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
C:/Users/Duncan/git/ForthCPU/busInterface/source/busInterface.v
C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
C:/Users/Duncan/git/ForthCPU/instructionLatchV2/source/instructionLatch.v
C:/Users/Duncan/git/ForthCPU/masterSequencer/source/masterSequencer.v
C:/Users/Duncan/git/ForthCPU/core/source/core.v
C:/Users/Duncan/git/ForthCPU/core/test/coreTests.v
C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v
C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v
C:/Users/Duncan/git/ForthCPU/constants.v
C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv
