INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_2port_ram/prj/ip_2port_ram/ip_2port_ram.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_2port_ram/prj/ip_2port_ram/ip_2port_ram.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_2port_ram/rtl/ip_2port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_2port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_2port_ram/rtl/ram_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_2port_ram/rtl/ram_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_2port_ram/sim/tb/tb_ip_2port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ip_2port_ram
