
3-input.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d302 	mov	sp, #134217728	; 0x8000000
    8004:	eb000005 	bl	8020 <notmain>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>

0000800c <PUT32>:
    800c:	e5801000 	str	r1, [r0]
    8010:	e12fff1e 	bx	lr

00008014 <GET32>:
    8014:	e5900000 	ldr	r0, [r0]
    8018:	e12fff1e 	bx	lr

0000801c <nop>:
    801c:	e12fff1e 	bx	lr

00008020 <notmain>:
    8020:	e92d4070 	push	{r4, r5, r6, lr}
    8024:	e3a00014 	mov	r0, #20, 0
    8028:	eb00000d 	bl	8064 <gpio_set_output>
    802c:	e3a00015 	mov	r0, #21, 0
    8030:	eb00003b 	bl	8124 <gpio_set_input>
    8034:	e3a05015 	mov	r5, #21, 0
    8038:	e3a04014 	mov	r4, #20, 0
    803c:	ea000001 	b	8048 <notmain+0x28>
    8040:	e1a00004 	mov	r0, r4
    8044:	eb000026 	bl	80e4 <gpio_set_off>
    8048:	e1a00005 	mov	r0, r5
    804c:	eb000049 	bl	8178 <gpio_read>
    8050:	e3500000 	cmp	r0, #0, 0
    8054:	0afffff9 	beq	8040 <notmain+0x20>
    8058:	e1a00004 	mov	r0, r4
    805c:	eb000017 	bl	80c0 <gpio_set_on>
    8060:	eafffff8 	b	8048 <notmain+0x28>

00008064 <gpio_set_output>:
    8064:	e350001f 	cmp	r0, #31, 0
    8068:	812fff1e 	bxhi	lr
    806c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    8070:	e1a04000 	mov	r4, r0
    8074:	e59f5040 	ldr	r5, [pc, #64]	; 80bc <gpio_set_output+0x58>
    8078:	e0853095 	umull	r3, r5, r5, r0
    807c:	e1a051a5 	lsr	r5, r5, #3
    8080:	e1a07105 	lsl	r7, r5, #2
    8084:	e2876202 	add	r6, r7, #536870912	; 0x20000000
    8088:	e2866602 	add	r6, r6, #2097152	; 0x200000
    808c:	e1a00006 	mov	r0, r6
    8090:	ebffffdf 	bl	8014 <GET32>
    8094:	e0875005 	add	r5, r7, r5
    8098:	e0444085 	sub	r4, r4, r5, lsl #1
    809c:	e0844084 	add	r4, r4, r4, lsl #1
    80a0:	e3a01007 	mov	r1, #7, 0
    80a4:	e1c00411 	bic	r0, r0, r1, lsl r4
    80a8:	e3a01001 	mov	r1, #1, 0
    80ac:	e1801411 	orr	r1, r0, r1, lsl r4
    80b0:	e1a00006 	mov	r0, r6
    80b4:	ebffffd4 	bl	800c <PUT32>
    80b8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    80bc:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

000080c0 <gpio_set_on>:
    80c0:	e350001f 	cmp	r0, #31, 0
    80c4:	812fff1e 	bxhi	lr
    80c8:	e92d4010 	push	{r4, lr}
    80cc:	e3a01001 	mov	r1, #1, 0
    80d0:	e1a01011 	lsl	r1, r1, r0
    80d4:	e59f0004 	ldr	r0, [pc, #4]	; 80e0 <gpio_set_on+0x20>
    80d8:	ebffffcb 	bl	800c <PUT32>
    80dc:	e8bd8010 	pop	{r4, pc}
    80e0:	2020001c 	eorcs	r0, r0, ip, lsl r0

000080e4 <gpio_set_off>:
    80e4:	e350001f 	cmp	r0, #31, 0
    80e8:	812fff1e 	bxhi	lr
    80ec:	e92d4010 	push	{r4, lr}
    80f0:	e3a01001 	mov	r1, #1, 0
    80f4:	e1a01011 	lsl	r1, r1, r0
    80f8:	e59f0004 	ldr	r0, [pc, #4]	; 8104 <gpio_set_off+0x20>
    80fc:	ebffffc2 	bl	800c <PUT32>
    8100:	e8bd8010 	pop	{r4, pc}
    8104:	20200028 	eorcs	r0, r0, r8, lsr #32

00008108 <gpio_write>:
    8108:	e92d4010 	push	{r4, lr}
    810c:	e3510000 	cmp	r1, #0, 0
    8110:	0a000001 	beq	811c <gpio_write+0x14>
    8114:	ebffffe9 	bl	80c0 <gpio_set_on>
    8118:	e8bd8010 	pop	{r4, pc}
    811c:	ebfffff0 	bl	80e4 <gpio_set_off>
    8120:	e8bd8010 	pop	{r4, pc}

00008124 <gpio_set_input>:
    8124:	e350001f 	cmp	r0, #31, 0
    8128:	812fff1e 	bxhi	lr
    812c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    8130:	e1a04000 	mov	r4, r0
    8134:	e59f5038 	ldr	r5, [pc, #56]	; 8174 <gpio_set_input+0x50>
    8138:	e0853095 	umull	r3, r5, r5, r0
    813c:	e1a051a5 	lsr	r5, r5, #3
    8140:	e1a07105 	lsl	r7, r5, #2
    8144:	e2876202 	add	r6, r7, #536870912	; 0x20000000
    8148:	e2866602 	add	r6, r6, #2097152	; 0x200000
    814c:	e1a00006 	mov	r0, r6
    8150:	ebffffaf 	bl	8014 <GET32>
    8154:	e0875005 	add	r5, r7, r5
    8158:	e0444085 	sub	r4, r4, r5, lsl #1
    815c:	e0844084 	add	r4, r4, r4, lsl #1
    8160:	e3a01007 	mov	r1, #7, 0
    8164:	e1c01411 	bic	r1, r0, r1, lsl r4
    8168:	e1a00006 	mov	r0, r6
    816c:	ebffffa6 	bl	800c <PUT32>
    8170:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    8174:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00008178 <gpio_read>:
    8178:	e350001f 	cmp	r0, #31, 0
    817c:	9a000001 	bls	8188 <gpio_read+0x10>
    8180:	e3e00000 	mvn	r0, #0, 0
    8184:	e12fff1e 	bx	lr
    8188:	e92d4010 	push	{r4, lr}
    818c:	e1a04000 	mov	r4, r0
    8190:	e59f0014 	ldr	r0, [pc, #20]	; 81ac <gpio_read+0x34>
    8194:	ebffff9e 	bl	8014 <GET32>
    8198:	e3a03001 	mov	r3, #1, 0
    819c:	e0103413 	ands	r3, r0, r3, lsl r4
    81a0:	13a00001 	movne	r0, #1, 0
    81a4:	03a00000 	moveq	r0, #0, 0
    81a8:	e8bd8010 	pop	{r4, pc}
    81ac:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002641 	andeq	r2, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	06003605 	streq	r3, [r0], -r5, lsl #12
  14:	09010806 	stmdbeq	r1, {r1, r2, fp}
  18:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  1c:	17011501 	strne	r1, [r1, -r1, lsl #10]
  20:	1a011803 	bne	46034 <gpio_read+0x3debc>
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <gpio_read+0x10c8bac>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...
