// Seed: 66937013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_5, id_6;
  always begin
    id_6 = id_4;
    if (id_3) id_4 += 1;
  end
  assign id_1 = id_5 - 1 == 1'b0;
  assign id_4 = 1;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0(
      id_7, id_6, id_6, id_2
  );
  assign id_2 = 1;
  wire  id_8;
  uwire id_9 = 1;
  wire id_10, id_11, id_12 = id_12, id_13, id_14;
endmodule
