#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Apr 27 08:49:07 2024
# Process ID: 27828
# Current directory: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task2/task2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17144 C:\Users\ikhla\Desktop\semester 4\CA\project\test2\task2\task2\task2.xpr
# Log file: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task2/task2/vivado.log
# Journal file: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task2/task2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task2/task2/task2.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task2/task2/task2.srcs/sim_1/new/riscV_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/ikhla/Desktop/semester 4/CA/project/test2/task2/task2/task2.srcs/sim_1/new/riscV_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
launch_simulation
source riscV_tb.tcl
close_sim
