#!/bin/bash

# Define the name of the project
PROJECT_NAME="ScoreBoard-wTimer"

# Define the list of Verilog files to be included in the project
VERILOG_FILES="clock_divider.v constraints.v topModule.v"

# Compile the Verilog files into a gate-level netlist
iverilog -o $PROJECT_NAME.vvp $VERILOG_FILES

# Generate a VCD file from the simulation
vvp -n $PROJECT_NAME.vvp -vcd

# Open the generated VCD file in gtkwave
gtkwave $PROJECT_NAME.vcd
