<stg><name>operator/</name>


<trans_list>

<trans id="289" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="2" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="58" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:1 %n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:8 %tmp_s = fcmp_oeq  i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:0 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:2 %bitcast_ln27 = bitcast i32 %n_read

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:3 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="23" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:4 %trunc_ln27 = trunc i32 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:5 %icmp_ln27 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:6 %icmp_ln27_21 = icmp_eq  i23 %trunc_ln27, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_21"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:7 %or_ln27 = or i1 %icmp_ln27_21, i1 %icmp_ln27

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:8 %tmp_s = fcmp_oeq  i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:9 %and_ln27 = and i1 %or_ln27, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.12.exit.i:10 %br_ln167 = br i1 %and_ln27, void, void %_ZNK3BandvERKS_.66.exit

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="128">
<![CDATA[
:0 %trunc_ln172 = trunc i128 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:3 %normalizer = bitcast i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %xor_ln143 = xor i32 %trunc_ln1, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln143"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %xor_ln144 = xor i32 %trunc_ln2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln144"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln143 = bitcast i32 %xor_ln143

]]></Node>
<StgValue><ssdm name="bitcast_ln143"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:10 %bitcast_ln144 = bitcast i32 %xor_ln144

]]></Node>
<StgValue><ssdm name="bitcast_ln144"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %div_i = fdiv i32 %bitcast_ln143, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer

]]></Node>
<StgValue><ssdm name="div6_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="100" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %mul12_i_i = fmul i32 %div6_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="mul12_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="101" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %mul12_i_i = fmul i32 %div6_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="mul12_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %mul12_i_i = fmul i32 %div6_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="mul12_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="103" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %add16_i_i = fadd i32 %mul12_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add16_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %add16_i_i = fadd i32 %mul12_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add16_i_i"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %mul19_i_i = fmul i32 %div_i, i32 0

]]></Node>
<StgValue><ssdm name="mul19_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %add16_i_i = fadd i32 %mul12_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add16_i_i"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %mul19_i_i = fmul i32 %div_i, i32 0

]]></Node>
<StgValue><ssdm name="mul19_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="108" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %add16_i_i = fadd i32 %mul12_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add16_i_i"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %mul19_i_i = fmul i32 %div_i, i32 0

]]></Node>
<StgValue><ssdm name="mul19_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="110" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i

]]></Node>
<StgValue><ssdm name="add20_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="111" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %mul_i_i = fmul i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %mul5_i_i = fmul i32 %div_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="mul5_i_i"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i

]]></Node>
<StgValue><ssdm name="add20_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="114" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %mul_i_i = fmul i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %mul5_i_i = fmul i32 %div_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="mul5_i_i"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i

]]></Node>
<StgValue><ssdm name="add20_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="117" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %mul_i_i = fmul i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="118" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %mul5_i_i = fmul i32 %div_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="mul5_i_i"/></StgValue>
</operation>

<operation id="119" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i

]]></Node>
<StgValue><ssdm name="add20_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="120" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %add_i_i = fadd i32 %mul5_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="121" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %mul12_i9_i = fmul i32 %add20_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i9_i"/></StgValue>
</operation>

<operation id="122" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %mul15_i3_i = fmul i32 %mul_i_i, i32 %div6_i

]]></Node>
<StgValue><ssdm name="mul15_i3_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="123" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %add_i_i = fadd i32 %mul5_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="124" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %mul12_i9_i = fmul i32 %add20_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i9_i"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %mul15_i3_i = fmul i32 %mul_i_i, i32 %div6_i

]]></Node>
<StgValue><ssdm name="mul15_i3_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="126" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %add_i_i = fadd i32 %mul5_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="127" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %mul12_i9_i = fmul i32 %add20_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i9_i"/></StgValue>
</operation>

<operation id="128" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %mul15_i3_i = fmul i32 %mul_i_i, i32 %div6_i

]]></Node>
<StgValue><ssdm name="mul15_i3_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="129" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %add_i_i = fadd i32 %mul5_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="130" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %add16_i3_i = fadd i32 %mul12_i9_i, i32 %mul15_i3_i

]]></Node>
<StgValue><ssdm name="add16_i3_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="131" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %mul5_i3_i = fmul i32 %add_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i3_i"/></StgValue>
</operation>

<operation id="132" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul8_i5_i"/></StgValue>
</operation>

<operation id="133" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %add16_i3_i = fadd i32 %mul12_i9_i, i32 %mul15_i3_i

]]></Node>
<StgValue><ssdm name="add16_i3_i"/></StgValue>
</operation>

<operation id="134" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28 %mul19_i3_i = fmul i32 %add_i_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul19_i3_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="135" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %mul5_i3_i = fmul i32 %add_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i3_i"/></StgValue>
</operation>

<operation id="136" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul8_i5_i"/></StgValue>
</operation>

<operation id="137" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %add16_i3_i = fadd i32 %mul12_i9_i, i32 %mul15_i3_i

]]></Node>
<StgValue><ssdm name="add16_i3_i"/></StgValue>
</operation>

<operation id="138" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28 %mul19_i3_i = fmul i32 %add_i_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul19_i3_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="139" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %add_i = fadd i32 %mul_i_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="140" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %mul5_i3_i = fmul i32 %add_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i3_i"/></StgValue>
</operation>

<operation id="141" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul8_i5_i"/></StgValue>
</operation>

<operation id="142" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %add16_i3_i = fadd i32 %mul12_i9_i, i32 %mul15_i3_i

]]></Node>
<StgValue><ssdm name="add16_i3_i"/></StgValue>
</operation>

<operation id="143" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28 %mul19_i3_i = fmul i32 %add_i_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul19_i3_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="144" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %add_i = fadd i32 %mul_i_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="145" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %add6_i = fadd i32 %add20_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="146" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %mul_i1_i = fmul i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul_i1_i"/></StgValue>
</operation>

<operation id="147" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i

]]></Node>
<StgValue><ssdm name="add_i6_i"/></StgValue>
</operation>

<operation id="148" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %add20_i3_i = fadd i32 %add16_i3_i, i32 %mul19_i3_i

]]></Node>
<StgValue><ssdm name="add20_i3_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="149" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %add_i = fadd i32 %mul_i_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="150" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %add6_i = fadd i32 %add20_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="151" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %mul_i1_i = fmul i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul_i1_i"/></StgValue>
</operation>

<operation id="152" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i

]]></Node>
<StgValue><ssdm name="add_i6_i"/></StgValue>
</operation>

<operation id="153" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %add20_i3_i = fadd i32 %add16_i3_i, i32 %mul19_i3_i

]]></Node>
<StgValue><ssdm name="add20_i3_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="154" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %add_i = fadd i32 %mul_i_i, i32 %n_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="155" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %add6_i = fadd i32 %add20_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="156" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %mul_i1_i = fmul i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="mul_i1_i"/></StgValue>
</operation>

<operation id="157" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i

]]></Node>
<StgValue><ssdm name="add_i6_i"/></StgValue>
</operation>

<operation id="158" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %add20_i3_i = fadd i32 %add16_i3_i, i32 %mul19_i3_i

]]></Node>
<StgValue><ssdm name="add20_i3_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="159" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %add6_i = fadd i32 %add20_i_i, i32 0

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="160" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i

]]></Node>
<StgValue><ssdm name="add_i6_i"/></StgValue>
</operation>

<operation id="161" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %add20_i3_i = fadd i32 %add16_i3_i, i32 %mul19_i3_i

]]></Node>
<StgValue><ssdm name="add20_i3_i"/></StgValue>
</operation>

<operation id="162" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %add7_i = fadd i32 %add_i, i32 %mul_i1_i

]]></Node>
<StgValue><ssdm name="add7_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="163" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %add7_i = fadd i32 %add_i, i32 %mul_i1_i

]]></Node>
<StgValue><ssdm name="add7_i"/></StgValue>
</operation>

<operation id="164" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %add8_i = fadd i32 %add_i_i, i32 %add_i6_i

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="165" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %add9_i = fadd i32 %add6_i, i32 %add20_i3_i

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="166" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %mul_i3_i = fmul i32 %mul_i1_i, i32 0

]]></Node>
<StgValue><ssdm name="mul_i3_i"/></StgValue>
</operation>

<operation id="167" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %mul5_i2_i = fmul i32 %add_i6_i, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i2_i"/></StgValue>
</operation>

<operation id="168" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %mul8_i2_i = fmul i32 %mul_i1_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul8_i2_i"/></StgValue>
</operation>

<operation id="169" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %mul12_i2_i = fmul i32 %add20_i3_i, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i2_i"/></StgValue>
</operation>

<operation id="170" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %mul15_i4_i = fmul i32 %mul_i1_i, i32 %div6_i

]]></Node>
<StgValue><ssdm name="mul15_i4_i"/></StgValue>
</operation>

<operation id="171" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %mul19_i4_i = fmul i32 %add_i6_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul19_i4_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="172" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %add7_i = fadd i32 %add_i, i32 %mul_i1_i

]]></Node>
<StgValue><ssdm name="add7_i"/></StgValue>
</operation>

<operation id="173" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %add8_i = fadd i32 %add_i_i, i32 %add_i6_i

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="174" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %add9_i = fadd i32 %add6_i, i32 %add20_i3_i

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="175" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %mul_i3_i = fmul i32 %mul_i1_i, i32 0

]]></Node>
<StgValue><ssdm name="mul_i3_i"/></StgValue>
</operation>

<operation id="176" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %mul5_i2_i = fmul i32 %add_i6_i, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i2_i"/></StgValue>
</operation>

<operation id="177" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %mul8_i2_i = fmul i32 %mul_i1_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul8_i2_i"/></StgValue>
</operation>

<operation id="178" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %mul12_i2_i = fmul i32 %add20_i3_i, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i2_i"/></StgValue>
</operation>

<operation id="179" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %mul15_i4_i = fmul i32 %mul_i1_i, i32 %div6_i

]]></Node>
<StgValue><ssdm name="mul15_i4_i"/></StgValue>
</operation>

<operation id="180" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %mul19_i4_i = fmul i32 %add_i6_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul19_i4_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="181" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %add7_i = fadd i32 %add_i, i32 %mul_i1_i

]]></Node>
<StgValue><ssdm name="add7_i"/></StgValue>
</operation>

<operation id="182" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %add8_i = fadd i32 %add_i_i, i32 %add_i6_i

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="183" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %add9_i = fadd i32 %add6_i, i32 %add20_i3_i

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="184" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %mul_i3_i = fmul i32 %mul_i1_i, i32 0

]]></Node>
<StgValue><ssdm name="mul_i3_i"/></StgValue>
</operation>

<operation id="185" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %mul5_i2_i = fmul i32 %add_i6_i, i32 0

]]></Node>
<StgValue><ssdm name="mul5_i2_i"/></StgValue>
</operation>

<operation id="186" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %mul8_i2_i = fmul i32 %mul_i1_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul8_i2_i"/></StgValue>
</operation>

<operation id="187" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %mul12_i2_i = fmul i32 %add20_i3_i, i32 0

]]></Node>
<StgValue><ssdm name="mul12_i2_i"/></StgValue>
</operation>

<operation id="188" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %mul15_i4_i = fmul i32 %mul_i1_i, i32 %div6_i

]]></Node>
<StgValue><ssdm name="mul15_i4_i"/></StgValue>
</operation>

<operation id="189" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %mul19_i4_i = fmul i32 %add_i6_i, i32 %div_i

]]></Node>
<StgValue><ssdm name="mul19_i4_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="190" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %add8_i = fadd i32 %add_i_i, i32 %add_i6_i

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="191" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %add9_i = fadd i32 %add6_i, i32 %add20_i3_i

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="192" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %add_i3_i = fadd i32 %mul5_i2_i, i32 %mul8_i2_i

]]></Node>
<StgValue><ssdm name="add_i3_i"/></StgValue>
</operation>

<operation id="193" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %add16_i4_i = fadd i32 %mul12_i2_i, i32 %mul15_i4_i

]]></Node>
<StgValue><ssdm name="add16_i4_i"/></StgValue>
</operation>

<operation id="194" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %add1_i = fadd i32 %add7_i, i32 %mul_i3_i

]]></Node>
<StgValue><ssdm name="add1_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="195" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %add_i3_i = fadd i32 %mul5_i2_i, i32 %mul8_i2_i

]]></Node>
<StgValue><ssdm name="add_i3_i"/></StgValue>
</operation>

<operation id="196" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %add16_i4_i = fadd i32 %mul12_i2_i, i32 %mul15_i4_i

]]></Node>
<StgValue><ssdm name="add16_i4_i"/></StgValue>
</operation>

<operation id="197" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %add1_i = fadd i32 %add7_i, i32 %mul_i3_i

]]></Node>
<StgValue><ssdm name="add1_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="198" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %add_i3_i = fadd i32 %mul5_i2_i, i32 %mul8_i2_i

]]></Node>
<StgValue><ssdm name="add_i3_i"/></StgValue>
</operation>

<operation id="199" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %add16_i4_i = fadd i32 %mul12_i2_i, i32 %mul15_i4_i

]]></Node>
<StgValue><ssdm name="add16_i4_i"/></StgValue>
</operation>

<operation id="200" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %add1_i = fadd i32 %add7_i, i32 %mul_i3_i

]]></Node>
<StgValue><ssdm name="add1_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="201" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %add_i3_i = fadd i32 %mul5_i2_i, i32 %mul8_i2_i

]]></Node>
<StgValue><ssdm name="add_i3_i"/></StgValue>
</operation>

<operation id="202" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %add16_i4_i = fadd i32 %mul12_i2_i, i32 %mul15_i4_i

]]></Node>
<StgValue><ssdm name="add16_i4_i"/></StgValue>
</operation>

<operation id="203" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %add1_i = fadd i32 %add7_i, i32 %mul_i3_i

]]></Node>
<StgValue><ssdm name="add1_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="204" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41 %add20_i4_i = fadd i32 %add16_i4_i, i32 %mul19_i4_i

]]></Node>
<StgValue><ssdm name="add20_i4_i"/></StgValue>
</operation>

<operation id="205" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add2_i = fadd i32 %add8_i, i32 %add_i3_i

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="206" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41 %add20_i4_i = fadd i32 %add16_i4_i, i32 %mul19_i4_i

]]></Node>
<StgValue><ssdm name="add20_i4_i"/></StgValue>
</operation>

<operation id="207" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add2_i = fadd i32 %add8_i, i32 %add_i3_i

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="208" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41 %add20_i4_i = fadd i32 %add16_i4_i, i32 %mul19_i4_i

]]></Node>
<StgValue><ssdm name="add20_i4_i"/></StgValue>
</operation>

<operation id="209" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add2_i = fadd i32 %add8_i, i32 %add_i3_i

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="210" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41 %add20_i4_i = fadd i32 %add16_i4_i, i32 %mul19_i4_i

]]></Node>
<StgValue><ssdm name="add20_i4_i"/></StgValue>
</operation>

<operation id="211" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add2_i = fadd i32 %add8_i, i32 %add_i3_i

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="212" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %add3_i = fadd i32 %add9_i, i32 %add20_i4_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="213" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %add3_i = fadd i32 %add9_i, i32 %add20_i4_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="214" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %add3_i = fadd i32 %add9_i, i32 %add20_i4_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="215" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %add3_i = fadd i32 %add9_i, i32 %add20_i4_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="216" st_id="48" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="217" st_id="49" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>

<operation id="218" st_id="49" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="219" st_id="49" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="220" st_id="50" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>

<operation id="221" st_id="50" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="222" st_id="50" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="223" st_id="51" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>

<operation id="224" st_id="51" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="225" st_id="51" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="226" st_id="52" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>

<operation id="227" st_id="52" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="228" st_id="52" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="229" st_id="53" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>

<operation id="230" st_id="53" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="231" st_id="53" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="232" st_id="54" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>

<operation id="233" st_id="54" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="234" st_id="54" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="235" st_id="55" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>

<operation id="236" st_id="55" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="237" st_id="55" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="238" st_id="56" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %c_num_0 = fdiv i32 %add1_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0"/></StgValue>
</operation>

<operation id="239" st_id="56" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="240" st_id="56" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="241" st_id="57" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %c_num_1 = fdiv i32 %add2_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_1"/></StgValue>
</operation>

<operation id="242" st_id="57" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %c_num_0_10 = fdiv i32 %add3_i, i32 %normalizer

]]></Node>
<StgValue><ssdm name="c_num_0_10"/></StgValue>
</operation>

<operation id="243" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54 %tmp_25 = fcmp_oeq  i32 %c_num_0, i32 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="244" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %c_p = sub i32 0, i32 %trunc_ln172

]]></Node>
<StgValue><ssdm name="c_p"/></StgValue>
</operation>

<operation id="245" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
:48 %bitcast_ln32 = bitcast i32 %c_num_0

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="246" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="247" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="32">
<![CDATA[
:50 %trunc_ln32 = trunc i32 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="248" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51 %icmp_ln32 = icmp_ne  i8 %tmp_24, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="249" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:52 %icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln32_1"/></StgValue>
</operation>

<operation id="250" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53 %or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="251" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54 %tmp_25 = fcmp_oeq  i32 %c_num_0, i32 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="252" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55 %and_ln32 = and i1 %or_ln32, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="253" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:56 %br_ln32 = br i1 %and_ln32, void %_ZNK3BandvERKS_.66.exit, void

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="254" st_id="58" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_27 = fcmp_oeq  i32 %c_num_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="255" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35 = bitcast i32 %c_num_1

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="256" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="257" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35 = trunc i32 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="258" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35 = icmp_ne  i8 %tmp_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="259" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_1"/></StgValue>
</operation>

<operation id="260" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="261" st_id="59" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_27 = fcmp_oeq  i32 %c_num_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="262" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln35 = and i1 %or_ln35, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="263" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln35 = br i1 %and_ln35, void, void

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="264" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %c_p_3 = xor i32 %trunc_ln172, i32 4294967295

]]></Node>
<StgValue><ssdm name="c_p_3"/></StgValue>
</operation>

<operation id="265" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln40 = br void %_ZNK3BandvERKS_.66.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="266" st_id="59" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_29 = fcmp_oeq  i32 %c_num_0_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="267" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln43 = bitcast i32 %c_num_0_10

]]></Node>
<StgValue><ssdm name="bitcast_ln43"/></StgValue>
</operation>

<operation id="268" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="269" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln43 = trunc i32 %bitcast_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="270" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln43 = icmp_ne  i8 %tmp_28, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="271" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln43_1 = icmp_eq  i23 %trunc_ln43, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln43_1"/></StgValue>
</operation>

<operation id="272" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln43 = or i1 %icmp_ln43_1, i1 %icmp_ln43

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="273" st_id="60" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_29 = fcmp_oeq  i32 %c_num_0_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="274" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln43 = and i1 %or_ln43, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="275" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %c_p_2 = sub i32 4294967294, i32 %trunc_ln172

]]></Node>
<StgValue><ssdm name="c_p_2"/></StgValue>
</operation>

<operation id="276" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %select_ln43 = select i1 %and_ln43, i32 0, i32 %c_p_2

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="277" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %select_ln43_1 = select i1 %and_ln43, i32 %c_num_0, i32 %c_num_0_10

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="278" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %select_ln43_2 = select i1 %and_ln43, i32 %c_num_0_10, i32 0

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>

<operation id="279" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27" val="0"/>
<literal name="and_ln32" val="1"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln43 = br void %_ZNK3BandvERKS_.66.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="280" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BandvERKS_.66.exit:0 %agg_result_0_0 = phi i32 0, void %_ZNK3BaneqEf.12.exit.i, i32 %c_p, void, i32 %c_p_3, void, i32 %select_ln43, void

]]></Node>
<StgValue><ssdm name="agg_result_0_0"/></StgValue>
</operation>

<operation id="281" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BandvERKS_.66.exit:1 %agg_result_1_0_0 = phi i32 0, void %_ZNK3BaneqEf.12.exit.i, i32 %c_num_0, void, i32 %c_num_1, void, i32 %select_ln43_1, void

]]></Node>
<StgValue><ssdm name="agg_result_1_0_0"/></StgValue>
</operation>

<operation id="282" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BandvERKS_.66.exit:2 %agg_result_1_1_0 = phi i32 0, void %_ZNK3BaneqEf.12.exit.i, i32 %c_num_1, void, i32 %c_num_0_10, void, i32 %c_num_1, void

]]></Node>
<StgValue><ssdm name="agg_result_1_1_0"/></StgValue>
</operation>

<operation id="283" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BandvERKS_.66.exit:3 %agg_result_1_2_0 = phi i32 0, void %_ZNK3BaneqEf.12.exit.i, i32 %c_num_0_10, void, i32 0, void, i32 %select_ln43_2, void

]]></Node>
<StgValue><ssdm name="agg_result_1_2_0"/></StgValue>
</operation>

<operation id="284" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BandvERKS_.66.exit:4 %mrv = insertvalue i128 <undef>, i32 %agg_result_0_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="285" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BandvERKS_.66.exit:5 %mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="286" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BandvERKS_.66.exit:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="287" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BandvERKS_.66.exit:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="288" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="128">
<![CDATA[
_ZNK3BandvERKS_.66.exit:8 %ret_ln105 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
