Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri May 31 00:23:08 2019
| Host             : Wycer running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
| Design           : CPU
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.241        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.142        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        5 |       --- |             --- |
| Slice Logic    |     0.005 |     3450 |       --- |             --- |
|   LUT as Logic |     0.005 |     1718 |     63400 |            2.71 |
|   F7/F8 Muxes  |    <0.001 |      365 |     63400 |            0.58 |
|   CARRY4       |    <0.001 |       20 |     15850 |            0.13 |
|   Register     |    <0.001 |     1067 |    126800 |            0.84 |
|   Others       |     0.000 |       85 |       --- |             --- |
| Signals        |     0.009 |     3018 |       --- |             --- |
| Block RAM      |     0.005 |       29 |       135 |           21.48 |
| MMCM           |     0.122 |        1 |         6 |           16.67 |
| I/O            |    <0.001 |       50 |       285 |           17.54 |
| Static Power   |     0.099 |          |           |                 |
| Total          |     0.241 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.020 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------+-------------------------+-----------------+
| Clock           | Domain                  | Constraint (ns) |
+-----------------+-------------------------+-----------------+
| clk             | clk                     |            10.0 |
| clk_out1_cpuclk | u0/inst/clk_out1_cpuclk |            43.5 |
| clkfbout_cpuclk | u0/inst/clkfbout_cpuclk |            20.0 |
+-----------------+-------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| CPU                                              |     0.142 |
|   u0                                             |     0.122 |
|     inst                                         |     0.122 |
|   u1                                             |     0.012 |
|     instmem                                      |     0.004 |
|       U0                                         |     0.004 |
|         inst_blk_mem_gen                         |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.004 |
|             valid.cstr                           |     0.004 |
|               bindec_a.bindec_inst_a             |    <0.001 |
|               has_mux_a.A                        |     0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[10].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[11].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[12].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[13].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[14].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[1].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[2].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[3].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[4].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[5].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[6].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[7].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[8].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[9].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|   u4                                             |     0.003 |
|     IOr                                          |    <0.001 |
|     dmem                                         |     0.003 |
|       ram                                        |     0.003 |
|         U0                                       |     0.003 |
|           inst_blk_mem_gen                       |     0.003 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|               valid.cstr                         |     0.003 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     led                                          |    <0.001 |
|     switch                                       |    <0.001 |
|   u5                                             |     0.006 |
+--------------------------------------------------+-----------+


