# VLSI-Design-flow-for-TSMC-28nm
This project implements a complete RTL-to-GDSII flow for a RISC-V core using Synopsys EDA tools and TSMC 28nm technology. It covers the full semiconductor backend pipeline, from RTL design and verification to physical implementation and final GDS export.
