# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_11.srcs/sources_1/new/lab_11_1.vhd" \
"../../../../project_11.srcs/sim_1/new/lab_11_1_TB.vhd" \

# Do not sort compile order
nosort
