<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv04_dac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv04_dac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2003 NVIDIA, Corporation</span>
<span class="cm"> * Copyright 2006 Dave Airlie</span>
<span class="cm"> * Copyright 2007 Maarten Maathuis</span>
<span class="cm"> * Copyright 2007-2009 Stuart Bennett</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span>
<span class="cm"> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span>
<span class="cm"> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm_crtc_helper.h&quot;</span>

<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_encoder.h&quot;</span>
<span class="cp">#include &quot;nouveau_connector.h&quot;</span>
<span class="cp">#include &quot;nouveau_crtc.h&quot;</span>
<span class="cp">#include &quot;nouveau_hw.h&quot;</span>
<span class="cp">#include &quot;nouveau_gpio.h&quot;</span>
<span class="cp">#include &quot;nvreg.h&quot;</span>

<span class="kt">int</span> <span class="nf">nv04_dac_output_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcb</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">or</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">|</span> <span class="n">OUTPUT_C</span><span class="p">))</span>
		<span class="n">offset</span> <span class="o">+=</span> <span class="mh">0x68</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">or</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">|</span> <span class="n">OUTPUT_B</span><span class="p">))</span>
		<span class="n">offset</span> <span class="o">+=</span> <span class="mh">0x2000</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * arbitrary limit to number of sense oscillations tolerated in one sample</span>
<span class="cm"> * period (observed to be at least 13 in &quot;nvidia&quot;)</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_HBLANK_OSC 20</span>

<span class="cm">/*</span>
<span class="cm"> * arbitrary limit to number of conflicting sample pairs to tolerate at a</span>
<span class="cm"> * voltage step (observed to be at least 5 in &quot;nvidia&quot;)</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_SAMPLE_PAIRS 10</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sample_load_twice</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">sense</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bool</span> <span class="n">sense_a</span><span class="p">,</span> <span class="n">sense_b</span><span class="p">,</span> <span class="n">sense_b_prime</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * wait for bit 0 clear -- out of hblank -- (say reg value 0x4),</span>
<span class="cm">		 * then wait for transition 0x4-&gt;0x5-&gt;0x4: enter hblank, leave</span>
<span class="cm">		 * hblank again</span>
<span class="cm">		 * use a 10ms timeout (guards against crtc being inactive, in</span>
<span class="cm">		 * which case blank state would never change)</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_wait_eq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">10000000</span><span class="p">,</span> <span class="n">NV_PRMCIO_INP0__COLOR</span><span class="p">,</span>
				     <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_wait_eq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">10000000</span><span class="p">,</span> <span class="n">NV_PRMCIO_INP0__COLOR</span><span class="p">,</span>
				     <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_wait_eq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">10000000</span><span class="p">,</span> <span class="n">NV_PRMCIO_INP0__COLOR</span><span class="p">,</span>
				     <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="cm">/* when level triggers, sense is _LO_ */</span>
		<span class="n">sense_a</span> <span class="o">=</span> <span class="n">nv_rd08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMCIO_INP0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">;</span>

		<span class="cm">/* take another reading until it agrees with sense_a... */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
			<span class="n">sense_b</span> <span class="o">=</span> <span class="n">nv_rd08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMCIO_INP0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sense_a</span> <span class="o">!=</span> <span class="n">sense_b</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">sense_b_prime</span> <span class="o">=</span>
					<span class="n">nv_rd08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMCIO_INP0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">sense_b</span> <span class="o">==</span> <span class="n">sense_b_prime</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/* ... unless two consecutive subsequent</span>
<span class="cm">					 * samples agree; sense_a is replaced */</span>
					<span class="n">sense_a</span> <span class="o">=</span> <span class="n">sense_b</span><span class="p">;</span>
					<span class="cm">/* force mis-match so we loop */</span>
					<span class="n">sense_b</span> <span class="o">=</span> <span class="o">!</span><span class="n">sense_a</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">sense_a</span> <span class="o">!=</span> <span class="n">sense_b</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">++</span><span class="n">j</span> <span class="o">&lt;</span> <span class="n">MAX_HBLANK_OSC</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">j</span> <span class="o">==</span> <span class="n">MAX_HBLANK_OSC</span><span class="p">)</span>
			<span class="cm">/* with so much oscillation, default to sense:LO */</span>
			<span class="n">sense</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">sense</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">sense_a</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">drm_connector_status</span> <span class="nf">nv04_dac_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
						 <span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">saved_seq1</span><span class="p">,</span> <span class="n">saved_pi</span><span class="p">,</span> <span class="n">saved_rpc1</span><span class="p">,</span> <span class="n">saved_cr_mode</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">saved_palette0</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">saved_palette_mask</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">saved_rtest_ctrl</span><span class="p">,</span> <span class="n">saved_rgen_ctrl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">blue</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">sense</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * for this detection to work, there needs to be a mode set up on the</span>
<span class="cm">	 * CRTC.  this is presumed to be the case</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_two_heads</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="cm">/* only implemented for head A for now */</span>
		<span class="n">NVSetOwner</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">saved_cr_mode</span> <span class="o">=</span> <span class="n">NVReadVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CR_MODE_INDEX</span><span class="p">);</span>
	<span class="n">NVWriteVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CR_MODE_INDEX</span><span class="p">,</span> <span class="n">saved_cr_mode</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">);</span>

	<span class="n">saved_seq1</span> <span class="o">=</span> <span class="n">NVReadVgaSeq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_VIO_SR_CLOCK_INDEX</span><span class="p">);</span>
	<span class="n">NVWriteVgaSeq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_VIO_SR_CLOCK_INDEX</span><span class="p">,</span> <span class="n">saved_seq1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">);</span>

	<span class="n">saved_rtest_ctrl</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span><span class="p">,</span>
		      <span class="n">saved_rtest_ctrl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF</span><span class="p">);</span>

	<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">saved_pi</span> <span class="o">=</span> <span class="n">NVReadVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CRE_PIXEL_INDEX</span><span class="p">);</span>
	<span class="n">NVWriteVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CRE_PIXEL_INDEX</span><span class="p">,</span>
		       <span class="n">saved_pi</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x80</span> <span class="o">|</span> <span class="n">MASK</span><span class="p">(</span><span class="n">NV_CIO_CRE_PIXEL_FORMAT</span><span class="p">)));</span>
	<span class="n">saved_rpc1</span> <span class="o">=</span> <span class="n">NVReadVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CRE_RPC1_INDEX</span><span class="p">);</span>
	<span class="n">NVWriteVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CRE_RPC1_INDEX</span><span class="p">,</span> <span class="n">saved_rpc1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xc0</span><span class="p">);</span>

	<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_READ_MODE_ADDRESS</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">saved_palette0</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_PALETTE_DATA</span><span class="p">);</span>
	<span class="n">saved_palette_mask</span> <span class="o">=</span> <span class="n">nv_rd08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_PIXEL_MASK</span><span class="p">);</span>
	<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_PIXEL_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">saved_rgen_ctrl</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_GENERAL_CONTROL</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_GENERAL_CONTROL</span><span class="p">,</span>
		      <span class="p">(</span><span class="n">saved_rgen_ctrl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">NV_PRAMDAC_GENERAL_CONTROL_BPC_8BITS</span> <span class="o">|</span>
					   <span class="n">NV_PRAMDAC_GENERAL_CONTROL_TERMINATION_75OHM</span><span class="p">))</span> <span class="o">|</span>
		      <span class="n">NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_ON</span><span class="p">);</span>

	<span class="n">blue</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* start of test range */</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">bool</span> <span class="n">sense_pair</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_WRITE_MODE_ADDRESS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_PALETTE_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_PALETTE_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="cm">/* testing blue won&#39;t find monochrome monitors.  I don&#39;t care */</span>
		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_PALETTE_DATA</span><span class="p">,</span> <span class="n">blue</span><span class="p">);</span>

		<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* take sample pairs until both samples in the pair agree */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sample_load_twice</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">sense_pair</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">sense_pair</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">sense_pair</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">&amp;&amp;</span>
							<span class="o">++</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_SAMPLE_PAIRS</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">MAX_SAMPLE_PAIRS</span><span class="p">)</span>
			<span class="cm">/* too much oscillation defaults to LO */</span>
			<span class="n">sense</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">sense</span> <span class="o">=</span> <span class="n">sense_pair</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

	<span class="cm">/*</span>
<span class="cm">	 * if sense goes LO before blue ramps to 0x18, monitor is not connected.</span>
<span class="cm">	 * ergo, if blue gets to 0x18, monitor must be connected</span>
<span class="cm">	 */</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">++</span><span class="n">blue</span> <span class="o">&lt;</span> <span class="mh">0x18</span> <span class="o">&amp;&amp;</span> <span class="n">sense</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_PIXEL_MASK</span><span class="p">,</span> <span class="n">saved_palette_mask</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_GENERAL_CONTROL</span><span class="p">,</span> <span class="n">saved_rgen_ctrl</span><span class="p">);</span>
	<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_WRITE_MODE_ADDRESS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PRMDIO_PALETTE_DATA</span><span class="p">,</span> <span class="n">saved_palette0</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span><span class="p">,</span> <span class="n">saved_rtest_ctrl</span><span class="p">);</span>
	<span class="n">NVWriteVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CRE_PIXEL_INDEX</span><span class="p">,</span> <span class="n">saved_pi</span><span class="p">);</span>
	<span class="n">NVWriteVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CRE_RPC1_INDEX</span><span class="p">,</span> <span class="n">saved_rpc1</span><span class="p">);</span>
	<span class="n">NVWriteVgaSeq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_VIO_SR_CLOCK_INDEX</span><span class="p">,</span> <span class="n">saved_seq1</span><span class="p">);</span>
	<span class="n">NVWriteVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CIO_CR_MODE_INDEX</span><span class="p">,</span> <span class="n">saved_cr_mode</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">blue</span> <span class="o">==</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Load detected on head A</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">connector_status_connected</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">connector_status_disconnected</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">uint32_t</span> <span class="nf">nv17_dac_sample_load</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcb</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">sample</span><span class="p">,</span> <span class="n">testval</span><span class="p">,</span> <span class="n">regoffset</span> <span class="o">=</span> <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">saved_powerctrl_2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">saved_powerctrl_4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">saved_routput</span><span class="p">,</span>
		<span class="n">saved_rtest_ctrl</span><span class="p">,</span> <span class="n">saved_gpio0</span><span class="p">,</span> <span class="n">saved_gpio1</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="n">routput</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">head</span><span class="p">;</span>

<span class="cp">#define RGB_TEST_DATA(r, g, b) (r &lt;&lt; 0 | g &lt;&lt; 10 | b &lt;&lt; 20)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">OUTPUT_TV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">testval</span> <span class="o">=</span> <span class="n">RGB_TEST_DATA</span><span class="p">(</span><span class="mh">0xa0</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vbios</span><span class="p">.</span><span class="n">tvdactestval</span><span class="p">)</span>
			<span class="n">testval</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vbios</span><span class="p">.</span><span class="n">tvdactestval</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">testval</span> <span class="o">=</span> <span class="n">RGB_TEST_DATA</span><span class="p">(</span><span class="mh">0x140</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">);</span> <span class="cm">/* 0x94050140 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vbios</span><span class="p">.</span><span class="n">dactestval</span><span class="p">)</span>
			<span class="n">testval</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vbios</span><span class="p">.</span><span class="n">dactestval</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">saved_rtest_ctrl</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">,</span>
		      <span class="n">saved_rtest_ctrl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF</span><span class="p">);</span>

	<span class="n">saved_powerctrl_2</span> <span class="o">=</span> <span class="n">nvReadMC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PBUS_POWERCTRL_2</span><span class="p">);</span>

	<span class="n">nvWriteMC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PBUS_POWERCTRL_2</span><span class="p">,</span> <span class="n">saved_powerctrl_2</span> <span class="o">&amp;</span> <span class="mh">0xd7ffffff</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">regoffset</span> <span class="o">==</span> <span class="mh">0x68</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">saved_powerctrl_4</span> <span class="o">=</span> <span class="n">nvReadMC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PBUS_POWERCTRL_4</span><span class="p">);</span>
		<span class="n">nvWriteMC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PBUS_POWERCTRL_4</span><span class="p">,</span> <span class="n">saved_powerctrl_4</span> <span class="o">&amp;</span> <span class="mh">0xffffffcf</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">saved_gpio1</span> <span class="o">=</span> <span class="n">nouveau_gpio_func_get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">DCB_GPIO_TVDAC1</span><span class="p">);</span>
	<span class="n">saved_gpio0</span> <span class="o">=</span> <span class="n">nouveau_gpio_func_get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">DCB_GPIO_TVDAC0</span><span class="p">);</span>

	<span class="n">nouveau_gpio_func_set</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">DCB_GPIO_TVDAC1</span><span class="p">,</span> <span class="n">dcb</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">OUTPUT_TV</span><span class="p">);</span>
	<span class="n">nouveau_gpio_func_set</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">DCB_GPIO_TVDAC0</span><span class="p">,</span> <span class="n">dcb</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">OUTPUT_TV</span><span class="p">);</span>

	<span class="n">msleep</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>

	<span class="n">saved_routput</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">);</span>
	<span class="n">head</span> <span class="o">=</span> <span class="p">(</span><span class="n">saved_routput</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="cm">/* if there&#39;s a spare crtc, using it will minimise flicker */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">NVReadVgaCrtc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">head</span><span class="p">,</span> <span class="n">NV_CIO_CRE_RPC1_INDEX</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xC0</span><span class="p">))</span>
		<span class="n">head</span> <span class="o">^=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* nv driver and nv31 use 0xfffffeee, nv34 and 6600 use 0xfffffece */</span>
	<span class="n">routput</span> <span class="o">=</span> <span class="p">(</span><span class="n">saved_routput</span> <span class="o">&amp;</span> <span class="mh">0xfffffece</span><span class="p">)</span> <span class="o">|</span> <span class="n">head</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_40</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">OUTPUT_TV</span><span class="p">)</span>
			<span class="n">routput</span> <span class="o">|=</span> <span class="mh">0x1a</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">routput</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1a</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">,</span> <span class="n">routput</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">,</span> <span class="n">temp</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">head</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TESTPOINT_DATA</span><span class="p">,</span>
		      <span class="n">NV_PRAMDAC_TESTPOINT_DATA_NOTBLANK</span> <span class="o">|</span> <span class="n">testval</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">head</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">head</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span><span class="p">,</span>
		      <span class="n">temp</span> <span class="o">|</span> <span class="n">NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>

	<span class="n">sample</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">);</span>
	<span class="cm">/* do it again just in case it&#39;s a residual current */</span>
	<span class="n">sample</span> <span class="o">&amp;=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">head</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">head</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span><span class="p">,</span>
		      <span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">head</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TESTPOINT_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* bios does something more complex for restoring, but I think this is good enough */</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">,</span> <span class="n">saved_routput</span><span class="p">);</span>
	<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span> <span class="o">+</span> <span class="n">regoffset</span><span class="p">,</span> <span class="n">saved_rtest_ctrl</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">regoffset</span> <span class="o">==</span> <span class="mh">0x68</span><span class="p">)</span>
		<span class="n">nvWriteMC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PBUS_POWERCTRL_4</span><span class="p">,</span> <span class="n">saved_powerctrl_4</span><span class="p">);</span>
	<span class="n">nvWriteMC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV_PBUS_POWERCTRL_2</span><span class="p">,</span> <span class="n">saved_powerctrl_2</span><span class="p">);</span>

	<span class="n">nouveau_gpio_func_set</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">DCB_GPIO_TVDAC1</span><span class="p">,</span> <span class="n">saved_gpio1</span><span class="p">);</span>
	<span class="n">nouveau_gpio_func_set</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">DCB_GPIO_TVDAC0</span><span class="p">,</span> <span class="n">saved_gpio0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sample</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">drm_connector_status</span>
<span class="nf">nv17_dac_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcb</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv04_dac_in_use</span><span class="p">(</span><span class="n">encoder</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">connector_status_disconnected</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv17_dac_sample_load</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span> <span class="o">&amp;</span>
	    <span class="n">NV_PRAMDAC_TEST_CONTROL_SENSEB_ALLHI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Load detected on output %c</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="sc">&#39;@&#39;</span> <span class="o">+</span> <span class="n">ffs</span><span class="p">(</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">or</span><span class="p">));</span>
		<span class="k">return</span> <span class="n">connector_status_connected</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">connector_status_disconnected</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">nv04_dac_mode_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv04_dac_in_use</span><span class="p">(</span><span class="n">encoder</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv04_dac_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_encoder_helper_funcs</span> <span class="o">*</span><span class="n">helper</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">helper_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">head</span> <span class="o">=</span> <span class="n">nouveau_crtc</span><span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="n">helper</span><span class="o">-&gt;</span><span class="n">dpms</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_OFF</span><span class="p">);</span>

	<span class="n">nv04_dfp_disable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">head</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv04_dac_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">head</span> <span class="o">=</span> <span class="n">nouveau_crtc</span><span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_gf4_disp_arch</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">rebind</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dac_offset</span> <span class="o">=</span> <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
		<span class="kt">uint32_t</span> <span class="n">otherdac</span><span class="p">;</span>

		<span class="cm">/* bit 16-19 are bits that are set on some G70 cards,</span>
<span class="cm">		 * but don&#39;t seem to have much effect */</span>
		<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">dac_offset</span><span class="p">,</span>
			      <span class="n">head</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="n">NV_PRAMDAC_DACCLK_SEL_DACCLK</span><span class="p">);</span>
		<span class="cm">/* force any other vga encoders to bind to the other crtc */</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">rebind</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rebind</span> <span class="o">==</span> <span class="n">encoder</span>
			    <span class="o">||</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">rebind</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">!=</span> <span class="n">OUTPUT_ANALOG</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">dac_offset</span> <span class="o">=</span> <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="n">rebind</span><span class="p">);</span>
			<span class="n">otherdac</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">dac_offset</span><span class="p">);</span>
			<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">dac_offset</span><span class="p">,</span>
				      <span class="p">(</span><span class="n">otherdac</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x0100</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">head</span> <span class="o">^</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* This could use refinement for flatpanels, but it should work this way */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0x44</span><span class="p">)</span>
		<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span> <span class="o">+</span> <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="n">encoder</span><span class="p">),</span> <span class="mh">0xf0000000</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_TEST_CONTROL</span> <span class="o">+</span> <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="n">encoder</span><span class="p">),</span> <span class="mh">0x00100000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv04_dac_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_crtc</span> <span class="o">*</span><span class="n">nv_crtc</span> <span class="o">=</span> <span class="n">nouveau_crtc</span><span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_encoder_helper_funcs</span> <span class="o">*</span><span class="n">helper</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">helper_private</span><span class="p">;</span>

	<span class="n">helper</span><span class="o">-&gt;</span><span class="n">dpms</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">);</span>

	<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Output %s is running on CRTC %d using output %c</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drm_get_connector_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nouveau_encoder_connector_get</span><span class="p">(</span><span class="n">nv_encoder</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">),</span>
		<span class="n">nv_crtc</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">,</span> <span class="sc">&#39;@&#39;</span> <span class="o">+</span> <span class="n">ffs</span><span class="p">(</span><span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">or</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">nv04_dac_update_dacclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcb</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_gf4_disp_arch</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="o">*</span><span class="n">dac_users</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dac_users</span><span class="p">[</span><span class="n">ffs</span><span class="p">(</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">or</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
		<span class="kt">int</span> <span class="n">dacclk_off</span> <span class="o">=</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
		<span class="kt">uint32_t</span> <span class="n">dacclk</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dacclk_off</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">dac_users</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dcb</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>
			<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dacclk_off</span><span class="p">,</span> <span class="n">dacclk</span> <span class="o">|</span> <span class="n">NV_PRAMDAC_DACCLK_SEL_DACCLK</span><span class="p">);</span>

		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">dac_users</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dcb</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!*</span><span class="n">dac_users</span><span class="p">)</span>
				<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dacclk_off</span><span class="p">,</span>
					<span class="n">dacclk</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NV_PRAMDAC_DACCLK_SEL_DACCLK</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Check if the DAC corresponding to &#39;encoder&#39; is being used by</span>
<span class="cm"> * someone else. */</span>
<span class="n">bool</span> <span class="nf">nv04_dac_in_use</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcb</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">nv_gf4_disp_arch</span><span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dac_users</span><span class="p">[</span><span class="n">ffs</span><span class="p">(</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">or</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dcb</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv04_dac_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">last_dpms</span> <span class="o">==</span> <span class="n">mode</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">last_dpms</span> <span class="o">=</span> <span class="n">mode</span><span class="p">;</span>

	<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Setting dpms mode %d on vga encoder (output %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">mode</span><span class="p">,</span> <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">);</span>

	<span class="n">nv04_dac_update_dacclk</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">mode</span> <span class="o">==</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv04_dac_save</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_gf4_disp_arch</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">restore</span><span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="n">NVReadRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span>
							  <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="n">encoder</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv04_dac_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_gf4_disp_arch</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">NVWriteRAMDAC</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_PRAMDAC_DACCLK</span> <span class="o">+</span> <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="n">encoder</span><span class="p">),</span>
			      <span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">restore</span><span class="p">.</span><span class="n">output</span><span class="p">);</span>

	<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">last_dpms</span> <span class="o">=</span> <span class="n">NV_DPMS_CLEARED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nv04_dac_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">nouveau_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>

	<span class="n">NV_DEBUG_KMS</span><span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">drm_encoder_cleanup</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">nv_encoder</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_encoder_helper_funcs</span> <span class="n">nv04_dac_helper_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">nv04_dac_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">save</span> <span class="o">=</span> <span class="n">nv04_dac_save</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restore</span> <span class="o">=</span> <span class="n">nv04_dac_restore</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_fixup</span> <span class="o">=</span> <span class="n">nv04_dac_mode_fixup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span> <span class="n">nv04_dac_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">commit</span> <span class="o">=</span> <span class="n">nv04_dac_commit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set</span> <span class="o">=</span> <span class="n">nv04_dac_mode_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">detect</span> <span class="o">=</span> <span class="n">nv04_dac_detect</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_encoder_helper_funcs</span> <span class="n">nv17_dac_helper_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">nv04_dac_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">save</span> <span class="o">=</span> <span class="n">nv04_dac_save</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restore</span> <span class="o">=</span> <span class="n">nv04_dac_restore</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_fixup</span> <span class="o">=</span> <span class="n">nv04_dac_mode_fixup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span> <span class="n">nv04_dac_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">commit</span> <span class="o">=</span> <span class="n">nv04_dac_commit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set</span> <span class="o">=</span> <span class="n">nv04_dac_mode_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">detect</span> <span class="o">=</span> <span class="n">nv17_dac_detect</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_encoder_funcs</span> <span class="n">nv04_dac_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nv04_dac_destroy</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span>
<span class="nf">nv04_dac_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">drm_encoder_helper_funcs</span> <span class="o">*</span><span class="n">helper</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_encoder</span> <span class="o">*</span><span class="n">nv_encoder</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">connector</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>

	<span class="n">nv_encoder</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">nv_encoder</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_encoder</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">encoder</span> <span class="o">=</span> <span class="n">to_drm_encoder</span><span class="p">(</span><span class="n">nv_encoder</span><span class="p">);</span>

	<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">dcb</span> <span class="o">=</span> <span class="n">entry</span><span class="p">;</span>
	<span class="n">nv_encoder</span><span class="o">-&gt;</span><span class="n">or</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">or</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_gf4_disp_arch</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">helper</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">nv17_dac_helper_funcs</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">helper</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">nv04_dac_helper_funcs</span><span class="p">;</span>

	<span class="n">drm_encoder_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nv04_dac_funcs</span><span class="p">,</span> <span class="n">DRM_MODE_ENCODER_DAC</span><span class="p">);</span>
	<span class="n">drm_encoder_helper_add</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">helper</span><span class="p">);</span>

	<span class="n">encoder</span><span class="o">-&gt;</span><span class="n">possible_crtcs</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">heads</span><span class="p">;</span>
	<span class="n">encoder</span><span class="o">-&gt;</span><span class="n">possible_clones</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">drm_mode_connector_attach_encoder</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="n">encoder</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
