Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot new_7_behav xil_defaultlib.new_7 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.enable
Compiling module xil_defaultlib.enable2
Compiling module xil_defaultlib.Chart
Compiling module xil_defaultlib.SinglePortRAM_generic(AddrWidth=...
Compiling module xil_defaultlib.Subsystem
Compiling module xil_defaultlib.FIR_system_new
Compiling module xil_defaultlib.Chart1
Compiling module xil_defaultlib.main_module_new
Compiling module xil_defaultlib.new_7
Compiling module xil_defaultlib.glbl
Built simulation snapshot new_7_behav
