## 1-bit magnitude comparator implementation using biological logic blocks

### Building the model

Osnovna implementacija 1-bitnega primerjalnika reda velikosti v digitalnih vezjih:

![1-bit magnitude comparator digital circuit](slike/1_bit_magnitude_comparator/png/1_bit_comparator_original_white.drawio.png)

Biološki gradniki podpirajo le vrata OR in NOT, zato potrebujemo vezje pretvoriti tako, da bo uporabljalo le te gradnike.

Predelano vezje:
![1-bit magnitude comparator converted to only use not and or gates](slike/1_bit_magnitude_comparator/png/1_bit_comparator_or_not_with_model_notation_without_notation_white.drawio.png)

V modelu **comparator_model** (_1\_bit\_magnitude\_comparator.ipynb_) shranjujemo rezultate po naslednji shemi:
![1-bit magnitude comparator converted to only use not and or gates with notation](slike/1_bit_magnitude_comparator/png/1_bit_comparator_or_not_with_model_notation_with_notation_white.drawio.png)

### Testing the model

![A0B0](slike/1_bit_magnitude_comparator/png/comparator_simulation.png)

## 1-bit identity comparator implementation using biological logic blocks

### Building the model

Osnovna implementacija 1-bitnega primerjalnika enakosti v digitalnih vezjih:

![1-bit identity comparator digital circuit](slike/1_bit_identity_comparator/png/1_bit_identity_comparator_original.drawio.png)

Biološki gradniki podpirajo le vrata OR in NOT, zato potrebujemo vezje pretvoriti tako, da bo uporabljalo le te gradnike.

Predelano vezje:
![1-bit identity comparator converted to only use not and or gates](slike/1_bit_identity_comparator/png/1_bit_identity_comparator_with_or_not.drawio.png)

V modelu **comparator_model** (_1\_bit\_identity\_comparator.ipynb_) shranjujemo rezultate po naslednji shemi:
![1-bit identity comparator converted to only use not and or gates with notation](slike/1_bit_identity_comparator/png/1_bit_identity_comparator_with_or_not_with_notation.drawio.png)

### Testing the model

![1-bit identity comparator simulation results](slike/1_bit_identity_comparator/png/comparator_simulation.png)

## 2-bit identity comparator implementation using biological logic blocks

### Building the model

Osnovna implementacija 2-bitnega primerjalnika enakosti v digitalnih vezjih:

![2-bit identity comparator digital circuit](slike/2_bit_identity_comparator/png/2_bit_identity_comparator_original.drawio.png)

Biološki gradniki podpirajo le vrata OR in NOT, zato potrebujemo vezje pretvoriti tako, da bo uporabljalo le te gradnike.

Predelano vezje:
![2-bit identity comparator converted to only use not and or gates](slike/2_bit_identity_comparator/png/2_bit_identity_comparator_original_or_not.drawio.png)

V modelu **comparator_model** (_2\_bit\_identity\_comparator.ipynb_) shranjujemo rezultate po naslednji shemi:
![2-bit identity comparator converted to only use not and or gates with notation](slike/2_bit_identity_comparator/png/2_bit_identity_comparator_or_not_with_notation.drawio.png)

### Testing the model

![2-bit identity comparator simulation results](slike/2_bit_identity_comparator/png/comparator_simulation.png)

## 1-bit reversible feynman gate implementation using biological logic blocks

### Building the model

Osnovna implementacija 1-bitnih reverzibilnih Feynman vrat v digitalnih vezjih:

![1-bit reversible feynman gate digital circuit](slike/1_bit_reversible_feynman_gate/png/1_bit_reversible_feynman_gate_original.drawio.png)

Biološki gradniki podpirajo le vrata OR in NOT, zato potrebujemo vezje pretvoriti tako, da bo uporabljalo le te gradnike.

Predelano vezje:
![1-bit reversible feynman gate converted to only use not and or gates](slike/1_bit_reversible_feynman_gate/png/1_bit_reversible_feynman_gate_not_or.drawio.png)

V modelu **reversible_feynman_gate** (_1\_bit\_reversible\_feynman\_gate.ipynb_) shranjujemo rezultate po naslednji shemi:
![1-bit reversible feynman gate converted to only use not and or gates with notation](slike/1_bit_reversible_feynman_gate/png/1_bit_reversible_feynman_gate_or_not_with_notation.drawio.png)

### Testing the model

![1-bit reversible feynman gate simulation results](slike/1_bit_reversible_feynman_gate/png/reversible_feynman_gate_simulation.png)