{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607843763722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607843763732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 15:16:03 2020 " "Processing started: Sun Dec 13 15:16:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607843763732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843763732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843763732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607843764054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607843764054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "record.v 1 1 " "Found 1 design units, including 1 entities, in source file record.v" { { "Info" "ISGN_ENTITY_NAME" "1 record " "Found entity 1: record" {  } { { "record.v" "" { Text "E:/My-program/eleOrgan/record.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607843771829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843771829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "play.v 1 1 " "Found 1 design units, including 1 entities, in source file play.v" { { "Info" "ISGN_ENTITY_NAME" "1 play " "Found entity 1: play" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607843771829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843771829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607843771829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843771829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotMatrix " "Found entity 1: dotMatrix" {  } { { "dotMatrix.v" "" { Text "E:/My-program/eleOrgan/dotMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607843771829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843771829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "E:/My-program/eleOrgan/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607843771839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843771839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tube.v 1 1 " "Found 1 design units, including 1 entities, in source file tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 tube " "Found entity 1: tube" {  } { { "tube.v" "" { Text "E:/My-program/eleOrgan/tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607843771839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843771839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.v 1 1 " "Found 1 design units, including 1 entities, in source file freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "freq.v" "" { Text "E:/My-program/eleOrgan/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607843771839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843771839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607843771869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotMatrix dotMatrix:u1 " "Elaborating entity \"dotMatrix\" for hierarchy \"dotMatrix:u1\"" {  } { { "main.v" "u1" { Text "E:/My-program/eleOrgan/main.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dotmatrix.v(33) " "Verilog HDL assignment warning at dotmatrix.v(33): truncated value with size 32 to match size of target (3)" {  } { { "dotmatrix.v" "" { Text "E:/My-program/eleOrgan/dotmatrix.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|dotMatrix:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:u2 " "Elaborating entity \"freq\" for hierarchy \"freq:u2\"" {  } { { "main.v" "u2" { Text "E:/My-program/eleOrgan/main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 freq.v(74) " "Verilog HDL assignment warning at freq.v(74): truncated value with size 32 to match size of target (13)" {  } { { "freq.v" "" { Text "E:/My-program/eleOrgan/freq.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|freq:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u3 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u3\"" {  } { { "main.v" "u3" { Text "E:/My-program/eleOrgan/main.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 debounce.v(39) " "Verilog HDL assignment warning at debounce.v(39): truncated value with size 32 to match size of target (15)" {  } { { "debounce.v" "" { Text "E:/My-program/eleOrgan/debounce.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|debounce:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "play play:u4 " "Elaborating entity \"play\" for hierarchy \"play:u4\"" {  } { { "main.v" "u4" { Text "E:/My-program/eleOrgan/main.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 play.v(72) " "Verilog HDL assignment warning at play.v(72): truncated value with size 32 to match size of target (18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 play.v(82) " "Verilog HDL assignment warning at play.v(82): truncated value with size 32 to match size of target (6)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[0\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[0\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[0\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[0\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[1\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[1\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[1\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[1\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[2\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[2\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[2\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[2\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[3\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[3\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[3\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[3\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[4\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[4\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[4\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[4\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[5\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[5\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[5\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[5\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[6\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[6\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[6\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[6\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[7\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[7\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[7\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[7\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[8\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[8\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[8\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[8\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[9\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[9\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[9\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[9\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[10\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[10\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[10\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[10\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[11\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[11\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[11\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[11\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[12\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[12\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[12\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[12\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[13\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[13\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[13\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[13\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[14\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[14\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[14\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[14\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[15\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[15\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[15\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[15\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[16\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[16\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[16\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[16\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[17\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[17\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[17\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[17\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[18\]\[0\] play.v(18) " "Inferred latch for \"music_tone\[18\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_tone\[18\]\[1\] play.v(18) " "Inferred latch for \"music_tone\[18\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[0\]\[0\] play.v(18) " "Inferred latch for \"music_value\[0\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[0\]\[1\] play.v(18) " "Inferred latch for \"music_value\[0\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[0\]\[2\] play.v(18) " "Inferred latch for \"music_value\[0\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[1\]\[0\] play.v(18) " "Inferred latch for \"music_value\[1\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[1\]\[1\] play.v(18) " "Inferred latch for \"music_value\[1\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[1\]\[2\] play.v(18) " "Inferred latch for \"music_value\[1\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[2\]\[0\] play.v(18) " "Inferred latch for \"music_value\[2\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[2\]\[1\] play.v(18) " "Inferred latch for \"music_value\[2\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[2\]\[2\] play.v(18) " "Inferred latch for \"music_value\[2\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[3\]\[0\] play.v(18) " "Inferred latch for \"music_value\[3\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[3\]\[1\] play.v(18) " "Inferred latch for \"music_value\[3\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[3\]\[2\] play.v(18) " "Inferred latch for \"music_value\[3\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[4\]\[0\] play.v(18) " "Inferred latch for \"music_value\[4\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772069 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[4\]\[1\] play.v(18) " "Inferred latch for \"music_value\[4\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[4\]\[2\] play.v(18) " "Inferred latch for \"music_value\[4\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[5\]\[0\] play.v(18) " "Inferred latch for \"music_value\[5\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[5\]\[1\] play.v(18) " "Inferred latch for \"music_value\[5\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[5\]\[2\] play.v(18) " "Inferred latch for \"music_value\[5\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[6\]\[0\] play.v(18) " "Inferred latch for \"music_value\[6\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[6\]\[1\] play.v(18) " "Inferred latch for \"music_value\[6\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[6\]\[2\] play.v(18) " "Inferred latch for \"music_value\[6\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[7\]\[0\] play.v(18) " "Inferred latch for \"music_value\[7\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[7\]\[1\] play.v(18) " "Inferred latch for \"music_value\[7\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[7\]\[2\] play.v(18) " "Inferred latch for \"music_value\[7\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[8\]\[0\] play.v(18) " "Inferred latch for \"music_value\[8\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[8\]\[1\] play.v(18) " "Inferred latch for \"music_value\[8\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[8\]\[2\] play.v(18) " "Inferred latch for \"music_value\[8\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[9\]\[0\] play.v(18) " "Inferred latch for \"music_value\[9\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[9\]\[1\] play.v(18) " "Inferred latch for \"music_value\[9\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[9\]\[2\] play.v(18) " "Inferred latch for \"music_value\[9\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[10\]\[0\] play.v(18) " "Inferred latch for \"music_value\[10\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[10\]\[1\] play.v(18) " "Inferred latch for \"music_value\[10\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[10\]\[2\] play.v(18) " "Inferred latch for \"music_value\[10\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[11\]\[0\] play.v(18) " "Inferred latch for \"music_value\[11\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[11\]\[1\] play.v(18) " "Inferred latch for \"music_value\[11\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[11\]\[2\] play.v(18) " "Inferred latch for \"music_value\[11\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[12\]\[0\] play.v(18) " "Inferred latch for \"music_value\[12\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[12\]\[1\] play.v(18) " "Inferred latch for \"music_value\[12\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[12\]\[2\] play.v(18) " "Inferred latch for \"music_value\[12\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[13\]\[0\] play.v(18) " "Inferred latch for \"music_value\[13\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[13\]\[1\] play.v(18) " "Inferred latch for \"music_value\[13\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[13\]\[2\] play.v(18) " "Inferred latch for \"music_value\[13\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[14\]\[0\] play.v(18) " "Inferred latch for \"music_value\[14\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[14\]\[1\] play.v(18) " "Inferred latch for \"music_value\[14\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[14\]\[2\] play.v(18) " "Inferred latch for \"music_value\[14\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[15\]\[0\] play.v(18) " "Inferred latch for \"music_value\[15\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[15\]\[1\] play.v(18) " "Inferred latch for \"music_value\[15\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[15\]\[2\] play.v(18) " "Inferred latch for \"music_value\[15\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[16\]\[0\] play.v(18) " "Inferred latch for \"music_value\[16\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[16\]\[1\] play.v(18) " "Inferred latch for \"music_value\[16\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[16\]\[2\] play.v(18) " "Inferred latch for \"music_value\[16\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[17\]\[0\] play.v(18) " "Inferred latch for \"music_value\[17\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[17\]\[1\] play.v(18) " "Inferred latch for \"music_value\[17\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[17\]\[2\] play.v(18) " "Inferred latch for \"music_value\[17\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[18\]\[0\] play.v(18) " "Inferred latch for \"music_value\[18\]\[0\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[18\]\[1\] play.v(18) " "Inferred latch for \"music_value\[18\]\[1\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music_value\[18\]\[2\] play.v(18) " "Inferred latch for \"music_value\[18\]\[2\]\" at play.v(18)" {  } { { "play.v" "" { Text "E:/My-program/eleOrgan/play.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|play:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "record record:u5 " "Elaborating entity \"record\" for hierarchy \"record:u5\"" {  } { { "main.v" "u5" { Text "E:/My-program/eleOrgan/main.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rise_key record.v(26) " "Verilog HDL or VHDL warning at record.v(26): object \"rise_key\" assigned a value but never read" {  } { { "record.v" "" { Text "E:/My-program/eleOrgan/record.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|record:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 record.v(76) " "Verilog HDL assignment warning at record.v(76): truncated value with size 32 to match size of target (7)" {  } { { "record.v" "" { Text "E:/My-program/eleOrgan/record.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|record:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 record.v(89) " "Verilog HDL assignment warning at record.v(89): truncated value with size 32 to match size of target (18)" {  } { { "record.v" "" { Text "E:/My-program/eleOrgan/record.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|record:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 record.v(98) " "Verilog HDL assignment warning at record.v(98): truncated value with size 32 to match size of target (7)" {  } { { "record.v" "" { Text "E:/My-program/eleOrgan/record.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|record:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tube tube:u6 " "Elaborating entity \"tube\" for hierarchy \"tube:u6\"" {  } { { "main.v" "u6" { Text "E:/My-program/eleOrgan/main.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tube.v(37) " "Verilog HDL assignment warning at tube.v(37): truncated value with size 32 to match size of target (3)" {  } { { "tube.v" "" { Text "E:/My-program/eleOrgan/tube.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607843772079 "|main|tube:u6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row\[7\] VCC " "Pin \"row\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607843772628 "|main|row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line_g\[0\] GND " "Pin \"line_g\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607843772628 "|main|line_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line_r\[0\] GND " "Pin \"line_r\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607843772628 "|main|line_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607843772628 "|main|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607843772628 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dotmatrix.v" "" { Text "E:/My-program/eleOrgan/dotmatrix.v" 88 -1 0 } } { "tube.v" "" { Text "E:/My-program/eleOrgan/tube.v" 45 -1 0 } } { "dotmatrix.v" "" { Text "E:/My-program/eleOrgan/dotmatrix.v" 32 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607843772628 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[4\] " "No output dependent on input pin \"key\[4\]\"" {  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607843772839 "|main|key[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[7\] " "No output dependent on input pin \"key\[7\]\"" {  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607843772839 "|main|key[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607843772839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1284 " "Implemented 1284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607843772839 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607843772839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1226 " "Implemented 1226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607843772839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607843772839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607843772941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 15:16:12 2020 " "Processing ended: Sun Dec 13 15:16:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607843772941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607843772941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607843772941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607843772941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607843774062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607843774072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 15:16:13 2020 " "Processing started: Sun Dec 13 15:16:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607843774072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607843774072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607843774072 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607843774183 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1607843774183 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1607843774183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607843774233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607843774233 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607843774243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607843774273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607843774273 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607843774304 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607843774304 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607843774414 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607843774414 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607843774414 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607843774414 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607843774414 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607843774414 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607843774474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607843774474 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1607843774484 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1607843774484 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607843774484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607843774484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607843774484 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1607843774484 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607843774494 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607843774494 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1607843774504 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 1 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1607843774534 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "btn\[0\] Global clock " "Automatically promoted some destinations of signal \"btn\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "record:u5\|comb~1 " "Destination \"record:u5\|comb~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607843774534 ""}  } { { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 2 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1607843774534 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "btn\[0\] " "Pin \"btn\[0\]\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { btn[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn\[0\]" } } } } { "main.v" "" { Text "E:/My-program/eleOrgan/main.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "E:/My-program/eleOrgan/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1607843774534 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1607843774534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1607843774544 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1607843774584 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1607843774664 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1607843774664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1607843774664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607843774664 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607843774684 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607843774694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607843774794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607843775104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607843775104 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607843776188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607843776188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607843776248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "E:/My-program/eleOrgan/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607843776569 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607843776569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1607843777452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607843777452 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607843777472 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607843777482 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607843777522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My-program/eleOrgan/output_files/main.fit.smsg " "Generated suppressed messages file E:/My-program/eleOrgan/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607843777562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5549 " "Peak virtual memory: 5549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607843777622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 15:16:17 2020 " "Processing ended: Sun Dec 13 15:16:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607843777622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607843777622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607843777622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607843777622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607843778567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607843778577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 15:16:18 2020 " "Processing started: Sun Dec 13 15:16:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607843778577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607843778577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607843778577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607843778807 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607843778857 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607843778867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607843778977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 15:16:18 2020 " "Processing ended: Sun Dec 13 15:16:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607843778977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607843778977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607843778977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607843778977 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607843779588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607843780099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607843780099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 15:16:19 2020 " "Processing started: Sun Dec 13 15:16:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607843780099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607843780099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607843780099 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1607843780219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607843780359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607843780359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607843780389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607843780389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607843780429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607843781122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607843781212 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607843781212 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607843781212 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607843781212 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607843781222 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1607843781232 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607843781242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.834 " "Worst-case setup slack is -12.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.834           -5856.869 clk  " "  -12.834           -5856.869 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607843781242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.401 " "Worst-case hold slack is 1.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 clk  " "    1.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607843781253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607843781353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607843781363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607843781373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607843781373 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1607843781403 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607843781484 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607843781484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607843781694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 15:16:21 2020 " "Processing ended: Sun Dec 13 15:16:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607843781694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607843781694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607843781694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607843781694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1607843782606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607843782616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 15:16:22 2020 " "Processing started: Sun Dec 13 15:16:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607843782616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607843782616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607843782616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1607843782988 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "main.vo main_v.sdo E:/My-program/eleOrgan/simulation/modelsim/ simulation " "Generated files \"main.vo\" and \"main_v.sdo\" in directory \"E:/My-program/eleOrgan/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1607843783318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607843783348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 15:16:23 2020 " "Processing ended: Sun Dec 13 15:16:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607843783348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607843783348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607843783348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607843783348 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607843783949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607843801787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607843801787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 15:16:41 2020 " "Processing started: Sun Dec 13 15:16:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607843801787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607843801787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp main -c main --netlist_type=sgate " "Command: quartus_npp main -c main --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607843801787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1607843801967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607843801987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 15:16:41 2020 " "Processing ended: Sun Dec 13 15:16:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607843801987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607843801987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607843801987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607843801987 ""}
