# Chapter 3.1: Integer Addition and Subtraction

## ğŸ“‹ Chapter Overview

This chapter covers the fundamental arithmetic operations of addition and subtraction for binary integers. We explore hardware implementations from basic half adders to advanced carry lookahead adders, along with overflow detection mechanisms.

---

## ğŸ¯ Learning Objectives

- Understand half adder and full adder circuits
- Design ripple carry and carry lookahead adders
- Implement subtraction using 2's complement
- Detect and handle overflow conditions
- Compare adder designs for speed and complexity

---

## 1. Half Adder

### ğŸ“Œ Definition

A half adder adds two single bits and produces a sum and carry output. It cannot handle carry input from previous stages.

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                           HALF ADDER                                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Inputs: A, B (1-bit each)                                             â”‚
â”‚   Outputs: Sum (S), Carry (C)                                           â”‚
â”‚                                                                          â”‚
â”‚   Truth Table:                                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”                                           â”‚
â”‚   â”‚  A  â”‚  B  â”‚  S  â”‚   C   â”‚                                           â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤                                           â”‚
â”‚   â”‚  0  â”‚  0  â”‚  0  â”‚   0   â”‚                                           â”‚
â”‚   â”‚  0  â”‚  1  â”‚  1  â”‚   0   â”‚                                           â”‚
â”‚   â”‚  1  â”‚  0  â”‚  1  â”‚   0   â”‚                                           â”‚
â”‚   â”‚  1  â”‚  1  â”‚  0  â”‚   1   â”‚                                           â”‚
â”‚   â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜                                           â”‚
â”‚                                                                          â”‚
â”‚   Boolean Equations:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Sum = A âŠ• B      (XOR gate)                                    â”‚  â”‚
â”‚   â”‚   Carry = A Â· B    (AND gate)                                    â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Circuit Diagram:                                                       â”‚
â”‚                                                                          â”‚
â”‚        A â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”                                                  â”‚
â”‚              â”‚       â”Œâ”´â”                                                 â”‚
â”‚              â”‚       â”‚âŠ•â”œâ”€â”€â”€â”€â”€ Sum                                       â”‚
â”‚              â”‚       â””â”¬â”˜                                                 â”‚
â”‚        B â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                                  â”‚
â”‚              â”‚                                                           â”‚
â”‚              â”‚       â”Œâ”€â”                                                 â”‚
â”‚              â”œâ”€â”€â”€â”€â”€â”€â”€â”‚&â”œâ”€â”€â”€â”€â”€ Carry                                     â”‚
â”‚              â”‚       â””â”€â”˜                                                 â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                  â”‚
â”‚                                                                          â”‚
â”‚   Gate Count: 1 XOR + 1 AND = 2 gates                                   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Full Adder

### ğŸ“Œ Definition

A full adder adds three bits: two operands and a carry input. It produces a sum and carry output.

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                           FULL ADDER                                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Inputs: A, B, Cáµ¢â‚™ (carry in)                                          â”‚
â”‚   Outputs: Sum (S), Câ‚’áµ¤â‚œ (carry out)                                    â”‚
â”‚                                                                          â”‚
â”‚   Truth Table:                                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”                                     â”‚
â”‚   â”‚  A  â”‚  B  â”‚ Cáµ¢â‚™ â”‚  S  â”‚  Câ‚’áµ¤â‚œ â”‚                                     â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤                                     â”‚
â”‚   â”‚  0  â”‚  0  â”‚  0  â”‚  0  â”‚   0   â”‚                                     â”‚
â”‚   â”‚  0  â”‚  0  â”‚  1  â”‚  1  â”‚   0   â”‚                                     â”‚
â”‚   â”‚  0  â”‚  1  â”‚  0  â”‚  1  â”‚   0   â”‚                                     â”‚
â”‚   â”‚  0  â”‚  1  â”‚  1  â”‚  0  â”‚   1   â”‚                                     â”‚
â”‚   â”‚  1  â”‚  0  â”‚  0  â”‚  1  â”‚   0   â”‚                                     â”‚
â”‚   â”‚  1  â”‚  0  â”‚  1  â”‚  0  â”‚   1   â”‚                                     â”‚
â”‚   â”‚  1  â”‚  1  â”‚  0  â”‚  0  â”‚   1   â”‚                                     â”‚
â”‚   â”‚  1  â”‚  1  â”‚  1  â”‚  1  â”‚   1   â”‚                                     â”‚
â”‚   â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜                                     â”‚
â”‚                                                                          â”‚
â”‚   Boolean Equations:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Sum = A âŠ• B âŠ• Cáµ¢â‚™                                              â”‚  â”‚
â”‚   â”‚   Câ‚’áµ¤â‚œ = AB + Cáµ¢â‚™(A âŠ• B)                                         â”‚  â”‚
â”‚   â”‚        = AB + ACáµ¢â‚™ + BCáµ¢â‚™  (alternative form)                    â”‚  â”‚
â”‚   â”‚        = AB + Cáµ¢â‚™(A + B)   (another form)                        â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Full Adder Circuit Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FULL ADDER USING TWO HALF ADDERS                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚                     â”‚   Half    â”‚         â”‚   Half    â”‚                 â”‚
â”‚        A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   Adder   â”‚â”€â”€Pâ”€â”€â”€â”€â”€â”€â”¤   Adder   â”‚â”€â”€â”€â”€â”€ Sum        â”‚
â”‚                     â”‚     1     â”‚         â”‚     2     â”‚                 â”‚
â”‚        B â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤           â”‚    â”Œâ”€â”€â”€â”€â”¤           â”‚                 â”‚
â”‚                     â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜    â”‚    â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                 â”‚
â”‚                           â”‚          â”‚          â”‚                        â”‚
â”‚                           C1         â”‚          C2                       â”‚
â”‚                           â”‚          â”‚          â”‚                        â”‚
â”‚        Cáµ¢â‚™ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚                        â”‚
â”‚                           â”‚                     â”‚                        â”‚
â”‚                           â”‚     â”Œâ”€â”€â”€â”           â”‚                        â”‚
â”‚                           â””â”€â”€â”€â”€â”€â”¤ ORâ”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€ Câ‚’áµ¤â‚œ             â”‚
â”‚                                 â””â”€â”€â”€â”˜                                    â”‚
â”‚                                                                          â”‚
â”‚   Where:                                                                 â”‚
â”‚   P = A âŠ• B (propagate)                                                 â”‚
â”‚   C1 = A Â· B                                                             â”‚
â”‚   C2 = P Â· Cáµ¢â‚™ = (A âŠ• B) Â· Cáµ¢â‚™                                         â”‚
â”‚   Câ‚’áµ¤â‚œ = C1 + C2 = AB + (A âŠ• B)Cáµ¢â‚™                                     â”‚
â”‚                                                                          â”‚
â”‚   Gate Count: 2 XOR + 2 AND + 1 OR = 5 gates                            â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Ripple Carry Adder (RCA)

### ğŸ“Œ N-bit Adder Design

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4-BIT RIPPLE CARRY ADDER                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Aâ‚ƒ Bâ‚ƒ      Aâ‚‚ Bâ‚‚      Aâ‚ Bâ‚      Aâ‚€ Bâ‚€                                â”‚
â”‚    â”‚  â”‚       â”‚  â”‚       â”‚  â”‚       â”‚  â”‚                                â”‚
â”‚    â”‚  â”‚       â”‚  â”‚       â”‚  â”‚       â”‚  â”‚                                â”‚
â”‚   â”Œâ–¼â”€â”€â–¼â”     â”Œâ–¼â”€â”€â–¼â”     â”Œâ–¼â”€â”€â–¼â”     â”Œâ–¼â”€â”€â–¼â”                               â”‚
â”‚   â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€ Cáµ¢â‚™ (usually 0)           â”‚
â”‚   â”‚  3 â”‚ Câ‚ƒ  â”‚  2 â”‚ Câ‚‚  â”‚  1 â”‚ Câ‚  â”‚  0 â”‚                               â”‚
â”‚   â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜                               â”‚
â”‚      â”‚          â”‚          â”‚          â”‚                                  â”‚
â”‚      â–¼          â–¼          â–¼          â–¼                                  â”‚
â”‚     Sâ‚ƒ         Sâ‚‚         Sâ‚         Sâ‚€                                 â”‚
â”‚      â”‚                                                                   â”‚
â”‚   Câ‚’áµ¤â‚œ                                                                   â”‚
â”‚                                                                          â”‚
â”‚   Carry Ripples: Câ‚€ â†’ Câ‚ â†’ Câ‚‚ â†’ Câ‚ƒ â†’ Câ‚’áµ¤â‚œ                              â”‚
â”‚                                                                          â”‚
â”‚   For n-bit adder:                                                       â”‚
â”‚   â€¢ Gates: 5n (using full adder with 5 gates)                           â”‚
â”‚   â€¢ Delay: 2n gate delays (worst case)                                  â”‚
â”‚            - 2 gates for first carry                                    â”‚
â”‚            - 2 gates for each subsequent carry                          â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Timing Analysis

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RIPPLE CARRY TIMING                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Time (gate delays) â†’                                                   â”‚
â”‚   0    1    2    3    4    5    6    7    8                             â”‚
â”‚   â”‚    â”‚    â”‚    â”‚    â”‚    â”‚    â”‚    â”‚    â”‚                             â”‚
â”‚   â”œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€                    â”‚
â”‚   â”‚                                                                      â”‚
â”‚   â”‚  A,B â”€â”€â”¬â”€â”€ Valid inputs                                             â”‚
â”‚   â”‚        â”‚                                                             â”‚
â”‚   â”‚  Sâ‚€  â”€â”€â”¼â”€â”€â”€ Valid after 2 delays                                    â”‚
â”‚   â”‚        â”‚                                                             â”‚
â”‚   â”‚  Câ‚  â”€â”€â”¼â”€â”€â”€ Valid after 2 delays                                    â”‚
â”‚   â”‚        â”‚                                                             â”‚
â”‚   â”‚  Sâ‚  â”€â”€â”¼â”€â”€â”€â”€â”€â”€ Valid after 4 delays                                 â”‚
â”‚   â”‚        â”‚                                                             â”‚
â”‚   â”‚  Câ‚‚  â”€â”€â”¼â”€â”€â”€â”€â”€â”€ Valid after 4 delays                                 â”‚
â”‚   â”‚        â”‚                                                             â”‚
â”‚   â”‚  Sâ‚‚  â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€ Valid after 6 delays                              â”‚
â”‚   â”‚        â”‚                                                             â”‚
â”‚   â”‚  Câ‚ƒ  â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€ Valid after 6 delays                              â”‚
â”‚   â”‚        â”‚                                                             â”‚
â”‚   â”‚  Sâ‚ƒ  â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Valid after 8 delays                           â”‚
â”‚   â”‚        â”‚                                                             â”‚
â”‚   â”‚  Câ‚’áµ¤â‚œ â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Valid after 8 delays                           â”‚
â”‚   â”‚                                                                      â”‚
â”‚   Total delay for 4-bit RCA = 8 gate delays                             â”‚
â”‚   General: n-bit RCA = 2n gate delays                                   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Carry Lookahead Adder (CLA)

### ğŸ“Œ Generate and Propagate

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CARRY LOOKAHEAD CONCEPT                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Key Insight: Compute all carries in parallel                          â”‚
â”‚                                                                          â”‚
â”‚   Define:                                                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Generate: Gáµ¢ = Aáµ¢ Â· Báµ¢                                         â”‚  â”‚
â”‚   â”‚   (Position i generates carry regardless of input carry)          â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   Propagate: Páµ¢ = Aáµ¢ âŠ• Báµ¢                                        â”‚  â”‚
â”‚   â”‚   (Position i propagates input carry to output)                   â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Carry equation: Cáµ¢â‚Šâ‚ = Gáµ¢ + Páµ¢ Â· Cáµ¢                                  â”‚
â”‚                                                                          â”‚
â”‚   Expanding for each bit:                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Câ‚ = Gâ‚€ + Pâ‚€Câ‚€                                                 â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   Câ‚‚ = Gâ‚ + Pâ‚Câ‚                                                 â”‚  â”‚
â”‚   â”‚      = Gâ‚ + Pâ‚(Gâ‚€ + Pâ‚€Câ‚€)                                        â”‚  â”‚
â”‚   â”‚      = Gâ‚ + Pâ‚Gâ‚€ + Pâ‚Pâ‚€Câ‚€                                        â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   Câ‚ƒ = Gâ‚‚ + Pâ‚‚Câ‚‚                                                 â”‚  â”‚
â”‚   â”‚      = Gâ‚‚ + Pâ‚‚Gâ‚ + Pâ‚‚Pâ‚Gâ‚€ + Pâ‚‚Pâ‚Pâ‚€Câ‚€                            â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   Câ‚„ = Gâ‚ƒ + Pâ‚ƒCâ‚ƒ                                                 â”‚  â”‚
â”‚   â”‚      = Gâ‚ƒ + Pâ‚ƒGâ‚‚ + Pâ‚ƒPâ‚‚Gâ‚ + Pâ‚ƒPâ‚‚Pâ‚Gâ‚€ + Pâ‚ƒPâ‚‚Pâ‚Pâ‚€Câ‚€              â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   All carries depend only on G, P, and Câ‚€ - computed in parallel!      â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4-bit CLA Block Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4-BIT CARRY LOOKAHEAD ADDER                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Aâ‚ƒBâ‚ƒ   Aâ‚‚Bâ‚‚   Aâ‚Bâ‚   Aâ‚€Bâ‚€                                             â”‚
â”‚     â”‚      â”‚      â”‚      â”‚                                               â”‚
â”‚     â–¼      â–¼      â–¼      â–¼                                               â”‚
â”‚   â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”                                            â”‚
â”‚   â”‚P/Gâ”‚  â”‚P/Gâ”‚  â”‚P/Gâ”‚  â”‚P/Gâ”‚   â† Generate P and G (1 gate delay)       â”‚
â”‚   â””â”¬â”€â”¬â”˜  â””â”¬â”€â”¬â”˜  â””â”¬â”€â”¬â”˜  â””â”¬â”€â”¬â”˜                                            â”‚
â”‚    â”‚ â”‚    â”‚ â”‚    â”‚ â”‚    â”‚ â”‚                                              â”‚
â”‚   Pâ‚ƒ Gâ‚ƒ  Pâ‚‚ Gâ‚‚  Pâ‚ Gâ‚  Pâ‚€ Gâ‚€                                            â”‚
â”‚    â”‚ â”‚    â”‚ â”‚    â”‚ â”‚    â”‚ â”‚                                              â”‚
â”‚    â”‚ â””â”€â”€â”€â”€â”¼â”€â”´â”€â”€â”€â”€â”¼â”€â”´â”€â”€â”€â”€â”¼â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â”‚
â”‚    â”‚      â”‚      â”‚      â”‚                       â”‚                        â”‚
â”‚    â””â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚                        â”‚
â”‚           â”‚      â”‚      â”‚               â”‚      â”‚                        â”‚
â”‚           â–¼      â–¼      â–¼               â–¼      â–¼                        â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚
â”‚        â”‚           Carry Lookahead Unit            â”‚                    â”‚
â”‚        â”‚                                           â”‚â—„â”€â”€ Câ‚€              â”‚
â”‚        â”‚   Câ‚ = Gâ‚€ + Pâ‚€Câ‚€                         â”‚                    â”‚
â”‚        â”‚   Câ‚‚ = Gâ‚ + Pâ‚Gâ‚€ + Pâ‚Pâ‚€Câ‚€                â”‚                    â”‚
â”‚        â”‚   Câ‚ƒ = Gâ‚‚ + Pâ‚‚Gâ‚ + Pâ‚‚Pâ‚Gâ‚€ + Pâ‚‚Pâ‚Pâ‚€Câ‚€    â”‚                    â”‚
â”‚        â”‚   Câ‚„ = ...                                â”‚                    â”‚
â”‚        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                    â”‚
â”‚             â”‚     â”‚     â”‚     â”‚             â”‚                           â”‚
â”‚             Câ‚„    Câ‚ƒ    Câ‚‚    Câ‚           (2 levels)                  â”‚
â”‚             â”‚     â”‚     â”‚     â”‚                                         â”‚
â”‚             â–¼     â–¼     â–¼     â–¼                                         â”‚
â”‚   Pâ‚ƒ â”€â”€â”€â”€â”€â–ºâŠ•â”€â”€â”€â”€â–ºâŠ•â”€â”€â”€â”€â–ºâŠ•â”€â”€â”€â”€â–ºâŠ•â—„â”€â”€ Câ‚€                                  â”‚
â”‚            â”‚     â”‚     â”‚     â”‚                                          â”‚
â”‚            â–¼     â–¼     â–¼     â–¼                                          â”‚
â”‚            Sâ‚ƒ    Sâ‚‚    Sâ‚    Sâ‚€                                         â”‚
â”‚                                                                          â”‚
â”‚   Delay Analysis:                                                        â”‚
â”‚   â€¢ P,G generation: 1 gate delay                                        â”‚
â”‚   â€¢ Carry lookahead: 2 gate delays (AND-OR network)                     â”‚
â”‚   â€¢ Sum computation: 1 gate delay                                       â”‚
â”‚   â€¢ Total: 4 gate delays (vs 8 for 4-bit RCA)                          â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. Binary Subtraction

### ğŸ“Œ Subtraction Using 2's Complement

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SUBTRACTION: A - B                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Method: A - B = A + (-B) = A + (BÌ„ + 1) = A + BÌ„ + 1                    â”‚
â”‚                                                                          â”‚
â”‚   Implementation:                                                        â”‚
â”‚   1. Invert all bits of B (get BÌ„)                                       â”‚
â”‚   2. Add BÌ„ to A with carry-in = 1                                       â”‚
â”‚                                                                          â”‚
â”‚   Adder/Subtractor Circuit:                                             â”‚
â”‚                                                                          â”‚
â”‚        Aâ‚ƒ      Aâ‚‚      Aâ‚      Aâ‚€                                       â”‚
â”‚         â”‚       â”‚       â”‚       â”‚                                        â”‚
â”‚         â”‚       â”‚       â”‚       â”‚                                        â”‚
â”‚   Bâ‚ƒ â”€â–ºâŠ•â”€â”€â” Bâ‚‚â–ºâŠ•â”€â”€â” Bâ‚â–ºâŠ•â”€â”€â” Bâ‚€â–ºâŠ•â”€â”€â”                                   â”‚
â”‚         â”‚  â”‚    â”‚  â”‚    â”‚  â”‚    â”‚  â”‚                                    â”‚
â”‚   Sub â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”‚
â”‚         â”‚  â”‚    â”‚  â”‚    â”‚  â”‚    â”‚  â”‚         â”‚                          â”‚
â”‚        â”Œâ–¼â”€â”€â–¼â”  â”Œâ–¼â”€â”€â–¼â”  â”Œâ–¼â”€â”€â–¼â”  â”Œâ–¼â”€â”€â–¼â”        â”‚                          â”‚
â”‚        â”‚ FA â”‚â—„â”€â”‚ FA â”‚â—„â”€â”‚ FA â”‚â—„â”€â”‚ FA â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”˜ (Cáµ¢â‚™ = Sub)              â”‚
â”‚        â””â”€â”€â”¬â”€â”˜  â””â”€â”€â”¬â”€â”˜  â””â”€â”€â”¬â”€â”˜  â””â”€â”€â”¬â”€â”˜                                   â”‚
â”‚           â”‚       â”‚       â”‚       â”‚                                      â”‚
â”‚           Sâ‚ƒ      Sâ‚‚      Sâ‚      Sâ‚€                                    â”‚
â”‚                                                                          â”‚
â”‚   When Sub = 0: Normal addition (A + B)                                 â”‚
â”‚   When Sub = 1: Subtraction (A + BÌ„ + 1 = A - B)                        â”‚
â”‚                                                                          â”‚
â”‚   XOR as Conditional Inverter:                                          â”‚
â”‚   B âŠ• 0 = B   (pass through)                                            â”‚
â”‚   B âŠ• 1 = BÌ„   (invert)                                                  â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Example: 7 - 3 using 4-bit adder

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    EXAMPLE: 7 - 3 (4-bit)                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   A = 7 = 0111                                                           â”‚
â”‚   B = 3 = 0011                                                           â”‚
â”‚                                                                          â”‚
â”‚   Step 1: Invert B                                                       â”‚
â”‚   BÌ„ = 1100                                                               â”‚
â”‚                                                                          â”‚
â”‚   Step 2: Add A + BÌ„ + 1                                                  â”‚
â”‚      0111   (A = 7)                                                      â”‚
â”‚    + 1100   (BÌ„ = complement of 3)                                       â”‚
â”‚    +    1   (carry-in = 1)                                               â”‚
â”‚    â”€â”€â”€â”€â”€                                                                 â”‚
â”‚      0111                                                                â”‚
â”‚    + 1101   (BÌ„ + 1 = -3 in 2's complement)                               â”‚
â”‚    â”€â”€â”€â”€â”€                                                                 â”‚
â”‚    1 0100   (ignore carry-out for same-sign operands)                   â”‚
â”‚                                                                          â”‚
â”‚   Result: 0100 = 4 = 7 - 3 âœ“                                            â”‚
â”‚                                                                          â”‚
â”‚   Note: Carry out = 1 indicates no borrow (positive result)             â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. Overflow Detection

### ğŸ“Œ Overflow in Signed Arithmetic

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    OVERFLOW DETECTION                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Overflow occurs when the result exceeds the representable range       â”‚
â”‚                                                                          â”‚
â”‚   For n-bit 2's complement:                                             â”‚
â”‚   Range: -2â¿â»Â¹ to +2â¿â»Â¹ - 1                                            â”‚
â”‚   4-bit: -8 to +7                                                        â”‚
â”‚                                                                          â”‚
â”‚   Overflow Rules:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   1. Adding two positive numbers â†’ negative result: OVERFLOW     â”‚  â”‚
â”‚   â”‚   2. Adding two negative numbers â†’ positive result: OVERFLOW     â”‚  â”‚
â”‚   â”‚   3. Adding positive + negative: NEVER overflows                 â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Detection Methods:                                                     â”‚
â”‚                                                                          â”‚
â”‚   Method 1: Sign Analysis                                               â”‚
â”‚   V = (Aâ‚™â‚‹â‚ = Bâ‚™â‚‹â‚) AND (Aâ‚™â‚‹â‚ â‰  Sâ‚™â‚‹â‚)                                 â”‚
â”‚   (Same input signs, different output sign)                             â”‚
â”‚                                                                          â”‚
â”‚   Method 2: Carry Comparison                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   V = Câ‚™ âŠ• Câ‚™â‚‹â‚                                                  â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   Câ‚™ = carry out of MSB position                                 â”‚  â”‚
â”‚   â”‚   Câ‚™â‚‹â‚ = carry into MSB position                                 â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Overflow Detection Circuit:                                           â”‚
â”‚                                                                          â”‚
â”‚     Câ‚™â‚‹â‚ â”€â”€â”€â”€â”                                                          â”‚
â”‚              â”‚ â”Œâ”€â”€â”€â”                                                     â”‚
â”‚              â”œâ”€â”¤XORâ”œâ”€â”€â”€â”€â”€ Overflow (V)                                  â”‚
â”‚              â”‚ â””â”€â”€â”€â”˜                                                     â”‚
â”‚     Câ‚™ â”€â”€â”€â”€â”€â”€â”˜                                                          â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Overflow Examples (4-bit)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    OVERFLOW EXAMPLES                                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Example 1: 5 + 4 (Positive Overflow)                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚      0101   (+5)                                                â”‚   â”‚
â”‚   â”‚    + 0100   (+4)                                                â”‚   â”‚
â”‚   â”‚    â”€â”€â”€â”€â”€â”€                                                       â”‚   â”‚
â”‚   â”‚      1001   (-7 in 2's complement - WRONG!)                     â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚   Expected: +9, but 4-bit range is -8 to +7                     â”‚   â”‚
â”‚   â”‚   Câ‚™ = 0, Câ‚™â‚‹â‚ = 1 â†’ V = 0 âŠ• 1 = 1 (OVERFLOW)                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Example 2: (-6) + (-5) (Negative Overflow)                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚      1010   (-6)                                                â”‚   â”‚
â”‚   â”‚    + 1011   (-5)                                                â”‚   â”‚
â”‚   â”‚    â”€â”€â”€â”€â”€â”€                                                       â”‚   â”‚
â”‚   â”‚    1 0101   (+5 - WRONG!)                                       â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚   Expected: -11, but 4-bit range is -8 to +7                    â”‚   â”‚
â”‚   â”‚   Câ‚™ = 1, Câ‚™â‚‹â‚ = 0 â†’ V = 1 âŠ• 0 = 1 (OVERFLOW)                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   Example 3: 3 + (-5) (No Overflow)                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚      0011   (+3)                                                â”‚   â”‚
â”‚   â”‚    + 1011   (-5)                                                â”‚   â”‚
â”‚   â”‚    â”€â”€â”€â”€â”€â”€                                                       â”‚   â”‚
â”‚   â”‚      1110   (-2) âœ“                                              â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚   Câ‚™ = 0, Câ‚™â‚‹â‚ = 0 â†’ V = 0 âŠ• 0 = 0 (NO OVERFLOW)               â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7. Adder Comparison

### ğŸ“Œ Performance Metrics

| Adder Type | Gate Delay | Gate Count (n-bit) | Use Case |
|------------|------------|-------------------|----------|
| **Ripple Carry** | O(n) = 2n | O(n) = 5n | Small, low-power |
| **Carry Lookahead** | O(log n) | O(n log n) | High-speed |
| **Carry Skip** | O(âˆšn) | O(n) | Medium speed |
| **Carry Select** | O(âˆšn) | O(2n) | Balanced |

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ADDER TRADE-OFFS                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Delay vs. Area Trade-off:                                             â”‚
â”‚                                                                          â”‚
â”‚   Speed â”‚                                                                â”‚
â”‚         â”‚        â— CLA                                                   â”‚
â”‚         â”‚                                                                â”‚
â”‚         â”‚   â— Carry Select                                               â”‚
â”‚         â”‚                                                                â”‚
â”‚         â”‚        â— Carry Skip                                            â”‚
â”‚         â”‚                                                                â”‚
â”‚         â”‚                     â— Ripple Carry                             â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                  â”‚
â”‚                                    Area                                  â”‚
â”‚                                                                          â”‚
â”‚   32-bit Comparison:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚   â”‚   Type          â”‚  Gate Delay    â”‚  Approx Gates  â”‚                 â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                 â”‚
â”‚   â”‚   Ripple Carry  â”‚  64 delays     â”‚  160 gates     â”‚                 â”‚
â”‚   â”‚   4-bit CLA     â”‚  4 delays      â”‚  ~250 gates    â”‚                 â”‚
â”‚   â”‚   Hierarchical  â”‚  8 delays      â”‚  ~200 gates    â”‚                 â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Description | Formula/Equation |
|---------|-------------|------------------|
| **Half Adder** | 2-input adder | S = AâŠ•B, C = AÂ·B |
| **Full Adder** | 3-input adder | S = AâŠ•BâŠ•Cáµ¢â‚™, Câ‚’áµ¤â‚œ = AB + Cáµ¢â‚™(AâŠ•B) |
| **Generate** | Creates carry | Gáµ¢ = Aáµ¢Â·Báµ¢ |
| **Propagate** | Passes carry | Páµ¢ = Aáµ¢âŠ•Báµ¢ |
| **Subtraction** | A - B | A + BÌ„ + 1 |
| **Overflow** | Result out of range | V = Câ‚™ âŠ• Câ‚™â‚‹â‚ |

---

## â“ Quick Revision Questions

1. **Q**: What is the difference between a half adder and a full adder?
   
   **A**: Half adder adds 2 bits (no carry input), produces sum and carry. Full adder adds 3 bits (including carry input), can be cascaded for multi-bit addition.

2. **Q**: Why does a ripple carry adder have O(n) delay?
   
   **A**: Each full adder must wait for the carry from the previous stage. Carry "ripples" through all n stages, with each stage adding 2 gate delays.

3. **Q**: What are Generate (G) and Propagate (P) signals in a CLA?
   
   **A**: G = AÂ·B (generates carry regardless of input), P = AâŠ•B (propagates carry-in to carry-out). CLA computes all carries in parallel using G and P.

4. **Q**: How is subtraction implemented using an adder?
   
   **A**: A - B = A + (-B) = A + (BÌ„ + 1). Invert B using XOR gates with SUB control, set carry-in to 1 when subtracting.

5. **Q**: When does overflow occur in 2's complement addition?
   
   **A**: When adding two numbers of the same sign produces a result with the opposite sign. Detected by V = Câ‚™ âŠ• Câ‚™â‚‹â‚.

6. **Q**: Calculate 5 + 3 using a 4-bit adder. Is there overflow?
   
   **A**: 0101 + 0011 = 1000 (-8 in 2's complement). Câ‚™ = 0, Câ‚™â‚‹â‚ = 1, so V = 0âŠ•1 = 1. Yes, overflow! Result should be +8, but 4-bit range is -8 to +7.

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Unit 3 Home](README.md) | [Unit 3 Home](README.md) | [Multiplication Algorithms](02-multiplication-algorithms.md) |

---

[â† Unit Home](README.md) | [Course Home](../README.md) | [Next Chapter â†’](02-multiplication-algorithms.md)
