ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x2b (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2810,len:0x15a0
load:0x403c8700,len:0x4
load:0x403c8704,len:0xd20
load:0x403cb700,len:0x2f00
entry 0x403c8928
[0;32mI (27) boot: ESP-IDF v5.4.1 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jun 19 2025 00:05:43[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (27) boot: chip revision: v0.2[0m
[0;32mI (30) boot: efuse block revision: v1.3[0m
[0;32mI (34) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (37) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (41) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (45) boot: Enabling RNG early entropy source...[0m
[0;32mI (49) boot: Partition Table:[0m
[0;32mI (52) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (58) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (65) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (71) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (78) boot: End of partition table[0m
[0;32mI (81) esp_image: segment 0: paddr=00010020 vaddr=3c020020 size=0b2a8h ( 45736) map[0m
[0;32mI (97) esp_image: segment 1: paddr=0001b2d0 vaddr=3fc93400 size=029e8h ( 10728) load[0m
[0;32mI (99) esp_image: segment 2: paddr=0001dcc0 vaddr=40374000 size=02358h (  9048) load[0m
[0;32mI (105) esp_image: segment 3: paddr=00020020 vaddr=42000020 size=1a1a8h (106920) map[0m
[0;32mI (130) esp_image: segment 4: paddr=0003a1d0 vaddr=40376358 size=0cff8h ( 53240) load[0m
[0;32mI (142) esp_image: segment 5: paddr=000471d0 vaddr=600fe100 size=0001ch (    28) load[0m
[0;32mI (148) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (148) boot: Disabling RNG early entropy source...[0m
[0;32mI (159) cpu_start: Multicore app[0m
[0;32mI (168) cpu_start: Pro cpu start user code[0m
[0;32mI (168) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (169) app_init: Application information:[0m
[0;32mI (169) app_init: Project name:     uart_events[0m
[0;32mI (173) app_init: App version:      1667ae5-dirty[0m
[0;32mI (177) app_init: Compile time:     Jun 19 2025 00:05:33[0m
[0;32mI (182) app_init: ELF file SHA256:  2d49d06b1...[0m
[0;32mI (187) app_init: ESP-IDF:          v5.4.1[0m
[0;32mI (190) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (194) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (198) efuse_init: Chip rev:         v0.2[0m
[0;32mI (202) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (208) heap_init: At 3FC96AB8 len 00052C58 (331 KiB): RAM[0m
[0;32mI (213) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (219) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (224) heap_init: At 600FE11C len 00001ECC (7 KiB): RTCRAM[0m
[0;32mI (230) spi_flash: detected chip: boya[0m
[0;32mI (233) spi_flash: flash io: dio[0m
[0;33mW (236) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (248) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (254) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (261) main_task: Started on CPU0[0m
[0;32mI (281) main_task: Calling app_main()[0m
[0;32mI (281) uart: queue free spaces: 20[0m
[0;32mI (281) main_task: Returned from app_main()[0m
[0;32mI (3231) uart_events: uart[1] event[0m
[0;32mI (3231) uart_events: [UART DATA]: 120[0m
dtemp: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABI (3231) uart_events: [DATA INDEX]: 0
[0;32mI (3241) uart_events: uart[1] event[0m
[0;32mI (3241) uart_events: [UART DATA]: 120[0m
dtemp: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCI (3251) uart_events: [DATA INDEX]: 120
[0;32mI (3261) uart_events: uart[1] event[0m
[0;32mI (3271) uart_events: [UART DATA]: 120[0m
dtemp: CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDI (3271) uart_events: [DATA INDEX]: 240
[0;32mI (3281) uart_events: uart[1] event[0m
[0;32mI (3291) uart_events: [UART DATA]: 120[0m
dtemp: DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEI (3291) uart_events: [DATA INDEX]: 360
[0;32mI (3311) uart_events: uart[1] event[0m
[0;32mI (3311) uart_events: [UART DATA]: 120[0m
dtemp: EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFI (3311) uart_events: [DATA INDEX]: 480
[0;32mI (3331) uart_events: uart[1] event[0m
[0;32mI (3331) uart_events: [UART DATA]: 120[0m
dtemp: FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGGGGGGI (3331) uart_events: [DATA INDEX]: 600
[0;32mI (3351) uart_events: uart[1] event[0m
[0;32mI (3351) uart_events: [UART DATA]: 120[0m
dtemp: GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGHHHHHHHI (3351) uart_events: [DATA INDEX]: 720
[0;32mI (3371) uart_events: uart[1] event[0m
[0;32mI (3371) uart_events: [UART DATA]: 120[0m
dtemp: HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHIIIIIIIII (3381) uart_events: [DATA INDEX]: 840
[0;32mI (3391) uart_events: uart[1] event[0m
[0;32mI (3391) uart_events: [UART DATA]: 120[0m
dtemp: IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIJJJJJJJJJI (3401) uart_events: [DATA INDEX]: 960
[0;32mI (3411) uart_events: uart[1] event[0m
[0;32mI (3411) uart_events: [UART DATA]: 120[0m
dtemp: JJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJJKKKKKKKKKKI (3421) uart_events: [DATA INDEX]: 1080
[0;32mI (3431) uart_events: uart[1] event[0m
[0;32mI (3441) uart_events: [UART DATA]: 120[0m
dtemp: KKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKLLLLLLLLLLLI (3441) uart_events: [DATA INDEX]: 1200
[0;32mI (3451) uart_events: uart[1] event[0m
[0;32mI (3461) uart_events: [UART DATA]: 120[0m
dtemp: LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLMMMMMMMMMMMMI (3461) uart_events: [DATA INDEX]: 1320
[0;32mI (3481) uart_events: uart[1] event[0m
[0;32mI (3481) uart_events: [UART DATA]: 120[0m
dtemp: MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMNNNNNNNNNNNNNI (3481) uart_events: [DATA INDEX]: 1440
[0;32mI (3501) uart_events: uart[1] event[0m
[0;32mI (3501) uart_events: [UART DATA]: 120[0m
dtemp: NNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOOOOOOOOOOOI (3501) uart_events: [DATA INDEX]: 1560
[0;32mI (3521) uart_events: uart[1] event[0m
[0;32mI (3521) uart_events: [UART DATA]: 120[0m
dtemp: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOPPPPPPPPPPPPPPPI (3531) uart_events: [DATA INDEX]: 1680
[0;32mI (3541) uart_events: uart[1] event[0m
[0;32mI (3541) uart_events: [UART DATA]: 120[0m
dtemp: PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPQQQQQQQQQQQQQQQQI (3551) uart_events: [DATA INDEX]: 1800
[0;32mI (3561) uart_events: uart[1] event[0m
[0;32mI (3561) uart_events: [UART DATA]: 120[0m
dtemp: QQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQRRRRRRRRRRRRRRRRRI (3571) uart_events: [DATA INDEX]: 1920
[0;32mI (3581) uart_events: uart[1] event[0m
[0;32mI (3591) uart_events: [UART DATA]: 120[0m
dtemp: RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRSSSSSSSSSSSSSSSSSSI (3591) uart_events: [DATA INDEX]: 2040
[0;32mI (3601) uart_events: uart[1] event[0m
[0;32mI (3611) uart_events: [UART DATA]: 120[0m
dtemp: SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSTTTTTTTTTTTTTTTTTTTI (3611) uart_events: [DATA INDEX]: 2160
[0;32mI (3631) uart_events: uart[1] event[0m
[0;32mI (3631) uart_events: [UART DATA]: 120[0m
dtemp: TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTUUUUUUUUUUUUUUUUUUUUI (3631) uart_events: [DATA INDEX]: 2280
[0;32mI (3651) uart_events: uart[1] event[0m
[0;32mI (3651) uart_events: [UART DATA]: 120[0m
dtemp: UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUVVVVVVVVVVVVVVVVVVVVVI (3651) uart_events: [DATA INDEX]: 2400
[0;32mI (3671) uart_events: uart[1] event[0m
[0;32mI (3671) uart_events: [UART DATA]: 120[0m
dtemp: VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVWWWWWWWWWWWWWWWWWWWWWWI (3671) uart_events: [DATA INDEX]: 2520
[0;32mI (3691) uart_events: uart[1] event[0m
[0;32mI (3691) uart_events: [UART DATA]: 120[0m
dtemp: WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWXXXXXXXXXXXXXXXXXXXXXXXI (3701) uart_events: [DATA INDEX]: 2640
[0;32mI (3711) uart_events: uart[1] event[0m
[0;32mI (3711) uart_events: [UART DATA]: 120[0m
dtemp: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXYYYYYYYYYYYYYYYYYYYYYYYYI (3721) uart_events: [DATA INDEX]: 2760
[0;32mI (3731) uart_events: uart[1] event[0m
[0;32mI (3741) uart_events: [UART DATA]: 120[0m
dtemp: YYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYZZZZZZZZZZZZZZZZZZZZZZZZZI (3741) uart_events: [DATA INDEX]: 2880
[0;32mI (3751) uart_events: uart[1] event[0m
[0;32mI (3761) uart_events: [UART DATA]: 120[0m
dtemp: ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ[[[[[[[[[[[[[[[[[[[[[[[[[[I (3761) uart_events: [DATA INDEX]: 3000
[0;32mI (3771) uart_events: uart[1] event[0m
[0;32mI (3781) uart_events: [UART DATA]: 120[0m
dtemp: [[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[\\\\\\\\\\\\\\\\\\\\\\\\\\\I (3781) uart_events: [DATA INDEX]: 3120
[0;32mI (3801) uart_events: uart[1] event[0m
[0;32mI (3801) uart_events: [UART DATA]: 120[0m
dtemp: \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\]]]]]]]]]]]]]]]]]]]]]]]]]]]]I (3801) uart_events: [DATA INDEX]: 3240
[0;32mI (3821) uart_events: uart[1] event[0m
[0;32mI (3821) uart_events: [UART DATA]: 120[0m
dtemp: ]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]^^^^^^^^^^^^^^^^^^^^^^^^^^^^^I (3821) uart_events: [DATA INDEX]: 3360
[0;32mI (3841) uart_events: uart[1] event[0m
[0;32mI (3841) uart_events: [UART DATA]: 120[0m
dtemp: ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^______________________________I (3851) uart_events: [DATA INDEX]: 3480
[0;32mI (3861) uart_events: uart[1] event[0m
[0;32mI (3861) uart_events: [UART DATA]: 120[0m
dtemp: _________________________________________________________________________________________```````````````````````````````I (3871) uart_events: [DATA INDEX]: 3600
[0;32mI (3881) uart_events: uart[1] event[0m
[0;32mI (3881) uart_events: [UART DATA]: 120[0m
dtemp: ````````````````````````````````````````````````````````````````````````````````````````aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaI (3891) uart_events: [DATA INDEX]: 3720
[0;32mI (3901) uart_events: uart[1] event[0m
[0;32mI (3911) uart_events: [UART DATA]: 120[0m
dtemp: aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaabbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbI (3911) uart_events: [DATA INDEX]: 3840
[0;32mI (3921) uart_events: uart[1] event[0m
[0;32mI (3931) uart_events: [UART DATA]: 120[0m
dtemp: bbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbccccccccccccccccccccccccccccccccccI (3931) uart_events: [DATA INDEX]: 3960
[0;32mI (3951) uart_events: uart[1] event[0m
[0;32mI (3951) uart_events: [UART DATA]: 120[0m
dtemp: cccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccdddddddddddddddddddddddddddddddddddI (3951) uart_events: [DATA INDEX]: 4080
[0;32mI (3971) uart_events: uart[1] event[0m
[0;32mI (3971) uart_events: [UART DATA]: 120[0m
dtemp: ddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeI (3971) uart_events: [DATA INDEX]: 4200
[0;32mI (3991) uart_events: uart[1] event[0m
[0;32mI (3991) uart_events: [UART DATA]: 120[0m
dtemp: eeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeefffffffffffffffffffffffffffffffffffffI (4001) uart_events: [DATA INDEX]: 4320
[0;32mI (4011) uart_events: uart[1] event[0m
[0;32mI (4011) uart_events: [UART DATA]: 120[0m
dtemp: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffggggggggggggggggggggggggggggggggggggggI (4021) uart_events: [DATA INDEX]: 4440
[0;32mI (4031) uart_events: uart[1] event[0m
[0;32mI (4031) uart_events: [UART DATA]: 120[0m
dtemp: ggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggggghhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhI (4041) uart_events: [DATA INDEX]: 4560
[0;32mI (4051) uart_events: uart[1] event[0m
[0;32mI (4061) uart_events: [UART DATA]: 120[0m
dtemp: hhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiI (4061) uart_events: [DATA INDEX]: 4680
[0;32mI (4071) uart_events: uart[1] event[0m
[0;32mI (4081) uart_events: [UART DATA]: 120[0m
dtemp: iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiijjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjjI (4081) uart_events: [DATA INDEX]: 4800
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x2b (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2810,len:0x15a0
load:0x403c8700,len:0x4
load:0x403c8704,len:0xd20
load:0x403cb700,len:0x2f00
entry 0x403c8928
[0;32mI (27) boot: ESP-IDF v5.4.1 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jun 19 2025 00:05:43[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (27) boot: chip revision: v0.2[0m
[0;32mI (30) boot: efuse block revision: v1.3[0m
[0;32mI (34) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (37) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (41) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (45) boot: Enabling RNG early entropy source...[0m
[0;32mI (49) boot: Partition Table:[0m
[0;32mI (52) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (58) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (65) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (71) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (78) boot: End of partition table[0m
[0;32mI (81) esp_image: segment 0: paddr=00010020 vaddr=3c020020 size=0b2a8h ( 45736) map[0m
[0;32mI (97) esp_image: segment 1: paddr=0001b2d0 vaddr=3fc93400 size=029e8h ( 10728) load[0m
[0;32mI (99) esp_image: segment 2: paddr=0001dcc0 vaddr=40374000 size=02358h (  9048) load[0m
[0;32mI (105) esp_image: segment 3: paddr=00020020 vaddr=42000020 size=1a1a8h (106920) map[0m
[0;32mI (130) esp_image: segment 4: paddr=0003a1d0 vaddr=40376358 size=0cff8h ( 53240) load[0m
[0;32mI (142) esp_image: segment 5: paddr=000471d0 vaddr=600fe100 size=0001ch (    28) load[0m
[0;32mI (148) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (148) boot: Disabling RNG early entropy source...[0m
[0;32mI (159) cpu_start: Multicore app[0m
[0;32mI (168) cpu_start: Pro cpu start user code[0m
[0;32mI (168) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (169) app_init: Application information:[0m
[0;32mI (169) app_init: Project name:     uart_events[0m
[0;32mI (173) app_init: App version:      1667ae5-dirty[0m
[0;32mI (177) app_init: Compile time:     Jun 19 2025 00:05:33[0m
[0;32mI (182) app_init: ELF file SHA256:  2d49d06b1...[0m
[0;32mI (187) app_init: ESP-IDF:          v5.4.1[0m
[0;32mI (190) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (194) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (198) efuse_init: Chip rev:         v0.2[0m
[0;32mI (202) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (208) heap_init: At 3FC96AB8 len 00052C58 (331 KiB): RAM[0m
[0;32mI (213) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (219) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (224) heap_init: At 600FE11C len 00001ECC (7 KiB): RTCRAM[0m
[0;32mI (230) spi_flash: detected chip: boya[0m
[0;32mI (233) spi_flash: flash io: dio[0m
[0;33mW (236) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (248) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (254) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (261) main_task: Started on CPU0[0m
[0;32mI (281) main_task: Calling app_main()[0m
[0;32mI (281) uart: queue free spaces: 20[0m
[0;32mI (281) main_task: Returned from app_main()[0m
[0;32mI (2361) uart_events: uart[1] event[0m
[0;32mI (2361) uart_events: [UART DATA]: 120[0m
dtemp: AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABI (2361) uart_events: [DATA INDEX]: 0
[0;32mI (2371) uart_events: uart[1] event[0m
[0;32mI (2371) uart_events: [UART DATA]: 120[0m
dtemp: BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBCCI (2371) uart_events: [DATA INDEX]: 120
[0;32mI (2391) uart_events: uart[1] event[0m
[0;32mI (2391) uart_events: [UART DATA]: 120[0m
dtemp: CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDI (2401) uart_events: [DATA INDEX]: 240
[0;32mI (2411) uart_events: uart[1] event[0m
[0;32mI (2411) uart_events: [UART DATA]: 120[0m
dtemp: DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEI (2421) uart_events: [DATA INDEX]: 360
[0;32mI (2431) uart_events: uart[1] event[0m
[0;32mI (2431) uart_events: [UART DATA]: 120[0m
dtemp: EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFI (2441) uart_events: [DATA INDEX]: 480
[0;32mI (2451) uart_events: uart[1] event[0m
[0;32mI (2461) uart_events: [UART DATA]: 120[0m
dtemp: FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGGGGGGI (2461) uart_events: [DATA INDEX]: 600
[0;32mI (2471) uart_events: uart[1] event[0m
[0;32mI (2481) uart_events: [UART DATA]: 120[0m
dtemp: GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGHHHHHHHI (2481) uart_events: [DATA INDEX]: 720
[0;32mI (2501) uart_events: uart[1] event[0m
[0;32mI (2501) uart_events: [UART DATA]: 120[0m
dtemp: HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHIIIIIIIII (2501) uart_events: [DATA INDEX]: 840
[0;32mI (2521) uart_events: uart[1] event[0m
[0;32mI (2521) uart_events: [UART DATA]: 55[0m
dtemp: IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHIIIIIIIII (2521) uart_events: [DATA INDEX]: 960
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x2b (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2810,len:0x15a0
load:0x403c8700,len:0x4
load:0x403c8704,len:0xd20
load:0x403cb700,len:0x2f00
entry 0x403c8928
[0;32mI (27) boot: ESP-IDF v5.4.1 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jun 19 2025 00:05:43[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (27) boot: chip revision: v0.2[0m
[0;32mI (30) boot: efuse block revision: v1.3[0m
[0;32mI (34) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (37) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (41) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (45) boot: Enabling RNG early entropy source...[0m
[0;32mI (49) boot: Partition Table:[0m
[0;32mI (52) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (58) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (65) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (71) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (78) boot: End of partition table[0m
[0;32mI (81) esp_image: segment 0: paddr=00010020 vaddr=3c020020 size=0b2a8h ( 45736) map[0m
[0;32mI (97) esp_image: segment 1: paddr=0001b2d0 vaddr=3fc93400 size=029e8h ( 10728) load[0m
[0;32mI (99) esp_image: segment 2: paddr=0001dcc0 vaddr=40374000 size=02358h (  9048) load[0m
[0;32mI (105) esp_image: segment 3: paddr=00020020 vaddr=42000020 size=1a1a8h (106920) map[0m
[0;32mI (130) esp_image: segment 4: paddr=0003a1d0 vaddr=40376358 size=0cff8h ( 53240) load[0m
[0;32mI (142) esp_image: segment 5: paddr=000471d0 vaddr=600fe100 size=0001ch (    28) load[0m
[0;32mI (148) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (148) boot: Disabling RNG early entropy source...[0m
[0;32mI (159) cpu_start: Multicore app[0m
[0;32mI (168) cpu_start: Pro cpu start user code[0m
[0;32mI (168) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (169) app_init: Application information:[0m
[0;32mI (169) app_init: Project name:     uart_events[0m
[0;32mI (173) app_init: App version:      1667ae5-dirty[0m
[0;32mI (177) app_init: Compile time:     Jun 19 2025 00:05:33[0m
[0;32mI (182) app_init: ELF file SHA256:  2d49d06b1...[0m
[0;32mI (187) app_init: ESP-IDF:          v5.4.1[0m
[0;32mI (190) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (194) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (198) efuse_init: Chip rev:         v0.2[0m
[0;32mI (202) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (208) heap_init: At 3FC96AB8 len 00052C58 (331 KiB): RAM[0m
[0;32mI (213) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (219) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (224) heap_init: At 600FE11C len 00001ECC (7 KiB): RTCRAM[0m
[0;32mI (230) spi_flash: detected chip: boya[0m
[0;32mI (233) spi_flash: flash io: dio[0m
[0;33mW (236) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (248) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (254) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (261) main_task: Started on CPU0[0m
[0;32mI (281) main_task: Calling app_main()[0m
[0;32mI (281) uart: queue free spaces: 20[0m
[0;32mI (281) main_task: Returned from app_main()[0m
