Time resolution is 1 ps
$finish called at time : 150 ns : File "E:/Codes/verilog-vivado/test/test.srcs/sim_1/new/mealy_fsm_tb.v" Line 49
