#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 27 18:21:14 2020
# Process ID: 828
# Current directory: H:/cse462/LAB2_BenGuan
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10004 H:\cse462\LAB2_BenGuan\LAB0_BenGuan.xpr
# Log file: H:/cse462/LAB2_BenGuan/vivado.log
# Journal file: H:/cse462/LAB2_BenGuan\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/cse462/LAB2_BenGuan/LAB0_BenGuan.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 814.848 ; gain = 203.930
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan 27 18:27:07 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 18:27:07 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan 27 18:31:59 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 18:31:59 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Jan 27 18:40:09 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 18:40:09 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_mux__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_3_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_3'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0_clk_wiz_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'a'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/conbit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conbit'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/eprom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'eprom'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/ir.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ir'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/ma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ma'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/md.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'md'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/pc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/rsrc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsrc'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/shiftcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftcounter'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sram'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 897.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
"xelab -wto fbc399762efd4728a16aa57c7b3cb91f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fbc399762efd4728a16aa57c7b3cb91f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'serial_in' does not match with type std_logic of component port [H:/cse462/LAB2_BenGuan/testbench.vhd:28]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 1 [H:/cse462/LAB2_BenGuan/testbench.vhd:28]
ERROR: [VRFC 10-3290] entity port 'serial_out' does not match with type std_logic of component port [H:/cse462/LAB2_BenGuan/testbench.vhd:29]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 1 [H:/cse462/LAB2_BenGuan/testbench.vhd:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 897.867 ; gain = 2.867
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-1471] type error near txd ; current type std_logic; expected type std_logic_vector [H:/cse462/LAB2_BenGuan/testbench.vhd:113]
ERROR: [VRFC 10-1471] type error near rxd ; current type std_logic; expected type std_logic_vector [H:/cse462/LAB2_BenGuan/testbench.vhd:114]
ERROR: [VRFC 10-3782] unit 'structure' ignored due to previous errors [H:/cse462/LAB2_BenGuan/testbench.vhd:24]
INFO: [VRFC 10-3070] VHDL file 'H:/cse462/LAB2_BenGuan/testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 897.867 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/rsrc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/pc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-1471] type error near txd ; current type std_logic; expected type std_logic_vector [H:/cse462/LAB2_BenGuan/testbench.vhd:113]
ERROR: [VRFC 10-1471] type error near rxd ; current type std_logic; expected type std_logic_vector [H:/cse462/LAB2_BenGuan/testbench.vhd:114]
ERROR: [VRFC 10-3782] unit 'structure' ignored due to previous errors [H:/cse462/LAB2_BenGuan/testbench.vhd:24]
INFO: [VRFC 10-3070] VHDL file 'H:/cse462/LAB2_BenGuan/testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 900.313 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
"xelab -wto fbc399762efd4728a16aa57c7b3cb91f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fbc399762efd4728a16aa57c7b3cb91f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=64.0...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.a [a_default]
Compiling architecture behavioral of entity xil_defaultlib.c [c_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftcounter [shiftcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ma [ma_default]
Compiling architecture behavioral of entity xil_defaultlib.md [md_default]
Compiling architecture behavioral of entity xil_defaultlib.ir [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.conbit [conbit_default]
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture structure of entity xil_defaultlib.rsrc [rsrc_default]
Compiling architecture behavioral of entity xil_defaultlib.eprom [eprom_default]
Compiling architecture behavioral of entity xil_defaultlib.sram [sram_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_mux__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_mux__...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_3_synth [blk_mem_gen_0_blk_mem_gen_v8_4_3...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_3 [blk_mem_gen_0_blk_mem_gen_v8_4_3...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture mine of entity xil_defaultlib.vga [vga_default]
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan 27 19:06:02 2020. For additional details about this file, please refer to the WebTalk help file at C:/Apps/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 27 19:06:02 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 900.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 908.797 ; gain = 8.484
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 908.797 ; gain = 8.484
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Jan 27 19:06:18 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 19:06:18 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Jan 27 19:15:48 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 19:15:48 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Jan 27 19:22:10 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 19:22:10 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Jan 27 19:32:36 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 19:32:36 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan 27 19:37:08 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 937.332 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/LAB0_BenGuan.srcs/sources_1/new/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/cse462/LAB2_BenGuan/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
"xelab -wto fbc399762efd4728a16aa57c7b3cb91f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fbc399762efd4728a16aa57c7b3cb91f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=64.0...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz [clk_wiz_0_clk_wiz_0_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_0 [clk_wiz_0_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.a [a_default]
Compiling architecture behavioral of entity xil_defaultlib.c [c_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftcounter [shiftcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ma [ma_default]
Compiling architecture behavioral of entity xil_defaultlib.md [md_default]
Compiling architecture behavioral of entity xil_defaultlib.ir [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.conbit [conbit_default]
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture structure of entity xil_defaultlib.rsrc [rsrc_default]
Compiling architecture behavioral of entity xil_defaultlib.eprom [eprom_default]
Compiling architecture behavioral of entity xil_defaultlib.sram [sram_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_mux__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_mux__...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_3_synth [blk_mem_gen_0_blk_mem_gen_v8_4_3...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_3 [blk_mem_gen_0_blk_mem_gen_v8_4_3...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture mine of entity xil_defaultlib.vga [vga_default]
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 937.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/cse462/LAB2_BenGuan/LAB0_BenGuan.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 937.332 ; gain = 0.000
add_force {/testbench/clk} -radix hex {1 0ns} {0 41650ps} -repeat_every 83300ps
add_force {/testbench/reset_h} -radix hex {1 0ns}
run 500ns
add_force {/testbench/reset_h} -radix hex {0 0ns}
add_force {/testbench/rxd} -radix hex {1 0ns}
run 200ns
add_force {/testbench/txd} -radix hex {0 0ns}
remove_forces { {/testbench/txd} }
add_force {/testbench/rxd} -radix hex {0 0ns}
run 500ns
run 500ns
run 5000ns
run 20us
add_force {/testbench/txd} -radix hex {1 0ns}
save_wave_config {H:/cse462/LAB2_BenGuan/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse H:/cse462/LAB2_BenGuan/testbench_behav.wcfg
set_property xsim.view H:/cse462/LAB2_BenGuan/testbench_behav.wcfg [get_filesets sim_1]
run 100us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1

reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 937.332 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan 27 20:02:14 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 20:02:14 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan 27 20:08:02 2020] Launched synth_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/synth_1/runme.log
[Mon Jan 27 20:08:02 2020] Launched impl_1...
Run output will be captured here: H:/cse462/LAB2_BenGuan/LAB0_BenGuan.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 27 20:20:24 2020...
