	component ad9144_upack is
		port (
			dac_clk         : in  std_logic                      := 'X';             -- clk
			dac_valid       : out std_logic;                                         -- valid
			dac_sync        : out std_logic;                                         -- sync
			dac_data        : in  std_logic_vector(127 downto 0) := (others => 'X'); -- data
			dac_enable_0    : in  std_logic                      := 'X';             -- enable
			dac_valid_0     : in  std_logic                      := 'X';             -- valid
			dac_valid_out_0 : out std_logic;                                         -- data_valid
			dac_data_0      : out std_logic_vector(63 downto 0);                     -- data
			dac_enable_1    : in  std_logic                      := 'X';             -- enable
			dac_valid_1     : in  std_logic                      := 'X';             -- valid
			dac_valid_out_1 : out std_logic;                                         -- data_valid
			dac_data_1      : out std_logic_vector(63 downto 0)                      -- data
		);
	end component ad9144_upack;

