#include "idt.h"
#include "io.h"
#include "vga.h"

#define IDT_ENTRIES 256

static idt_entry_t idt[IDT_ENTRIES];
static idt_ptr_t   idtp;
static isr_handler_t handlers[IDT_ENTRIES];

extern void idt_flush(idt_ptr_t *ptr);

/* ISR extern declarations */
extern void isr0(void);  extern void isr1(void);  extern void isr2(void);
extern void isr3(void);  extern void isr4(void);  extern void isr5(void);
extern void isr6(void);  extern void isr7(void);  extern void isr8(void);
extern void isr9(void);  extern void isr10(void); extern void isr11(void);
extern void isr12(void); extern void isr13(void); extern void isr14(void);
extern void isr15(void); extern void isr16(void); extern void isr17(void);
extern void isr18(void); extern void isr19(void); extern void isr20(void);
extern void isr21(void); extern void isr22(void); extern void isr23(void);
extern void isr24(void); extern void isr25(void); extern void isr26(void);
extern void isr27(void); extern void isr28(void); extern void isr29(void);
extern void isr30(void); extern void isr31(void);

/* IRQ extern declarations */
extern void irq0(void);  extern void irq1(void);  extern void irq2(void);
extern void irq3(void);  extern void irq4(void);  extern void irq5(void);
extern void irq6(void);  extern void irq7(void);  extern void irq8(void);
extern void irq9(void);  extern void irq10(void); extern void irq11(void);
extern void irq12(void); extern void irq13(void); extern void irq14(void);
extern void irq15(void);

static void idt_set_entry(uint8_t num, uint32_t base, uint16_t sel, uint8_t flags) {
    idt[num].base_low  = base & 0xFFFF;
    idt[num].base_high = (base >> 16) & 0xFFFF;
    idt[num].sel       = sel;
    idt[num].always0   = 0;
    idt[num].flags     = flags;
}

/* Remap the PIC (Programmable Interrupt Controller) */
static void pic_remap(void) {
    outb(0x20, 0x11); io_wait();  /* Init master PIC */
    outb(0xA0, 0x11); io_wait();  /* Init slave PIC */
    outb(0x21, 0x20); io_wait();  /* Master PIC offset = 32 */
    outb(0xA1, 0x28); io_wait();  /* Slave PIC offset = 40 */
    outb(0x21, 0x04); io_wait();  /* Tell master about slave at IRQ2 */
    outb(0xA1, 0x02); io_wait();  /* Tell slave its cascade identity */
    outb(0x21, 0x01); io_wait();  /* 8086 mode for master */
    outb(0xA1, 0x01); io_wait();  /* 8086 mode for slave */
    outb(0x21, 0x00);              /* Unmask all master IRQs */
    outb(0xA1, 0x00);              /* Unmask all slave IRQs */
}

void idt_init(void) {
    idtp.limit = sizeof(idt) - 1;
    idtp.base  = (uint32_t)&idt;

    for (int i = 0; i < IDT_ENTRIES; i++) {
        idt_set_entry(i, 0, 0, 0);
        handlers[i] = NULL;
    }

    /* Install ISRs 0-31 (CPU exceptions) */
    idt_set_entry(0,  (uint32_t)isr0,  0x08, 0x8E);
    idt_set_entry(1,  (uint32_t)isr1,  0x08, 0x8E);
    idt_set_entry(2,  (uint32_t)isr2,  0x08, 0x8E);
    idt_set_entry(3,  (uint32_t)isr3,  0x08, 0x8E);
    idt_set_entry(4,  (uint32_t)isr4,  0x08, 0x8E);
    idt_set_entry(5,  (uint32_t)isr5,  0x08, 0x8E);
    idt_set_entry(6,  (uint32_t)isr6,  0x08, 0x8E);
    idt_set_entry(7,  (uint32_t)isr7,  0x08, 0x8E);
    idt_set_entry(8,  (uint32_t)isr8,  0x08, 0x8E);
    idt_set_entry(9,  (uint32_t)isr9,  0x08, 0x8E);
    idt_set_entry(10, (uint32_t)isr10, 0x08, 0x8E);
    idt_set_entry(11, (uint32_t)isr11, 0x08, 0x8E);
    idt_set_entry(12, (uint32_t)isr12, 0x08, 0x8E);
    idt_set_entry(13, (uint32_t)isr13, 0x08, 0x8E);
    idt_set_entry(14, (uint32_t)isr14, 0x08, 0x8E);
    idt_set_entry(15, (uint32_t)isr15, 0x08, 0x8E);
    idt_set_entry(16, (uint32_t)isr16, 0x08, 0x8E);
    idt_set_entry(17, (uint32_t)isr17, 0x08, 0x8E);
    idt_set_entry(18, (uint32_t)isr18, 0x08, 0x8E);
    idt_set_entry(19, (uint32_t)isr19, 0x08, 0x8E);
    idt_set_entry(20, (uint32_t)isr20, 0x08, 0x8E);
    idt_set_entry(21, (uint32_t)isr21, 0x08, 0x8E);
    idt_set_entry(22, (uint32_t)isr22, 0x08, 0x8E);
    idt_set_entry(23, (uint32_t)isr23, 0x08, 0x8E);
    idt_set_entry(24, (uint32_t)isr24, 0x08, 0x8E);
    idt_set_entry(25, (uint32_t)isr25, 0x08, 0x8E);
    idt_set_entry(26, (uint32_t)isr26, 0x08, 0x8E);
    idt_set_entry(27, (uint32_t)isr27, 0x08, 0x8E);
    idt_set_entry(28, (uint32_t)isr28, 0x08, 0x8E);
    idt_set_entry(29, (uint32_t)isr29, 0x08, 0x8E);
    idt_set_entry(30, (uint32_t)isr30, 0x08, 0x8E);
    idt_set_entry(31, (uint32_t)isr31, 0x08, 0x8E);

    /* Remap PIC and install IRQs 0-15 (mapped to INT 32-47) */
    pic_remap();
    idt_set_entry(32, (uint32_t)irq0,  0x08, 0x8E);
    idt_set_entry(33, (uint32_t)irq1,  0x08, 0x8E);
    idt_set_entry(34, (uint32_t)irq2,  0x08, 0x8E);
    idt_set_entry(35, (uint32_t)irq3,  0x08, 0x8E);
    idt_set_entry(36, (uint32_t)irq4,  0x08, 0x8E);
    idt_set_entry(37, (uint32_t)irq5,  0x08, 0x8E);
    idt_set_entry(38, (uint32_t)irq6,  0x08, 0x8E);
    idt_set_entry(39, (uint32_t)irq7,  0x08, 0x8E);
    idt_set_entry(40, (uint32_t)irq8,  0x08, 0x8E);
    idt_set_entry(41, (uint32_t)irq9,  0x08, 0x8E);
    idt_set_entry(42, (uint32_t)irq10, 0x08, 0x8E);
    idt_set_entry(43, (uint32_t)irq11, 0x08, 0x8E);
    idt_set_entry(44, (uint32_t)irq12, 0x08, 0x8E);
    idt_set_entry(45, (uint32_t)irq13, 0x08, 0x8E);
    idt_set_entry(46, (uint32_t)irq14, 0x08, 0x8E);
    idt_set_entry(47, (uint32_t)irq15, 0x08, 0x8E);

    idt_flush(&idtp);
}

void isr_register_handler(uint8_t n, isr_handler_t handler) {
    handlers[n] = handler;
}

static const char *exception_messages[] = {
    "Division By Zero",        "Debug",                 "Non Maskable Interrupt",
    "Breakpoint",              "Overflow",              "Bound Range Exceeded",
    "Invalid Opcode",          "Device Not Available",  "Double Fault",
    "Coprocessor Overrun",     "Invalid TSS",           "Segment Not Present",
    "Stack-Segment Fault",     "General Protection",    "Page Fault",
    "Reserved",                "x87 FPU Error",         "Alignment Check",
    "Machine Check",           "SIMD FP Exception",     "Virtualization Exception",
};

void isr_handler(registers_t *regs) {
    if (handlers[regs->int_no]) {
        handlers[regs->int_no](regs);
    } else if (regs->int_no < 32) {
        vga_set_color(VGA_LIGHT_RED, VGA_BLACK);
        vga_print("\n*** KERNEL PANIC: ");
        if (regs->int_no < 21) {
            vga_print(exception_messages[regs->int_no]);
        }
        vga_print(" (INT ");
        vga_print_dec(regs->int_no);
        vga_print(") ***\n");
        vga_print("System halted.\n");
        __asm__ volatile ("cli; hlt");
    }
}

void irq_handler(registers_t *regs) {
    /* Send EOI (End of Interrupt) to PIC */
    if (regs->int_no >= 40) {
        outb(0xA0, 0x20); /* EOI to slave PIC */
    }
    outb(0x20, 0x20); /* EOI to master PIC */

    if (handlers[regs->int_no]) {
        handlers[regs->int_no](regs);
    }
}
