# Reading pref.tcl
# do {C:/Practica-05/hatestbench00/hatestbench00.mdo}
# Loading project hatestbench00
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 15:43:21 on Sep 02,2021
# vcom -reportprogress 300 -work work C:/Practica-05/hatestbench00/packageha00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package packageha00
# End time: 15:43:21 on Sep 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 15:43:21 on Sep 02,2021
# vcom -reportprogress 300 -work work C:/Practica-05/hatestbench00/xora00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xora00
# -- Compiling architecture xora0 of xora00
# End time: 15:43:21 on Sep 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 15:43:21 on Sep 02,2021
# vcom -reportprogress 300 -work work C:/Practica-05/hatestbench00/anda00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity anda00
# -- Compiling architecture anda0 of anda00
# End time: 15:43:22 on Sep 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 15:43:22 on Sep 02,2021
# vcom -reportprogress 300 -work work C:/Practica-05/hatestbench00/ha00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package packageha00
# -- Compiling entity ha00
# -- Compiling architecture ha0 of ha00
# End time: 15:43:22 on Sep 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 15:43:22 on Sep 02,2021
# vcom -reportprogress 300 -work work C:/Practica-05/hatestbench00/hatestbench00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hatestbench00
# -- Compiling architecture hatestbench0 of hatestbench00
# End time: 15:43:22 on Sep 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 hatestbench00 
# Start time: 15:43:24 on Sep 02,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.hatestbench00(hatestbench0)
# Loading work.packageha00
# Loading work.ha00(ha0)
# Loading work.anda00(anda0)
# Loading work.xora00(xora0)
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 15:58:18 on Sep 02,2021, Elapsed time: 0:14:54
# Errors: 0, Warnings: 8
