// Seed: 1878822499
module module_0 (
    output supply1 id_0
);
  assign id_0 = id_2;
  supply0 id_3, id_4;
  always $display(1'b0 ? 1 : id_3);
  wire id_5, id_6, id_7;
  assign id_3 = id_4;
  assign module_1.type_12 = 0;
  logic [7:0] id_8;
  assign id_0 = 1;
  assign id_8[1] = 1;
  wire id_9;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output wor id_2,
    input wire id_3,
    input supply1 id_4,
    output logic id_5
);
  always_latch id_2 = id_1 * 1;
  always_comb if (id_3) id_5 <= id_0 - id_0;
  reg id_7;
  nand primCall (id_5, id_8, id_0, id_3, id_9, id_4);
  always id_7 <= id_1;
  assign id_5 = id_0;
  assign id_2 = 1;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (id_2);
endmodule
