module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 reg [4:0]sum;
 reg carry;
 assign LEDR[4:0] = sum;
 assign LEDR[5] = carry;
 always @ (*)
  {carry,sum} = SW[4:0] + SW[9:5];
endmodule
