Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 15:23:39 2024
| Host         : LAPTOP-3U4GRAPR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 50 -input_pins -routable_nets -name timing_1 -file C:/Users/ritvi/Downloads/vending_machine_timing_report.txt
| Design       : vendingmachine
| Device       : 7a15t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.896        0.000                      0                   61        0.332        0.000                      0                   61        3.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                       3.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
i2o                sys_clock          sys_clock                1.896        0.000                      0                   13        2.193        0.000                      0                   13  
i2r                sys_clock          sys_clock                5.057        0.000                      0                   12        0.520        0.000                      0                   12  
r2o                sys_clock          sys_clock                2.363        0.000                      0                   14        2.446        0.000                      0                   14  
r2r                sys_clock          sys_clock                5.460        0.000                      0                   24        0.492        0.000                      0                   24  
**async_default**  sys_clock          sys_clock                6.378        0.000                      0                   12        0.332        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000                inv_mgr/prod1_count_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000                inv_mgr/prod1_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000                inv_mgr/prod1_count_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000                inv_mgr/prod1_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000                inv_mgr/prod2_count_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000                inv_mgr/prod2_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000                inv_mgr/prod2_count_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000                inv_mgr/prod2_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000                inv_mgr/prod3_count_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000                inv_mgr/prod3_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000                inv_mgr/prod3_count_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000                inv_mgr/prod3_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod1_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod2_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500                inv_mgr/prod3_count_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  i2o
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 cash[4]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispense
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 3.373ns (62.829%)  route 1.995ns (37.171%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  cash[4] (IN)
                         net (fo=0)                   0.000     1.400    cash[4]
                                                                      r  cash_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  cash_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.571     2.794    inv_mgr/cash_IBUF[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_5_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.552     3.841    inv_mgr/sufficient_cash
                                                                      r  inv_mgr/dispense_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.097     3.938 r  inv_mgr/dispense_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.571     4.509    update_inventory_OBUF
                                                                      r  dispense_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.768 r  dispense_OBUF_inst/O
                         net (fo=0)                   0.000     6.768    dispense
                                                                      r  dispense (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 cash[4]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            update_inventory
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 3.373ns (62.829%)  route 1.995ns (37.171%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  cash[4] (IN)
                         net (fo=0)                   0.000     1.400    cash[4]
                                                                      r  cash_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  cash_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.571     2.794    inv_mgr/cash_IBUF[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_5_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.552     3.841    inv_mgr/sufficient_cash
                                                                      r  inv_mgr/dispense_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.097     3.938 r  inv_mgr/dispense_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.571     4.509    update_inventory_OBUF
                                                                      r  update_inventory_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.768 r  update_inventory_OBUF_inst/O
                         net (fo=0)                   0.000     6.768    update_inventory
                                                                      r  update_inventory (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 cash[4]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 3.381ns (65.440%)  route 1.785ns (34.560%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  cash[4] (IN)
                         net (fo=0)                   0.000     1.400    cash[4]
                                                                      r  cash_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  cash_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.571     2.794    inv_mgr/cash_IBUF[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_5_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.342     3.631    sufficient_cash
                                                                      r  balance_OBUF[2]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     3.736 r  balance_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.571     4.307    balance_OBUF[2]
                                                                      r  balance_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.566 r  balance_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.566    balance[2]
                                                                      r  balance[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 cash[4]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 3.373ns (65.386%)  route 1.785ns (34.614%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  cash[4] (IN)
                         net (fo=0)                   0.000     1.400    cash[4]
                                                                      r  cash_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  cash_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.571     2.794    inv_mgr/cash_IBUF[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_5_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.342     3.631    sufficient_cash
                                                                      r  balance_OBUF[1]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.097     3.728 r  balance_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.571     4.299    balance_OBUF[1]
                                                                      r  balance_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.558 r  balance_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.558    balance[1]
                                                                      r  balance[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 cash[4]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 3.373ns (65.386%)  route 1.785ns (34.614%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  cash[4] (IN)
                         net (fo=0)                   0.000     1.400    cash[4]
                                                                      r  cash_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  cash_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.571     2.794    inv_mgr/cash_IBUF[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_5_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.342     3.631    sufficient_cash
                                                                      r  balance_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.728 r  balance_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.571     4.299    balance_OBUF[3]
                                                                      r  balance_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.558 r  balance_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.558    balance[3]
                                                                      r  balance[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 cash[4]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[4]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 3.373ns (65.386%)  route 1.785ns (34.614%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  cash[4] (IN)
                         net (fo=0)                   0.000     1.400    cash[4]
                                                                      r  cash_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  cash_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.571     2.794    inv_mgr/cash_IBUF[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_5_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.342     3.631    sufficient_cash
                                                                      r  balance_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.728 r  balance_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.571     4.299    balance_OBUF[4]
                                                                      r  balance_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.558 r  balance_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.558    balance[4]
                                                                      r  balance[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 cash[4]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[5]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 3.373ns (65.386%)  route 1.785ns (34.614%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  cash[4] (IN)
                         net (fo=0)                   0.000     1.400    cash[4]
                                                                      r  cash_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  cash_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.571     2.794    inv_mgr/cash_IBUF[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_5/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_5_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.342     3.631    sufficient_cash
                                                                      r  balance_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.728 r  balance_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.571     4.299    balance_OBUF[5]
                                                                      r  balance_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.558 r  balance_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.558    balance[5]
                                                                      r  balance[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 3.195ns (73.660%)  route 1.142ns (26.340%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[1]
                                                                      f  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.571     2.794    product_sel_IBUF[1]
                                                                      f  product_cost_OBUF[1]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.113     2.907 r  product_cost_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.571     3.478    product_cost_OBUF[1]
                                                                      r  product_cost_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     5.737 r  product_cost_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.737    product_cost[1]
                                                                      r  product_cost[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[5]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 3.195ns (73.660%)  route 1.142ns (26.340%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.571     2.794    product_sel_IBUF[1]
                                                                      r  product_cost_OBUF[5]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.113     2.907 r  product_cost_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.571     3.478    product_cost_OBUF[5]
                                                                      r  product_cost_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     5.737 r  product_cost_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.737    product_cost[5]
                                                                      r  product_cost[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 3.179ns (73.562%)  route 1.142ns (26.438%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[1]
                                                                      f  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.571     2.794    product_sel_IBUF[1]
                                                                      f  product_cost_OBUF[4]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.097     2.891 r  product_cost_OBUF[4]_inst_i_1/O
                         net (fo=2, unplaced)         0.571     3.462    product_cost_OBUF[2]
                                                                      r  product_cost_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     5.721 r  product_cost_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.721    product_cost[2]
                                                                      r  product_cost[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 3.179ns (73.562%)  route 1.142ns (26.438%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      f  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    product_sel_IBUF[0]
                                                                      f  product_cost_OBUF[3]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.097     2.891 r  product_cost_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.571     3.462    product_cost_OBUF[3]
                                                                      r  product_cost_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     5.721 r  product_cost_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.721    product_cost[3]
                                                                      r  product_cost[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[4]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 3.179ns (73.562%)  route 1.142ns (26.438%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[1]
                                                                      f  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.571     2.794    product_sel_IBUF[1]
                                                                      f  product_cost_OBUF[4]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.097     2.891 r  product_cost_OBUF[4]_inst_i_1/O
                         net (fo=2, unplaced)         0.571     3.462    product_cost_OBUF[2]
                                                                      r  product_cost_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     5.721 r  product_cost_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.721    product_cost[4]
                                                                      r  product_cost[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 cash[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 3.082ns (84.363%)  route 0.571ns (15.637%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  cash[0] (IN)
                         net (fo=0)                   0.000     1.400    cash[0]
                                                                      r  cash_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  cash_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.571     2.794    balance_OBUF[0]
                                                                      r  balance_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     5.053 r  balance_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.053    balance[0]
                                                                      r  balance[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (arrival time - required time)
  Source:                 cash[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.355ns (80.258%)  route 0.333ns (19.742%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  cash[0] (IN)
                         net (fo=0)                   0.000     1.240    cash[0]
                                                                      r  cash_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  cash_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.333     1.775    balance_OBUF[0]
                                                                      r  balance_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     2.928 r  balance_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.928    balance[0]
                                                                      r  balance[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.568ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 1.397ns (67.696%)  route 0.667ns (32.304%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    product_sel_IBUF[1]
                                                                      r  balance_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.042     1.817 r  balance_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.333     2.150    balance_OBUF[2]
                                                                      r  balance_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.303 r  balance_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.303    balance[2]
                                                                      r  balance[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 cash[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.400ns (67.743%)  route 0.667ns (32.257%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  cash[1] (IN)
                         net (fo=0)                   0.000     1.240    cash[1]
                                                                      r  cash_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  cash_IBUF[1]_inst/O
                         net (fo=6, unplaced)         0.333     1.775    cash_IBUF[1]
                                                                      r  balance_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     1.820 r  balance_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.333     2.153    balance_OBUF[1]
                                                                      r  balance_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.306 r  balance_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.306    balance[1]
                                                                      r  balance[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 cash[3]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.400ns (67.743%)  route 0.667ns (32.257%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  cash[3] (IN)
                         net (fo=0)                   0.000     1.240    cash[3]
                                                                      r  cash_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  cash_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.333     1.775    cash_IBUF[3]
                                                                      r  balance_OBUF[3]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  balance_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.333     2.153    balance_OBUF[3]
                                                                      r  balance_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.306 r  balance_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.306    balance[3]
                                                                      r  balance[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 cash[4]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[4]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.400ns (67.743%)  route 0.667ns (32.257%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  cash[4] (IN)
                         net (fo=0)                   0.000     1.240    cash[4]
                                                                      r  cash_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  cash_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.333     1.775    cash_IBUF[4]
                                                                      r  balance_OBUF[4]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  balance_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.333     2.153    balance_OBUF[4]
                                                                      r  balance_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.306 r  balance_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.306    balance[4]
                                                                      r  balance[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 cash[5]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            balance[5]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.400ns (67.743%)  route 0.667ns (32.257%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  cash[5] (IN)
                         net (fo=0)                   0.000     1.240    cash[5]
                                                                      r  cash_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  cash_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.333     1.775    cash_IBUF[5]
                                                                      r  balance_OBUF[5]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  balance_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.333     2.153    balance_OBUF[5]
                                                                      r  balance_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.306 r  balance_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.306    balance[5]
                                                                      r  balance[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.400ns (67.743%)  route 0.667ns (32.257%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      f  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    product_sel_IBUF[1]
                                                                      f  product_cost_OBUF[4]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  product_cost_OBUF[4]_inst_i_1/O
                         net (fo=2, unplaced)         0.333     2.153    product_cost_OBUF[2]
                                                                      r  product_cost_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.306 r  product_cost_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.306    product_cost[2]
                                                                      r  product_cost[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.400ns (67.743%)  route 0.667ns (32.257%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      f  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    product_sel_IBUF[0]
                                                                      f  product_cost_OBUF[3]_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  product_cost_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.333     2.153    product_cost_OBUF[3]
                                                                      r  product_cost_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.306 r  product_cost_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.306    product_cost[3]
                                                                      r  product_cost[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[4]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.400ns (67.743%)  route 0.667ns (32.257%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      f  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    product_sel_IBUF[1]
                                                                      f  product_cost_OBUF[4]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  product_cost_OBUF[4]_inst_i_1/O
                         net (fo=2, unplaced)         0.333     2.153    product_cost_OBUF[2]
                                                                      r  product_cost_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.306 r  product_cost_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.306    product_cost[4]
                                                                      r  product_cost[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.572ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.401ns (67.759%)  route 0.667ns (32.241%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      f  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    product_sel_IBUF[1]
                                                                      f  product_cost_OBUF[1]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     1.821 r  product_cost_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.333     2.154    product_cost_OBUF[1]
                                                                      r  product_cost_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.307 r  product_cost_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.307    product_cost[1]
                                                                      r  product_cost[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.572ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            product_cost[5]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.401ns (67.759%)  route 0.667ns (32.241%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    product_sel_IBUF[1]
                                                                      r  product_cost_OBUF[5]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     1.821 r  product_cost_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.333     2.154    product_cost_OBUF[5]
                                                                      r  product_cost_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.307 r  product_cost_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.307    product_cost[5]
                                                                      r  product_cost[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.796ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispense
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 1.445ns (63.047%)  route 0.847ns (36.953%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[1]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.001    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     2.046 r  inv_mgr/dispense_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.333     2.379    update_inventory_OBUF
                                                                      r  dispense_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.532 r  dispense_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    dispense
                                                                      r  dispense (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            update_inventory
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 1.445ns (63.047%)  route 0.847ns (36.953%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Input Delay:            0.040ns
  Output Delay:           0.500ns
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[1]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.001    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     2.046 r  inv_mgr/dispense_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.333     2.379    update_inventory_OBUF
                                                                      r  update_inventory_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.532 r  update_inventory_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    update_inventory
                                                                      r  update_inventory (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  2.796    





---------------------------------------------------------------------------------------------------
Path Group:  i2r
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod1_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.318    inv_mgr/prod1_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod1_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.318    inv_mgr/prod1_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod1_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.318    inv_mgr/prod1_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod1_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.318    inv_mgr/prod1_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod2_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.318    inv_mgr/prod2_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod2_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.318    inv_mgr/prod2_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod2_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.318    inv_mgr/prod2_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod2_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.318    inv_mgr/prod2_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod3_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.318    inv_mgr/prod3_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod3_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.318    inv_mgr/prod3_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod3_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.318    inv_mgr/prod3_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.113ns (38.920%)  route 1.747ns (61.080%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.400    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.571     2.794    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.097     2.891 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     3.192    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.289 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.824    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.921 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.261    inv_mgr/prod3_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.318    inv_mgr/prod3_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      f  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[0]
                                                                      f  inv_mgr/prod1_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod1_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.498    inv_mgr/prod1_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      f  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[0]
                                                                      f  inv_mgr/prod1_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod1_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.498    inv_mgr/prod1_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      f  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[0]
                                                                      f  inv_mgr/prod1_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod1_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.498    inv_mgr/prod1_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      f  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[0]
                                                                      f  inv_mgr/prod1_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod1_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.498    inv_mgr/prod1_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/prod2_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod2_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.498    inv_mgr/prod2_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/prod2_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod2_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.498    inv_mgr/prod2_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/prod2_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod2_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.498    inv_mgr/prod2_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[0]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[0] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[0]
                                                                      r  product_sel_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[0]_inst/O
                         net (fo=20, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[0]
                                                                      r  inv_mgr/prod2_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod2_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.498    inv_mgr/prod2_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[1]
                                                                      r  inv_mgr/prod3_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod3_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.498    inv_mgr/prod3_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[1]
                                                                      r  inv_mgr/prod3_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod3_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.498    inv_mgr/prod3_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[1]
                                                                      r  inv_mgr/prod3_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod3_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.498    inv_mgr/prod3_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 product_sel[1]
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.247ns (31.721%)  route 0.532ns (68.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 r  product_sel[1] (IN)
                         net (fo=0)                   0.000     1.240    product_sel[1]
                                                                      r  product_sel_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 r  product_sel_IBUF[1]_inst/O
                         net (fo=19, unplaced)        0.333     1.775    inv_mgr/product_sel_IBUF[1]
                                                                      r  inv_mgr/prod3_count[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.019    inv_mgr/prod3_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.498    inv_mgr/prod3_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
Path Group:  r2o
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispense
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.993ns (62.342%)  route 1.808ns (37.658%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.325     3.374    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.097     3.471 r  inv_mgr/dispense_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.571     4.042    update_inventory_OBUF
                                                                      r  dispense_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.302 r  dispense_OBUF_inst/O
                         net (fo=0)                   0.000     6.302    dispense
                                                                      r  dispense (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            update_inventory
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.993ns (62.342%)  route 1.808ns (37.658%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.325     3.374    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.097     3.471 r  inv_mgr/dispense_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.571     4.042    update_inventory_OBUF
                                                                      r  update_inventory_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.259     6.302 r  update_inventory_OBUF_inst/O
                         net (fo=0)                   0.000     6.302    update_inventory
                                                                      r  update_inventory (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod1_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod1_count[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod1_count_reg[0]/Q
                         net (fo=6, unplaced)         0.571     2.412    prod1_count_OBUF[0]
                                                                      r  prod1_count_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod1_count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.790    prod1_count[0]
                                                                      r  prod1_count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod1_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod1_count[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod1_count_reg[1]/Q
                         net (fo=5, unplaced)         0.571     2.412    prod1_count_OBUF[1]
                                                                      r  prod1_count_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod1_count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.790    prod1_count[1]
                                                                      r  prod1_count[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod1_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod1_count[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod1_count_reg[2]/Q
                         net (fo=4, unplaced)         0.571     2.412    prod1_count_OBUF[2]
                                                                      r  prod1_count_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod1_count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.790    prod1_count[2]
                                                                      r  prod1_count[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod1_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod1_count[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod1_count_reg[3]/Q
                         net (fo=3, unplaced)         0.571     2.412    prod1_count_OBUF[3]
                                                                      r  prod1_count_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod1_count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.790    prod1_count[3]
                                                                      r  prod1_count[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod2_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod2_count[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod2_count_reg[0]/Q
                         net (fo=6, unplaced)         0.571     2.412    prod2_count_OBUF[0]
                                                                      r  prod2_count_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod2_count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.790    prod2_count[0]
                                                                      r  prod2_count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod2_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod2_count[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod2_count_reg[1]/Q
                         net (fo=5, unplaced)         0.571     2.412    prod2_count_OBUF[1]
                                                                      r  prod2_count_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod2_count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.790    prod2_count[1]
                                                                      r  prod2_count[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod2_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod2_count[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod2_count_reg[2]/Q
                         net (fo=4, unplaced)         0.571     2.412    prod2_count_OBUF[2]
                                                                      r  prod2_count_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod2_count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.790    prod2_count[2]
                                                                      r  prod2_count[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod2_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod2_count[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod2_count_reg[3]/Q
                         net (fo=3, unplaced)         0.571     2.412    prod2_count_OBUF[3]
                                                                      r  prod2_count_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod2_count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.790    prod2_count[3]
                                                                      r  prod2_count[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod3_count[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[0]/Q
                         net (fo=6, unplaced)         0.571     2.412    prod3_count_OBUF[0]
                                                                      r  prod3_count_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod3_count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.790    prod3_count[0]
                                                                      r  prod3_count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod3_count[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[1]/Q
                         net (fo=5, unplaced)         0.571     2.412    prod3_count_OBUF[1]
                                                                      r  prod3_count_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod3_count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.790    prod3_count[1]
                                                                      r  prod3_count[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod3_count[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.571     2.412    prod3_count_OBUF[2]
                                                                      r  prod3_count_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod3_count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.790    prod3_count[2]
                                                                      r  prod3_count[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod3_count[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 2.718ns (82.636%)  route 0.571ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 9.200 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.571     2.412    prod3_count_OBUF[3]
                                                                      r  prod3_count_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.377     4.790 r  prod3_count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.790    prod3_count[3]
                                                                      r  prod3_count[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.035     9.165    
                         output delay                -0.500     8.665    
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod1_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod1_count[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod1_count_reg[0]/Q
                         net (fo=6, unplaced)         0.333     1.974    prod1_count_OBUF[0]
                                                                      r  prod1_count_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod1_count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.181    prod1_count[0]
                                                                      r  prod1_count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod1_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod1_count[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod1_count_reg[1]/Q
                         net (fo=5, unplaced)         0.333     1.974    prod1_count_OBUF[1]
                                                                      r  prod1_count_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod1_count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.181    prod1_count[1]
                                                                      r  prod1_count[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod1_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod1_count[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod1_count_reg[2]/Q
                         net (fo=4, unplaced)         0.333     1.974    prod1_count_OBUF[2]
                                                                      r  prod1_count_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod1_count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.181    prod1_count[2]
                                                                      r  prod1_count[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod1_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod1_count[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod1_count_reg[3]/Q
                         net (fo=3, unplaced)         0.333     1.974    prod1_count_OBUF[3]
                                                                      r  prod1_count_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod1_count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.181    prod1_count[3]
                                                                      r  prod1_count[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod2_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod2_count[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod2_count_reg[0]/Q
                         net (fo=6, unplaced)         0.333     1.974    prod2_count_OBUF[0]
                                                                      r  prod2_count_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod2_count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.181    prod2_count[0]
                                                                      r  prod2_count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod2_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod2_count[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod2_count_reg[1]/Q
                         net (fo=5, unplaced)         0.333     1.974    prod2_count_OBUF[1]
                                                                      r  prod2_count_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod2_count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.181    prod2_count[1]
                                                                      r  prod2_count[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod2_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod2_count[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod2_count_reg[2]/Q
                         net (fo=4, unplaced)         0.333     1.974    prod2_count_OBUF[2]
                                                                      r  prod2_count_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod2_count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.181    prod2_count[2]
                                                                      r  prod2_count[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod2_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod2_count[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod2_count_reg[3]/Q
                         net (fo=3, unplaced)         0.333     1.974    prod2_count_OBUF[3]
                                                                      r  prod2_count_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod2_count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.181    prod2_count[3]
                                                                      r  prod2_count[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod3_count[0]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[0]/Q
                         net (fo=6, unplaced)         0.333     1.974    prod3_count_OBUF[0]
                                                                      r  prod3_count_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod3_count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.181    prod3_count[0]
                                                                      r  prod3_count[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod3_count[1]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[1]/Q
                         net (fo=5, unplaced)         0.333     1.974    prod3_count_OBUF[1]
                                                                      r  prod3_count_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod3_count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.181    prod3_count[1]
                                                                      r  prod3_count[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod3_count[2]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.333     1.974    prod3_count_OBUF[2]
                                                                      r  prod3_count_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod3_count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.181    prod3_count[2]
                                                                      r  prod3_count[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prod3_count[3]
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.348ns (80.176%)  route 0.333ns (19.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.333     1.974    prod3_count_OBUF[3]
                                                                      r  prod3_count_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.207     3.181 r  prod3_count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.181    prod3_count[3]
                                                                      r  prod3_count[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.905ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispense
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.437ns (67.142%)  route 0.703ns (32.858%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     2.154 r  inv_mgr/dispense_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.333     2.487    update_inventory_OBUF
                                                                      r  dispense_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.640 r  dispense_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    dispense
                                                                      r  dispense (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.905ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            update_inventory
                            (output port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2o
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.437ns (67.142%)  route 0.703ns (32.858%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     2.154 r  inv_mgr/dispense_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.333     2.487    update_inventory_OBUF
                                                                      r  update_inventory_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.153     3.640 r  update_inventory_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    update_inventory
                                                                      r  update_inventory (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.035     1.235    
                         output delay                -0.500     0.735    
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  2.905    





---------------------------------------------------------------------------------------------------
Path Group:  r2r
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod1_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.481    inv_mgr/prod1_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod1_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.481    inv_mgr/prod1_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod1_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.481    inv_mgr/prod1_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod1_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.481    inv_mgr/prod1_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod2_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.481    inv_mgr/prod2_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod2_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.481    inv_mgr/prod2_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod2_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.481    inv_mgr/prod2_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod2_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.481    inv_mgr/prod2_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod3_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.481    inv_mgr/prod3_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod3_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.481    inv_mgr/prod3_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod3_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_CE)      -0.147     9.481    inv_mgr/prod3_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.734ns (29.115%)  route 1.787ns (70.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.611     2.452    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.199     2.651 r  inv_mgr/dispense_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.301     2.952    inv_mgr/dispense_OBUF_inst_i_7_n_0
                                                                      r  inv_mgr/dispense_OBUF_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.097     3.049 r  inv_mgr/dispense_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.535     3.584    inv_mgr/dispense_OBUF_inst_i_4_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.097     3.681 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.340     4.021    inv_mgr/prod3_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_CE)      -0.147     9.481    inv_mgr/prod3_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 inv_mgr/prod1_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.554ns (50.136%)  route 0.551ns (49.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod1_count_reg[0]/Q
                         net (fo=6, unplaced)         0.551     2.392    inv_mgr/Q[0]
                                                                      r  inv_mgr/prod1_count[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.213     2.605 r  inv_mgr/prod1_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     2.605    inv_mgr/prod1_count[3]_i_2_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_D)        0.030     9.658    inv_mgr/prod1_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.605    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 inv_mgr/prod2_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.554ns (50.136%)  route 0.551ns (49.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod2_count_reg[0]/Q
                         net (fo=6, unplaced)         0.551     2.392    inv_mgr/prod2_count_reg[3]_0[0]
                                                                      r  inv_mgr/prod2_count[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.213     2.605 r  inv_mgr/prod2_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     2.605    inv_mgr/prod2_count[3]_i_2_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_D)        0.030     9.658    inv_mgr/prod2_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.605    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.554ns (50.136%)  route 0.551ns (49.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[0]/Q
                         net (fo=6, unplaced)         0.551     2.392    inv_mgr/prod3_count_reg[3]_0[0]
                                                                      r  inv_mgr/prod3_count[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.213     2.605 r  inv_mgr/prod3_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     2.605    inv_mgr/prod3_count[3]_i_2_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_D)        0.030     9.658    inv_mgr/prod3_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.605    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 inv_mgr/prod1_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.554ns (50.318%)  route 0.547ns (49.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod1_count_reg[1]/Q
                         net (fo=5, unplaced)         0.547     2.388    inv_mgr/Q[1]
                                                                      r  inv_mgr/prod1_count[2]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.213     2.601 r  inv_mgr/prod1_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.601    inv_mgr/prod1_count[2]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_D)        0.030     9.658    inv_mgr/prod1_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 inv_mgr/prod2_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.554ns (50.318%)  route 0.547ns (49.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod2_count_reg[1]/Q
                         net (fo=5, unplaced)         0.547     2.388    inv_mgr/prod2_count_reg[3]_0[1]
                                                                      r  inv_mgr/prod2_count[2]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.213     2.601 r  inv_mgr/prod2_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.601    inv_mgr/prod2_count[2]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_D)        0.030     9.658    inv_mgr/prod2_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.540ns (49.678%)  route 0.547ns (50.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[1]/Q
                         net (fo=5, unplaced)         0.547     2.388    inv_mgr/prod3_count_reg[3]_0[1]
                                                                      r  inv_mgr/prod3_count[2]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.199     2.587 r  inv_mgr/prod3_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.587    inv_mgr/prod3_count[2]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_D)        0.030     9.658    inv_mgr/prod3_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 inv_mgr/prod1_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.540ns (61.433%)  route 0.339ns (38.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod1_count_reg[0]/Q
                         net (fo=6, unplaced)         0.339     2.180    inv_mgr/Q[0]
                                                                      r  inv_mgr/prod1_count[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.199     2.379 r  inv_mgr/prod1_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.379    inv_mgr/prod1_count[1]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_D)        0.030     9.658    inv_mgr/prod1_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 inv_mgr/prod2_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.540ns (61.433%)  route 0.339ns (38.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod2_count_reg[0]/Q
                         net (fo=6, unplaced)         0.339     2.180    inv_mgr/prod2_count_reg[3]_0[0]
                                                                      r  inv_mgr/prod2_count[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.199     2.379 r  inv_mgr/prod2_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.379    inv_mgr/prod2_count[1]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_D)        0.030     9.658    inv_mgr/prod2_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.540ns (61.433%)  route 0.339ns (38.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 r  inv_mgr/prod3_count_reg[0]/Q
                         net (fo=6, unplaced)         0.339     2.180    inv_mgr/prod3_count_reg[3]_0[0]
                                                                      r  inv_mgr/prod3_count[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.199     2.379 r  inv_mgr/prod3_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.379    inv_mgr/prod3_count[1]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDPE (Setup_fdpe_C_D)        0.030     9.658    inv_mgr/prod3_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 inv_mgr/prod3_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.548ns (69.543%)  route 0.240ns (30.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 f  inv_mgr/prod3_count_reg[0]/Q
                         net (fo=6, unplaced)         0.240     2.081    inv_mgr/prod3_count_reg[3]_0[0]
                                                                      f  inv_mgr/prod3_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.207     2.288 r  inv_mgr/prod3_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.288    inv_mgr/prod3_count0[0]
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_D)        0.030     9.658    inv_mgr/prod3_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 inv_mgr/prod1_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.540ns (69.231%)  route 0.240ns (30.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 f  inv_mgr/prod1_count_reg[0]/Q
                         net (fo=6, unplaced)         0.240     2.081    inv_mgr/Q[0]
                                                                      f  inv_mgr/prod1_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.199     2.280 r  inv_mgr/prod1_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.280    inv_mgr/prod1_count0[0]
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_D)        0.030     9.658    inv_mgr/prod1_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 inv_mgr/prod2_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.540ns (69.231%)  route 0.240ns (30.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.341     1.841 f  inv_mgr/prod2_count_reg[0]/Q
                         net (fo=6, unplaced)         0.240     2.081    inv_mgr/prod2_count_reg[3]_0[0]
                                                                      f  inv_mgr/prod2_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.199     2.280 r  inv_mgr/prod2_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.280    inv_mgr/prod2_count0[0]
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
                         clock pessimism              0.164     9.664    
                         clock uncertainty           -0.035     9.628    
                         FDCE (Setup_fdce_C_D)        0.030     9.658    inv_mgr/prod2_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                  7.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 inv_mgr/prod1_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.242ns (64.731%)  route 0.132ns (35.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod1_count_reg[3]/Q
                         net (fo=3, unplaced)         0.132     1.773    inv_mgr/Q[3]
                                                                      r  inv_mgr/prod1_count[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.874 r  inv_mgr/prod1_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.874    inv_mgr/prod1_count[3]_i_2_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_D)         0.091     1.382    inv_mgr/prod1_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 inv_mgr/prod2_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.242ns (64.731%)  route 0.132ns (35.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod2_count_reg[3]/Q
                         net (fo=3, unplaced)         0.132     1.773    inv_mgr/prod2_count_reg[3]_0[3]
                                                                      r  inv_mgr/prod2_count[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.874 r  inv_mgr/prod2_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.874    inv_mgr/prod2_count[3]_i_2_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_D)         0.091     1.382    inv_mgr/prod2_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.242ns (64.731%)  route 0.132ns (35.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.132     1.773    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/prod3_count[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.874 r  inv_mgr/prod3_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.874    inv_mgr/prod3_count[3]_i_2_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_D)         0.091     1.382    inv_mgr/prod3_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.239ns (63.843%)  route 0.135ns (36.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[2]/Q
                         net (fo=4, unplaced)         0.135     1.776    inv_mgr/prod3_count_reg[3]_0[2]
                                                                      r  inv_mgr/prod3_count[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.874 r  inv_mgr/prod3_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.874    inv_mgr/prod3_count[2]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_D)         0.091     1.382    inv_mgr/prod3_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 inv_mgr/prod1_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.239ns (63.448%)  route 0.138ns (36.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod1_count_reg[1]/Q
                         net (fo=5, unplaced)         0.138     1.779    inv_mgr/Q[1]
                                                                      r  inv_mgr/prod1_count[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.877 r  inv_mgr/prod1_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.877    inv_mgr/prod1_count[1]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_D)         0.091     1.382    inv_mgr/prod1_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 inv_mgr/prod2_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.239ns (63.448%)  route 0.138ns (36.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod2_count_reg[1]/Q
                         net (fo=5, unplaced)         0.138     1.779    inv_mgr/prod2_count_reg[3]_0[1]
                                                                      r  inv_mgr/prod2_count[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.877 r  inv_mgr/prod2_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.877    inv_mgr/prod2_count[1]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_D)         0.091     1.382    inv_mgr/prod2_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.239ns (63.448%)  route 0.138ns (36.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[1]/Q
                         net (fo=5, unplaced)         0.138     1.779    inv_mgr/prod3_count_reg[3]_0[1]
                                                                      r  inv_mgr/prod3_count[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.877 r  inv_mgr/prod3_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.877    inv_mgr/prod3_count[1]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_D)         0.091     1.382    inv_mgr/prod3_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 inv_mgr/prod1_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.242ns (64.131%)  route 0.135ns (35.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod1_count_reg[2]/Q
                         net (fo=4, unplaced)         0.135     1.776    inv_mgr/Q[2]
                                                                      r  inv_mgr/prod1_count[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.877 r  inv_mgr/prod1_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.877    inv_mgr/prod1_count[2]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_D)         0.091     1.382    inv_mgr/prod1_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 inv_mgr/prod2_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.242ns (64.131%)  route 0.135ns (35.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  inv_mgr/prod2_count_reg[2]/Q
                         net (fo=4, unplaced)         0.135     1.776    inv_mgr/prod2_count_reg[3]_0[2]
                                                                      r  inv_mgr/prod2_count[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.877 r  inv_mgr/prod2_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.877    inv_mgr/prod2_count[2]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_D)         0.091     1.382    inv_mgr/prod2_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 inv_mgr/prod1_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.239ns (63.057%)  route 0.140ns (36.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 f  inv_mgr/prod1_count_reg[0]/Q
                         net (fo=6, unplaced)         0.140     1.781    inv_mgr/Q[0]
                                                                      f  inv_mgr/prod1_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.879 r  inv_mgr/prod1_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.879    inv_mgr/prod1_count0[0]
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_D)         0.091     1.382    inv_mgr/prod1_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 inv_mgr/prod2_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.239ns (63.057%)  route 0.140ns (36.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 f  inv_mgr/prod2_count_reg[0]/Q
                         net (fo=6, unplaced)         0.140     1.781    inv_mgr/prod2_count_reg[3]_0[0]
                                                                      f  inv_mgr/prod2_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.879 r  inv_mgr/prod2_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.879    inv_mgr/prod2_count0[0]
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_D)         0.091     1.382    inv_mgr/prod2_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.242ns (63.347%)  route 0.140ns (36.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.641 f  inv_mgr/prod3_count_reg[0]/Q
                         net (fo=6, unplaced)         0.140     1.781    inv_mgr/prod3_count_reg[3]_0[0]
                                                                      f  inv_mgr/prod3_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.101     1.882 r  inv_mgr/prod3_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.882    inv_mgr/prod3_count0[0]
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_D)         0.091     1.382    inv_mgr/prod3_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod1_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.254    inv_mgr/prod1_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod1_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.254    inv_mgr/prod1_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod1_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.254    inv_mgr/prod1_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod1_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod1_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod1_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.254    inv_mgr/prod1_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod2_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.254    inv_mgr/prod2_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod2_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.254    inv_mgr/prod2_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod2_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.254    inv_mgr/prod2_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod2_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod2_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod2_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.254    inv_mgr/prod2_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod3_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.254    inv_mgr/prod3_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod3_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.254    inv_mgr/prod3_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod3_count[3]_i_1_n_0
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
                         clock pessimism             -0.209     1.291    
                         FDCE (Hold_fdce_C_CE)       -0.037     1.254    inv_mgr/prod3_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 inv_mgr/prod3_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             r2r
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.284ns (33.324%)  route 0.568ns (66.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  inv_mgr/prod3_count_reg[3]/Q
                         net (fo=3, unplaced)         0.190     1.831    inv_mgr/prod3_count_reg[3]_0[3]
                                                                      r  inv_mgr/dispense_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  inv_mgr/dispense_OBUF_inst_i_3/O
                         net (fo=4, unplaced)         0.180     2.109    inv_mgr/dispense_OBUF_inst_i_3_n_0
                                                                      r  inv_mgr/prod3_count[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.154 r  inv_mgr/prod3_count[3]_i_1/O
                         net (fo=4, unplaced)         0.198     2.352    inv_mgr/prod3_count[3]_i_1_n_0
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
                         clock pessimism             -0.209     1.291    
                         FDPE (Hold_fdpe_C_CE)       -0.037     1.254    inv_mgr/prod3_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.099    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod1_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Recov_fdce_C_CLR)     -0.293     9.172    inv_mgr/prod1_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod1_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Recov_fdce_C_CLR)     -0.293     9.172    inv_mgr/prod1_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod2_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Recov_fdce_C_CLR)     -0.293     9.172    inv_mgr/prod2_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod2_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Recov_fdce_C_CLR)     -0.293     9.172    inv_mgr/prod2_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod3_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Recov_fdce_C_CLR)     -0.293     9.172    inv_mgr/prod3_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod3_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDCE (Recov_fdce_C_CLR)     -0.293     9.172    inv_mgr/prod3_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod1_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Recov_fdpe_C_PRE)     -0.259     9.206    inv_mgr/prod1_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod1_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Recov_fdpe_C_PRE)     -0.259     9.206    inv_mgr/prod1_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod2_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Recov_fdpe_C_PRE)     -0.259     9.206    inv_mgr/prod2_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod2_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Recov_fdpe_C_PRE)     -0.259     9.206    inv_mgr/prod2_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod3_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Recov_fdpe_C_PRE)     -0.259     9.206    inv_mgr/prod3_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.822ns (59.010%)  route 0.571ns (40.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.200     1.400    
                                                      0.000     1.400 f  rst (IN)
                         net (fo=0)                   0.000     1.400    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.822     2.222 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.571     2.794    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod3_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
                         clock source latency         1.200     9.200    
                                                      0.000     9.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     9.500    
                         net (fo=0)                   0.000     9.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     9.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     9.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     9.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     9.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.035     9.465    
                         FDPE (Recov_fdpe_C_PRE)     -0.259     9.206    inv_mgr/prod3_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  6.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod1_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[0]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    inv_mgr/prod1_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod1_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod1_count_reg[2]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    inv_mgr/prod1_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod2_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[0]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    inv_mgr/prod2_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod2_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod2_count_reg[2]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    inv_mgr/prod2_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod3_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[0]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    inv_mgr/prod3_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDCE                                         f  inv_mgr/prod3_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDCE                                         r  inv_mgr/prod3_count_reg[2]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    inv_mgr/prod3_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod1_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[1]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    inv_mgr/prod1_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod1_count_reg[3]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod1_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod1_count_reg[3]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    inv_mgr/prod1_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod2_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[1]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    inv_mgr/prod2_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod2_count_reg[3]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod2_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod2_count_reg[3]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    inv_mgr/prod2_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod3_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[1]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    inv_mgr/prod3_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inv_mgr/prod3_count_reg[3]/PRE
                            (removal check against rising-edge clock sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.202ns (37.737%)  route 0.333ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.040ns
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                         input delay                  0.040     1.240    
                                                      0.000     1.240 f  rst (IN)
                         net (fo=0)                   0.000     1.240    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.202     1.442 f  rst_IBUF_inst/O
                         net (fo=12, unplaced)        0.333     1.775    inv_mgr/AR[0]
                         FDPE                                         f  inv_mgr/prod3_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         1.200     1.200    
                                                      0.000     1.200 r  clk (IN)
                         ideal clock network latency
                                                      0.300     1.500    
                         net (fo=0)                   0.000     1.500    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.000     1.500 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.500    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.000     1.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.000     1.500    inv_mgr/CLK
                         FDPE                                         r  inv_mgr/prod3_count_reg[3]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
                         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    inv_mgr/prod3_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.335    





