Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed May 29 15:40:37 2024
| Host         : alv-debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.376        0.000                      0                  240        0.153        0.000                      0                  240        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.376        0.000                      0                  240        0.153        0.000                      0                  240        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][8]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 5.771ns (60.613%)  route 3.750ns (39.387%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=26, routed)          1.084     6.854    soundGen/Q[3]
    SLICE_X10Y118        LUT5 (Prop_lut5_I2_O)        0.124     6.978 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.623     7.601    soundGen/b1[14]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.442 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.801    12.243    soundGen/acc0_n_90
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.367 r  soundGen/acc_carry_i_3/O
                         net (fo=1, routed)           0.000    12.367    soundGen/acc_carry_i_3_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    soundGen/acc_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.017    soundGen/acc_carry__0_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  soundGen/acc_carry__1/O[0]
                         net (fo=2, routed)           0.609    13.845    soundGen/p_0_in[8]
    SLICE_X10Y119        LUT3 (Prop_lut3_I2_O)        0.295    14.140 r  soundGen/y[1][8]_i_1/O
                         net (fo=2, routed)           0.634    14.773    soundGen/y[1][8]_i_1_n_0
    SLICE_X10Y119        FDRE                                         r  soundGen/y[1][8]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.604    14.945    soundGen/clk_IBUF_BUFG
    SLICE_X10Y119        FDRE                                         r  soundGen/y[1][8]_i_1_psdsp/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X10Y119        FDRE (Setup_fdre_C_D)       -0.028    15.149    soundGen/y[1][8]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 songPulse.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 4.425ns (47.463%)  route 4.898ns (52.537%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  songPulse.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  songPulse.count_reg[1]/Q
                         net (fo=1, routed)           0.581     6.296    count[1]
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.933 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.933    songPulse.count_reg[5]_i_3_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.248 f  songPulse.count_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.602     7.850    count1[8]
    SLICE_X13Y112        LUT1 (Prop_lut1_I0_O)        0.307     8.157 r  songPulse.count[11]_i_6/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[11]_i_6_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.689 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.689    songPulse.count_reg[11]_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.002 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=4, routed)           0.744     9.746    songPulse.count_reg[15]_i_2_n_4
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.306    10.052 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000    10.052    songPulse.count[17]_i_4_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.602    songPulse.count_reg[17]_i_2_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.936 r  songPulse.count_reg[21]_i_2/O[1]
                         net (fo=2, routed)           0.828    11.764    songPulse.count_reg[21]_i_2_n_6
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.303    12.067 r  songPtr[5]_i_18/O
                         net (fo=1, routed)           0.544    12.611    songPtr[5]_i_18_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.124    12.735 r  songPtr[5]_i_8/O
                         net (fo=3, routed)           0.663    13.398    songPtr[5]_i_8_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.124    13.522 r  songPtr[5]_i_3/O
                         net (fo=2, routed)           0.439    13.961    songPtr[5]_i_3_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.497    14.582    songPtr
    SLICE_X10Y117        FDRE                                         r  songPtr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  songPtr_reg[4]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X10Y117        FDRE (Setup_fdre_C_CE)      -0.169    15.011    songPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.582    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 songPulse.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 4.425ns (47.463%)  route 4.898ns (52.537%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  songPulse.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  songPulse.count_reg[1]/Q
                         net (fo=1, routed)           0.581     6.296    count[1]
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.933 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.933    songPulse.count_reg[5]_i_3_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.248 f  songPulse.count_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.602     7.850    count1[8]
    SLICE_X13Y112        LUT1 (Prop_lut1_I0_O)        0.307     8.157 r  songPulse.count[11]_i_6/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[11]_i_6_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.689 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.689    songPulse.count_reg[11]_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.002 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=4, routed)           0.744     9.746    songPulse.count_reg[15]_i_2_n_4
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.306    10.052 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000    10.052    songPulse.count[17]_i_4_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.602    songPulse.count_reg[17]_i_2_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.936 r  songPulse.count_reg[21]_i_2/O[1]
                         net (fo=2, routed)           0.828    11.764    songPulse.count_reg[21]_i_2_n_6
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.303    12.067 r  songPtr[5]_i_18/O
                         net (fo=1, routed)           0.544    12.611    songPtr[5]_i_18_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.124    12.735 r  songPtr[5]_i_8/O
                         net (fo=3, routed)           0.663    13.398    songPtr[5]_i_8_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.124    13.522 r  songPtr[5]_i_3/O
                         net (fo=2, routed)           0.439    13.961    songPtr[5]_i_3_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.497    14.582    songPtr
    SLICE_X10Y117        FDRE                                         r  songPtr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  songPtr_reg[5]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X10Y117        FDRE (Setup_fdre_C_CE)      -0.169    15.011    songPtr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.582    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 songPulse.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 4.425ns (47.521%)  route 4.887ns (52.479%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  songPulse.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  songPulse.count_reg[1]/Q
                         net (fo=1, routed)           0.581     6.296    count[1]
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.933 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.933    songPulse.count_reg[5]_i_3_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.248 f  songPulse.count_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.602     7.850    count1[8]
    SLICE_X13Y112        LUT1 (Prop_lut1_I0_O)        0.307     8.157 r  songPulse.count[11]_i_6/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[11]_i_6_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.689 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.689    songPulse.count_reg[11]_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.002 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=4, routed)           0.744     9.746    songPulse.count_reg[15]_i_2_n_4
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.306    10.052 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000    10.052    songPulse.count[17]_i_4_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.602    songPulse.count_reg[17]_i_2_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.936 r  songPulse.count_reg[21]_i_2/O[1]
                         net (fo=2, routed)           0.828    11.764    songPulse.count_reg[21]_i_2_n_6
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.303    12.067 r  songPtr[5]_i_18/O
                         net (fo=1, routed)           0.544    12.611    songPtr[5]_i_18_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.124    12.735 r  songPtr[5]_i_8/O
                         net (fo=3, routed)           0.663    13.398    songPtr[5]_i_8_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.124    13.522 r  songPtr[5]_i_3/O
                         net (fo=2, routed)           0.439    13.961    songPtr[5]_i_3_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.486    14.571    songPtr
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[1]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y117         FDRE (Setup_fdre_C_CE)      -0.169    15.011    songPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 songPulse.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 4.425ns (47.521%)  route 4.887ns (52.479%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  songPulse.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  songPulse.count_reg[1]/Q
                         net (fo=1, routed)           0.581     6.296    count[1]
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.933 r  songPulse.count_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.933    songPulse.count_reg[5]_i_3_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.248 f  songPulse.count_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.602     7.850    count1[8]
    SLICE_X13Y112        LUT1 (Prop_lut1_I0_O)        0.307     8.157 r  songPulse.count[11]_i_6/O
                         net (fo=1, routed)           0.000     8.157    songPulse.count[11]_i_6_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.689 r  songPulse.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.689    songPulse.count_reg[11]_i_2_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.002 f  songPulse.count_reg[15]_i_2/O[3]
                         net (fo=4, routed)           0.744     9.746    songPulse.count_reg[15]_i_2_n_4
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.306    10.052 r  songPulse.count[17]_i_4/O
                         net (fo=1, routed)           0.000    10.052    songPulse.count[17]_i_4_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.602 r  songPulse.count_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.602    songPulse.count_reg[17]_i_2_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.936 r  songPulse.count_reg[21]_i_2/O[1]
                         net (fo=2, routed)           0.828    11.764    songPulse.count_reg[21]_i_2_n_6
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.303    12.067 r  songPtr[5]_i_18/O
                         net (fo=1, routed)           0.544    12.611    songPtr[5]_i_18_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.124    12.735 r  songPtr[5]_i_8/O
                         net (fo=3, routed)           0.663    13.398    songPtr[5]_i_8_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.124    13.522 r  songPtr[5]_i_3/O
                         net (fo=2, routed)           0.439    13.961    songPtr[5]_i_3_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  songPtr[5]_i_1/O
                         net (fo=6, routed)           0.486    14.571    songPtr
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    clk_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[3]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y117         FDRE (Setup_fdre_C_CE)      -0.169    15.011    songPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][3]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 5.557ns (59.064%)  route 3.851ns (40.936%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=26, routed)          1.084     6.854    soundGen/Q[3]
    SLICE_X10Y118        LUT5 (Prop_lut5_I2_O)        0.124     6.978 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.623     7.601    soundGen/b1[14]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.442 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.801    12.243    soundGen/acc0_n_90
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.367 r  soundGen/acc_carry_i_3/O
                         net (fo=1, routed)           0.000    12.367    soundGen/acc_carry_i_3_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.010 r  soundGen/acc_carry/O[3]
                         net (fo=2, routed)           0.644    13.654    soundGen/p_0_in[3]
    SLICE_X15Y116        LUT3 (Prop_lut3_I2_O)        0.307    13.961 r  soundGen/y[1][3]_i_1/O
                         net (fo=2, routed)           0.700    14.661    soundGen/y[1][3]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  soundGen/y[1][3]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.607    14.948    soundGen/clk_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  soundGen/y[1][3]_i_1_psdsp/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X11Y117        FDRE (Setup_fdre_C_D)       -0.071    15.109    soundGen/y[1][3]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.661    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 5.654ns (59.968%)  route 3.774ns (40.032%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=26, routed)          1.084     6.854    soundGen/Q[3]
    SLICE_X10Y118        LUT5 (Prop_lut5_I2_O)        0.124     6.978 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.623     7.601    soundGen/b1[14]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.442 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.801    12.243    soundGen/acc0_n_90
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.367 r  soundGen/acc_carry_i_3/O
                         net (fo=1, routed)           0.000    12.367    soundGen/acc_carry_i_3_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    soundGen/acc_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.119 r  soundGen/acc_carry__0/O[0]
                         net (fo=2, routed)           0.703    13.822    soundGen/p_0_in[4]
    SLICE_X8Y120         LUT3 (Prop_lut3_I2_O)        0.295    14.117 r  soundGen/y[1][4]_i_1/O
                         net (fo=2, routed)           0.564    14.681    soundGen/y[1][4]_i_1_n_0
    SLICE_X8Y118         FDRE                                         r  soundGen/y_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.605    14.946    soundGen/clk_IBUF_BUFG
    SLICE_X8Y118         FDRE                                         r  soundGen/y_reg[1][4]/C
                         clock pessimism              0.280    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X8Y118         FDRE (Setup_fdre_C_D)       -0.045    15.146    soundGen/y_reg[1][4]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][4]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 5.654ns (60.246%)  route 3.731ns (39.754%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=26, routed)          1.084     6.854    soundGen/Q[3]
    SLICE_X10Y118        LUT5 (Prop_lut5_I2_O)        0.124     6.978 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.623     7.601    soundGen/b1[14]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.442 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.801    12.243    soundGen/acc0_n_90
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.367 r  soundGen/acc_carry_i_3/O
                         net (fo=1, routed)           0.000    12.367    soundGen/acc_carry_i_3_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    soundGen/acc_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.119 r  soundGen/acc_carry__0/O[0]
                         net (fo=2, routed)           0.703    13.822    soundGen/p_0_in[4]
    SLICE_X8Y120         LUT3 (Prop_lut3_I2_O)        0.295    14.117 r  soundGen/y[1][4]_i_1/O
                         net (fo=2, routed)           0.520    14.637    soundGen/y[1][4]_i_1_n_0
    SLICE_X9Y118         FDRE                                         r  soundGen/y[1][4]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.605    14.946    soundGen/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  soundGen/y[1][4]_i_1_psdsp/C
                         clock pessimism              0.280    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X9Y118         FDRE (Setup_fdre_C_D)       -0.081    15.110    soundGen/y[1][4]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 5.771ns (61.533%)  route 3.608ns (38.467%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=26, routed)          1.084     6.854    soundGen/Q[3]
    SLICE_X10Y118        LUT5 (Prop_lut5_I2_O)        0.124     6.978 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.623     7.601    soundGen/b1[14]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.442 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.801    12.243    soundGen/acc0_n_90
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.367 r  soundGen/acc_carry_i_3/O
                         net (fo=1, routed)           0.000    12.367    soundGen/acc_carry_i_3_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    soundGen/acc_carry_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.017    soundGen/acc_carry__0_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  soundGen/acc_carry__1/O[0]
                         net (fo=2, routed)           0.609    13.845    soundGen/p_0_in[8]
    SLICE_X10Y119        LUT3 (Prop_lut3_I2_O)        0.295    14.140 r  soundGen/y[1][8]_i_1/O
                         net (fo=2, routed)           0.491    14.631    soundGen/y[1][8]_i_1_n_0
    SLICE_X9Y118         FDRE                                         r  soundGen/y_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.605    14.946    soundGen/clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  soundGen/y_reg[1][8]/C
                         clock pessimism              0.280    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X9Y118         FDRE (Setup_fdre_C_D)       -0.067    15.124    soundGen/y_reg[1][8]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 5.557ns (59.195%)  route 3.831ns (40.805%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.731     5.252    clk_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.518     5.770 f  songPtr_reg[3]/Q
                         net (fo=26, routed)          1.084     6.854    soundGen/Q[3]
    SLICE_X10Y118        LUT5 (Prop_lut5_I2_O)        0.124     6.978 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.623     7.601    soundGen/b1[14]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.442 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.801    12.243    soundGen/acc0_n_90
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    12.367 r  soundGen/acc_carry_i_3/O
                         net (fo=1, routed)           0.000    12.367    soundGen/acc_carry_i_3_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.010 r  soundGen/acc_carry/O[3]
                         net (fo=2, routed)           0.644    13.654    soundGen/p_0_in[3]
    SLICE_X15Y116        LUT3 (Prop_lut3_I2_O)        0.307    13.961 r  soundGen/y[1][3]_i_1/O
                         net (fo=2, routed)           0.679    14.640    soundGen/y[1][3]_i_1_n_0
    SLICE_X8Y118         FDRE                                         r  soundGen/y_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.605    14.946    soundGen/clk_IBUF_BUFG
    SLICE_X8Y118         FDRE                                         r  soundGen/y_reg[1][3]/C
                         clock pessimism              0.280    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X8Y118         FDRE (Setup_fdre_C_D)       -0.028    15.163    soundGen/y_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  0.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  codecInterface/outSampleShifter.sample_reg[21]/Q
                         net (fo=1, routed)           0.049     1.733    codecInterface/sample[21]
    SLICE_X9Y121         LUT4 (Prop_lut4_I0_O)        0.045     1.778 r  codecInterface/outSampleShifter.sample[22]_i_1/O
                         net (fo=1, routed)           0.000     1.778    codecInterface/p_2_in__0[22]
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.037    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[22]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X9Y121         FDRE (Hold_fdre_C_D)         0.092     1.625    codecInterface/outSampleShifter.sample_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.638     1.522    soundGen/clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  soundGen/y_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  soundGen/y_reg[1][9]/Q
                         net (fo=1, routed)           0.115     1.778    soundGen/y_reg[1][9]
    SLICE_X10Y120        FDRE                                         r  soundGen/y_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.038    soundGen/clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  soundGen/y_reg[2][9]/C
                         clock pessimism             -0.482     1.556    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.063     1.619    soundGen/y_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.638     1.522    soundGen/clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  soundGen/y_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  soundGen/y_reg[1][5]/Q
                         net (fo=1, routed)           0.114     1.777    soundGen/y_reg[1][5]
    SLICE_X10Y120        FDRE                                         r  soundGen/y_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.038    soundGen/clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  soundGen/y_reg[2][5]/C
                         clock pessimism             -0.482     1.556    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.052     1.608    soundGen/y_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.521    soundGen/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  soundGen/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  soundGen/y_reg[1][15]/Q
                         net (fo=1, routed)           0.082     1.767    soundGen/y_reg[1][15]
    SLICE_X13Y120        FDRE                                         r  soundGen/y_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.037    soundGen/clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  soundGen/y_reg[2][15]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X13Y120        FDRE (Hold_fdre_C_D)         0.055     1.589    soundGen/y_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/outSampleShifter.sample_reg[20]/Q
                         net (fo=1, routed)           0.139     1.800    codecInterface/sample[20]
    SLICE_X8Y121         LUT4 (Prop_lut4_I0_O)        0.045     1.845 r  codecInterface/outSampleShifter.sample[21]_i_1/O
                         net (fo=1, routed)           0.000     1.845    codecInterface/p_2_in__0[21]
    SLICE_X8Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.037    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[21]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.121     1.654    codecInterface/outSampleShifter.sample_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.523    soundGen/clk_IBUF_BUFG
    SLICE_X8Y118         FDRE                                         r  soundGen/y_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  soundGen/y_reg[1][2]/Q
                         net (fo=1, routed)           0.116     1.803    soundGen/y_reg[1][2]
    SLICE_X8Y116         FDRE                                         r  soundGen/y_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.914     2.042    soundGen/clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  soundGen/y_reg[2][2]/C
                         clock pessimism             -0.503     1.539    
    SLICE_X8Y116         FDRE (Hold_fdre_C_D)         0.059     1.598    soundGen/y_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.523    soundGen/clk_IBUF_BUFG
    SLICE_X8Y118         FDRE                                         r  soundGen/y_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  soundGen/y_reg[1][6]/Q
                         net (fo=1, routed)           0.110     1.797    soundGen/y_reg[1][6]
    SLICE_X8Y119         FDRE                                         r  soundGen/y_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.039    soundGen/clk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  soundGen/y_reg[2][6]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.052     1.588    soundGen/y_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.148     1.668 r  codecInterface/outSampleShifter.sample_reg[8]/Q
                         net (fo=1, routed)           0.093     1.760    codecInterface/sample[8]
    SLICE_X8Y121         LUT4 (Prop_lut4_I0_O)        0.099     1.859 r  codecInterface/outSampleShifter.sample[9]_i_1/O
                         net (fo=1, routed)           0.000     1.859    codecInterface/p_2_in__0[9]
    SLICE_X8Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.037    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[9]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.121     1.641    codecInterface/outSampleShifter.sample_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.521    soundGen/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  soundGen/y_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  soundGen/y_reg[1][13]/Q
                         net (fo=1, routed)           0.135     1.820    soundGen/y_reg[1][13]
    SLICE_X13Y120        FDRE                                         r  soundGen/y_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.037    soundGen/clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  soundGen/y_reg[2][13]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X13Y120        FDRE (Hold_fdre_C_D)         0.059     1.593    soundGen/y_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.648%)  route 0.136ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.521    soundGen/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  soundGen/y_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  soundGen/y_reg[1][14]/Q
                         net (fo=1, routed)           0.136     1.821    soundGen/y_reg[1][14]
    SLICE_X13Y120        FDRE                                         r  soundGen/y_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.037    soundGen/clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  soundGen/y_reg[2][14]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X13Y120        FDRE (Hold_fdre_C_D)         0.057     1.591    soundGen/y_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y113   ldSound_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y118  songPtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y117   songPtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y118  songPtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y117   songPtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y117  songPtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y117  songPtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y110  songPulse.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y112   songPulse.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y113   ldSound_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y113   ldSound_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118  songPtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118  songPtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y117   songPtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y117   songPtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118  songPtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118  songPtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y117   songPtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y117   songPtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y113   ldSound_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y113   ldSound_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118  songPtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118  songPtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y117   songPtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y117   songPtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118  songPtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y118  songPtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y117   songPtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y117   songPtr_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 4.157ns (66.290%)  route 2.114ns (33.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.792     5.313    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.791 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           2.114     7.905    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.679    11.584 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.584    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 4.161ns (67.824%)  route 1.974ns (32.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.792     5.313    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.791 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           1.974     7.765    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.683    11.448 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.448    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 3.959ns (65.838%)  route 2.054ns (34.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.726     5.247    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           2.054     7.758    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    11.261 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000    11.261    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 3.976ns (66.987%)  route 1.959ns (33.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.795     5.316    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          1.959     7.732    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.252 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.252    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.921ns  (logic 3.959ns (66.864%)  route 1.962ns (33.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.795     5.316    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          1.962     7.734    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.237 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.237    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 4.116ns (70.385%)  route 1.732ns (29.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.792     5.313    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           1.732     7.464    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.697    11.161 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.161    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 4.096ns (70.314%)  route 1.729ns (29.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.792     5.313    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           1.729     7.462    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.677    11.138 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.138    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.387ns (77.866%)  route 0.394ns (22.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.394     2.071    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.330 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.330    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.407ns (77.872%)  route 0.400ns (22.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.400     2.076    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.355 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.355    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.345ns (72.618%)  route 0.507ns (27.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.507     2.168    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.372 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.372    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.345ns (73.142%)  route 0.494ns (26.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.494     2.184    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.388 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.388    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.362ns (73.601%)  route 0.488ns (26.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.488     2.178    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.399 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.399    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.414ns (75.616%)  route 0.456ns (24.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.456     2.153    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     3.418 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.418    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.410ns (73.479%)  route 0.509ns (26.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.148     1.697 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.509     2.206    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.468 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.468    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 1.454ns (28.753%)  route 3.602ns (71.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.602     5.056    resetSynchronizer/D[0]
    SLICE_X2Y115         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.677     5.018    resetSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  resetSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.222ns (13.661%)  route 1.402ns (86.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.624    resetSynchronizer/D[0]
    SLICE_X2Y115         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.944     2.072    resetSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  resetSynchronizer/aux_reg[0]/C





