Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/ --output-directory=C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system/ --report-file=bsf:C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system.qsys
Progress: Loading SynthesizerV0.1/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding fifo_0 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_0
Progress: Adding SampleRateClk_0 [SampleRateClk 1.0]
Progress: Parameterizing module SampleRateClk_0
Progress: Adding Synthesizer_0 [Synthesizer 1.0]
Progress: Parameterizing module Synthesizer_0
Progress: Adding clk27m [clock_source 12.1]
Progress: Parameterizing module clk27m
Progress: Adding up_clocks_0 [altera_up_clocks 12.0]
Progress: Parameterizing module up_clocks_0
Progress: Adding up_clocks_1 [altera_up_clocks 12.0]
Progress: Parameterizing module up_clocks_1
Progress: Adding audio_0 [altera_up_avalon_audio 12.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 12.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/ --output-directory=C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system.sopcinfo --report-file=html:C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system.html --report-file=qip:C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system/synthesis/niosII_system.qip --report-file=cmp:C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system.qsys
Progress: Loading SynthesizerV0.1/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding fifo_0 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_0
Progress: Adding SampleRateClk_0 [SampleRateClk 1.0]
Progress: Parameterizing module SampleRateClk_0
Progress: Adding Synthesizer_0 [Synthesizer 1.0]
Progress: Parameterizing module Synthesizer_0
Progress: Adding clk27m [clock_source 12.1]
Progress: Parameterizing module clk27m
Progress: Adding up_clocks_0 [altera_up_clocks 12.0]
Progress: Parameterizing module up_clocks_0
Progress: Adding up_clocks_1 [altera_up_clocks 12.0]
Progress: Parameterizing module up_clocks_1
Progress: Adding audio_0 [altera_up_avalon_audio 12.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 12.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: niosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 18 modules, 75 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 35 modules, 143 connections
Info: merlin_domain_transform: After transform: 72 modules, 383 connections
Info: merlin_router_transform: After transform: 89 modules, 451 connections
Info: merlin_traffic_limiter_transform: After transform: 91 modules, 461 connections
Info: merlin_burst_transform: After transform: 94 modules, 473 connections
Info: reset_adaptation_transform: After transform: 98 modules, 377 connections
Info: merlin_network_to_switch_transform: After transform: 131 modules, 449 connections
Info: merlin_width_transform: After transform: 137 modules, 467 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src11 and cmd_xbar_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src13 and cmd_xbar_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src14 and cmd_xbar_mux_014.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_011.src0 and rsp_xbar_mux.sink11
Info: Inserting clock-crossing logic between rsp_xbar_demux_013.src0 and rsp_xbar_mux.sink13
Info: Inserting clock-crossing logic between rsp_xbar_demux_014.src0 and rsp_xbar_mux.sink14
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 145 modules, 507 connections
Info: limiter_update_transform: After transform: 145 modules, 509 connections
Info: merlin_interrupt_mapper_transform: After transform: 146 modules, 512 connections
Info: merlin_interrupt_sync_transform: After transform: 147 modules, 517 connections
Info: nios2_qsys_0: Starting RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_nios2_qsys_0 --dir=C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0032_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0032_nios2_qsys_0_gen//niosII_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2015.03.23 19:04:37 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.03.23 19:04:37 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)     Testbench
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)     Instruction decoding
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)       Instruction fields
Info: nios2_qsys_0: # 2015.03.23 19:04:38 (*)       Instruction decodes
Info: nios2_qsys_0: # 2015.03.23 19:04:39 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2015.03.23 19:04:39 (*)       Instruction controls
Info: nios2_qsys_0: # 2015.03.23 19:04:39 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2015.03.23 19:04:39 (*)     Pipeline backend
Info: nios2_qsys_0: # 2015.03.23 19:04:41 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.03.23 19:04:44 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2015.03.23 19:04:46 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0: "niosII_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0033_sopclgen  --no_splash --refresh C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0033_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0033_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0033_sopclgen  --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0033_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2015.03.23 19:04:50 (*) Success: sopc_builder finished.
Info: onchip_memory2_0: "niosII_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys_0: "niosII_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0035_sopclgen  --no_splash --refresh C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0035_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0035_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0035_sopclgen  --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0035_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2015.03.23 19:04:54 (*) Success: sopc_builder finished.
Info: jtag_uart_0: "niosII_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: character_lcd_0: Starting Generation of Character LCD
Info: character_lcd_0: "niosII_system" instantiated altera_up_avalon_character_lcd "character_lcd_0"
Info: altpll_0: "niosII_system" instantiated altpll "altpll_0"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0039_sopclgen  --no_splash --refresh C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0039_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0039_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0039_sopclgen  --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0039_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
.
# 2015.03.23 19:05:00 (*) Running Test Generator Program for niosII_system_sdram_0
# 2015.03.23 19:05:01 (*) Success: sopc_builder finished.
Info: sdram_0: "niosII_system" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Info: sram_0: "niosII_system" instantiated altera_up_avalon_sram "sram_0"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0041_sopclgen  --no_splash --refresh C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0041_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0041_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0041_sopclgen  --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0041_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2015.03.23 19:05:05 (*) Success: sopc_builder finished.
Info: timer_0: "niosII_system" instantiated altera_avalon_timer "timer_0"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0042_sopclgen  --no_splash --refresh C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0042_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0042_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0042_sopclgen  --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2880517475352649538.dir/0042_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2015.03.23 19:05:11 (*) Success: sopc_builder finished.
Info: fifo_0: "niosII_system" instantiated altera_avalon_fifo "fifo_0"
Info: SampleRateClk_0: "niosII_system" instantiated SampleRateClk "SampleRateClk_0"
Info: Synthesizer_0: "niosII_system" instantiated Synthesizer "Synthesizer_0"
Info: up_clocks_0: Starting Generation of Required Clocks for DE-Series Boards
Info: up_clocks_0: "niosII_system" instantiated altera_up_clocks "up_clocks_0"
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "niosII_system" instantiated altera_up_avalon_audio "audio_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "niosII_system" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: nios2_qsys_0_data_master_translator: "niosII_system" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "niosII_system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "niosII_system" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "niosII_system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "niosII_system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "niosII_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "niosII_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "niosII_system" instantiated altera_merlin_router "id_router"
Info: id_router_001: "niosII_system" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "niosII_system" instantiated altera_merlin_router "id_router_002"
Info: id_router_007: "niosII_system" instantiated altera_merlin_router "id_router_007"
Info: limiter: "niosII_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "niosII_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "niosII_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "niosII_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "niosII_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "niosII_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "niosII_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "niosII_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "niosII_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "niosII_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "niosII_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: crosser: "niosII_system" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/qsjiang/Documents/Github/SynthesizerV0.1/niosII_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "niosII_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "niosII_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: niosII_system: Done niosII_system" with 41 modules, 234 files, 4349917 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
