#include <stdio.h>
#include <stdlib.h>
#include "Memory_Map.h"
#include "../scm3C_hardware_interface.h"

void scan_config_adc(unsigned int sel_reset, unsigned int sel_convert, 
				unsigned int sel_pga_amplify,
				unsigned int pga_gain[], unsigned int adc_settle[], 
				unsigned int bgr_tune[], unsigned int constgm_tune[], 
				unsigned int vbatDiv4_en, unsigned int ldo_en,
				unsigned int input_mux_sel[], unsigned int pga_byp) {
	/*
	Inputs: 
		sel_reset: 0 or 1. Chooses source for ADC reset signal. 
			0 for digital FSM, 1 from GPI.
		sel_convert: 0 or 1. Chooses source for ADC convert signal. 
			0 for digital FSM, 1 from GPI.
		sel_pga_amplify: 0 or 1. Chooses source for PGA amplify signal. 
			0 for digital FSM, 1 from GPI.
		pga_gain: 8-bit binary [0,255]. Gain setting of the PGA.
		adc_settle: 8-bit binary [0,255]. Settle time of the ADC (exact
			relationship unknown).
		bgr_tune: 7-bit binary [0,127]. Value for adjusting the band gap 
			reference.
		constgm_tune: 8-bit binary [0,255]. Value for adjusting the constant
			gm device.
		vbatDiv4_en: Integer 0 or 1. 1 enables the vbat divide-by-4, 0
			disables.
		ldo_en: Integer 0 or 1. 1 enables the on-chip LDO, 0 disables.
		input_mux_sel: 2-bit binary. Choice of input to the PGA/ADC.
			00: VPTAT
			01: VBAT/4
			10: External pad
			11: Floating
		pga_byp: 0 or 1. 1 bypasses the PGA.
	Outputs:
		None. Configures the scan chain for testing the sensor ADC.
	Notes:
		Everything is MSB -> LSB. Inversions, flips, etc. have been
		handled internally.
	*/
	int i;
	int start_idx;

	// Setting GPIOs in/out
	GPI_enables(0x0FFF);
	GPO_enables(0xF000);

	// Selecting where the reset comes from
	prog_asc_bit(241, sel_reset);

	// Selecting where the convert signal comes from
	prog_asc_bit(242, sel_convert);
	
	// Selecting where the amplify signal comes from
	prog_asc_bit(243, sel_pga_amplify);

	// PGA gain bits
	start_idx = 765;
	for (i=0; i<6; i++) {
		prog_asc_bit(start_idx+i, pga_gain[i]);
	}
	prog_asc_bit(799, pga_gain[6]);
	prog_asc_bit(772, pga_gain[7]);

	// ADC settling bits
	start_idx = 815;
	for (i=0; i<8; i++) {
		prog_asc_bit(i+start_idx, adc_settle[i]);
	}

	// LDO BGR tuning
	prog_asc_bit(777, bgr_tune[0]);
	start_idx = 783;
	for (i=1; i<8; i++) {
		prog_asc_bit(start_idx, bgr_tune[i]);
		start_idx--;
	}

	// Constant gm tuning
	start_idx = 764;
	for (i=0; i<8; i++) {
		prog_asc_bit(start_idx-i, constgm_tune[i]);
	}

	// Enabling/disabling VBAT/4
	prog_asc_bit(797, vbatDiv4_en);

	// Enabling/disabling on-chip LDO
	prog_asc_bit(800, ldo_en);

	// Input mux selection programming
	prog_asc_bit(914, input_mux_sel[0]);
	prog_asc_bit(1086, input_mux_sel[1]);

	// PGA bypass
	prog_asc_bit(1087, pga_byp);
}

