Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 11 23:27:59 2021
| Host         : LAPTOP-KVIR7HD9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   280 |
|    Minimum number of control sets                        |   280 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   499 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   280 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     6 |
| >= 16              |   168 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3547 |         1115 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             540 |          190 |
| Yes          | No                    | No                     |            6321 |         1500 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            1407 |          361 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                      | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/ap_block_pp5_stage0_subdone20_in                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                      | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_8                                                                                                                                                                         | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_8                                                                                                                                                                           | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                               | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                     | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/j2_0_0_0_reg_11470                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_8                                                                                                                                                         | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/ap_block_pp5_stage0_subdone20_in                                                                                                                                                         | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/ap_CS_fsm_state38                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/grp_Kernel64x64_fu_610_array_buffer_1_1_we1                                                                                                                                                                 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/j2_0_1_0_reg_1158                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter1_reg_1                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp4_iter1_reg_1                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/grp_Kernel64x64_fu_610_array_buffer_0_1_we0                                                                                                                                                                 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/j2_0_0_0_reg_1147                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_NS_fsm1                                                                                                                                                                                                  | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/clear                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/ap_CS_fsm_state48                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_1                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                               | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                    | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp3_iter1_reg_1                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln33_reg_1235_reg[0]                                                                                                                                                                    | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/indvar_flatten_reg_5000                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[36]_0                                                                                                                                                                      | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/SR[0]                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/indvar_flatten6_reg_5770                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln33_reg_1235_reg[0]_0                                                                                                                                                                  | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U16/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U17/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U24/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_8                                                                                                                                                                       | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U18/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                     | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U19/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U20/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_8                                                                                                                                                                         | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U21/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U22/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U23/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U25/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/add_ln84_6_reg_35610                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/lshr_ln84_5_reg_32940                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_tmp_0_7_reg_36210                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                              | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_tmp_1_2_reg_35360                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_condition_2908                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                            | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_tmp_1_3_reg_36560                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/zext_ln84_10_reg_3245_reg0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fadd_32nsfYi_U1/p_292_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/select_ln30_14_reg_37060                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/select_ln30_5_reg_34460                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_NS_fsm[27]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_NS_fsm[25]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                       | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/indvar_flatten_reg_5000                                                                                                                                                                      | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/indvar_flatten_reg_500                                                                                                                                                                                        |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/indvar_flatten6_reg_5770                                                                                                                                                                 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/indvar_flatten6_reg_577                                                                                                                                                                                   |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_2[0]                                                                                                                                                                          | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U16/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U17/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U18/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U19/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U20/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U21/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U22/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U23/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U24/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U25/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                       |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/indvar_flatten_reg_10800                                                                                                                                                                                    | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/indvar_flatten_reg_1080                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln33_reg_1235_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                    | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                      | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                            | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_CS_fsm_state2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_NS_fsm1248_out                                                                                                                                                                                           | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/it_0_reg_1069                                                                                                                                                                                                                |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                              | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15160                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/int_coef_tij[31]_i_1_n_8                                                                                                                                                                                  | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/int_coef_ti[31]_i_1_n_8                                                                                                                                                                                   | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_13440                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_13510                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_13580                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                   | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_13880                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_13700                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_13640                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_13980                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/int_iter[31]_i_1_n_8                                                                                                                                                                                      | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/int_bondary_n[31]_i_1_n_8                                                                                                                                                                                 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_14590                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/int_bondary_e[31]_i_1_n_8                                                                                                                                                                                 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_14860                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/tmp_10_0_1_mid2_v_v_reg_3744[31]_i_1_n_8                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/tmp_2_mid1_reg_38830                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_17220                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16790                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16680                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16840                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15600                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_1602[31]_i_1_n_8                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/bondary_s_buffer_0_3_reg_34960                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_17010                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_17120                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                     | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/rdata[31]_i_1_n_8                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16570                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/int_bondary_s[31]_i_1_n_8                                                                                                                                                                                 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_17170                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16220                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16630                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/tmp_10_0_1_mid2_v_reg_37940                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16730                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_17070                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/bondary_s_buffer_1_3_reg_35010                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16170                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15660                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_17280                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_0_1_l_11_reg_36610                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_1_0_l_6_reg_34860                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter8_reg[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/int_coef_tj[31]_i_1_n_8                                                                                                                                                                                   | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/grp_fu_1233_p03                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_1_1_l_6_reg_34910                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/prod3_reg_38190                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_0_1_l_10_reg_3711[31]_i_1_n_8                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_0_0_l_12_reg_36460                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15550                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[36][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fadd_32nsfYi_U3/icmp_ln54_1_reg_3237_reg[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_0_1_l_12_reg_36660                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U21/grp_fu_1249_p01                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U24/grp_fu_1261_p01                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16520                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_1_1_l_11_reg_37160                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                      | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/grp_fu_1265_p01                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/prod1_1_1_mid1_reg_37321                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/int_bondary_w[31]_i_1_n_8                                                                                                                                                                                 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15060                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_1511[31]_i_1_n_8                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[36]_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                          | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/and_ln48_reg_32900                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                       | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                               | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                       | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[17][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[33][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[25][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[9][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               15 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                      | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                      | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                     | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16420                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15810                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15910                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15710                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16890                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_14490                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/bondary_e_buffer_0_5_reg_35110                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_13770                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U17/grp_fu_1233_p015_out                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fmul_32nsg8j_U18/grp_fu_1237_p01                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_0_0_l_11_reg_36410                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/grp_fu_1229_p0110_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/p_174_in                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/prod3_3_1_1_mid1_reg_3842[31]_i_1_n_8                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/tmp_12_1_1_mid1_reg_37690                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/prod1_1_1_mid1_reg_3732[31]_i_1_n_8                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/array_buffer_1_0_l_6_reg_34864                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                  | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               19 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                  | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_CS_fsm_pp0_stage2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_CS_fsm_state17                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               25 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/tmp_17_1_mid1_reg_38730                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               32 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/wrapper_fadd_32nsfYi_U5/prod2_4_1_mid1_reg_38040                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               31 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_14640                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               27 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/prod2_4_1_reg_37790                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_16891                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               37 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_17221                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               24 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_CS_fsm_pp0_stage1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               29 |            133 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/wrapper_0/inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                     |               65 |            149 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_CS_fsm_pp0_stage0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               50 |            177 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_15210                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               37 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/select_ln30_10_reg_39230                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               42 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/ap_CS_fsm_pp0_stage3                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               39 |            200 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/grp_Kernel64x64_fu_610/reg_14030                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               64 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/wrapper_0/inst/wrapper_AXILiteS_s_axi_U/ap_NS_fsm175_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               58 |            278 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |             1116 |           3548 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


