============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 16 2025  11:28:22 am
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                        Type                Fanout Load Slew Delay Arrival   
                                   (Domain)                    (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R 
async_fifo_i_fifomem_inst
  mem_reg[5][2]/CP                                                     0    +0       0 R 
  mem_reg[5][2]/Q        DFQD2BWP16P90LVT(timing)            1  2.9   10   +58      58 F 
  g4380__5477/B1                                                            +0      58   
  g4380__5477/ZN         AOI22SKPD4BWP16P90LVT(timing)       1  2.4   19   +14      72 R 
  g4327__6260/A2                                                            +0      72   
  g4327__6260/ZN         ND2SKNBD3BWP16P90LVT(timing)        1  2.6   13   +13      85 F 
  g4312__1881/A1                                                            +0      85   
  g4312__1881/ZN         NR2SKPBD4BWP16P90LVT(timing)        1  1.4    8    +8      93 R 
  g4303__6783/A1                                                            +0      93   
  g4303__6783/ZN         ND3OPTPAD1BWP16P90LVT(timing)       1  0.8   15   +12     106 F 
async_fifo_i_fifomem_inst/rdata[2] 
read_if_rdata[2]         interconnect                                 15    +0     106 F 
                         out port                                           +0     106 F 
(fp.sdc_line_36_322_1)   ext delay                                        +500     606 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -46ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[5][2]/CP
End-point    : read_if_rdata[2]

