#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x131f058a0 .scope module, "RS232_2" "RS232_2" 2 59;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_0x131f0f9f0 .param/l "Baud" 0 2 66, +C4<00000000000000000010010110000000>;
P_0x131f0fa30 .param/l "BaudGeneratorAccWidth" 0 2 67, +C4<00000000000000000000000000010000>;
P_0x131f0fa70 .param/l "BaudGeneratorInc" 0 2 68, +C4<000000000000000000000000000010111>;
P_0x131f0fab0 .param/l "ClkFrequency" 0 2 65, +C4<00000001100110111111110011000000>;
v0x131f07070_0 .var "BaudGeneratorAcc", 16 0;
v0x131f202c0_0 .net "BaudTick", 0 0, L_0x131f20e60;  1 drivers
o0x138040070 .functor BUFZ 1, c4<z>; HiZ drive
v0x131f20360_0 .net "clk", 0 0, o0x138040070;  0 drivers
E_0x131f07ac0 .event posedge, v0x131f20360_0;
L_0x131f20e60 .part v0x131f07070_0, 16, 1;
S_0x131f05a10 .scope module, "Reciever" "Reciever" 2 49;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 8 "data";
    .port_info 3 /OUTPUT 1 "data_ready";
o0x1380400d0 .functor BUFZ 1, c4<z>; HiZ drive
v0x131f20410_0 .net "clk", 0 0, o0x1380400d0;  0 drivers
o0x138040100 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x131f204b0_0 .net "data", 7 0, o0x138040100;  0 drivers
o0x138040130 .functor BUFZ 1, c4<z>; HiZ drive
v0x131f20560_0 .net "data_in", 0 0, o0x138040130;  0 drivers
o0x138040160 .functor BUFZ 1, c4<z>; HiZ drive
v0x131f20610_0 .net "data_ready", 0 0, o0x138040160;  0 drivers
S_0x131f06e60 .scope module, "Transmitter" "Transmitter" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "data_out";
    .port_info 4 /OUTPUT 1 "busy";
L_0x131f20f40 .functor BUFZ 8, v0x131f20960_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x131f20770_0 .var "busy", 0 0;
o0x138040280 .functor BUFZ 1, c4<z>; HiZ drive
v0x131f20820_0 .net "clk", 0 0, o0x138040280;  0 drivers
v0x131f208c0_0 .net "data_in", 7 0, L_0x131f20f40;  1 drivers
v0x131f20960_0 .var "data_in_reg", 7 0;
v0x131f20a10_0 .var "data_out", 0 0;
o0x138040340 .functor BUFZ 1, c4<z>; HiZ drive
v0x131f20af0_0 .net "start", 0 0, o0x138040340;  0 drivers
E_0x131f20710 .event posedge, v0x131f20820_0;
S_0x131f092d0 .scope module, "baudgenerator" "baudgenerator" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "ctrl";
v0x131f20c50_0 .var "baud_num", 16 0;
o0x138040490 .functor BUFZ 1, c4<z>; HiZ drive
v0x131f20d10_0 .net "clk", 0 0, o0x138040490;  0 drivers
v0x131f20db0_0 .var "ctrl", 0 0;
E_0x131f20c10 .event posedge, v0x131f20d10_0;
    .scope S_0x131f058a0;
T_0 ;
    %wait E_0x131f07ac0;
    %load/vec4 v0x131f07070_0;
    %parti/s 16, 0, 2;
    %pad/u 33;
    %addi 23, 0, 33;
    %pad/u 17;
    %assign/vec4 v0x131f07070_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x131f06e60;
T_1 ;
    %wait E_0x131f20710;
    %load/vec4 v0x131f20af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131f20a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131f20770_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x131f20770_0, 0;
    %load/vec4 v0x131f208c0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x131f20a10_0, 0;
    %load/vec4 v0x131f208c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x131f20960_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x131f092d0;
T_2 ;
    %wait E_0x131f20c10;
    %load/vec4 v0x131f20c50_0;
    %pad/u 32;
    %cmpi/e 281, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x131f20db0_0;
    %inv;
    %assign/vec4 v0x131f20db0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x131f20c50_0, 0;
T_2.0 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x131f20c50_0;
    %pushi/vec4 1, 0, 17;
    %add;
    %store/vec4 v0x131f20c50_0, 0, 17;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/RS232/RS232.v";
