INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sources_1/new/CustomLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CustomLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sources_1/new/Lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sources_1/new/Lab1.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sources_1/new/adder8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sim_1/new/TestBench_Lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Lab1
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sim_1/new/TestBench_Lab1.v:46]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Rey Messon/Desktop/procesador_mips/project_24/project_24.srcs/sim_1/new/TestBench_Lab1.v:90]
