EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model MIMX8MN5DVPIZAA
#/13924746/1447379/2.50/306/2/Integrated Circuit
DEF MIMX8MN5DVPIZAA IC 0 30 Y Y 1 F N
F0 "IC" 2950 300 50 H V L CNN
F1 "MIMX8MN5DVPIZAA" 2950 200 50 H V L CNN
F2 "BGA306C50P21X21_1100X1100X101" 2950 100 50 H I L CNN
F3 "https://www.nxp.com/docs/en/data-sheet/IMX8MNCEC.pdf" 2950 0 50 H I L CNN
F4 "NXP - MIMX8MN5DVPIZAA  - Microprocessor, i.MX 8M Nano UltraLite Quad, 1.4GHz, 32bit, FCBGA-306, 0 C to 95 C" 2950 -100 50 H I L CNN "Description"
F5 "1.01" 2950 -200 50 H I L CNN "Height"
F6 "" 2950 -300 50 H I L CNN "Farnell Part Number"
F7 "" 2950 -400 50 H I L CNN "Farnell Price/Stock"
F8 "NXP" 2950 -500 50 H I L CNN "Manufacturer_Name"
F9 "MIMX8MN5DVPIZAA" 2950 -600 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X VSS_1 A1 0 0 200 R 50 50 0 0 P
X DRAM_DQ01 A2 0 -100 200 R 50 50 0 0 P
X DRAM_DQ02 A3 0 -200 200 R 50 50 0 0 P
X ECSPI2_SCLK A4 0 -300 200 R 50 50 0 0 P
X ECSPI2_SS0 A5 0 -400 200 R 50 50 0 0 P
X ECSPI2_MOSI A6 0 -500 200 R 50 50 0 0 P
X I2C1_SDA A7 0 -600 200 R 50 50 0 0 P
X I2C4_SDA A8 0 -700 200 R 50 50 0 0 P
X UART1_RXD A9 0 -800 200 R 50 50 0 0 P
X UART4_RXD A10 0 -900 200 R 50 50 0 0 P
X MIPI_CSI_D0_N A11 0 -1000 200 R 50 50 0 0 P
X MIPI_CSI_D1_N A12 0 -1100 200 R 50 50 0 0 P
X MIPI_CSI_CLK_N A13 0 -1200 200 R 50 50 0 0 P
X MIPI_CSI_D2_N A14 0 -1300 200 R 50 50 0 0 P
X MIPI_CSI_D3_N A15 0 -1400 200 R 50 50 0 0 P
X USB1_VBUS A16 0 -1500 200 R 50 50 0 0 P
X USB1_DN A17 0 -1600 200 R 50 50 0 0 P
X POR_B A18 0 -1700 200 R 50 50 0 0 P
X PMIC_STBY_REQ A19 0 -1800 200 R 50 50 0 0 P
X RTC_XTALI A20 0 -1900 200 R 50 50 0 0 P
X VSS_2 A21 0 -2000 200 R 50 50 0 0 P
X DRAM_DQS0_P B1 0 -2100 200 R 50 50 0 0 P
X DRAM_DM0 B2 0 -2200 200 R 50 50 0 0 P
X DRAM_DQ00 B3 0 -2300 200 R 50 50 0 0 P
X DRAM_DQ03 B4 0 -2400 200 R 50 50 0 0 P
X ECSPI2_MISO B5 0 -2500 200 R 50 50 0 0 P
X ECSPI1_SS0 B6 0 -2600 200 R 50 50 0 0 P
X I2C1_SCL B7 0 -2700 200 R 50 50 0 0 P
X I2C4_SCL B8 0 -2800 200 R 50 50 0 0 P
X UART2_RXD B9 0 -2900 200 R 50 50 0 0 P
X UART3_RXD B10 0 -3000 200 R 50 50 0 0 P
X MIPI_CSI_D0_P B11 0 -3100 200 R 50 50 0 0 P
X MIPI_CSI_D1_P B12 0 -3200 200 R 50 50 0 0 P
X MIPI_CSI_CLK_P B13 0 -3300 200 R 50 50 0 0 P
X MIPI_CSI_D2_P B14 0 -3400 200 R 50 50 0 0 P
X MIPI_CSI_D3_P B15 0 -3500 200 R 50 50 0 0 P
X USB1_TXRTUNE B16 0 -3600 200 R 50 50 0 0 P
X USB1_DP B17 0 -3700 200 R 50 50 0 0 P
X RTC_RESET_B B18 0 -3800 200 R 50 50 0 0 P
X RTC_XTALO B19 0 -3900 200 R 50 50 0 0 P
X VSS_3 B20 0 -4000 200 R 50 50 0 0 P
X 24M_XTALI B21 0 -4100 200 R 50 50 0 0 P
X DRAM_DQ06 C1 0 -4200 200 R 50 50 0 0 P
X DRAM_DQS0_N C2 0 -4300 200 R 50 50 0 0 P
X VSS_4 C4 0 -4400 200 R 50 50 0 0 P
X VSS_5 C6 0 -4500 200 R 50 50 0 0 P
X VSS_6 C8 0 -4600 200 R 50 50 0 0 P
X VSS_7 C10 0 -4700 200 R 50 50 0 0 P
X UART2_TXD C11 0 -4800 200 R 50 50 0 0 P
X VSS_8 C12 0 -4900 200 R 50 50 0 0 P
X VSS_9 C14 0 -5000 200 R 50 50 0 0 P
X VSS_10 C16 0 -5100 200 R 50 50 0 0 P
X VSS_11 C18 0 -5200 200 R 50 50 0 0 P
X 24M_XTALO C20 0 -5300 200 R 50 50 0 0 P
X JTAG_TDI C21 0 -5400 200 R 50 50 0 0 P
X DRAM_DQ05 D1 0 -5500 200 R 50 50 0 0 P
X DRAM_DQ07 D2 0 -5600 200 R 50 50 0 0 P
X DRAM_AC06 D4 0 -5700 200 R 50 50 0 0 P
X ECSPI1_MISO D6 0 -5800 200 R 50 50 0 0 P
X I2C2_SDA D8 0 -5900 200 R 50 50 0 0 P
X UART4_TXD D10 0 -6000 200 R 50 50 0 0 P
X MIPI_VREG_CAP D12 0 -6100 200 R 50 50 0 0 P
X USB1_ID D14 0 -6200 200 R 50 50 0 0 P
X TSENSOR_RES_EXT D16 0 -6300 200 R 50 50 0 0 P
X JTAG_MOD D18 0 -6400 200 R 50 50 0 0 P
X JTAG_TDO D20 0 -6500 200 R 50 50 0 0 P
X JTAG_TCK D21 0 -6600 200 R 50 50 0 0 P
X DRAM_DQ15 E1 0 -6700 200 R 50 50 0 0 P
X DRAM_DQ04 E2 0 -6800 200 R 50 50 0 0 P
X VSS_12 E3 0 -6900 200 R 50 50 0 0 P
X DRAM_AC07 E4 0 -7000 200 R 50 50 0 0 P
X ECSPI1_SCLK E6 0 -7100 200 R 50 50 0 0 P
X I2C3_SDA E8 0 -7200 200 R 50 50 0 0 P
X UART1_TXD E10 0 -7300 200 R 50 50 0 0 P
X UART3_TXD E12 0 -7400 200 R 50 50 0 0 P
X ONOFF E14 0 -7500 200 R 50 50 0 0 P
X PMIC_ON_REQ E16 0 -7600 200 R 50 50 0 0 P
X JTAG_TMS2 E18 0 -7700 200 R 50 50 0 0 P
X VSS_13 E19 0 -7800 200 R 50 50 0 0 P
X CLKIN1 E20 0 -7900 200 R 50 50 0 0 P
X CLKOUT1 E21 0 -8000 200 R 50 50 0 0 P
X DRAM_DQS1_N F1 0 -8100 200 R 50 50 0 0 P
X DRAM_DQ14 F2 0 -8200 200 R 50 50 0 0 P
X ECSPI1_MOSI F6 0 -8300 200 R 50 50 0 0 P
X I2C3_SCL F8 0 -8400 200 R 50 50 0 0 P
X I2C2_SCL F10 0 -8500 200 R 50 50 0 0 P
X VDD_MIPI_1P2 F12 0 -8600 200 R 50 50 0 0 P
X VDD_USB_3P3 F14 0 -8700 200 R 50 50 0 0 P
X BOOT_MODE2 F16 0 -8800 200 R 50 50 0 0 P
X CLKIN2 F20 0 -8900 200 R 50 50 0 0 P
X CLKOUT2 F21 0 -9000 200 R 50 50 0 0 P
X DRAM_DQ08 G1 0 -9100 200 R 50 50 0 0 P
X DRAM_DQS1_P G2 0 -9200 200 R 50 50 0 0 P
X VSS_14 G3 0 -9300 200 R 50 50 0 0 P
X DRAM_AC05 G4 0 -9400 200 R 50 50 0 0 P
X DRAM_AC04 G5 0 -9500 200 R 50 50 0 0 P
X NVCC_DRAM_1 G6 0 -9600 200 R 50 50 0 0 P
X NVCC_ECSPI G8 0 -9700 200 R 50 50 0 0 P
X NVCC_I2C_UART G10 0 -9800 200 R 50 50 0 0 P
X VDD_ANA1_XTAL_MIPI_USB_1P8 G12 0 -9900 200 R 50 50 0 0 P
X NVCC_SNVS_1P8 G14 0 -10000 200 R 50 50 0 0 P
X BOOT_MODE0 G16 0 -10100 200 R 50 50 0 0 P
X BOOT_MODE3 G17 0 -10200 200 R 50 50 0 0 P
X BOOT_MODE1 G18 0 -10300 200 R 50 50 0 0 P
X VSS_15 G19 0 -10400 200 R 50 50 0 0 P
X NAND_DATA07 G20 0 -10500 200 R 50 50 0 0 P
X NAND_RE_B G21 0 -10600 200 R 50 50 0 0 P
X DRAM_DQ09 H1 0 -10700 200 R 50 50 0 0 P
X DRAM_DM1 H2 0 -10800 200 R 50 50 0 0 P
X VSS_16 H8 0 -10900 200 R 50 50 0 0 P
X VSS_17 H10 0 -11000 200 R 50 50 0 0 P
X VSS_18 H12 0 -11100 200 R 50 50 0 0 P
X VSS_19 H14 0 -11200 200 R 50 50 0 0 P
X NAND_CE1_B H20 0 -11300 200 R 50 50 0 0 P
X NAND_DQS H21 0 -11400 200 R 50 50 0 0 P
X DRAM_DQ10 J1 0 -11500 200 R 50 50 0 0 P
X DRAM_DQ11 J2 0 -11600 200 R 50 50 0 0 P
X VSS_20 J3 0 -11700 200 R 50 50 0 0 P
X DRAM_AC16 J4 0 -11800 200 R 50 50 0 0 P
X DRAM_AC17 J5 0 -11900 200 R 50 50 0 0 P
X NVCC_DRAM_2 J6 0 -12000 200 R 50 50 0 0 P
X NVCC_DRAM_3 J7 0 -12100 200 R 50 50 0 0 P
X VSS_21 J8 0 -12200 200 R 50 50 0 0 P
X VDD_SOC_1 J9 0 -12300 200 R 50 50 0 0 P
X VDD_SOC_2 J10 0 -12400 200 R 50 50 0 0 P
X VDD_SOC_3 J11 0 -12500 200 R 50 50 0 0 P
X VDD_SOC_4 J12 0 -12600 200 R 50 50 0 0 P
X VDD_SOC_5 J13 0 -12700 200 R 50 50 0 0 P
X VSS_22 J14 0 -12800 200 R 50 50 0 0 P
X VDD_SNVS_0P8 J15 0 -12900 200 R 50 50 0 0 P
X NAND_WE_B J16 0 -13000 200 R 50 50 0 0 P
X NAND_ALE J17 0 -13100 200 R 50 50 0 0 P
X NAND_DATA05 J18 0 -13200 200 R 50 50 0 0 P
X VSS_23 J19 0 -13300 200 R 50 50 0 0 P
X NAND_DATA01 J20 0 -13400 200 R 50 50 0 0 P
X NAND_WP_B J21 0 -13500 200 R 50 50 0 0 P
X DRAM_DQ12 K1 0 -13600 200 R 50 50 0 0 P
X DRAM_DQ13 K2 0 -13700 200 R 50 50 0 0 P
X VDD_SOC_6 K10 0 -13800 200 R 50 50 0 0 P
X VSS_24 K11 0 -13900 200 R 50 50 0 0 P
X VDD_SOC_7 K12 0 -14000 200 R 50 50 0 0 P
X NAND_CLE K20 0 -14100 200 R 50 50 0 0 P
X NAND_DATA03 K21 0 -14200 200 R 50 50 0 0 P
X DRAM_AC12 L1 0 -14300 200 R 50 50 0 0 P
X DRAM_AC11 L2 0 -14400 200 R 50 50 0 0 P
X VSS_25 L3 0 -14500 200 R 50 50 0 0 P
X DRAM_VREF L4 0 -14600 200 R 50 50 0 0 P
X DRAM_AC15 L5 0 -14700 200 R 50 50 0 0 P
X NVCC_DRAM_4 L6 0 -14800 200 R 50 50 0 0 P
X VDD_DRAM_PLL_1P8 L7 0 -14900 200 R 50 50 0 0 P
X VSS_26 L8 0 -15000 200 R 50 50 0 0 P
X VDD_SOC_8 L9 0 -15100 200 R 50 50 0 0 P
X VDD_SOC_9 L10 0 -15200 200 R 50 50 0 0 P
X VDD_SOC_10 L12 3100 0 200 L 50 50 0 0 P
X VDD_SOC_11 L13 3100 -100 200 L 50 50 0 0 P
X VSS_27 L14 3100 -200 200 L 50 50 0 0 P
X NVCC_CLK_JTAG_PVCC_1P8 L15 3100 -300 200 L 50 50 0 0 P
X NAND_CE2_B L16 3100 -400 200 L 50 50 0 0 P
X NAND_READY_B L17 3100 -500 200 L 50 50 0 0 P
X NAND_DATA04 L18 3100 -600 200 L 50 50 0 0 P
X VSS_28 L19 3100 -700 200 L 50 50 0 0 P
X NAND_CE3_B L20 3100 -800 200 L 50 50 0 0 P
X NAND_CE0_B L21 3100 -900 200 L 50 50 0 0 P
X DRAM_AC13 M1 3100 -1000 200 L 50 50 0 0 P
X DRAM_AC10 M2 3100 -1100 200 L 50 50 0 0 P
X VDD_SOC_12 M10 3100 -1200 200 L 50 50 0 0 P
X VSS_29 M11 3100 -1300 200 L 50 50 0 0 P
X VDD_SOC_13 M12 3100 -1400 200 L 50 50 0 0 P
X NAND_DATA02 M20 3100 -1500 200 L 50 50 0 0 P
X NAND_DATA00 M21 3100 -1600 200 L 50 50 0 0 P
X DRAM_AC01 N1 3100 -1700 200 L 50 50 0 0 P
X DRAM_AC02 N2 3100 -1800 200 L 50 50 0 0 P
X VSS_30 N3 3100 -1900 200 L 50 50 0 0 P
X DRAM_RESET_N N4 3100 -2000 200 L 50 50 0 0 P
X DRAM_ALERT_N N5 3100 -2100 200 L 50 50 0 0 P
X NVCC_DRAM_5 N6 3100 -2200 200 L 50 50 0 0 P
X NVCC_DRAM_6 N7 3100 -2300 200 L 50 50 0 0 P
X VSS_31 N8 3100 -2400 200 L 50 50 0 0 P
X VDD_SOC_14 N9 3100 -2500 200 L 50 50 0 0 P
X VDD_SOC_15 N10 3100 -2600 200 L 50 50 0 0 P
X VDD_SOC_16 N11 3100 -2700 200 L 50 50 0 0 P
X VDD_SOC_17 N12 3100 -2800 200 L 50 50 0 0 P
X VDD_SOC_18 N13 3100 -2900 200 L 50 50 0 0 P
X VSS_32 N14 3100 -3000 200 L 50 50 0 0 P
X NVCC_SD1_NAND N15 3100 -3100 200 L 50 50 0 0 P
X SD1_DATA7 N16 3100 -3200 200 L 50 50 0 0 P
X SD1_DATA1 N17 3100 -3300 200 L 50 50 0 0 P
X SD1_DATA0 N18 3100 -3400 200 L 50 50 0 0 P
X VSS_33 N19 3100 -3500 200 L 50 50 0 0 P
X NAND_DATA06 N20 3100 -3600 200 L 50 50 0 0 P
X SD1_DATA2 N21 3100 -3700 200 L 50 50 0 0 P
X DRAM_AC00 P1 3100 -3800 200 L 50 50 0 0 P
X DRAM_AC03 P2 3100 -3900 200 L 50 50 0 0 P
X VSS_34 P8 3100 -4000 200 L 50 50 0 0 P
X VSS_35 P10 3100 -4100 200 L 50 50 0 0 P
X VSS_36 P12 3100 -4200 200 L 50 50 0 0 P
X VSS_37 P14 3100 -4300 200 L 50 50 0 0 P
X SD1_DATA3 P20 3100 -4400 200 L 50 50 0 0 P
X SD1_DATA4 P21 3100 -4500 200 L 50 50 0 0 P
X DRAM_AC08 R1 3100 -4600 200 L 50 50 0 0 P
X DRAM_AC09 R2 3100 -4700 200 L 50 50 0 0 P
X VSS_38 R3 3100 -4800 200 L 50 50 0 0 P
X DRAM_AC23 R4 3100 -4900 200 L 50 50 0 0 P
X DRAM_AC32 R5 3100 -5000 200 L 50 50 0 0 P
X NVCC_DRAM_7 R6 3100 -5100 200 L 50 50 0 0 P
X GPIO1_IO01 R8 3100 -5200 200 L 50 50 0 0 P
X NVCC_SAI3_SAI5 R10 3100 -5300 200 L 50 50 0 0 P
X NVCC_ENET_GPIO_SAI2 R12 3100 -5400 200 L 50 50 0 0 P
X VDD_ANA0_ARM_PLL_1P8 R14 3100 -5500 200 L 50 50 0 0 P
X NVCC_SD2 R16 3100 -5600 200 L 50 50 0 0 P
X SD1_STROBE R17 3100 -5700 200 L 50 50 0 0 P
X SD1_RESET_B R18 3100 -5800 200 L 50 50 0 0 P
X VSS_39 R19 3100 -5900 200 L 50 50 0 0 P
X SD1_DATA6 R20 3100 -6000 200 L 50 50 0 0 P
X SD1_CLK R21 3100 -6100 200 L 50 50 0 0 P
X DRAM_AC20 T1 3100 -6200 200 L 50 50 0 0 P
X DRAM_AC21 T2 3100 -6300 200 L 50 50 0 0 P
X SPDIF_EXT_CLK T6 3100 -6400 200 L 50 50 0 0 P
X GPIO1_IO05 T8 3100 -6500 200 L 50 50 0 0 P
X GPIO1_IO13 T10 3100 -6600 200 L 50 50 0 0 P
X SAI5_RXFS T12 3100 -6700 200 L 50 50 0 0 P
X SAI5_RXD1 T14 3100 -6800 200 L 50 50 0 0 P
X ENET_MDIO T16 3100 -6900 200 L 50 50 0 0 P
X SD1_DATA5 T20 3100 -7000 200 L 50 50 0 0 P
X SD1_CMD T21 3100 -7100 200 L 50 50 0 0 P
X DRAM_ZN U1 3100 -7200 200 L 50 50 0 0 P
X DRAM_AC33 U2 3100 -7300 200 L 50 50 0 0 P
X VSS_40 U3 3100 -7400 200 L 50 50 0 0 P
X DRAM_AC35 U4 3100 -7500 200 L 50 50 0 0 P
X SPDIF_RX U6 3100 -7600 200 L 50 50 0 0 P
X GPIO1_IO07 U8 3100 -7700 200 L 50 50 0 0 P
X GPIO1_IO12 U10 3100 -7800 200 L 50 50 0 0 P
X SAI5_RXD0 U12 3100 -7900 200 L 50 50 0 0 P
X SAI5_RXD3 U14 3100 -8000 200 L 50 50 0 0 P
X ENET_RXC U16 3100 -8100 200 L 50 50 0 0 P
X ENET_TD0 U18 3100 -8200 200 L 50 50 0 0 P
X VSS_41 U19 3100 -8300 200 L 50 50 0 0 P
X SD2_CD_B U20 3100 -8400 200 L 50 50 0 0 P
X SD2_DATA1 U21 3100 -8500 200 L 50 50 0 0 P
X DRAM_AC36 V1 3100 -8600 200 L 50 50 0 0 P
X DRAM_AC34 V2 3100 -8700 200 L 50 50 0 0 P
X DRAM_AC29 V4 3100 -8800 200 L 50 50 0 0 P
X SPDIF_TX V6 3100 -8900 200 L 50 50 0 0 P
X GPIO1_IO00 V8 3100 -9000 200 L 50 50 0 0 P
X GPIO1_IO08 V10 3100 -9100 200 L 50 50 0 0 P
X SAI5_RXD2 V12 3100 -9200 200 L 50 50 0 0 P
X SAI5_RXC V14 3100 -9300 200 L 50 50 0 0 P
X ENET_RX_CTL V16 3100 -9400 200 L 50 50 0 0 P
X ENET_TD2 V18 3100 -9500 200 L 50 50 0 0 P
X SD2_DATA3 V20 3100 -9600 200 L 50 50 0 0 P
X SD2_CMD V21 3100 -9700 200 L 50 50 0 0 P
X DRAM_AC30 W1 3100 -9800 200 L 50 50 0 0 P
X DRAM_AC26 W2 3100 -9900 200 L 50 50 0 0 P
X VSS_42 W4 3100 -10000 200 L 50 50 0 0 P
X VSS_43 W6 3100 -10100 200 L 50 50 0 0 P
X VSS_44 W8 3100 -10200 200 L 50 50 0 0 P
X VSS_45 W10 3100 -10300 200 L 50 50 0 0 P
X SAI5_MCLK W11 3100 -10400 200 L 50 50 0 0 P
X VSS_46 W12 3100 -10500 200 L 50 50 0 0 P
X VSS_47 W14 3100 -10600 200 L 50 50 0 0 P
X VSS_48 W16 3100 -10700 200 L 50 50 0 0 P
X VSS_49 W18 3100 -10800 200 L 50 50 0 0 P
X SD2_DATA2 W20 3100 -10900 200 L 50 50 0 0 P
X SD2_WP W21 3100 -11000 200 L 50 50 0 0 P
X DRAM_AC14 Y1 3100 -11100 200 L 50 50 0 0 P
X DRAM_AC24 Y2 3100 -11200 200 L 50 50 0 0 P
X DRAM_AC31 Y3 3100 -11300 200 L 50 50 0 0 P
X SAI3_RXFS Y4 3100 -11400 200 L 50 50 0 0 P
X SAI3_TXC Y5 3100 -11500 200 L 50 50 0 0 P
X SAI3_RXC Y6 3100 -11600 200 L 50 50 0 0 P
X SAI3_TXFS Y7 3100 -11700 200 L 50 50 0 0 P
X GPIO1_IO06 Y8 3100 -11800 200 L 50 50 0 0 P
X GPIO1_IO03 Y9 3100 -11900 200 L 50 50 0 0 P
X GPIO1_IO14 Y10 3100 -12000 200 L 50 50 0 0 P
X GPIO1_IO11 Y11 3100 -12100 200 L 50 50 0 0 P
X SAI2_MCLK Y12 3100 -12200 200 L 50 50 0 0 P
X SAI2_RXFS Y13 3100 -12300 200 L 50 50 0 0 P
X SAI2_TXD0 Y14 3100 -12400 200 L 50 50 0 0 P
X ENET_RD1 Y15 3100 -12500 200 L 50 50 0 0 P
X ENET_RD2 Y16 3100 -12600 200 L 50 50 0 0 P
X ENET_TX_CTL Y17 3100 -12700 200 L 50 50 0 0 P
X ENET_MDC Y18 3100 -12800 200 L 50 50 0 0 P
X ENET_TXC Y19 3100 -12900 200 L 50 50 0 0 P
X SD2_RESET_B Y20 3100 -13000 200 L 50 50 0 0 P
X SD2_CLK Y21 3100 -13100 200 L 50 50 0 0 P
X VSS_50 AA1 3100 -13200 200 L 50 50 0 0 P
X DRAM_AC25 AA2 3100 -13300 200 L 50 50 0 0 P
X DRAM_AC28 AA3 3100 -13400 200 L 50 50 0 0 P
X SAI3_TXD AA4 3100 -13500 200 L 50 50 0 0 P
X SAI3_MCLK AA5 3100 -13600 200 L 50 50 0 0 P
X SAI3_RXD AA6 3100 -13700 200 L 50 50 0 0 P
X GPIO1_IO04 AA7 3100 -13800 200 L 50 50 0 0 P
X GPIO1_IO02 AA8 3100 -13900 200 L 50 50 0 0 P
X GPIO1_IO09 AA9 3100 -14000 200 L 50 50 0 0 P
X GPIO1_IO10 AA10 3100 -14100 200 L 50 50 0 0 P
X GPIO1_IO15 AA11 3100 -14200 200 L 50 50 0 0 P
X SAI2_TXFS AA12 3100 -14300 200 L 50 50 0 0 P
X SAI2_TXC AA13 3100 -14400 200 L 50 50 0 0 P
X SAI2_RXD0 AA14 3100 -14500 200 L 50 50 0 0 P
X SAI2_RXC AA15 3100 -14600 200 L 50 50 0 0 P
X ENET_RD3 AA16 3100 -14700 200 L 50 50 0 0 P
X ENET_TD3 AA17 3100 -14800 200 L 50 50 0 0 P
X ENET_TD1 AA18 3100 -14900 200 L 50 50 0 0 P
X ENET_RD0 AA19 3100 -15000 200 L 50 50 0 0 P
X SD2_DATA0 AA20 3100 -15100 200 L 50 50 0 0 P
X VSS_51 AA21 3100 -15200 200 L 50 50 0 0 P
P 5 0 1 6 200 100 2900 100 2900 -15300 200 -15300 200 100 N
ENDDRAW
ENDDEF
#
#End Library
