#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul  8 09:09:14 2022
# Process ID: 13080
# Current directory: C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23904 C:\Users\Ravindu Nagasinghe\Desktop\project_FINAL\project_FINAL.xpr
# Log file: C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/vivado.log
# Journal file: C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/pahan/AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 776.082 ; gain = 99.137
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 780.555 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 830.992 ; gain = 50.438
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 859.516 ; gain = 28.523
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:01:07 . Memory (MB): peak = 859.516 ; gain = 78.961
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 901.449 ; gain = 18.656
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 901.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.449 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 901.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 901.449 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 901.449 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 901.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 500000ps} -repeat_every 1000000ps
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 905.801 ; gain = 4.352
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 920.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 920.414 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 920.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 920.414 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 920.414 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 920.414 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 921.492 ; gain = 1.078
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 926.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 926.344 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 926.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 926.344 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 926.344 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 926.344 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 935.680 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.680 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 935.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 935.680 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 935.680 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 935.680 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 936.914 ; gain = 1.234
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 940.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 940.066 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 940.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 940.066 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 940.066 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 940.066 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 942.754 ; gain = 2.688
save_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}
save_project_as project_with_POSEDGEREMOVED {C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED} -force
current_wave_config {Processor_behav.wcfg}
C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg
add_wave {{/Processor/MDR/write_en}} 
current_wave_config {Processor_behav.wcfg}
C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg
add_wave {{/Processor/ACC/data_out}} 
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 952.652 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 952.652 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_with_POSEDGEREMOVED/project_with_POSEDGEREMOVED.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e4dbb766e0af4f53a3edd2507ac93eb7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ravindu -notrace
couldn't read file "C:/Users/Ravindu": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  8 10:20:50 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 952.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 952.652 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:49 . Memory (MB): peak = 952.652 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
current_wave_config {Processor_behav.wcfg}
C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg
add_wave {{/Processor/MDR/data_in}} 
save_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/pahan/AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 965.285 ; gain = 0.000
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/Ravindu Nagasinghe/Desktop/clk_divider.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 965.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 965.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 965.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 965.285 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 965.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 969.836 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 969.836 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 969.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 969.836 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 969.836 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 969.836 ; gain = 0.000
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 980.637 ; gain = 10.801
current_wave_config {Processor_behav.wcfg}
Processor_behav.wcfg
add_wave {{/Processor/cd/clk_div}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 982.215 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 982.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 982.215 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 982.215 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 982.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 988.398 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 988.398 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Completed static elaboration
Starting simulation data flow analysis
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 988.398 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 988.398 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 988.398 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 988.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 988.398 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 988.398 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 988.398 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 992.961 ; gain = 4.562
current_wave_config {Processor_behav.wcfg}
Processor_behav.wcfg
add_wave {{/Processor/MDR/data_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 994.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 994.930 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 994.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 994.930 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 994.930 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 994.930 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1023.125 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.125 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 1023.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1023.125 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.125 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1023.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1023.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1023.125 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.125 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1023.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.125 ; gain = 0.000
save_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.891 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1024.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1024.891 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.891 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1024.891 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.152 ; gain = 10.262
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.457 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1038.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1038.457 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.457 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1038.457 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000000ps} -repeat_every 10000000ps
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1047.535 ; gain = 9.078
run all
run: Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1054.336 ; gain = 6.801
save_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  8 13:09:13 2022...
