// Seed: 4000521763
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_2.id_17 = 0;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0
    , id_4,
    input wire  id_1,
    input tri0  id_2
);
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wire id_7,
    input supply0 id_8,
    input uwire id_9,
    output logic id_10,
    output tri0 id_11,
    input wand id_12,
    output tri1 id_13,
    input uwire id_14,
    input uwire id_15,
    input wire id_16,
    input tri id_17
);
  always @(posedge -1'b0 or posedge -1) begin : LABEL_0
    id_10 <= 1;
  end
  parameter id_19 = -1;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  logic id_21;
  ;
  logic id_22;
endmodule
