Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  3 16:28:05 2024
| Host         : DESKTOP-355QV49 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.370        0.000                      0                21120        0.057        0.000                      0                21120        7.000        0.000                       0                 11399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk                                                                                     {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.226        0.000                      0                  923        0.093        0.000                      0                  923       15.370        0.000                       0                   480  
sys_clk                                                                                                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             22.370        0.000                      0                19212        0.057        0.000                      0                19212       23.870        0.000                       0                 10915  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               38.979        0.000                      0                  885        0.400        0.000                      0                  885  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.446        0.000                      0                  100        0.122        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.799ns (12.715%)  route 5.485ns (87.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.172 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT4 (Prop_lut4_I1_O)        0.105     8.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.551     9.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.105     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.412     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.432    36.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.270    36.442    
                         clock uncertainty           -0.035    36.406    
    SLICE_X66Y123        FDRE (Setup_fdre_C_R)       -0.423    35.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.799ns (12.715%)  route 5.485ns (87.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.172 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT4 (Prop_lut4_I1_O)        0.105     8.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.551     9.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.105     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.412     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.432    36.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.270    36.442    
                         clock uncertainty           -0.035    36.406    
    SLICE_X66Y123        FDRE (Setup_fdre_C_R)       -0.423    35.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.799ns (12.715%)  route 5.485ns (87.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.172 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT4 (Prop_lut4_I1_O)        0.105     8.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.551     9.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.105     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.412     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.432    36.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.270    36.442    
                         clock uncertainty           -0.035    36.406    
    SLICE_X66Y123        FDRE (Setup_fdre_C_R)       -0.423    35.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.799ns (12.715%)  route 5.485ns (87.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.172 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT4 (Prop_lut4_I1_O)        0.105     8.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.551     9.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.105     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.412     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.432    36.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.270    36.442    
                         clock uncertainty           -0.035    36.406    
    SLICE_X66Y123        FDRE (Setup_fdre_C_R)       -0.423    35.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.799ns (12.715%)  route 5.485ns (87.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.172 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT4 (Prop_lut4_I1_O)        0.105     8.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.551     9.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.105     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.412     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.432    36.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.270    36.442    
                         clock uncertainty           -0.035    36.406    
    SLICE_X66Y123        FDRE (Setup_fdre_C_R)       -0.423    35.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.799ns (12.715%)  route 5.485ns (87.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.172 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT4 (Prop_lut4_I1_O)        0.105     8.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.551     9.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I5_O)        0.105     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.412     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.432    36.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X66Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.270    36.442    
                         clock uncertainty           -0.035    36.406    
    SLICE_X66Y123        FDRE (Setup_fdre_C_R)       -0.423    35.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.704ns (12.302%)  route 5.019ns (87.698%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT5 (Prop_lut5_I2_O)        0.115     8.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.497     9.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X64Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X64Y124        FDRE (Setup_fdre_C_R)       -0.514    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 26.696    

Slack (MET) :             26.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.704ns (12.302%)  route 5.019ns (87.698%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT5 (Prop_lut5_I2_O)        0.115     8.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.497     9.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X64Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X64Y124        FDRE (Setup_fdre_C_R)       -0.514    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 26.696    

Slack (MET) :             26.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.704ns (12.302%)  route 5.019ns (87.698%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT5 (Prop_lut5_I2_O)        0.115     8.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.497     9.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X64Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X64Y124        FDRE (Setup_fdre_C_R)       -0.514    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 26.696    

Slack (MET) :             26.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.704ns (12.302%)  route 5.019ns (87.698%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.209     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.105     6.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.276     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X64Y124        LUT5 (Prop_lut5_I2_O)        0.115     8.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.497     9.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X64Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X64Y124        FDRE (Setup_fdre_C_R)       -0.514    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 26.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.653     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDCE (Prop_fdce_C_Q)         0.128     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X54Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.924     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.393     1.690    
    SLICE_X54Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.429%)  route 0.071ns (35.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.653     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDCE (Prop_fdce_C_Q)         0.128     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X54Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.924     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X54Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.393     1.690    
    SLICE_X54Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.656     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X65Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X65Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.927     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X65Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.406     1.680    
    SLICE_X65Y118        FDPE (Hold_fdpe_C_D)         0.075     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X47Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.901     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.405     1.655    
    SLICE_X47Y120        FDPE (Hold_fdpe_C_D)         0.075     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X53Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.893     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.404     1.648    
    SLICE_X53Y123        FDRE (Hold_fdre_C_D)         0.075     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X53Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDCE (Prop_fdce_C_Q)         0.141     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X53Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X53Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.405     1.652    
    SLICE_X53Y119        FDCE (Hold_fdce_C_D)         0.075     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDCE (Prop_fdce_C_Q)         0.141     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.405     1.652    
    SLICE_X51Y119        FDCE (Hold_fdce_C_D)         0.075     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.587     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X73Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.402     1.611    
    SLICE_X73Y47         FDRE (Hold_fdre_C_D)         0.075     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.055     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X53Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.893     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.404     1.648    
    SLICE_X53Y123        FDRE (Hold_fdre_C_D)         0.071     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDCE (Prop_fdce_C_Q)         0.141     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X51Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.405     1.652    
    SLICE_X51Y119        FDCE (Hold_fdce_C_D)         0.071     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X59Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y125  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y125  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X59Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X59Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X54Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.370ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_rom/fpga_mem_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.723ns  (logic 10.522ns (39.374%)  route 16.201ns (60.626%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 48.489 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          0.653    21.388    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.105    21.493 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[24]_INST_0_i_1/O
                         net (fo=2, routed)           1.127    22.620    u_top/u_cpu/dff_exu_inst_func/mem_data[24]
    SLICE_X64Y66         LUT4 (Prop_lut4_I3_O)        0.115    22.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[24]_INST_0/O
                         net (fo=1, routed)           0.352    23.087    u_top/cpu_wdata[24]
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.267    23.354 r  u_top/m1_wdata_inferred_i_8/O
                         net (fo=6, routed)           1.440    24.794    u_top/u_rom/i_mem_wdata1[24]
    RAMB36_X2Y11         RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.274    48.489    u_top/u_rom/i_clk1
    RAMB36_X2Y11         RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_6/CLKARDCLK
                         clock pessimism             -0.549    47.939    
                         clock uncertainty           -0.134    47.805    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    47.164    u_top/u_rom/fpga_mem_reg_6
  -------------------------------------------------------------------
                         required time                         47.164    
                         arrival time                         -24.794    
  -------------------------------------------------------------------
                         slack                                 22.370    

Slack (MET) :             22.374ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_ram/fpga_mem_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.856ns  (logic 10.522ns (39.179%)  route 16.334ns (60.821%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          0.773    21.507    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.105    21.612 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_1/O
                         net (fo=2, routed)           0.875    22.487    u_top/u_cpu/dff_exu_inst_func/mem_data[30]
    SLICE_X59Y64         LUT4 (Prop_lut4_I3_O)        0.115    22.602 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0/O
                         net (fo=1, routed)           0.577    23.179    u_top/cpu_wdata[30]
    SLICE_X67Y64         LUT3 (Prop_lut3_I1_O)        0.267    23.446 r  u_top/m1_wdata_inferred_i_2/O
                         net (fo=6, routed)           1.480    24.926    u_top/u_ram/i_mem_wdata1[30]
    RAMB36_X4Y7          RAMB36E1                                     r  u_top/u_ram/fpga_mem_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.398    48.613    u_top/u_ram/i_clk1
    RAMB36_X4Y7          RAMB36E1                                     r  u_top/u_ram/fpga_mem_reg_7/CLKARDCLK
                         clock pessimism             -0.537    48.076    
                         clock uncertainty           -0.134    47.942    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641    47.301    u_top/u_ram/fpga_mem_reg_7
  -------------------------------------------------------------------
                         required time                         47.301    
                         arrival time                         -24.926    
  -------------------------------------------------------------------
                         slack                                 22.374    

Slack (MET) :             22.440ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_rom/fpga_mem_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.653ns  (logic 10.533ns (39.518%)  route 16.120ns (60.482%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 48.489 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          0.837    21.571    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.105    21.676 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[25]_INST_0_i_1/O
                         net (fo=2, routed)           0.978    22.654    u_top/u_cpu/dff_exu_inst_func/mem_data[25]
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.126    22.780 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[25]_INST_0/O
                         net (fo=1, routed)           0.115    22.895    u_top/cpu_wdata[25]
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.267    23.162 r  u_top/m1_wdata_inferred_i_7/O
                         net (fo=6, routed)           1.562    24.724    u_top/u_rom/i_mem_wdata1[25]
    RAMB36_X2Y11         RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.274    48.489    u_top/u_rom/i_clk1
    RAMB36_X2Y11         RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_6/CLKARDCLK
                         clock pessimism             -0.549    47.939    
                         clock uncertainty           -0.134    47.805    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641    47.164    u_top/u_rom/fpga_mem_reg_6
  -------------------------------------------------------------------
                         required time                         47.164    
                         arrival time                         -24.724    
  -------------------------------------------------------------------
                         slack                                 22.440    

Slack (MET) :             22.535ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_rom/fpga_mem_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.633ns  (logic 10.522ns (39.507%)  route 16.111ns (60.493%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          0.773    21.507    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.105    21.612 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_1/O
                         net (fo=2, routed)           0.875    22.487    u_top/u_cpu/dff_exu_inst_func/mem_data[30]
    SLICE_X59Y64         LUT4 (Prop_lut4_I3_O)        0.115    22.602 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0/O
                         net (fo=1, routed)           0.577    23.179    u_top/cpu_wdata[30]
    SLICE_X67Y64         LUT3 (Prop_lut3_I1_O)        0.267    23.446 r  u_top/m1_wdata_inferred_i_2/O
                         net (fo=6, routed)           1.258    24.704    u_top/u_rom/i_mem_wdata1[30]
    RAMB36_X3Y7          RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.336    48.551    u_top/u_rom/i_clk1
    RAMB36_X3Y7          RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_7/CLKARDCLK
                         clock pessimism             -0.537    48.014    
                         clock uncertainty           -0.134    47.880    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641    47.239    u_top/u_rom/fpga_mem_reg_7
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                         -24.704    
  -------------------------------------------------------------------
                         slack                                 22.535    

Slack (MET) :             22.618ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_ram/fpga_mem_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.612ns  (logic 10.350ns (38.892%)  route 16.262ns (61.108%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          1.017    21.752    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.105    21.857 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[28]_INST_0_i_1/O
                         net (fo=2, routed)           0.671    22.528    u_top/u_cpu/dff_exu_inst_func/mem_data[28]
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.105    22.633 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[28]_INST_0/O
                         net (fo=1, routed)           0.346    22.979    u_top/cpu_wdata[28]
    SLICE_X67Y64         LUT3 (Prop_lut3_I1_O)        0.105    23.084 r  u_top/m1_wdata_inferred_i_4/O
                         net (fo=6, routed)           1.598    24.683    u_top/u_ram/i_mem_wdata1[28]
    RAMB36_X4Y7          RAMB36E1                                     r  u_top/u_ram/fpga_mem_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.398    48.613    u_top/u_ram/i_clk1
    RAMB36_X4Y7          RAMB36E1                                     r  u_top/u_ram/fpga_mem_reg_7/CLKARDCLK
                         clock pessimism             -0.537    48.076    
                         clock uncertainty           -0.134    47.942    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    47.301    u_top/u_ram/fpga_mem_reg_7
  -------------------------------------------------------------------
                         required time                         47.301    
                         arrival time                         -24.683    
  -------------------------------------------------------------------
                         slack                                 22.618    

Slack (MET) :             22.855ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_rom/fpga_mem_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.239ns  (logic 10.533ns (40.143%)  route 15.706ns (59.857%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 48.489 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          0.761    21.495    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I1_O)        0.105    21.600 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[26]_INST_0_i_1/O
                         net (fo=2, routed)           0.765    22.365    u_top/u_cpu/dff_exu_inst_func/mem_data[26]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.126    22.491 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[26]_INST_0/O
                         net (fo=1, routed)           0.348    22.839    u_top/cpu_wdata[26]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.267    23.106 r  u_top/m1_wdata_inferred_i_6/O
                         net (fo=6, routed)           1.203    24.309    u_top/u_rom/i_mem_wdata1[26]
    RAMB36_X2Y11         RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.274    48.489    u_top/u_rom/i_clk1
    RAMB36_X2Y11         RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_6/CLKARDCLK
                         clock pessimism             -0.549    47.939    
                         clock uncertainty           -0.134    47.805    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.641    47.164    u_top/u_rom/fpga_mem_reg_6
  -------------------------------------------------------------------
                         required time                         47.164    
                         arrival time                         -24.309    
  -------------------------------------------------------------------
                         slack                                 22.855    

Slack (MET) :             22.937ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_rom/fpga_mem_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.231ns  (logic 10.350ns (39.456%)  route 15.881ns (60.543%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          1.017    21.752    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.105    21.857 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[28]_INST_0_i_1/O
                         net (fo=2, routed)           0.671    22.528    u_top/u_cpu/dff_exu_inst_func/mem_data[28]
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.105    22.633 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[28]_INST_0/O
                         net (fo=1, routed)           0.346    22.979    u_top/cpu_wdata[28]
    SLICE_X67Y64         LUT3 (Prop_lut3_I1_O)        0.105    23.084 r  u_top/m1_wdata_inferred_i_4/O
                         net (fo=6, routed)           1.218    24.302    u_top/u_rom/i_mem_wdata1[28]
    RAMB36_X3Y7          RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.336    48.551    u_top/u_rom/i_clk1
    RAMB36_X3Y7          RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_7/CLKARDCLK
                         clock pessimism             -0.537    48.014    
                         clock uncertainty           -0.134    47.880    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    47.239    u_top/u_rom/fpga_mem_reg_7
  -------------------------------------------------------------------
                         required time                         47.239    
                         arrival time                         -24.302    
  -------------------------------------------------------------------
                         slack                                 22.937    

Slack (MET) :             22.958ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_ram/fpga_mem_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.272ns  (logic 10.350ns (39.396%)  route 15.922ns (60.604%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          0.643    21.377    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.105    21.482 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.329    21.812    u_top/u_cpu/dff_exu_inst_func/mem_data[29]
    SLICE_X51Y65         LUT4 (Prop_lut4_I3_O)        0.105    21.917 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[29]_INST_0/O
                         net (fo=1, routed)           0.573    22.490    u_top/cpu_wdata[29]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.105    22.595 r  u_top/m1_wdata_inferred_i_3/O
                         net (fo=6, routed)           1.748    24.342    u_top/u_ram/i_mem_wdata1[29]
    RAMB36_X4Y7          RAMB36E1                                     r  u_top/u_ram/fpga_mem_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.398    48.613    u_top/u_ram/i_clk1
    RAMB36_X4Y7          RAMB36E1                                     r  u_top/u_ram/fpga_mem_reg_7/CLKARDCLK
                         clock pessimism             -0.537    48.076    
                         clock uncertainty           -0.134    47.942    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.641    47.301    u_top/u_ram/fpga_mem_reg_7
  -------------------------------------------------------------------
                         required time                         47.301    
                         arrival time                         -24.342    
  -------------------------------------------------------------------
                         slack                                 22.958    

Slack (MET) :             23.000ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_rom/fpga_mem_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.091ns  (logic 10.529ns (40.355%)  route 15.562ns (59.645%))
  Logic Levels:           33  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 48.486 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          0.564    21.298    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I0_O)        0.105    21.403 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.865    22.268    u_top/u_cpu/dff_exu_inst_func/mem_data[19]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.125    22.393 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[19]_INST_0/O
                         net (fo=1, routed)           0.340    22.734    u_top/cpu_wdata[19]
    SLICE_X66Y63         LUT3 (Prop_lut3_I1_O)        0.264    22.998 r  u_top/m1_wdata_inferred_i_13/O
                         net (fo=6, routed)           1.164    24.161    u_top/u_rom/i_mem_wdata1[19]
    RAMB36_X2Y12         RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.271    48.486    u_top/u_rom/i_clk1
    RAMB36_X2Y12         RAMB36E1                                     r  u_top/u_rom/fpga_mem_reg_4/CLKARDCLK
                         clock pessimism             -0.549    47.936    
                         clock uncertainty           -0.134    47.802    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641    47.161    u_top/u_rom/fpga_mem_reg_4
  -------------------------------------------------------------------
                         required time                         47.161    
                         arrival time                         -24.161    
  -------------------------------------------------------------------
                         slack                                 23.000    

Slack (MET) :             23.043ns  (required time - arrival time)
  Source:                 u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_uart/uart_ctrl_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.778ns  (logic 10.627ns (39.685%)  route 16.151ns (60.315%))
  Logic Levels:           34  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=3 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 48.545 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.405    -1.930    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X46Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.497 f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[0]/Q
                         net (fo=11, routed)          0.730    -0.767    u_top/u_cpu/dff_exu_reg2_rdata/Q[0]
    SLICE_X37Y50         LUT1 (Prop_lut1_I0_O)        0.105    -0.662 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52/O
                         net (fo=1, routed)           0.255    -0.407    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_52_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.087 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.087    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.187 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.187    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_34_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.287 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.287    u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_33_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.544 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_32/O[1]
                         net (fo=1, routed)           0.317     0.861    u_top/u_cpu/dff_exu_reg2_rdata/u_exu/op2_mul_data0[14]
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.245     1.106 r  u_top/u_cpu/dff_exu_reg2_rdata/iresult_final_low0_i_2/O
                         net (fo=6, routed)           0.727     1.834    u_top/u_cpu/u_exu/u_mul/D[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     5.078 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.080    u_top/u_cpu/u_exu/u_mul/iresult_final_low0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271     6.351 r  u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0/P[2]
                         net (fo=1, routed)           0.816     7.167    u_top/u_cpu/u_exu/u_mul/iresult_final_low0__0_n_103
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.272 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.272    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_14_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.712 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[21]_INST_0_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.977 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_15/O[1]
                         net (fo=2, routed)           0.438     8.416    u_top/u_cpu/dff_mem_addr_1r/_dff/iresult_final_0[9]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.250     8.666 r  u_top/u_cpu/dff_mem_addr_1r/_dff/dbus_addr_o[23]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.666    u_top/u_cpu/u_exu/u_mul/iresult_final_high0__0_0[9]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.980 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.980    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[23]_INST_0_i_14_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.080 r  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_31_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.342 f  u_top/u_cpu/u_exu/u_mul/dbus_addr_o[30]_INST_0_i_14/O[3]
                         net (fo=1, routed)           0.497     9.839    u_top/u_cpu/dff_exu_inst_func/iresult_final_high0__0[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.250    10.089 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.804    10.893    u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/iresult_final_low0
    SLICE_X44Y50         LUT5 (Prop_lut5_I4_O)        0.105    10.998 f  u_top/u_cpu/u_exu/u_div/dff_data_divisor/_dff/dbus_addr_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.999    11.997    u_top/u_cpu/dff_exu_inst_func/qout_r_reg[0]_18
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.723    12.825    u_top/u_cpu/dff_exu_inst_func/iresult[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.105    12.930 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          0.663    13.593    u_top/u_cpu/dff_exu_inst_func/mem_addr[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.108    13.701 f  u_top/u_cpu/dff_exu_inst_func/dbus_addr_o[0]_INST_0/O
                         net (fo=1, routed)           0.359    14.061    u_top/cpu_addr[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I1_O)        0.267    14.328 f  u_top/m1_addr_inferred_i_32/O
                         net (fo=5, routed)           0.566    14.893    u_top/u_uart/addr_i[0]
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.105    14.998 f  u_top/u_uart/data_o[31]_INST_0_i_4/O
                         net (fo=6, routed)           0.953    15.951    u_top/u_uart/data_o[31]_INST_0_i_4_n_0
    SLICE_X88Y71         LUT4 (Prop_lut4_I3_O)        0.105    16.056 r  u_top/u_uart/data_o[31]_INST_0_i_5/O
                         net (fo=32, routed)          0.816    16.873    u_top/u_uart/data_o[31]_INST_0_i_5_n_0
    SLICE_X97Y75         LUT4 (Prop_lut4_I1_O)        0.105    16.978 r  u_top/u_uart/data_o[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.464    17.441    u_top/u_uart/data_o[31]_INST_0_i_3_n_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.546 r  u_top/u_uart/data_o[31]_INST_0/O
                         net (fo=1, routed)           0.794    18.340    u_top/u_rbm/s2_data_i[31]
    SLICE_X90Y70         LUT4 (Prop_lut4_I1_O)        0.105    18.445 r  u_top/u_rbm/m_data_o[31]_INST_0/O
                         net (fo=7, routed)           0.962    19.407    u_top/u_cpu/dff_exu_inst_func/dbus_data_i[31]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.108    19.515 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.374    19.889    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[31]_INST_0_i_10_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.267    20.156 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4/O
                         net (fo=3, routed)           0.249    20.405    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[7]_INST_0_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.105    20.510 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.120    20.630    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_7_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105    20.735 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3/O
                         net (fo=21, routed)          0.773    21.507    u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_3_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.105    21.612 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0_i_1/O
                         net (fo=2, routed)           0.875    22.487    u_top/u_cpu/dff_exu_inst_func/mem_data[30]
    SLICE_X59Y64         LUT4 (Prop_lut4_I3_O)        0.115    22.602 r  u_top/u_cpu/dff_exu_inst_func/dbus_data_o[30]_INST_0/O
                         net (fo=1, routed)           0.577    23.179    u_top/cpu_wdata[30]
    SLICE_X67Y64         LUT3 (Prop_lut3_I1_O)        0.267    23.446 r  u_top/m1_wdata_inferred_i_2/O
                         net (fo=6, routed)           1.298    24.744    u_top/u_uart/data_i[30]
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.105    24.849 r  u_top/u_uart/uart_ctrl[30]_i_1/O
                         net (fo=1, routed)           0.000    24.849    u_top/u_uart/uart_ctrl[30]_i_1_n_0
    SLICE_X91Y74         FDRE                                         r  u_top/u_uart/uart_ctrl_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.330    48.545    u_top/u_uart/clk
    SLICE_X91Y74         FDRE                                         r  u_top/u_uart/uart_ctrl_reg[30]/C
                         clock pessimism             -0.549    47.995    
                         clock uncertainty           -0.134    47.861    
    SLICE_X91Y74         FDRE (Setup_fdre_C_D)        0.030    47.891    u_top/u_uart/uart_ctrl_reg[30]
  -------------------------------------------------------------------
                         required time                         47.891    
                         arrival time                         -24.849    
  -------------------------------------------------------------------
                         slack                                 23.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][393]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.573    -0.558    u_ila_0/inst/ila_core_inst/out
    SLICE_X54Y87         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][393]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][393]/Q
                         net (fo=1, routed)           0.103    -0.290    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/shifted_data_in_reg[8][412][14]
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.882    -0.289    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213    -0.502    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155    -0.347    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.594    -0.537    u_ila_0/inst/ila_core_inst/out
    SLICE_X90Y76         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.103    -0.269    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][6]
    RAMB36_X4Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.903    -0.268    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.482    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.327    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][403]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.574    -0.557    u_ila_0/inst/ila_core_inst/out
    SLICE_X54Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][403]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][403]/Q
                         net (fo=1, routed)           0.103    -0.289    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/shifted_data_in_reg[8][412][23]
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.882    -0.289    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213    -0.502    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155    -0.347    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][401]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.574    -0.557    u_ila_0/inst/ila_core_inst/out
    SLICE_X54Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][401]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][401]/Q
                         net (fo=1, routed)           0.104    -0.288    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/shifted_data_in_reg[8][412][21]
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.882    -0.289    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213    -0.502    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155    -0.347    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][299]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.566    -0.565    u_ila_0/inst/ila_core_inst/out
    SLICE_X54Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][299]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][299]/Q
                         net (fo=1, routed)           0.103    -0.297    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][26]
    RAMB36_X3Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.869    -0.302    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X3Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213    -0.515    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155    -0.360    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][130]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.276%)  route 0.104ns (38.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.598    -0.533    u_ila_0/inst/ila_core_inst/out
    SLICE_X104Y71        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][130]/Q
                         net (fo=1, routed)           0.104    -0.265    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][160][4]
    RAMB36_X5Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.903    -0.268    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X5Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.483    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.328    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][272]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.567    -0.564    u_ila_0/inst/ila_core_inst/out
    SLICE_X54Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][272]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][272]/Q
                         net (fo=1, routed)           0.104    -0.295    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][2]
    RAMB36_X3Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.869    -0.302    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X3Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213    -0.515    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.360    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.271ns (48.152%)  route 0.292ns (51.848%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.576    -0.555    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X54Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/Q
                         net (fo=1, routed)           0.292    -0.099    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[3]
    SLICE_X54Y105        LUT6 (Prop_lut6_I0_O)        0.045    -0.054 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.054    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_2_n_0
    SLICE_X54Y105        MUXF7 (Prop_muxf7_I0_O)      0.062     0.008 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.008    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]
    SLICE_X54Y105        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.931    -0.240    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X54Y105        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
                         clock pessimism              0.035    -0.204    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.134    -0.070    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.216%)  route 0.176ns (45.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.639    -0.491    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/s_dclk_o
    SLICE_X36Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.176    -0.151    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[2]
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.106 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow[3]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.106    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow[3]_i_1__29_n_0
    SLICE_X38Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.825    -0.346    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/s_dclk_o
    SLICE_X38Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.035    -0.310    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121    -0.189    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.381%)  route 0.281ns (66.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.629    -0.501    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y116        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=77, routed)          0.281    -0.079    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_di_o[12]
    SLICE_X47Y109        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.909    -0.262    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X47Y109        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                         clock pessimism              0.032    -0.230    
    SLICE_X47Y109        FDRE (Hold_fdre_C_D)         0.066    -0.164    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         50.000      47.528     RAMB36_X3Y14    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         50.000      47.528     RAMB36_X3Y14    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         50.000      47.528     RAMB36_X2Y14    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         50.000      47.528     RAMB36_X2Y14    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         50.000      47.528     RAMB18_X4Y32    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         50.000      47.528     RAMB18_X4Y32    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         50.000      47.528     RAMB36_X2Y15    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         50.000      47.528     RAMB36_X2Y15    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         50.000      47.528     RAMB36_X3Y17    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         50.000      47.528     RAMB36_X3Y17    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X62Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_rst_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  u_clk_rst_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  u_clk_rst_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.979ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 0.484ns (4.729%)  route 9.750ns (95.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 48.469 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         6.089     8.475    u_top/u_cpu/dff_exu_reg1_rdata/rst_n_reg
    SLICE_X39Y46         FDCE                                         f  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.254    48.469    u_top/u_cpu/dff_exu_reg1_rdata/clk_i
    SLICE_X39Y46         FDCE                                         r  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[6]/C
                         clock pessimism             -0.549    47.919    
                         clock uncertainty           -0.134    47.785    
    SLICE_X39Y46         FDCE (Recov_fdce_C_CLR)     -0.331    47.454    u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         47.454    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 38.979    

Slack (MET) :             39.052ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 0.484ns (4.729%)  route 9.750ns (95.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 48.469 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         6.089     8.475    u_top/u_cpu/dff_exu_reg1_rdata/rst_n_reg
    SLICE_X38Y46         FDCE                                         f  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.254    48.469    u_top/u_cpu/dff_exu_reg1_rdata/clk_i
    SLICE_X38Y46         FDCE                                         r  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[13]/C
                         clock pessimism             -0.549    47.919    
                         clock uncertainty           -0.134    47.785    
    SLICE_X38Y46         FDCE (Recov_fdce_C_CLR)     -0.258    47.527    u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                         47.527    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 39.052    

Slack (MET) :             39.166ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 0.484ns (4.783%)  route 9.635ns (95.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 48.469 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         5.974     8.360    u_top/u_cpu/dff_exu_reg1_rdata/rst_n_reg
    SLICE_X38Y45         FDCE                                         f  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.254    48.469    u_top/u_cpu/dff_exu_reg1_rdata/clk_i
    SLICE_X38Y45         FDCE                                         r  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[15]/C
                         clock pessimism             -0.549    47.919    
                         clock uncertainty           -0.134    47.785    
    SLICE_X38Y45         FDCE (Recov_fdce_C_CLR)     -0.258    47.527    u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                         47.527    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 39.166    

Slack (MET) :             39.244ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.039ns  (logic 0.484ns (4.821%)  route 9.555ns (95.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 48.466 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         5.894     8.280    u_top/u_cpu/dff_exu_reg1_rdata/rst_n_reg
    SLICE_X38Y38         FDCE                                         f  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.251    48.466    u_top/u_cpu/dff_exu_reg1_rdata/clk_i
    SLICE_X38Y38         FDCE                                         r  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[1]/C
                         clock pessimism             -0.549    47.916    
                         clock uncertainty           -0.134    47.782    
    SLICE_X38Y38         FDCE (Recov_fdce_C_CLR)     -0.258    47.524    u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         47.524    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 39.244    

Slack (MET) :             39.244ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.039ns  (logic 0.484ns (4.821%)  route 9.555ns (95.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 48.466 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         5.894     8.280    u_top/u_cpu/dff_exu_reg1_rdata/rst_n_reg
    SLICE_X38Y38         FDCE                                         f  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.251    48.466    u_top/u_cpu/dff_exu_reg1_rdata/clk_i
    SLICE_X38Y38         FDCE                                         r  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[9]/C
                         clock pessimism             -0.549    47.916    
                         clock uncertainty           -0.134    47.782    
    SLICE_X38Y38         FDCE (Recov_fdce_C_CLR)     -0.258    47.524    u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         47.524    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 39.244    

Slack (MET) :             39.244ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.039ns  (logic 0.484ns (4.821%)  route 9.555ns (95.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 48.466 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         5.894     8.280    u_top/u_cpu/dff_exu_reg2_rdata/rst_n_reg
    SLICE_X38Y38         FDCE                                         f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.251    48.466    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X38Y38         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[1]/C
                         clock pessimism             -0.549    47.916    
                         clock uncertainty           -0.134    47.782    
    SLICE_X38Y38         FDCE (Recov_fdce_C_CLR)     -0.258    47.524    u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         47.524    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 39.244    

Slack (MET) :             39.244ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.039ns  (logic 0.484ns (4.821%)  route 9.555ns (95.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 48.466 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         5.894     8.280    u_top/u_cpu/dff_exu_reg2_rdata/rst_n_reg
    SLICE_X38Y38         FDCE                                         f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.251    48.466    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X38Y38         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[2]/C
                         clock pessimism             -0.549    47.916    
                         clock uncertainty           -0.134    47.782    
    SLICE_X38Y38         FDCE (Recov_fdce_C_CLR)     -0.258    47.524    u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         47.524    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 39.244    

Slack (MET) :             39.325ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 0.484ns (4.896%)  route 9.402ns (95.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 48.468 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         5.741     8.128    u_top/u_cpu/dff_exu_reg2_rdata/rst_n_reg
    SLICE_X41Y42         FDCE                                         f  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.253    48.468    u_top/u_cpu/dff_exu_reg2_rdata/clk_i
    SLICE_X41Y42         FDCE                                         r  u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[12]/C
                         clock pessimism             -0.549    47.918    
                         clock uncertainty           -0.134    47.784    
    SLICE_X41Y42         FDCE (Recov_fdce_C_CLR)     -0.331    47.453    u_top/u_cpu/dff_exu_reg2_rdata/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         47.453    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 39.325    

Slack (MET) :             39.392ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 0.484ns (4.893%)  route 9.407ns (95.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 48.467 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         5.746     8.133    u_top/u_cpu/dff_exu_reg1_rdata/rst_n_reg
    SLICE_X38Y39         FDCE                                         f  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.252    48.467    u_top/u_cpu/dff_exu_reg1_rdata/clk_i
    SLICE_X38Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[2]/C
                         clock pessimism             -0.549    47.917    
                         clock uncertainty           -0.134    47.783    
    SLICE_X38Y39         FDCE (Recov_fdce_C_CLR)     -0.258    47.525    u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         47.525    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                 39.392    

Slack (MET) :             39.392ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 0.484ns (4.893%)  route 9.407ns (95.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 48.467 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.759ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.555    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.576    -1.759    clk
    SLICE_X113Y97        FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.379    -1.380 r  rst_n_reg/Q
                         net (fo=53, routed)          3.661     2.282    u_top/rst_n_i
    SLICE_X67Y70         LUT2 (Prop_lut2_I0_O)        0.105     2.387 f  u_top/u_cpu_i_1/O
                         net (fo=760, routed)         5.746     8.133    u_top/u_cpu/dff_exu_reg1_rdata/rst_n_reg
    SLICE_X38Y39         FDCE                                         f  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    U18                                               0.000    50.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    51.363 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    52.382    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    45.686 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    47.138    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.215 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       1.252    48.467    u_top/u_cpu/dff_exu_reg1_rdata/clk_i
    SLICE_X38Y39         FDCE                                         r  u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[8]/C
                         clock pessimism             -0.549    47.917    
                         clock uncertainty           -0.134    47.783    
    SLICE_X38Y39         FDCE (Recov_fdce_C_CLR)     -0.258    47.525    u_top/u_cpu/dff_exu_reg1_rdata/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         47.525    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                 39.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.707%)  route 0.223ns (61.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.649    -0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.223    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.918    -0.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.197    -0.450    
    SLICE_X58Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.707%)  route 0.223ns (61.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.649    -0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.223    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.918    -0.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.197    -0.450    
    SLICE_X58Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.707%)  route 0.223ns (61.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.649    -0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X60Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.223    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X58Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.918    -0.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X58Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.197    -0.450    
    SLICE_X58Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.891%)  route 0.171ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.625    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDPE (Prop_fdpe_C_Q)         0.164    -0.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171    -0.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.896    -0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.490    
    SLICE_X52Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.891%)  route 0.171ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.625    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDPE (Prop_fdpe_C_Q)         0.164    -0.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171    -0.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.896    -0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.490    
    SLICE_X52Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.891%)  route 0.171ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.625    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDPE (Prop_fdpe_C_Q)         0.164    -0.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171    -0.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.896    -0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.215    -0.490    
    SLICE_X52Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.891%)  route 0.171ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.625    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDPE (Prop_fdpe_C_Q)         0.164    -0.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171    -0.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.896    -0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.215    -0.490    
    SLICE_X52Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.891%)  route 0.171ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.625    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDPE (Prop_fdpe_C_Q)         0.164    -0.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171    -0.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.896    -0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.215    -0.490    
    SLICE_X52Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.891%)  route 0.171ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.625    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDPE (Prop_fdpe_C_Q)         0.164    -0.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171    -0.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.896    -0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.215    -0.490    
    SLICE_X52Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.891%)  route 0.171ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.625    -0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDPE (Prop_fdpe_C_Q)         0.164    -0.341 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171    -0.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_rst_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.935    u_clk_rst_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  u_clk_rst_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    u_clk_rst_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  u_clk_rst_gen/inst/clkout1_buf/O
                         net (fo=10913, routed)       0.896    -0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X52Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.215    -0.490    
    SLICE_X52Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.694ns (11.275%)  route 5.461ns (88.725%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.902     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X65Y124        FDCE (Recov_fdce_C_CLR)     -0.331    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.694ns (11.275%)  route 5.461ns (88.725%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.902     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X65Y124        FDCE (Recov_fdce_C_CLR)     -0.331    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.694ns (11.275%)  route 5.461ns (88.725%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.902     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X65Y124        FDCE (Recov_fdce_C_CLR)     -0.331    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.694ns (11.275%)  route 5.461ns (88.725%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.902     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X65Y124        FDCE (Recov_fdce_C_CLR)     -0.331    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.694ns (11.275%)  route 5.461ns (88.725%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.902     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X65Y124        FDCE (Recov_fdce_C_CLR)     -0.331    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.694ns (11.275%)  route 5.461ns (88.725%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.902     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X65Y124        FDCE (Recov_fdce_C_CLR)     -0.331    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.694ns (11.275%)  route 5.461ns (88.725%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.902     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X65Y124        FDCE (Recov_fdce_C_CLR)     -0.331    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.694ns (11.275%)  route 5.461ns (88.725%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.902     9.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.270    36.441    
                         clock uncertainty           -0.035    36.405    
    SLICE_X65Y124        FDCE (Recov_fdce_C_CLR)     -0.331    36.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 26.446    

Slack (MET) :             26.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.694ns (11.826%)  route 5.174ns (88.174%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.172 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.615     9.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.432    36.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.270    36.442    
                         clock uncertainty           -0.035    36.406    
    SLICE_X65Y123        FDCE (Recov_fdce_C_CLR)     -0.331    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.075    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                 26.734    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.694ns (12.298%)  route 4.949ns (87.702%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.463     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.379     3.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           1.037     4.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X70Y46         LUT6 (Prop_lut6_I2_O)        0.105     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.649     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y73         LUT4 (Prop_lut4_I0_O)        0.105     6.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.874     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X66Y119        LUT1 (Prop_lut1_I0_O)        0.105     8.726 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.390     9.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.434    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.270    36.444    
                         clock uncertainty           -0.035    36.408    
    SLICE_X66Y122        FDCE (Recov_fdce_C_CLR)     -0.258    36.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.150    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 27.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.798%)  route 0.174ns (55.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X50Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.899     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X50Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.144     1.914    
    SLICE_X50Y118        FDCE (Remov_fdce_C_CLR)     -0.067     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.798%)  route 0.174ns (55.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X50Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.899     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X50Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.144     1.914    
    SLICE_X50Y118        FDCE (Remov_fdce_C_CLR)     -0.067     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.798%)  route 0.174ns (55.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X50Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.899     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X50Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.144     1.914    
    SLICE_X50Y118        FDCE (Remov_fdce_C_CLR)     -0.067     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.798%)  route 0.174ns (55.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X50Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.899     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X50Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.144     1.914    
    SLICE_X50Y118        FDCE (Remov_fdce_C_CLR)     -0.067     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.126%)  route 0.179ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.179     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.144     1.913    
    SLICE_X50Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.126%)  route 0.179ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.179     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.144     1.913    
    SLICE_X50Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.126%)  route 0.179ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.179     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.144     1.913    
    SLICE_X50Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.126%)  route 0.179ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.179     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.144     1.913    
    SLICE_X50Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.126%)  route 0.179ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.179     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.144     1.913    
    SLICE_X50Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.126%)  route 0.179ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.179     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.898     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X50Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.144     1.913    
    SLICE_X50Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.128    





