Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 18 22:23:14 2023
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     7           
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               22          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (126)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (126)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: select[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: select[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: bruh/state_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: bruh/state_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: bruh/state_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: bruh/state_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: bruh/state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dis/COUNT_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/COUNT_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.597        0.000                      0                   38        0.252        0.000                      0                   38        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.597        0.000                      0                   38        0.252        0.000                      0                   38        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  sc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    sc/COUNT_reg[12]_i_1__0_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  sc/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    sc/COUNT_reg[16]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 r  sc/COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.482    sc/COUNT_reg[20]_i_1_n_6
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437    14.778    sc/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[21]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y20         FDRE (Setup_fdre_C_D)        0.062    15.079    sc/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  sc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    sc/COUNT_reg[12]_i_1__0_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  sc/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    sc/COUNT_reg[16]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.387 r  sc/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.387    sc/COUNT_reg[20]_i_1_n_5
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437    14.778    sc/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[22]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y20         FDRE (Setup_fdre_C_D)        0.062    15.079    sc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  sc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    sc/COUNT_reg[12]_i_1__0_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  sc/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    sc/COUNT_reg[16]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.371 r  sc/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.371    sc/COUNT_reg[20]_i_1_n_7
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437    14.778    sc/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[20]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y20         FDRE (Setup_fdre_C_D)        0.062    15.079    sc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  sc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    sc/COUNT_reg[12]_i_1__0_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.368 r  sc/COUNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.368    sc/COUNT_reg[16]_i_1_n_6
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437    14.778    sc/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)        0.062    15.079    sc/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  sc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    sc/COUNT_reg[12]_i_1__0_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.347 r  sc/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.347    sc/COUNT_reg[16]_i_1_n_4
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437    14.778    sc/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[19]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)        0.062    15.079    sc/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 dis/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.567     5.088    dis/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  dis/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    dis/COUNT_reg_n_0_[1]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  dis/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    dis/COUNT_reg[0]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  dis/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    dis/COUNT_reg[4]_i_1_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  dis/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    dis/COUNT_reg[8]_i_1_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.361 r  dis/COUNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.361    dis/COUNT_reg[12]_i_1_n_6
    SLICE_X50Y15         FDRE                                         r  dis/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.446    14.787    dis/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  dis/COUNT_reg[13]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)        0.109    15.135    dis/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  sc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    sc/COUNT_reg[12]_i_1__0_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.273 r  sc/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.273    sc/COUNT_reg[16]_i_1_n_5
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437    14.778    sc/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[18]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)        0.062    15.079    sc/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  sc/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    sc/COUNT_reg[12]_i_1__0_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.257 r  sc/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.257    sc/COUNT_reg[16]_i_1_n_7
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437    14.778    sc/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[16]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)        0.062    15.079    sc/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.254 r  sc/COUNT_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.254    sc/COUNT_reg[12]_i_1__0_n_6
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.438    14.779    sc/clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[13]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.062    15.080    sc/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 sc/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.560     5.081    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sc/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    sc/COUNT_reg_n_0_[1]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  sc/COUNT_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.692    sc/COUNT_reg[0]_i_1__0_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  sc/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.806    sc/COUNT_reg[4]_i_1__0_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  sc/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.920    sc/COUNT_reg[8]_i_1__0_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.233 r  sc/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.233    sc/COUNT_reg[12]_i_1__0_n_4
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.438    14.779    sc/clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[15]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.062    15.080    sc/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  7.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.442    sc/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sc/COUNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    sc/COUNT_reg_n_0_[7]
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  sc/COUNT_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.799    sc/COUNT_reg[4]_i_1__0_n_4
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    sc/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    sc/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sc/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.558     1.441    sc/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  sc/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sc/COUNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.690    sc/COUNT_reg_n_0_[11]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  sc/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.798    sc/COUNT_reg[8]_i_1__0_n_4
    SLICE_X45Y17         FDRE                                         r  sc/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.953    sc/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  sc/COUNT_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    sc/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.557     1.440    sc/clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sc/COUNT_reg[15]/Q
                         net (fo=1, routed)           0.108     1.689    sc/COUNT_reg_n_0_[15]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  sc/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.797    sc/COUNT_reg[12]_i_1__0_n_4
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.825     1.952    sc/clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[15]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    sc/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sc/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.556     1.439    sc/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sc/COUNT_reg[19]/Q
                         net (fo=1, routed)           0.108     1.688    sc/COUNT_reg_n_0_[19]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  sc/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    sc/COUNT_reg[16]_i_1_n_4
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.824     1.951    sc/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  sc/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.105     1.544    sc/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.560     1.443    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  sc/COUNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    sc/COUNT_reg_n_0_[3]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  sc/COUNT_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.800    sc/COUNT_reg[0]_i_1__0_n_4
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.828     1.955    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X45Y15         FDRE (Hold_fdre_C_D)         0.105     1.548    sc/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dis/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    dis/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  dis/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dis/COUNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    dis/COUNT_reg_n_0_[10]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  dis/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    dis/COUNT_reg[8]_i_1_n_5
    SLICE_X50Y14         FDRE                                         r  dis/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.832     1.959    dis/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  dis/COUNT_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    dis/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dis/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    dis/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dis/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    dis/COUNT_reg_n_0_[6]
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  dis/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    dis/COUNT_reg[4]_i_1_n_5
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.832     1.959    dis/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    dis/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sc/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.442    sc/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sc/COUNT_reg[4]/Q
                         net (fo=1, routed)           0.105     1.688    sc/COUNT_reg_n_0_[4]
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  sc/COUNT_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.803    sc/COUNT_reg[4]_i_1__0_n_7
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    sc/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    sc/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sc/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.557     1.440    sc/clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sc/COUNT_reg[12]/Q
                         net (fo=1, routed)           0.105     1.686    sc/COUNT_reg_n_0_[12]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  sc/COUNT_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.801    sc/COUNT_reg[12]_i_1__0_n_7
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.825     1.952    sc/clk_IBUF_BUFG
    SLICE_X45Y18         FDRE                                         r  sc/COUNT_reg[12]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    sc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sc/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.555     1.438    sc/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  sc/COUNT_reg[20]/Q
                         net (fo=1, routed)           0.105     1.684    sc/COUNT_reg_n_0_[20]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  sc/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.799    sc/COUNT_reg[20]_i_1_n_7
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.823     1.950    sc/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[20]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.105     1.543    sc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   dis/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   dis/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   dis/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y15   dis/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y15   dis/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y15   dis/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   dis/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   dis/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   dis/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   dis/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   dis/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   dis/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   dis/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   dis/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   dis/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   dis/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   dis/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   dis/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   dis/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   dis/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   dis/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   dis/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   dis/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   dis/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   dis/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   dis/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   dis/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   dis/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   dis/COUNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.375ns (46.244%)  route 5.085ns (53.756%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  ds/FSM_sequential_state_reg[1]/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ds/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          2.127     2.546    bruh/Q[1]
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.296     2.842 r  bruh/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.712     3.553    bruh/sseg_OBUF[3]_inst_i_2_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.677 r  bruh/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.247     5.924    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.460 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.460    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/rc3_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.311ns  (logic 4.520ns (48.543%)  route 4.791ns (51.457%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         LDCE                         0.000     0.000 r  bruh/rc3_reg[0]/G
    SLICE_X48Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  bruh/rc3_reg[0]/Q
                         net (fo=15, routed)          1.634     2.395    bruh/c3[0]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124     2.519 r  bruh/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.799     3.318    bruh/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.442 r  bruh/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.358     5.800    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.311 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.311    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/rc0_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.377ns (48.075%)  route 4.728ns (51.925%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         LDCE                         0.000     0.000 r  bruh/rc0_reg[1]/G
    SLICE_X52Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  bruh/rc0_reg[1]/Q
                         net (fo=15, routed)          1.549     2.174    bruh/c0[1]
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.298 r  bruh/sseg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.881     3.179    bruh/sseg_OBUF[1]_inst_i_5_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I3_O)        0.124     3.303 r  bruh/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.298     5.601    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.105 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.105    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 4.368ns (48.086%)  route 4.716ns (51.914%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  ds/FSM_sequential_state_reg[1]/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ds/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          1.776     2.195    bruh/Q[1]
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.296     2.491 r  bruh/sseg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.689     3.180    bruh/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.124     3.304 r  bruh/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.251     5.555    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.084 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.084    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/rc3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.036ns  (logic 4.544ns (50.287%)  route 4.492ns (49.713%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         LDCE                         0.000     0.000 r  bruh/rc3_reg[3]/G
    SLICE_X48Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  bruh/rc3_reg[3]/Q
                         net (fo=13, routed)          1.376     2.137    bruh/c3[3]
    SLICE_X52Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  bruh/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.141     3.402    bruh/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     3.526 r  bruh/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.975     5.501    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.036 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.036    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/rc3_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.953ns  (logic 4.540ns (50.715%)  route 4.412ns (49.285%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         LDCE                         0.000     0.000 r  bruh/rc3_reg[0]/G
    SLICE_X48Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  bruh/rc3_reg[0]/Q
                         net (fo=15, routed)          1.307     2.068    bruh/c3[0]
    SLICE_X53Y18         LUT6 (Prop_lut6_I2_O)        0.124     2.192 r  bruh/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.797     2.989    bruh/sseg_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.113 r  bruh/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.308     5.421    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.953 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.953    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/rc1_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.393ns (50.161%)  route 4.365ns (49.839%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         LDCE                         0.000     0.000 r  bruh/rc1_reg[3]/L7/G
    SLICE_X52Y17         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  bruh/rc1_reg[3]/L7/Q
                         net (fo=16, routed)          1.308     1.933    bruh/c1[3]
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.057 r  bruh/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.799     2.856    bruh/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.980 r  bruh/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.257     5.238    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.758 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.758    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 4.461ns (53.748%)  route 3.839ns (46.252%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  ds/FSM_sequential_state_reg[1]/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ds/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          2.031     2.450    ds/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.324     2.774 r  ds/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.582    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.300 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.300    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.448ns (54.264%)  route 3.749ns (45.736%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  ds/FSM_sequential_state_reg[1]/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ds/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          2.032     2.451    ds/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.324     2.775 r  ds/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.492    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.197 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.197    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bruh/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 2.178ns (26.937%)  route 5.907ns (73.063%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          4.055     5.509    bruh/reset_IBUF
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124     5.633 r  bruh/next_state_reg[1]_i_12/O
                         net (fo=1, routed)           0.433     6.066    bruh/next_state_reg[1]_i_12_n_0
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.150     6.216 r  bruh/next_state_reg[1]_i_10/O
                         net (fo=1, routed)           0.594     6.810    bruh/next_state_reg[1]_i_10_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.326     7.136 r  bruh/next_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.483     7.619    bruh/next_state_reg[1]_i_6_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.743 r  bruh/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.342     8.085    bruh/next_state_reg[1]_i_1_n_0
    SLICE_X48Y20         LDCE                                         r  bruh/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bruh/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            bruh/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (70.077%)  route 0.087ns (29.923%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         LDCE                         0.000     0.000 r  bruh/next_state_reg[2]/G
    SLICE_X48Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bruh/next_state_reg[2]/Q
                         net (fo=1, routed)           0.087     0.245    bruh/next_state[2]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.290 r  bruh/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    bruh/state[2]
    SLICE_X49Y21         FDRE                                         r  bruh/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/rc0_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            bruh/rc0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.206ns (60.457%)  route 0.135ns (39.543%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         LDCE                         0.000     0.000 r  bruh/rc0_reg[0]/L7/G
    SLICE_X53Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bruh/rc0_reg[0]/L7/Q
                         net (fo=15, routed)          0.135     0.293    bruh/c0[0]
    SLICE_X52Y18         LUT5 (Prop_lut5_I1_O)        0.048     0.341 r  bruh/rc0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    bruh/rc0[1]
    SLICE_X52Y18         LDCE                                         r  bruh/rc0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/rc0_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            bruh/rc0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.203ns (59.402%)  route 0.139ns (40.598%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         LDCE                         0.000     0.000 r  bruh/rc0_reg[0]/L7/G
    SLICE_X53Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bruh/rc0_reg[0]/L7/Q
                         net (fo=15, routed)          0.139     0.297    bruh/c0[0]
    SLICE_X52Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.342 r  bruh/rc0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.342    bruh/rc0[2]
    SLICE_X52Y18         LDCE                                         r  bruh/rc0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ds/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.184ns (44.312%)  route 0.231ns (55.688%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  ds/FSM_sequential_state_reg[0]/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ds/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.231     0.372    ds/Q[0]
    SLICE_X51Y17         LUT2 (Prop_lut2_I1_O)        0.043     0.415 r  ds/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.415    ds/next_state[1]
    SLICE_X51Y17         FDRE                                         r  ds/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ds/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE                         0.000     0.000 r  ds/FSM_sequential_state_reg[0]/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ds/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.231     0.372    ds/Q[0]
    SLICE_X51Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  ds/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    ds/next_state[0]
    SLICE_X51Y17         FDRE                                         r  ds/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            bruh/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.223ns (53.041%)  route 0.197ns (46.959%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         LDCE                         0.000     0.000 r  bruh/next_state_reg[3]/G
    SLICE_X50Y20         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  bruh/next_state_reg[3]/Q
                         net (fo=1, routed)           0.197     0.375    bruh/next_state[3]
    SLICE_X49Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.420 r  bruh/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.420    bruh/state[3]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  bruh/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            bruh/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.203ns (47.355%)  route 0.226ns (52.645%))
  Logic Levels:           2  (LDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         LDPE                         0.000     0.000 r  bruh/next_state_reg[0]/G
    SLICE_X48Y20         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  bruh/next_state_reg[0]/Q
                         net (fo=1, routed)           0.226     0.384    bruh/next_state[0]
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.045     0.429 r  bruh/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    bruh/state[0]
    SLICE_X49Y20         FDRE                                         r  bruh/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            bruh/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.201ns (42.212%)  route 0.275ns (57.788%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         LDCE                         0.000     0.000 r  bruh/next_state_reg[4]/G
    SLICE_X49Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bruh/next_state_reg[4]/Q
                         net (fo=1, routed)           0.275     0.433    bruh/next_state[4]
    SLICE_X49Y21         LUT2 (Prop_lut2_I0_O)        0.043     0.476 r  bruh/state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.476    bruh/state[4]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  bruh/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            bruh/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.203ns (41.769%)  route 0.283ns (58.231%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         LDCE                         0.000     0.000 r  bruh/next_state_reg[1]/G
    SLICE_X48Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bruh/next_state_reg[1]/Q
                         net (fo=1, routed)           0.283     0.441    bruh/next_state[1]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.045     0.486 r  bruh/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.486    bruh/state[1]
    SLICE_X49Y20         FDRE                                         r  bruh/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bruh/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bruh/next_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.186ns (35.303%)  route 0.341ns (64.697%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE                         0.000     0.000 r  bruh/state_reg[3]/C
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bruh/state_reg[3]/Q
                         net (fo=44, routed)          0.222     0.363    bruh/state_reg_n_0_[3]
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.408 f  bruh/next_state_reg[4]_i_3/O
                         net (fo=1, routed)           0.119     0.527    bruh/next_state_reg[4]_i_3_n_0
    SLICE_X49Y22         LDCE                                         f  bruh/next_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.454ns (32.050%)  route 3.082ns (67.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          3.082     4.536    dis/reset_IBUF
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.448     4.789    dis/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.454ns (32.050%)  route 3.082ns (67.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          3.082     4.536    dis/reset_IBUF
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.448     4.789    dis/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.454ns (32.050%)  route 3.082ns (67.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          3.082     4.536    dis/reset_IBUF
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.448     4.789    dis/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.454ns (32.050%)  route 3.082ns (67.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          3.082     4.536    dis/reset_IBUF
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.448     4.789    dis/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  dis/COUNT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.454ns (33.078%)  route 2.941ns (66.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          2.941     4.395    dis/reset_IBUF
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.447     4.788    dis/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.454ns (33.078%)  route 2.941ns (66.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          2.941     4.395    dis/reset_IBUF
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.447     4.788    dis/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.454ns (33.078%)  route 2.941ns (66.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          2.941     4.395    dis/reset_IBUF
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.447     4.788    dis/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dis/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.454ns (33.078%)  route 2.941ns (66.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          2.941     4.395    dis/reset_IBUF
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.447     4.788    dis/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  dis/COUNT_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.454ns (33.648%)  route 2.867ns (66.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          2.867     4.320    sc/reset_IBUF
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437     4.778    sc/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.454ns (33.648%)  route 2.867ns (66.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=48, routed)          2.867     4.320    sc/reset_IBUF
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.437     4.778    sc/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  sc/COUNT_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.222ns (18.690%)  route 0.965ns (81.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.965     1.187    sc/reset_IBUF
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.828     1.955    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.222ns (18.690%)  route 0.965ns (81.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.965     1.187    sc/reset_IBUF
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.828     1.955    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.222ns (18.690%)  route 0.965ns (81.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.965     1.187    sc/reset_IBUF
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.828     1.955    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.222ns (18.690%)  route 0.965ns (81.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.965     1.187    sc/reset_IBUF
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.828     1.955    sc/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  sc/COUNT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.222ns (17.744%)  route 1.029ns (82.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.029     1.250    sc/reset_IBUF
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    sc/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.222ns (17.744%)  route 1.029ns (82.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.029     1.250    sc/reset_IBUF
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    sc/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.222ns (17.744%)  route 1.029ns (82.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.029     1.250    sc/reset_IBUF
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    sc/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.222ns (17.744%)  route 1.029ns (82.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.029     1.250    sc/reset_IBUF
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    sc/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  sc/COUNT_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.222ns (16.889%)  route 1.092ns (83.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.092     1.314    sc/reset_IBUF
    SLICE_X45Y17         FDRE                                         r  sc/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.953    sc/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  sc/COUNT_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sc/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.222ns (16.889%)  route 1.092ns (83.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.092     1.314    sc/reset_IBUF
    SLICE_X45Y17         FDRE                                         r  sc/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.953    sc/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  sc/COUNT_reg[11]/C





