Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5e9fd1138353499386f76d6ef2d2daac --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot imageTop_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.imageTop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "imageTop_tb_time_synth.sdf", for root module "imageTop_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "imageTop_tb_time_synth.sdf", for root module "imageTop_tb/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.clock_div
Compiling module simprims_ver.GND
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.picture_blk_mem_gen_mux
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_01=256'b0100100110...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110110101...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110110111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_03=256'b1100000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1001000111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1000010010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110110111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_01=256'b1100000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b01001001,I...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1100000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100100011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1100000011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_03=256'b1010000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_02=256'b1000010010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_01=256'b1000010001...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_01=256'b1100000011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1010000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1100000011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1100000011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1100000011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1100000011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110010001...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_02=256'b1100000011...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_01=256'b0100000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110010001...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_02=256'b0100100110...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_02=256'b1111111111...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.picture_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.picture_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.picture_blk_mem_gen_top
Compiling module xil_defaultlib.picture_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.picture_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.picture
Compiling module xil_defaultlib.pixel_pusher
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.vga_ctrl
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.image_top
Compiling architecture behavioral of entity xil_defaultlib.imagetop_tb
Built simulation snapshot imageTop_tb_time_synth
