
synpwrap -prj "lab4_lab4_synplify.tcl" -log "lab4_lab4.srf"
Copyright (C) 1992-2012 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 2.0.1.184

==contents of lab4_lab4.srf
#Build: Synplify Pro F-2012.03L-1 , Build 063R, May 17 2012
#install: C:\lscc\diamond\2.0\synpbase
#OS: Windows 7 6.1
#Hostname: MPC

#Implementation: lab4

$ Start of Compile
#Wed Dec 18 09:24:59 2013

Synopsys VHDL Compiler, version comp201203rcp1, Build 061R, built May 17 2012
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\lscc\diamond\2.0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\dr.Chernobyl\Desktop\lab4\lab4\source\datapath.vhd":8:7:8:14|Top entity is set to datapath.
VHDL syntax check successful!
File C:\Users\dr.Chernobyl\Desktop\lab4\lab4\source\datapath.vhd changed - recompiling
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab4\lab4\source\datapath.vhd":8:7:8:14|Synthesizing work.datapath.x 
@W: CD638 :"C:\Users\dr.Chernobyl\Desktop\lab4\lab4\source\datapath.vhd":22:25:22:29|Signal addrw is undriven 
@W: CD638 :"C:\Users\dr.Chernobyl\Desktop\lab4\lab4\source\datapath.vhd":25:20:25:20|Signal w is undriven 
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab4\ALU.vhd":7:7:7:9|Synthesizing work.alu.x 
Post processing for work.alu.x
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab4\lab4\source\upravljac.vhd":7:7:7:15|Synthesizing work.upravljac.x 
Post processing for work.upravljac.x
@N: CD630 :"C:\Users\dr.Chernobyl\Desktop\lab4\lab4\source\rf_4x4_1w_2r.vhd":7:7:7:14|Synthesizing work.reg_file.x 
Post processing for work.reg_file.x
Post processing for work.datapath.x
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 18 09:24:59 2013

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 437R, Built Jul 16 2012 10:38:54
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03L-1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@L: C:\Users\dr.Chernobyl\Desktop\lab4\lab4\lab4_lab4_scck.rpt 
Printing clock  summary report in "C:\Users\dr.Chernobyl\Desktop\lab4\lab4\lab4_lab4_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 93MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)



Clock Summary
**************

Start                                      Requested     Requested     Clock                               Clock              
Clock                                      Frequency     Period        Type                                Group              
------------------------------------------------------------------------------------------------------------------------------
System                                     1.0 MHz       1000.000      system                              system_clkgroup    
datapath|clk_25m                           200.0 MHz     5.000         inferred                            Inferred_clkgroup_0
upravljac|R_keys_last_derived_clock[3]     200.0 MHz     5.000         derived (from datapath|clk_25m)     Inferred_clkgroup_0
==============================================================================================================================

@W: MT529 :"c:\users\dr.chernobyl\desktop\lab4\lab4\source\upravljac.vhd":29:1:29:2|Found inferred clock datapath|clk_25m which controls 43 sequential elements including I_upravljac/R_debounce_cnt[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

syn_allowed_resources : blockrams=9  set on top level netlist datapath

Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 18 09:25:00 2013

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 437R, Built Jul 16 2012 10:38:54
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03L-1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\users\dr.chernobyl\desktop\lab4\lab4\source\upravljac.vhd":29:1:29:2|Found counter in view:work.upravljac(x) inst R_debounce_cnt[31:0]

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
                         I_regfile.R0[3]:C              Done
                         I_regfile.R0[2]:C              Done
                         I_regfile.R0[1]:C              Done
                         I_regfile.R0[0]:C              Done
                         I_regfile.R1[3]:C              Done
                         I_regfile.R1[2]:C              Done
                         I_regfile.R1[1]:C              Done
                         I_regfile.R1[0]:C              Done
                         I_regfile.R2[3]:C              Done
                         I_regfile.R2[2]:C              Done
                         I_regfile.R2[1]:C              Done
                         I_regfile.R2[0]:C              Done
                         I_regfile.R3[3]:C              Done
                         I_regfile.R3[2]:C              Done
                         I_regfile.R3[1]:C              Done
                         I_regfile.R3[0]:C              Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		 123 /        59
   2		0h:00m:00s		    -1.86ns		 123 /        59
------------------------------------------------------------

@N: FX271 :"c:\users\dr.chernobyl\desktop\lab4\lab4\source\upravljac.vhd":29:1:29:2|Instance "I_upravljac.R_AddrB[0]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab4\lab4\source\upravljac.vhd":29:1:29:2|Instance "I_upravljac.R_AddrA[1]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\dr.chernobyl\desktop\lab4\lab4\source\upravljac.vhd":29:1:29:2|Instance "I_upravljac.R_AddrB[1]" with 19 loads replicated 2 times to improve timing 
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication





Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.87ns		 136 /        63

   2		0h:00m:01s		    -0.87ns		 136 /        63
   3		0h:00m:01s		    -0.87ns		 136 /        63
   4		0h:00m:01s		    -0.87ns		 136 /        63
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.87ns		 134 /        63

   2		0h:00m:01s		    -0.87ns		 134 /        63
   3		0h:00m:01s		    -0.87ns		 134 /        63
   4		0h:00m:01s		    -0.87ns		 134 /        63
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 139MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 

Finished restoring hierarchy (Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 139MB)

Writing Analyst data base C:\Users\dr.Chernobyl\Desktop\lab4\lab4\lab4_lab4.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 139MB)

Writing EDIF Netlist and constraint files
F-2012.03L-1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 

Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)

@W: MT420 |Found inferred clock datapath|clk_25m with period 5.00ns. Please declare a user-defined clock on object "p:clk_25m"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 18 09:25:03 2013
#


Top view:               datapath
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary 
*******************


Worst slack in design: -1.523

                     Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------
datapath|clk_25m     200.0 MHz     153.3 MHz     5.000         6.523         -1.523     inferred     Inferred_clkgroup_0
System               200.0 MHz     463.1 MHz     5.000         2.159         0.276      system       system_clkgroup    
========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
System            System            |  5.000       0.276   |  No paths    -      |  No paths    -      |  No paths    -    
System            datapath|clk_25m  |  5.000       -1.238  |  No paths    -      |  No paths    -      |  No paths    -    
datapath|clk_25m  System            |  5.000       -0.353  |  No paths    -      |  No paths    -      |  No paths    -    
datapath|clk_25m  datapath|clk_25m  |  5.000       -1.523  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port           Starting            User           Arrival     Required           
Name           Reference           Constraint     Time        Time         Slack 
               Clock                                                             
---------------------------------------------------------------------------------
btn_center     System (rising)     NA             0.000       0.053        0.053 
btn_down       System (rising)     NA             0.000       0.276        0.276 
btn_left       System (rising)     NA             0.000       0.091        0.091 
btn_right      System (rising)     NA             0.000       0.091        0.091 
btn_up         System (rising)     NA             0.000       0.044        0.044 
clk_25m        NA                  NA             NA          NA           NA    
sw[0]          System (rising)     NA             0.000       -1.238       -1.238
sw[1]          System (rising)     NA             0.000       -1.116       -1.116
sw[2]          System (rising)     NA             0.000       -0.062       -0.062
sw[3]          System (rising)     NA             0.000       -0.062       -0.062
=================================================================================


Output Ports: 

Port       Starting                      User           Arrival     Required           
Name       Reference                     Constraint     Time        Time         Slack 
           Clock                                                                       
---------------------------------------------------------------------------------------
led[0]     datapath|clk_25m (rising)     NA             5.142       5.000        -0.142
led[1]     datapath|clk_25m (rising)     NA             5.142       5.000        -0.142
led[2]     datapath|clk_25m (rising)     NA             5.067       5.000        -0.067
led[3]     datapath|clk_25m (rising)     NA             5.067       5.000        -0.067
led[4]     datapath|clk_25m (rising)     NA             5.320       5.000        -0.320
led[5]     datapath|clk_25m (rising)     NA             5.353       5.000        -0.353
led[6]     datapath|clk_25m (rising)     NA             4.831       5.000        0.169 
led[7]     datapath|clk_25m (rising)     NA             5.353       5.000        -0.353
=======================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-5

Register bits: 63 of 4752 (1%)
PIC Latch:       0
I/O cells:       18

DSP primitives:       1 of 12 (8%)

Details:
CCU2B:          17
FD1P3AX:        16
FD1S3AX:        43
GSR:            1
IB:             10
IFS1P3DX:       4
MULT9X9B:       1
OB:             8
ORCALUT4:       134
PFUMX:          13
PUR:            1
VHI:            1
VLO:            1
false:          4
true:           4
Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:02s; Memory used current: 41MB peak: 140MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Dec 18 09:25:03 2013

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeXP2" -d LFXP2-5E -path "C:/Users/dr.Chernobyl/Desktop/lab4/lab4" -path "C:/Users/dr.Chernobyl/Desktop/lab4"  "C:/Users/dr.Chernobyl/Desktop/lab4/lab4/lab4_lab4.edi" "lab4_lab4.ngo"   
edif2ngd:  version Diamond (64-bit) 2.0.1.184
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to lab4_lab4.ngo...

ngdbuild  -a "LatticeXP2" -d LFXP2-5E  -p "C:/lscc/diamond/2.0/ispfpga/mg5a00/data"  -p "C:/Users/dr.Chernobyl/Desktop/lab4/lab4" -p "C:/Users/dr.Chernobyl/Desktop/lab4"  "lab4_lab4.ngo" "lab4_lab4.ngd"  	
ngdbuild:  version Diamond (64-bit) 2.0.1.184
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'lab4_lab4.ngo' ...
Loading NGL library 'C:/lscc/diamond/2.0/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.0/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.0/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.0/ispfpga/or5g00/data/orc5glib.ngl'...

Running DRC...
WARNING - ngdbuild: logical net 'I_ALU/mul_P17' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P16' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P15' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P14' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P13' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P12' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P11' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P10' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P9' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P8' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P7' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P6' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P5' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_P4' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA8' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA7' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA6' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA5' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA4' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA3' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA2' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA1' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROA0' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB8' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB7' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB6' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB5' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB4' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB3' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB2' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB1' has no load
WARNING - ngdbuild: logical net 'I_ALU/mul_SROB0' has no load
WARNING - ngdbuild: logical net 'I_upravljac/R_debounce_cnt_s_0_COUT[31]' has no load
WARNING - ngdbuild: logical net 'I_upravljac/R_debounce_cnt_s_0_S1[31]' has no load
WARNING - ngdbuild: logical net 'I_upravljac/R_debounce_cnt_cry_0_S0[0]' has no load
WARNING - ngdbuild: DRC complete with 35 warnings

Design Results:
    249 blocks expanded
complete the first expansion
Writing 'lab4_lab4.ngd' ...

map -a "LatticeXP2" -p LFXP2-5E -t TQFP144 -s 5 -oc Commercial  "lab4_lab4.ngd" -o "lab4_lab4_map.ncd" -pr "lab4_lab4.prf" -mp "lab4_lab4.mrp" "C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf"             
map:  version Diamond (64-bit) 2.0.1.184
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lab4_lab4.ngd
   Picdevice="LFXP2-5E"
   Pictype="TQFP144"
   Picspeed=5
   Remove unused logic
   Do not produce over sized NCDs.
Part used: LFXP2-5ETQFP144, Performance used: 5.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (18): Error in LOCATE COMP "rs232_rx" SITE "10" ;
     : COMP "rs232_rx" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (19): Error in LOCATE COMP "rs232_tx" SITE "137" ;
     : COMP "rs232_tx" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (45): Error in LOCATE COMP "p_ring" SITE "44" ;
     : COMP "p_ring" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (46): Error in LOCATE COMP "p_tip_0" SITE "32" ;
     : COMP "p_tip_0" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (47): Error in LOCATE COMP "p_tip_1" SITE "27" ;
     : COMP "p_tip_1" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (48): Error in LOCATE COMP "p_tip_2" SITE "28" ;
     : COMP "p_tip_2" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (49): Error in LOCATE COMP "p_tip_3" SITE "43" ;
     : COMP "p_tip_3" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (52): Error in LOCATE COMP "flash_cen" SITE "13" ;
     : COMP "flash_cen" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (53): Error in LOCATE COMP "flash_sck" SITE "16" ;
     : COMP "flash_sck" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (54): Error in LOCATE COMP "flash_si" SITE "19" ;
     : COMP "flash_si" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (55): Error in LOCATE COMP "flash_so" SITE "18" ;
     : COMP "flash_so" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (58): Error in LOCATE COMP "sdcard_cen" SITE "15" ;
     : COMP "sdcard_cen" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (59): Error in LOCATE COMP "sdcard_sck" SITE "20" ;
     : COMP "sdcard_sck" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (60): Error in LOCATE COMP "sdcard_si" SITE "17" ;
     : COMP "sdcard_si" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (61): Error in LOCATE COMP "sdcard_so" SITE "21" ;
     : COMP "sdcard_so" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (64): Error in LOCATE COMP "sram_wel" SITE "93" ;
     : COMP "sram_wel" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (65): Error in LOCATE COMP "sram_lbl" SITE "120" ;
     : COMP "sram_lbl" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (66): Error in LOCATE COMP "sram_ubl" SITE "121" ;
     : COMP "sram_ubl" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (67): Error in LOCATE COMP "sram_a_0" SITE "101" ;
     : COMP "sram_a_0" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (68): Error in LOCATE COMP "sram_a_1" SITE "103" ;
     : COMP "sram_a_1" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (69): Error in LOCATE COMP "sram_a_2" SITE "104" ;
     : COMP "sram_a_2" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (70): Error in LOCATE COMP "sram_a_3" SITE "107" ;
     : COMP "sram_a_3" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (71): Error in LOCATE COMP "sram_a_4" SITE "108" ;
     : COMP "sram_a_4" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (72): Error in LOCATE COMP "sram_a_5" SITE "125" ;
     : COMP "sram_a_5" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (73): Error in LOCATE COMP "sram_a_6" SITE "127" ;
     : COMP "sram_a_6" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (74): Error in LOCATE COMP "sram_a_7" SITE "122" ;
     : COMP "sram_a_7" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (75): Error in LOCATE COMP "sram_a_8" SITE "58" ;
     : COMP "sram_a_8" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (76): Error in LOCATE COMP "sram_a_9" SITE "53" ;
     : COMP "sram_a_9" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (77): Error in LOCATE COMP "sram_a_10" SITE "54" ;
     : COMP "sram_a_10" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (78): Error in LOCATE COMP "sram_a_11" SITE "55" ;
     : COMP "sram_a_11" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (79): Error in LOCATE COMP "sram_a_12" SITE "56" ;
     : COMP "sram_a_12" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (80): Error in LOCATE COMP "sram_a_13" SITE "57" ;
     : COMP "sram_a_13" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (81): Error in LOCATE COMP "sram_a_14" SITE "73" ;
     : COMP "sram_a_14" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (82): Error in LOCATE COMP "sram_a_15" SITE "74" ;
     : COMP "sram_a_15" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (83): Error in LOCATE COMP "sram_a_16" SITE "77" ;
     : COMP "sram_a_16" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (84): Error in LOCATE COMP "sram_a_17" SITE "78" ;
     : COMP "sram_a_17" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (85): Error in LOCATE COMP "sram_a_18" SITE "94" ;
     : COMP "sram_a_18" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (86): Error in LOCATE COMP "sram_d_0" SITE "98" ;
     : COMP "sram_d_0" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (87): Error in LOCATE COMP "sram_d_1" SITE "96" ;
     : COMP "sram_d_1" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (88): Error in LOCATE COMP "sram_d_2" SITE "92" ;
     : COMP "sram_d_2" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (89): Error in LOCATE COMP "sram_d_3" SITE "91" ;
     : COMP "sram_d_3" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (90): Error in LOCATE COMP "sram_d_4" SITE "89" ;
     : COMP "sram_d_4" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (91): Error in LOCATE COMP "sram_d_5" SITE "88" ;
     : COMP "sram_d_5" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (92): Error in LOCATE COMP "sram_d_6" SITE "87" ;
     : COMP "sram_d_6" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (93): Error in LOCATE COMP "sram_d_7" SITE "90" ;
     : COMP "sram_d_7" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (94): Error in LOCATE COMP "sram_d_8" SITE "61" ;
     : COMP "sram_d_8" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (95): Error in LOCATE COMP "sram_d_9" SITE "62" ;
     : COMP "sram_d_9" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (96): Error in LOCATE COMP "sram_d_10" SITE "99" ;
     : COMP "sram_d_10" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (97): Error in LOCATE COMP "sram_d_11" SITE "100" ;
     : COMP "sram_d_11" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (98): Error in LOCATE COMP "sram_d_12" SITE "102" ;
     : COMP "sram_d_12" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (99): Error in LOCATE COMP "sram_d_13" SITE "113" ;
     : COMP "sram_d_13" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (100): Error in LOCATE COMP "sram_d_14" SITE "116" ;
     : COMP "sram_d_14" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (101): Error in LOCATE COMP "sram_d_15" SITE "119" ;
     : COMP "sram_d_15" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (105): Error in LOCATE COMP "j1_2" SITE "131" ;
     : COMP "j1_2" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (106): Error in LOCATE COMP "j1_3" SITE "134" ;
     : COMP "j1_3" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (107): Error in LOCATE COMP "j1_4" SITE "9" ;
     : COMP "j1_4" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (108): Error in LOCATE COMP "j1_5" SITE "138" ;
     : COMP "j1_5" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (109): Error in LOCATE COMP "j1_6" SITE "6" ;
     : COMP "j1_6" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (110): Error in LOCATE COMP "j1_7" SITE "5" ;
     : COMP "j1_7" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (111): Error in LOCATE COMP "j1_8" SITE "8" ;
     : COMP "j1_8" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (112): Error in LOCATE COMP "j1_9" SITE "7" ;
     : COMP "j1_9" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (113): Error in LOCATE COMP "j1_10" SITE "1" ;
     : COMP "j1_10" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (114): Error in LOCATE COMP "j1_11" SITE "2" ;
     : COMP "j1_11" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (115): Error in LOCATE COMP "j1_12" SITE "144" ;
     : COMP "j1_12" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (116): Error in LOCATE COMP "j1_13" SITE "143" ;
     : COMP "j1_13" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (117): Error in LOCATE COMP "j1_14" SITE "142" ;
     : COMP "j1_14" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (118): Error in LOCATE COMP "j1_15" SITE "141" ;
     : COMP "j1_15" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (119): Error in LOCATE COMP "j1_16" SITE "133" ;
     : COMP "j1_16" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (120): Error in LOCATE COMP "j1_17" SITE "132" ;
     : COMP "j1_17" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (121): Error in LOCATE COMP "j1_19" SITE "123" ;
     : COMP "j1_19" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (122): Error in LOCATE COMP "j1_18" SITE "124" ;
     : COMP "j1_18" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (123): Error in LOCATE COMP "j1_20" SITE "115" ;
     : COMP "j1_20" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (124): Error in LOCATE COMP "j1_21" SITE "114" ;
     : COMP "j1_21" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (125): Error in LOCATE COMP "j1_22" SITE "110" ;
     : COMP "j1_22" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (126): Error in LOCATE COMP "j1_23" SITE "109" ;
     : COMP "j1_23" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (131): Error in LOCATE COMP "j2_2" SITE "72" ;
     : COMP "j2_2" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (132): Error in LOCATE COMP "j2_3" SITE "71" ;
     : COMP "j2_3" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (133): Error in LOCATE COMP "j2_4" SITE "70" ;
     : COMP "j2_4" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (134): Error in LOCATE COMP "j2_5" SITE "69" ;
     : COMP "j2_5" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (135): Error in LOCATE COMP "j2_6" SITE "66" ;
     : COMP "j2_6" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (136): Error in LOCATE COMP "j2_7" SITE "65" ;
     : COMP "j2_7" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (137): Error in LOCATE COMP "j2_8" SITE "52" ;
     : COMP "j2_8" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (138): Error in LOCATE COMP "j2_9" SITE "50" ;
     : COMP "j2_9" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (139): Error in LOCATE COMP "j2_10" SITE "48" ;
     : COMP "j2_10" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (140): Error in LOCATE COMP "j2_11" SITE "47" ;
     : COMP "j2_11" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (141): Error in LOCATE COMP "j2_12" SITE "40" ;
     : COMP "j2_12" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (142): Error in LOCATE COMP "j2_13" SITE "39" ;
     : COMP "j2_13" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (143): Error in LOCATE COMP "j2_14" SITE "38" ;
     : COMP "j2_14" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (144): Error in LOCATE COMP "j2_15" SITE "22" ;
     : COMP "j2_15" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (145): Error in LOCATE COMP "j2_16" SITE "31" ;
     : COMP "j2_16" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (146): Error in LOCATE COMP "j2_17" SITE "29" ;
     : COMP "j2_17" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (147): Error in LOCATE COMP "j2_18" SITE "37" ;
     : COMP "j2_18" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (148): Error in LOCATE COMP "j2_19" SITE "36" ;
     : COMP "j2_19" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (149): Error in LOCATE COMP "j2_20" SITE "35" ;
     : COMP "j2_20" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (150): Error in LOCATE COMP "j2_21" SITE "32" ;
     : COMP "j2_21" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (151): Error in LOCATE COMP "j2_22" SITE "27" ;
     : COMP "j2_22" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (152): Error in LOCATE COMP "j2_23" SITE "28" ;
     : COMP "j2_23" not found in design. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (174): Error in IOBUF PORT "sdcard_so" PULLMODE=UP ;
     : Port "sdcard_so" does not exist in the design.. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (177): Error in IOBUF PORT "p_ring" DRIVE=20 PULLMODE=NONE ;
     : Port "p_ring" does not exist in the design.. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (178): Error in IOBUF PORT "p_tip_0" DRIVE=20 PULLMODE=NONE ;
     : Port "p_tip_0" does not exist in the design.. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (179): Error in IOBUF PORT "p_tip_1" DRIVE=20 PULLMODE=NONE ;
     : Port "p_tip_1" does not exist in the design.. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (180): Error in IOBUF PORT "p_tip_2" DRIVE=20 PULLMODE=NONE ;
     : Port "p_tip_2" does not exist in the design.. Disabled this preference.
WARNING - map: C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf (181): Error in IOBUF PORT "p_tip_3" DRIVE=20 PULLMODE=NONE ;
     : Port "p_tip_3" does not exist in the design.. Disabled this preference.
WARNING - map: Preference parsing results:  103 semantic errors detected
WARNING - map: There are errors in the preference file, "C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.lpf".
Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/2.0/ispfpga.
Package Status:                     Final          Version 1.42

Running general design DRC...
Removing unused logic...
Optimizing...
72 CCU2 constant inputs absorbed.



Design Summary:
   Number of registers:    63
      PFU registers:    59
      PIO registers:    4
   Number of SLICEs:           102 out of  2376 (4%)
      SLICEs(logic/ROM):       102 out of  1971 (5%)
      SLICEs(logic/ROM/RAM):     0 out of   405 (0%)
          As RAM:            0 out of   405 (0%)
          As Logic/ROM:      0 out of   405 (0%)
   Number of logic LUT4s:     135
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:     17 (34 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:     169
   Number of PIO sites used: 18 out of 100 (18%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            1
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  1 out of 24 (4 %)
   Number of clocks:  1
     Net clk_25m_c: 40 loads, 40 rising, 0 falling (Driver: PIO clk_25m )
   Number of Clock Enables:  5
     Net I_upravljac.R_keys_last_0_sqmuxa: 4 loads, 0 LSLICEs
     Net btn_up_pad_RNIE4GG1: 3 loads, 3 LSLICEs
     Net I_regfile/g0: 2 loads, 2 LSLICEs
     Net I_regfile/g0_0: 3 loads, 3 LSLICEs
     Net I_regfile/g0_3: 3 loads, 3 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net I_upravljac.un1_R_keys_last_1_NE_0: 35 loads
     Net I_upravljac.un1_R_keys_last_1_NE_1: 35 loads
     Net VCC: 32 loads
     Net ALUOp[1]: 23 loads
     Net AddrB[0]: 14 loads
     Net ALUOp[0]: 13 loads
     Net AddrA[0]: 12 loads
     Net AddrA[1]: 12 loads
     Net AddrB[1]: 12 loads
     Net I_upravljac.R_debounce_cnt[31]: 11 loads
 
   Number of warnings:  105
   Number of errors:    0


. MULT9X9B  I_ALU/mul[3:0]:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 57 MB

WARNING - map: There are semantic errors in the preference file, "C:/Users/dr.Chernobyl/Desktop/lab4/lab4/source/ulx2s.prf".
Dumping design to file lab4_lab4_map.ncd.

mpartrce -p "lab4_lab4.p2t" -f "lab4_lab4.p3t" -tf "lab4_lab4.pt" "lab4_lab4_map.ncd" "lab4_lab4.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lab4_lab4_map.ncd"
Wed Dec 18 09:25:07 2013

PAR: Place And Route Diamond (64-bit) 2.0.1.184.
Command Line: C:/lscc/diamond/2.0/ispfpga\bin\nt64\par -f lab4_lab4.p2t lab4_lab4_map.ncd
lab4_lab4.dir lab4_lab4.prf
Preference file: lab4_lab4.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lab4_lab4_map.ncd.
Design name: datapath
NCD version: 3.2
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application par from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/2.0/ispfpga.
Package Status:                     Final          Version 1.42
Performance Hardware Data Status:   Final          Version 10.6
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   IOLOGIC            4/196           2% used
   PIO (prelim)      18/174          10% used
                     18/100          18% bonded
   MULT9              1/24            4% used
   SLICE            102/2376          4% used



Number of Signals: 247
Number of Connections: 668

Pin Constraint Summary:
   18 out of 18 pins locked (100% locked).


The following 1 signal is selected to use the primary clock routing resources:
    clk_25m_c (driver: clk_25m, clk load #: 40)

No signal is selected as DCS clock.

No signal is selected as secondary clock.

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 2 secs 


Starting Placer Phase 1.
...................
Placer score = 43837.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  43630
Finished Placer Phase 2.  REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 196 (0%)
  PLL        : 0 out of 2 (0%)
  CLKDIV     : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_25m_c" from comp "clk_25m" on PIO site "30 (PL14B)", clk load = 40

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 0 out of 4 (0%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   18 out of 174 (10.3%) PIO sites used.
   18 out of 100 (18.0%) bonded PIO sites used.
   Number of PIO comps: 18; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 4 / 20 ( 20%) | 3.3V       | -          | -          |
| 1        | 0 / 6 (  0%)  | -          | -          | -          |
| 2        | 0 / 18 (  0%) | -          | -          | -          |
| 3        | 0 / 4 (  0%)  | -          | -          | -          |
| 4        | 0 / 8 (  0%)  | -          | -          | -          |
| 5        | 4 / 18 ( 22%) | 3.3V       | -          | -          |
| 6        | 4 / 8 ( 50%)  | 3.3V       | -          | -          |
| 7        | 6 / 18 ( 33%) | 3.3V       | -          | -          |
+----------+---------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3
# of MULT36X36B                
# of MULT18X18B                
# of MULT18X18MACB             
# of MULT18X18ADDSUBB          
# of MULT18X18ADDSUBSUMB       
# of MULT9X9B             1    
# of MULT9X9ADDSUBB            
# of MULT9X9ADDSUBSUMB         

DSP Block  1    Component_Type       Physical_Type       Instance_Name     
   R22C7           MULT9X9B              MULT9           I_ALU/mul[3:0]    

Total placer CPU time: 7 secs 

Dumping design to file lab4_lab4.dir/5_1.ncd.

0 connections routed; 668 unrouted.
Starting router resource preassignment
WARNING - par: The driver of primary clock net clk_25m_c is not placed on one of the PIO sites dedicated for primary clocks.  This primary clock will be routed to a H-spine through general routing resource or will be routed as a secondary clock and may suffer from excessive delay or skew.

Completed router resource preassignment. Real time: 9 secs 

Start NBR router at 09:25:16 12/18/13

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as shorter as possible. The routing process is said 
      to be completed when no conflicts exist and all connections
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at 09:25:16 12/18/13

Start NBR section for initial routing
Level 4, iteration 1
15(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 23.958ns/0.000ns; real time: 9 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing
Level 4, iteration 1
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 23.967ns/0.000ns; real time: 9 secs 
Level 4, iteration 2
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 23.967ns/0.000ns; real time: 9 secs 
Level 4, iteration 3
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 23.967ns/0.000ns; real time: 10 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 23.967ns/0.000ns; real time: 10 secs 

Start NBR section for post-routing

Dumping design to file lab4_lab4.dir/5_1.ncd.
End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack : 23.967ns
  Timing score : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.


Total CPU time 9 secs 
Total REAL time: 10 secs 
Completely routed.
End of route.  668 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Timing score: 0 

Dumping design to file lab4_lab4.dir/5_1.ncd.


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "lab4_lab4.t2b" -w "lab4_lab4.ncd" -jedec -e -s "C:/Users/dr.Chernobyl/Desktop/lab4/lab4.sec" -k "C:/Users/dr.Chernobyl/Desktop/lab4/lab4.bek" "lab4_lab4.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 2.0.1.184
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab4_lab4.ncd.
Design name: datapath
NCD version: 3.2
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/2.0/ispfpga.
Package Status:                     Final          Version 1.42
Performance Hardware Data Status:   Final          Version 10.6

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab4_lab4.prf...

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "lab4_lab4.jed".
