vendor_name = ModelSim
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCHEX/TRISCHEX.v
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/AND_XOR/AND_XOR.v
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/Adder_Subtractor/Adder_Subtractor.v
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/IR/IR.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/ACC/ACC.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/PC/PC.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.mif
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAM/TRISCRAM.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/Waveform.vwf
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/TRISCPROCESSOR.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/mux_omc.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74157.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/altsyncram_7vc1.tdf
source_file = 1, triscramfall2020.mif
design_name = TRISCPROCESSOR
instance = comp, \inst7|inst1|state.SUB3 , inst7|inst1|state.SUB3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr3~0 , inst7|inst1|WideOr3~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr3 , inst7|inst1|WideOr3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr5 , inst7|inst1|WideOr5, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.SUB4 , inst7|inst1|state.SUB4, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|21 , inst2|inst|21, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|51 , inst2|inst|51, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|5 , inst2|inst|5, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~3 , inst7|inst1|comb~3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~4 , inst7|inst|Decoder0~4, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~7 , inst7|inst|Decoder0~7, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.ADD1~0 , inst7|inst1|nextstate.ADD1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~10 , inst7|inst1|comb~10, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|21 , inst3|inst|21, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|51 , inst3|inst|51, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|5 , inst3|inst|5, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|24~1 , inst2|inst|24~1, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|26~1 , inst3|inst|26~1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.SUB3_922 , inst7|inst1|nextstate.SUB3_922, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.SUB4_893 , inst7|inst1|nextstate.SUB4_893, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[15]~clkctrl , inst7|inst1|CONTROL[15]~clkctrl, TRISCPROCESSOR, 1
instance = comp, \CLK~I , CLK, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL~3clkctrl , inst7|inst1|CONTROL~3clkctrl, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[13] , inst7|inst1|CONTROL[13], TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst3|$00000|auto_generated|result_node[0]~7 , inst4|inst|inst3|$00000|auto_generated|result_node[0]~7, TRISCPROCESSOR, 1
instance = comp, \inst4|inst2|16~feeder , inst4|inst2|16~feeder, TRISCPROCESSOR, 1
instance = comp, \inst4|inst2|16 , inst4|inst2|16, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL~4 , inst7|inst1|CONTROL~4, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[10] , inst7|inst1|CONTROL[10], TRISCPROCESSOR, 1
instance = comp, \inst3|inst|52 , inst3|inst|52, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|26~3 , inst3|inst|26~3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~5 , inst7|inst|Decoder0~5, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~3 , inst7|inst|Decoder0~3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.XOR1~0 , inst7|inst1|nextstate.XOR1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.XOR1_864 , inst7|inst1|nextstate.XOR1_864, TRISCPROCESSOR, 1
instance = comp, \RESET~I , RESET, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.XOR1 , inst7|inst1|state.XOR1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.XOR2_838 , inst7|inst1|nextstate.XOR2_838, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.XOR2 , inst7|inst1|state.XOR2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr14~3 , inst7|inst1|WideOr14~3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~2 , inst7|inst|Decoder0~2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.SUB1~0 , inst7|inst1|nextstate.SUB1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~2 , inst7|inst1|comb~2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.SUB1_977 , inst7|inst1|nextstate.SUB1_977, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.SUB1 , inst7|inst1|state.SUB1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.SUB2_951 , inst7|inst1|nextstate.SUB2_951, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.SUB2 , inst7|inst1|state.SUB2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~6 , inst7|inst|Decoder0~6, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~6 , inst7|inst1|comb~6, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.STA1~0 , inst7|inst1|nextstate.STA1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.STA1_1145 , inst7|inst1|nextstate.STA1_1145, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.STA1 , inst7|inst1|state.STA1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.STA2_1119 , inst7|inst1|nextstate.STA2_1119, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.STA2 , inst7|inst1|state.STA2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr14~2 , inst7|inst1|WideOr14~2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr14~4 , inst7|inst1|WideOr14~4, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[3] , inst7|inst1|CONTROL[3], TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[1] , inst7|inst1|CONTROL[1], TRISCPROCESSOR, 1
instance = comp, \~GND , ~GND, TRISCPROCESSOR, 1
instance = comp, \inst|inst|altsyncram_component|auto_generated|ram_block1a3 , inst|inst|altsyncram_component|auto_generated|ram_block1a3, TRISCPROCESSOR, 1
instance = comp, \inst|inst2|$00000|auto_generated|result_node[3]~3 , inst|inst2|$00000|auto_generated|result_node[3]~3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[12] , inst7|inst1|CONTROL[12], TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst1|fa0|WideOr0~0 , inst4|inst|inst1|fa0|WideOr0~0, TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst3|$00000|auto_generated|result_node[1]~5 , inst4|inst|inst3|$00000|auto_generated|result_node[1]~5, TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst3|$00000|auto_generated|result_node[1]~6 , inst4|inst|inst3|$00000|auto_generated|result_node[1]~6, TRISCPROCESSOR, 1
instance = comp, \inst4|inst2|15 , inst4|inst2|15, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|86~0 , inst3|inst|86~0, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|86~1 , inst3|inst|86~1, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|25~1 , inst3|inst|25~1, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|25~3 , inst3|inst|25~3, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|53 , inst3|inst|53, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|25~0 , inst3|inst|25~0, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|25~_emulated , inst3|inst|25~_emulated, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|25~2 , inst3|inst|25~2, TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst3|$00000|auto_generated|result_node[2]~3 , inst4|inst|inst3|$00000|auto_generated|result_node[2]~3, TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst1|fa1|WideOr0~0 , inst4|inst|inst1|fa1|WideOr0~0, TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst3|$00000|auto_generated|result_node[2]~4 , inst4|inst|inst3|$00000|auto_generated|result_node[2]~4, TRISCPROCESSOR, 1
instance = comp, \inst4|inst2|14 , inst4|inst2|14, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|54 , inst3|inst|54, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|24~1 , inst3|inst|24~1, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|24~3 , inst3|inst|24~3, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|87~0 , inst3|inst|87~0, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|87~1 , inst3|inst|87~1, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|24~0 , inst3|inst|24~0, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|24~_emulated , inst3|inst|24~_emulated, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|24~2 , inst3|inst|24~2, TRISCPROCESSOR, 1
instance = comp, \inst|inst|altsyncram_component|auto_generated|ram_block1a0 , inst|inst|altsyncram_component|auto_generated|ram_block1a0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|24~3 , inst2|inst|24~3, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|54 , inst2|inst|54, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|87~0 , inst2|inst|87~0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|24~0 , inst2|inst|24~0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|24~_emulated , inst2|inst|24~_emulated, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|24~2 , inst2|inst|24~2, TRISCPROCESSOR, 1
instance = comp, \inst|inst2|$00000|auto_generated|result_node[2]~2 , inst|inst2|$00000|auto_generated|result_node[2]~2, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|86~0 , inst2|inst|86~0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|53 , inst2|inst|53, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|25~1 , inst2|inst|25~1, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|25~3 , inst2|inst|25~3, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|25~0 , inst2|inst|25~0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|25~_emulated , inst2|inst|25~_emulated, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|25~2 , inst2|inst|25~2, TRISCPROCESSOR, 1
instance = comp, \inst|inst2|$00000|auto_generated|result_node[1]~1 , inst|inst2|$00000|auto_generated|result_node[1]~1, TRISCPROCESSOR, 1
instance = comp, \inst6|inst|13 , inst6|inst|13, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~8 , inst7|inst|Decoder0~8, TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst3|$00000|auto_generated|result_node[3]~1 , inst4|inst|inst3|$00000|auto_generated|result_node[3]~1, TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst3|$00000|auto_generated|result_node[3]~0 , inst4|inst|inst3|$00000|auto_generated|result_node[3]~0, TRISCPROCESSOR, 1
instance = comp, \inst4|inst|inst3|$00000|auto_generated|result_node[3]~2 , inst4|inst|inst3|$00000|auto_generated|result_node[3]~2, TRISCPROCESSOR, 1
instance = comp, \inst4|inst2|13 , inst4|inst2|13, TRISCPROCESSOR, 1
instance = comp, \inst4|inst1 , inst4|inst1, TRISCPROCESSOR, 1
instance = comp, \inst5|inst|16 , inst5|inst|16, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|Selector4~0 , inst7|inst1|Selector4~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|Selector4~1 , inst7|inst1|Selector4~1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.JMP1_699 , inst7|inst1|nextstate.JMP1_699, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.JMP1 , inst7|inst1|state.JMP1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~0 , inst7|inst|Decoder0~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.JPZ1~0 , inst7|inst1|nextstate.JPZ1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~0 , inst7|inst1|comb~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.JPZ1_670 , inst7|inst1|nextstate.JPZ1_670, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.JPZ1 , inst7|inst1|state.JPZ1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|Selector34~0 , inst7|inst1|Selector34~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~4 , inst7|inst1|comb~4, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.INC1~0 , inst7|inst1|nextstate.INC1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.INC1_751 , inst7|inst1|nextstate.INC1_751, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.INC1 , inst7|inst1|state.INC1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~9 , inst7|inst|Decoder0~9, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.START~2 , inst7|inst1|nextstate.START~2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.START_1342 , inst7|inst1|nextstate.START_1342, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.START~0 , inst7|inst1|state.START~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.START , inst7|inst1|state.START, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|Selector34~1 , inst7|inst1|Selector34~1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|Selector34~2 , inst7|inst1|Selector34~2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.FETCH1_1316 , inst7|inst1|nextstate.FETCH1_1316, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.FETCH1 , inst7|inst1|state.FETCH1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.FETCH2_1287 , inst7|inst1|nextstate.FETCH2_1287, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.FETCH2 , inst7|inst1|state.FETCH2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.DECODE_1258 , inst7|inst1|nextstate.DECODE_1258, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.DECODE , inst7|inst1|state.DECODE, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~5 , inst7|inst1|comb~5, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.CLR1~0 , inst7|inst1|nextstate.CLR1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.CLR1_725 , inst7|inst1|nextstate.CLR1_725, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.CLR1~feeder , inst7|inst1|state.CLR1~feeder, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.CLR1 , inst7|inst1|state.CLR1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[8] , inst7|inst1|CONTROL[8], TRISCPROCESSOR, 1
instance = comp, \inst3|inst|85~0 , inst3|inst|85~0, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|85~1 , inst3|inst|85~1, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|26~0 , inst3|inst|26~0, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|26~_emulated , inst3|inst|26~_emulated, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|26~2 , inst3|inst|26~2, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|85~0 , inst2|inst|85~0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|52 , inst2|inst|52, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|26~1 , inst2|inst|26~1, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|26~3 , inst2|inst|26~3, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|26~0 , inst2|inst|26~0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|26~_emulated , inst2|inst|26~_emulated, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|26~2 , inst2|inst|26~2, TRISCPROCESSOR, 1
instance = comp, \inst|inst2|$00000|auto_generated|result_node[0]~0 , inst|inst2|$00000|auto_generated|result_node[0]~0, TRISCPROCESSOR, 1
instance = comp, \inst6|inst|14 , inst6|inst|14, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.LDA1~0 , inst7|inst1|nextstate.LDA1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~8 , inst7|inst1|comb~8, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~7 , inst7|inst1|comb~7, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.LDA1_1229 , inst7|inst1|nextstate.LDA1_1229, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.LDA1 , inst7|inst1|state.LDA1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.LDA2_1203 , inst7|inst1|nextstate.LDA2_1203, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.LDA2 , inst7|inst1|state.LDA2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.LDA3_1174 , inst7|inst1|nextstate.LDA3_1174, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.LDA3 , inst7|inst1|state.LDA3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.ADD3_1035 , inst7|inst1|nextstate.ADD3_1035, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.ADD3 , inst7|inst1|state.ADD3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.ADD4_1006 , inst7|inst1|nextstate.ADD4_1006, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.ADD4 , inst7|inst1|state.ADD4, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.XOR3_809 , inst7|inst1|nextstate.XOR3_809, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.XOR3 , inst7|inst1|state.XOR3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.XOR4_780 , inst7|inst1|nextstate.XOR4_780, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.XOR4 , inst7|inst1|state.XOR4, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr7~0 , inst7|inst1|WideOr7~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[11] , inst7|inst1|CONTROL[11], TRISCPROCESSOR, 1
instance = comp, \inst3|inst|55 , inst3|inst|55, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|88~0 , inst3|inst|88~0, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|88~1 , inst3|inst|88~1, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|23~1 , inst3|inst|23~1, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|23~3 , inst3|inst|23~3, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|23~0 , inst3|inst|23~0, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|23~_emulated , inst3|inst|23~_emulated, TRISCPROCESSOR, 1
instance = comp, \inst3|inst|23~2 , inst3|inst|23~2, TRISCPROCESSOR, 1
instance = comp, \inst6|inst|15 , inst6|inst|15, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.START~0 , inst7|inst1|nextstate.START~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.START~1 , inst7|inst1|nextstate.START~1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.START~1clkctrl , inst7|inst1|nextstate.START~1clkctrl, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~9 , inst7|inst1|comb~9, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.ADD1_1090 , inst7|inst1|nextstate.ADD1_1090, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.ADD1 , inst7|inst1|state.ADD1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.ADD2_1064 , inst7|inst1|nextstate.ADD2_1064, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.ADD2 , inst7|inst1|state.ADD2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr14~5 , inst7|inst1|WideOr14~5, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr14~6 , inst7|inst1|WideOr14~6, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[4] , inst7|inst1|CONTROL[4], TRISCPROCESSOR, 1
instance = comp, \inst|inst3 , inst|inst3, TRISCPROCESSOR, 1
instance = comp, \inst|inst3~clkctrl , inst|inst3~clkctrl, TRISCPROCESSOR, 1
instance = comp, \inst6|inst|16 , inst6|inst|16, TRISCPROCESSOR, 1
instance = comp, \inst7|inst|Decoder0~1 , inst7|inst|Decoder0~1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.JPN1~0 , inst7|inst1|nextstate.JPN1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|comb~1 , inst7|inst1|comb~1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|nextstate.JPN1_644 , inst7|inst1|nextstate.JPN1_644, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|state.JPN1 , inst7|inst1|state.JPN1, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL~3 , inst7|inst1|CONTROL~3, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[0] , inst7|inst1|CONTROL[0], TRISCPROCESSOR, 1
instance = comp, \inst2|inst|88~0 , inst2|inst|88~0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|55 , inst2|inst|55, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|23~1 , inst2|inst|23~1, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|23~3 , inst2|inst|23~3, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|23~0 , inst2|inst|23~0, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|23~_emulated , inst2|inst|23~_emulated, TRISCPROCESSOR, 1
instance = comp, \inst2|inst|23~2 , inst2|inst|23~2, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|WideOr1~0 , inst7|inst1|WideOr1~0, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[15] , inst7|inst1|CONTROL[15], TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[9] , inst7|inst1|CONTROL[9], TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[7] , inst7|inst1|CONTROL[7], TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL~5 , inst7|inst1|CONTROL~5, TRISCPROCESSOR, 1
instance = comp, \inst7|inst1|CONTROL[5] , inst7|inst1|CONTROL[5], TRISCPROCESSOR, 1
instance = comp, \inst8|WideOr0~0 , inst8|WideOr0~0, TRISCPROCESSOR, 1
instance = comp, \inst8|WideOr1~0 , inst8|WideOr1~0, TRISCPROCESSOR, 1
instance = comp, \inst8|WideOr2~0 , inst8|WideOr2~0, TRISCPROCESSOR, 1
instance = comp, \inst8|WideOr3~0 , inst8|WideOr3~0, TRISCPROCESSOR, 1
instance = comp, \inst8|WideOr4~0 , inst8|WideOr4~0, TRISCPROCESSOR, 1
instance = comp, \inst8|WideOr5~0 , inst8|WideOr5~0, TRISCPROCESSOR, 1
instance = comp, \inst8|WideOr6~0 , inst8|WideOr6~0, TRISCPROCESSOR, 1
instance = comp, \inst9|WideOr0~0 , inst9|WideOr0~0, TRISCPROCESSOR, 1
instance = comp, \inst9|WideOr1~0 , inst9|WideOr1~0, TRISCPROCESSOR, 1
instance = comp, \inst9|WideOr2~0 , inst9|WideOr2~0, TRISCPROCESSOR, 1
instance = comp, \inst9|WideOr3~0 , inst9|WideOr3~0, TRISCPROCESSOR, 1
instance = comp, \inst9|WideOr4~0 , inst9|WideOr4~0, TRISCPROCESSOR, 1
instance = comp, \inst9|WideOr5~0 , inst9|WideOr5~0, TRISCPROCESSOR, 1
instance = comp, \inst9|WideOr6~0 , inst9|WideOr6~0, TRISCPROCESSOR, 1
instance = comp, \inst10|WideOr0~0 , inst10|WideOr0~0, TRISCPROCESSOR, 1
instance = comp, \inst10|WideOr1~0 , inst10|WideOr1~0, TRISCPROCESSOR, 1
instance = comp, \inst10|WideOr2~0 , inst10|WideOr2~0, TRISCPROCESSOR, 1
instance = comp, \inst10|WideOr3~0 , inst10|WideOr3~0, TRISCPROCESSOR, 1
instance = comp, \inst10|WideOr4~0 , inst10|WideOr4~0, TRISCPROCESSOR, 1
instance = comp, \inst10|WideOr5~0 , inst10|WideOr5~0, TRISCPROCESSOR, 1
instance = comp, \inst10|WideOr6~0 , inst10|WideOr6~0, TRISCPROCESSOR, 1
instance = comp, \inst11|WideOr0~0 , inst11|WideOr0~0, TRISCPROCESSOR, 1
instance = comp, \inst11|WideOr1~0 , inst11|WideOr1~0, TRISCPROCESSOR, 1
instance = comp, \inst11|WideOr2~0 , inst11|WideOr2~0, TRISCPROCESSOR, 1
instance = comp, \inst11|WideOr3~0 , inst11|WideOr3~0, TRISCPROCESSOR, 1
instance = comp, \inst11|WideOr4~0 , inst11|WideOr4~0, TRISCPROCESSOR, 1
instance = comp, \inst11|WideOr5~0 , inst11|WideOr5~0, TRISCPROCESSOR, 1
instance = comp, \inst11|WideOr6~0 , inst11|WideOr6~0, TRISCPROCESSOR, 1
instance = comp, \ADDR[3]~I , ADDR[3], TRISCPROCESSOR, 1
instance = comp, \ADDR[2]~I , ADDR[2], TRISCPROCESSOR, 1
instance = comp, \ADDR[1]~I , ADDR[1], TRISCPROCESSOR, 1
instance = comp, \ADDR[0]~I , ADDR[0], TRISCPROCESSOR, 1
instance = comp, \C[15]~I , C[15], TRISCPROCESSOR, 1
instance = comp, \C[14]~I , C[14], TRISCPROCESSOR, 1
instance = comp, \C[13]~I , C[13], TRISCPROCESSOR, 1
instance = comp, \C[12]~I , C[12], TRISCPROCESSOR, 1
instance = comp, \C[11]~I , C[11], TRISCPROCESSOR, 1
instance = comp, \C[10]~I , C[10], TRISCPROCESSOR, 1
instance = comp, \C[9]~I , C[9], TRISCPROCESSOR, 1
instance = comp, \C[8]~I , C[8], TRISCPROCESSOR, 1
instance = comp, \C[7]~I , C[7], TRISCPROCESSOR, 1
instance = comp, \C[6]~I , C[6], TRISCPROCESSOR, 1
instance = comp, \C[5]~I , C[5], TRISCPROCESSOR, 1
instance = comp, \C[4]~I , C[4], TRISCPROCESSOR, 1
instance = comp, \C[3]~I , C[3], TRISCPROCESSOR, 1
instance = comp, \C[2]~I , C[2], TRISCPROCESSOR, 1
instance = comp, \C[1]~I , C[1], TRISCPROCESSOR, 1
instance = comp, \C[0]~I , C[0], TRISCPROCESSOR, 1
instance = comp, \MDO[7]~I , MDO[7], TRISCPROCESSOR, 1
instance = comp, \MDO[6]~I , MDO[6], TRISCPROCESSOR, 1
instance = comp, \MDO[5]~I , MDO[5], TRISCPROCESSOR, 1
instance = comp, \MDO[4]~I , MDO[4], TRISCPROCESSOR, 1
instance = comp, \MDO[3]~I , MDO[3], TRISCPROCESSOR, 1
instance = comp, \MDO[2]~I , MDO[2], TRISCPROCESSOR, 1
instance = comp, \MDO[1]~I , MDO[1], TRISCPROCESSOR, 1
instance = comp, \MDO[0]~I , MDO[0], TRISCPROCESSOR, 1
instance = comp, \MDI[7]~I , MDI[7], TRISCPROCESSOR, 1
instance = comp, \MDI[6]~I , MDI[6], TRISCPROCESSOR, 1
instance = comp, \MDI[5]~I , MDI[5], TRISCPROCESSOR, 1
instance = comp, \MDI[4]~I , MDI[4], TRISCPROCESSOR, 1
instance = comp, \MDI[3]~I , MDI[3], TRISCPROCESSOR, 1
instance = comp, \MDI[2]~I , MDI[2], TRISCPROCESSOR, 1
instance = comp, \MDI[1]~I , MDI[1], TRISCPROCESSOR, 1
instance = comp, \MDI[0]~I , MDI[0], TRISCPROCESSOR, 1
instance = comp, \HEX0[6]~I , HEX0[6], TRISCPROCESSOR, 1
instance = comp, \HEX0[5]~I , HEX0[5], TRISCPROCESSOR, 1
instance = comp, \HEX0[4]~I , HEX0[4], TRISCPROCESSOR, 1
instance = comp, \HEX0[3]~I , HEX0[3], TRISCPROCESSOR, 1
instance = comp, \HEX0[2]~I , HEX0[2], TRISCPROCESSOR, 1
instance = comp, \HEX0[1]~I , HEX0[1], TRISCPROCESSOR, 1
instance = comp, \HEX0[0]~I , HEX0[0], TRISCPROCESSOR, 1
instance = comp, \HEX1[6]~I , HEX1[6], TRISCPROCESSOR, 1
instance = comp, \HEX1[5]~I , HEX1[5], TRISCPROCESSOR, 1
instance = comp, \HEX1[4]~I , HEX1[4], TRISCPROCESSOR, 1
instance = comp, \HEX1[3]~I , HEX1[3], TRISCPROCESSOR, 1
instance = comp, \HEX1[2]~I , HEX1[2], TRISCPROCESSOR, 1
instance = comp, \HEX1[1]~I , HEX1[1], TRISCPROCESSOR, 1
instance = comp, \HEX1[0]~I , HEX1[0], TRISCPROCESSOR, 1
instance = comp, \HEX2[6]~I , HEX2[6], TRISCPROCESSOR, 1
instance = comp, \HEX2[5]~I , HEX2[5], TRISCPROCESSOR, 1
instance = comp, \HEX2[4]~I , HEX2[4], TRISCPROCESSOR, 1
instance = comp, \HEX2[3]~I , HEX2[3], TRISCPROCESSOR, 1
instance = comp, \HEX2[2]~I , HEX2[2], TRISCPROCESSOR, 1
instance = comp, \HEX2[1]~I , HEX2[1], TRISCPROCESSOR, 1
instance = comp, \HEX2[0]~I , HEX2[0], TRISCPROCESSOR, 1
instance = comp, \HEX3[6]~I , HEX3[6], TRISCPROCESSOR, 1
instance = comp, \HEX3[5]~I , HEX3[5], TRISCPROCESSOR, 1
instance = comp, \HEX3[4]~I , HEX3[4], TRISCPROCESSOR, 1
instance = comp, \HEX3[3]~I , HEX3[3], TRISCPROCESSOR, 1
instance = comp, \HEX3[2]~I , HEX3[2], TRISCPROCESSOR, 1
instance = comp, \HEX3[1]~I , HEX3[1], TRISCPROCESSOR, 1
instance = comp, \HEX3[0]~I , HEX3[0], TRISCPROCESSOR, 1
