<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rf_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rf_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rf_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rf_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1563942564" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1563942564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563950823" xil_pn:in_ck="3605740836407409148" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1563950823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../src/datapath/alu.v"/>
      <outfile xil_pn:name="../src/datapath/dm.v"/>
      <outfile xil_pn:name="../src/datapath/ext.v"/>
      <outfile xil_pn:name="../src/datapath/im.v"/>
      <outfile xil_pn:name="../src/datapath/mux.v"/>
      <outfile xil_pn:name="../src/datapath/npc.v"/>
      <outfile xil_pn:name="../src/datapath/pc.v"/>
      <outfile xil_pn:name="../src/datapath/rf.v"/>
      <outfile xil_pn:name="../src/include/alu.h"/>
      <outfile xil_pn:name="../src/include/debug/debug.h"/>
      <outfile xil_pn:name="../src/include/dm.h"/>
      <outfile xil_pn:name="../src/include/ext.h"/>
      <outfile xil_pn:name="../src/include/im.h"/>
      <outfile xil_pn:name="../src/include/mux.h"/>
      <outfile xil_pn:name="../src/include/npc.h"/>
      <outfile xil_pn:name="../src/include/pc.h"/>
      <outfile xil_pn:name="../src/include/rf.h"/>
      <outfile xil_pn:name="../src/include/single-cycle.h"/>
      <outfile xil_pn:name="../tests/datapath/alu_tb.v"/>
      <outfile xil_pn:name="../tests/datapath/rf_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1563950870" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8896152250291089828" xil_pn:start_ts="1563950870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563950870" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3404516840562987458" xil_pn:start_ts="1563950870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563942564" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1737764882170888927" xil_pn:start_ts="1563942564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563950823" xil_pn:in_ck="3605740836407409148" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1563950823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../src/datapath/alu.v"/>
      <outfile xil_pn:name="../src/datapath/dm.v"/>
      <outfile xil_pn:name="../src/datapath/ext.v"/>
      <outfile xil_pn:name="../src/datapath/im.v"/>
      <outfile xil_pn:name="../src/datapath/mux.v"/>
      <outfile xil_pn:name="../src/datapath/npc.v"/>
      <outfile xil_pn:name="../src/datapath/pc.v"/>
      <outfile xil_pn:name="../src/datapath/rf.v"/>
      <outfile xil_pn:name="../src/include/alu.h"/>
      <outfile xil_pn:name="../src/include/debug/debug.h"/>
      <outfile xil_pn:name="../src/include/dm.h"/>
      <outfile xil_pn:name="../src/include/ext.h"/>
      <outfile xil_pn:name="../src/include/im.h"/>
      <outfile xil_pn:name="../src/include/mux.h"/>
      <outfile xil_pn:name="../src/include/npc.h"/>
      <outfile xil_pn:name="../src/include/pc.h"/>
      <outfile xil_pn:name="../src/include/rf.h"/>
      <outfile xil_pn:name="../src/include/single-cycle.h"/>
      <outfile xil_pn:name="../tests/datapath/alu_tb.v"/>
      <outfile xil_pn:name="../tests/datapath/rf_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1563950888" xil_pn:in_ck="3605740836407409148" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2130832019818101507" xil_pn:start_ts="1563950870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rf_tb_beh.prj"/>
      <outfile xil_pn:name="rf_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1563950888" xil_pn:in_ck="6903610725171679998" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2077586908311731174" xil_pn:start_ts="1563950888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rf_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1563947261" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1563947261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563947261" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3210735455655786807" xil_pn:start_ts="1563947261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563947261" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1737764882170888927" xil_pn:start_ts="1563947261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563947261" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1563947261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563947261" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8249699053764744679" xil_pn:start_ts="1563947261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563947261" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1563947261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563947261" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8933165076997023959" xil_pn:start_ts="1563947261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563947272" xil_pn:in_ck="-5957883126881801388" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1298376391049290436" xil_pn:start_ts="1563947261">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="alu.prj"/>
      <outfile xil_pn:name="alu.xst"/>
      <outfile xil_pn:name="alu_tb_beh.prj"/>
      <outfile xil_pn:name="alu_tb_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
