WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2567544 heartbeat IPC: 3.895 cumulative IPC: 3.895 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2567545 cumulative IPC: 3.895 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2567545 cumulative IPC: 3.895 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11224471 heartbeat IPC: 1.155 cumulative IPC: 1.155 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 10000003 cycles: 8656927 cumulative IPC: 1.155 (Simulation time: 00 hr 02 min 54 sec)
Simulation complete CPU 0 instructions: 10000003 cycles: 8656927 cumulative IPC: 1.155 (Simulation time: 00 hr 02 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1495B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.155 instructions: 10000003 cycles: 8656927
CPU 0 Branch Prediction Accuracy: 96.73% MPKI: 0.038 Average ROB Occupancy at Mispredict: 201.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.038
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      65795 HIT:       8625 MISS:      57170
LLC LOAD         ACCESS:      46832 HIT:         58 MISS:      46774
LLC RFO          ACCESS:       8508 HIT:          0 MISS:       8508
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       8528 HIT:       8526 MISS:          2
LLC TRANSLATION  ACCESS:       1927 HIT:         41 MISS:       1886
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 497.6 cycles
cpu0_DTLB TOTAL        ACCESS:    2313803 HIT:    2149818 MISS:     163985
cpu0_DTLB LOAD         ACCESS:    2313803 HIT:    2149818 MISS:     163985
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.01 cycles
cpu0_ITLB TOTAL        ACCESS:    1515201 HIT:    1515201 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1515201 HIT:    1515201 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3615016 HIT:    3448335 MISS:     166681
cpu0_L1D LOAD         ACCESS:    2474601 HIT:    2363242 MISS:     111359
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1060532 HIT:    1046318 MISS:      14214
cpu0_L1D TRANSLATION  ACCESS:      79883 HIT:      38775 MISS:      41108
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 183.6 cycles
cpu0_L1I TOTAL        ACCESS:    1973918 HIT:    1973918 MISS:          0
cpu0_L1I LOAD         ACCESS:    1973918 HIT:    1973918 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     165171 HIT:     107901 MISS:      57270
cpu0_L2C LOAD         ACCESS:      99246 HIT:      52414 MISS:      46832
cpu0_L2C RFO          ACCESS:      12216 HIT:       3708 MISS:       8508
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      12635 HIT:      12632 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:      41074 HIT:      39147 MISS:       1927
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 517.7 cycles
cpu0_STLB TOTAL        ACCESS:     117215 HIT:      74929 MISS:      42286
cpu0_STLB LOAD         ACCESS:     117215 HIT:      74929 MISS:      42286
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 50.25 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8494
  ROW_BUFFER_MISS:      48672
 AVG DBUS CONGESTED CYCLE: 3.925
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1394
  FULL:      14285
