Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 13:38:25 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MineSweepWrapper_control_sets_placed.rpt
| Design       : MineSweepWrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           23 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------+------------------+------------------+----------------+--------------+
|                       Clock Signal                      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+---------------+------------------+------------------+----------------+--------------+
|  MineSweep_inst/moveTraker[6]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[2]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[11]                          |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[4]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[0]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[9]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[15]                          |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[5]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[3]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[7]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[13]                          |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[14]                          |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[1]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[12]                          |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[8]                           |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/moveTraker[10]                          |               |                  |                1 |              1 |         1.00 |
|  MineSweep_inst/FSM_sequential_nextState_reg[1]_i_2_n_0 |               |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                          |               | btnU_IBUF        |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                          |               |                  |                6 |             32 |         5.33 |
+---------------------------------------------------------+---------------+------------------+------------------+----------------+--------------+


