//  
//  This design was downloaded from http://www.cbl.ncsu.edu.
//  (Currently available from: http://www.archive.org)
//  
//  Users may copy and distribute the benchmarks as long as they do not 
//  charge for these services.
//  All users of these benchmarks are request to refer to them in presentations 
//  and publications as named in the respective directories (e. g. ISCAS'95,
//  LayoutSynth92, etc.), while providing a pointer to the benchmark access by 
//  ftp from benchmarks@cbl.ncsu.edu.
//  
//  The design was synthesized with Cadence RTL Compiler in a quick 
//  synthesis run.
//  
//  
//  (c) Copyright 2005, Cadence Design Systems, Inc.  All rights reserved. 
//  
//  Permission is hereby granted, free of charge, to any person obtaining
//  a copy of this software and associated documentation files (the
//  "Software"), to deal in the Software without restriction, including
//  without limitation the rights to use, copy, modify, merge, publish,
//  distribute, or sublicense, the Software, and to permit persons to whom
//  the Software is furnished to do so, subject to the following conditions:
//  
//  The above copyright notice and this permission notice shall be included
//  in all copies or substantial portions of the Software.
//  
//  All other requirements of any other incorporated license or permissions
//  statements shall apply.
//  
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
//  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
//  USE OF THE SOFTWARE IS AT YOUR SOLE RISK AND EXPENSE.  IN NO EVENT SHALL
//  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
//  OTHER LIABILITY, OF ANY TYPE, WHETHER IN AN ACTION OF CONTRACT, TORT OR
//  OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR
//  THE USE OR OTHER DEALINGS IN THE SOFTWARE. 
//  

// Generated by Cadence RTL Compiler (RC) v05.10-b006_1

module s382(blif_clk_net, blif_reset_net, FM, TEST, CLR, GRN1,
     GRN2, RED1, YLW2, RED2, YLW1);
  input blif_clk_net, blif_reset_net, FM, TEST, CLR;
  output GRN1, GRN2, RED1, YLW2, RED2, YLW1;
  wire blif_clk_net, blif_reset_net, FM, TEST, CLR;
  wire GRN1, GRN2, RED1, YLW2, RED2, YLW1;
  wire C3_Q0, C3_Q1, C3_Q2, C3_Q3, FML, OLATCH_FEL, TESTL, UC_8;
  wire UC_9, UC_10, UC_11, UC_16, UC_17, UC_18, UC_19, n_0;
  wire n_2, n_3, n_12, n_16, n_17, n_18, n_23, n_24;
  wire n_25, n_26, n_32, n_33, n_34, n_35, n_37, n_38;
  wire n_41, n_46, n_49, n_50, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_64;
  wire n_67, n_68, n_69, n_70, n_71, n_72, n_73, n_74;
  wire n_75, n_76, n_77, n_78, n_82, n_83, n_84, n_85;
  wire n_86, n_87, n_89, n_90, n_92, n_96, n_98, n_99;
  wire n_101, n_106, n_107, n_108, n_111, n_112, n_115, n_117;
  wire n_118, n_119, n_121, n_122, n_123, n_124, n_125, n_130;
  wire n_132, n_133, n_134, n_135, n_136, n_137, n_138, n_139;
  wire n_141, n_142, n_145, n_146, n_147, n_148, n_150, n_151;
  wire n_152, n_153, n_154, n_155, n_156, n_157, n_158, n_159;
  wire n_166, n_168, n_174, n_175, n_178, n_179, n_180, n_197;
  wire n_199, n_200, n_201, n_221, n_222, n_225, n_227, n_228;
  wire n_235, n_237, n_251, n_252, n_253, n_254, n_255, n_256;
  wire n_257, n_258, n_259, n_260, n_261, n_262, n_263, n_264;
  wire n_269, n_270, n_271, n_272, n_273, n_274, n_275, n_278;
  wire n_281;
  DFFSRX1 C3_Q1_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_158), .Q (C3_Q1), .QN ());
  DFFSRX1 C3_Q0_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_157), .Q (C3_Q0), .QN ());
  DFFSRX1 C3_Q2_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_156), .Q (C3_Q2), .QN ());
  INVX2 g674(.A (n_155), .Y (n_158));
  DFFSRX1 C3_Q3_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_151), .Q (C3_Q3), .QN ());
  DFFSRX1 UC_16_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_152), .Q (UC_16), .QN ());
  INVX1 g677(.A (n_154), .Y (n_157));
  DFFSRX1 UC_17_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_201), .Q (UC_17), .QN ());
  AOI21X1 g679(.A0 (n_148), .A1 (n_142), .B0 (n_146), .Y (n_156));
  NAND3X1 g675(.A (n_150), .B (n_153), .C (n_76), .Y (n_155));
  DFFSRX1 UC_18_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_257), .Q (UC_18), .QN ());
  NAND3X1 g678(.A (n_145), .B (n_123), .C (n_153), .Y (n_154));
  NAND2X1 g681(.A (n_121), .B (n_147), .Y (n_152));
  AOI21X1 g676(.A0 (n_269), .A1 (n_270), .B0 (n_137), .Y (n_151));
  DFFSRX1 UC_19_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_136), .Q (UC_19), .QN ());
  OAI21X1 g692(.A0 (n_125), .A1 (n_141), .B0 (n_135), .Y (n_150));
  NAND2X1 g686(.A (n_130), .B (C3_Q2), .Y (n_148));
  DFFSRX1 OLATCHVUC_5_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net),
       .D (n_263), .Q (), .QN (RED2));
  NAND4X1 g691(.A (n_122), .B (n_118), .C (n_34), .D (UC_17), .Y
       (n_147));
  NAND2X1 g680(.A (n_153), .B (n_134), .Y (n_146));
  NOR2X1 g695(.A (n_133), .B (CLR), .Y (n_145));
  NAND4X1 g687(.A (n_50), .B (n_141), .C (n_139), .D (n_138), .Y
       (n_142));
  NAND4X1 g688(.A (n_260), .B (n_141), .C (n_139), .D (n_138), .Y
       (n_269));
  INVX1 g689(.A (n_153), .Y (n_137));
  NOR2X1 g700(.A (n_119), .B (n_106), .Y (n_136));
  NAND2X1 g701(.A (n_132), .B (n_25), .Y (n_135));
  DFFSRX1 OLATCHVUC_6_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net),
       .D (n_115), .Q (), .QN (YLW1));
  DFFSRX1 OLATCH_G1L_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net),
       .D (n_111), .Q (GRN1), .QN ());
  INVX1 g707(.A (n_132), .Y (n_133));
  NAND2X2 g690(.A (n_117), .B (n_108), .Y (n_153));
  NAND2X1 g696(.A (n_124), .B (n_25), .Y (n_130));
  INVX1 g705(.A (n_124), .Y (n_125));
  NAND2X1 g708(.A (n_107), .B (n_18), .Y (n_132));
  NAND2X1 g709(.A (n_122), .B (n_41), .Y (n_123));
  NAND3X1 g710(.A (n_122), .B (UC_16), .C (n_34), .Y (n_121));
  OAI21X1 g711(.A0 (n_221), .A1 (UC_19), .B0 (n_122), .Y (n_119));
  INVX1 g715(.A (n_222), .Y (n_118));
  AOI21X1 g702(.A0 (n_26), .A1 (n_17), .B0 (n_275), .Y (n_117));
  NOR2X1 g706(.A (n_275), .B (n_41), .Y (n_124));
  OAI21X1 g712(.A0 (n_84), .A1 (n_89), .B0 (n_261), .Y (n_115));
  INVX1 g721(.A (n_138), .Y (n_112));
  AOI21X1 g724(.A0 (n_35), .A1 (FML), .B0 (n_101), .Y (n_111));
  DFFSRX1 OLATCH_G2L_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net),
       .D (n_98), .Q (GRN2), .QN ());
  CLKBUFX2 g719(.A (n_275), .Y (n_122));
  INVX1 g720(.A (n_275), .Y (n_107));
  INVX1 g722(.A (n_275), .Y (n_138));
  NAND2X1 g731(.A (n_253), .B (n_134), .Y (n_106));
  DFFSRX1 OLATCH_FEL_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net),
       .D (n_264), .Q (OLATCH_FEL), .QN ());
  NAND2X1 g732(.A (n_96), .B (n_260), .Y (n_101));
  DFFSRX1 UC_10_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_85), .Q (UC_10), .QN ());
  DFFSRX1 UC_9_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_87), .Q (UC_9), .QN ());
  INVX1 g733(.A (n_264), .Y (n_99));
  DFFSRX1 UC_8_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_90), .Q (UC_8), .QN ());
  AOI21X1 g746(.A0 (OLATCH_FEL), .A1 (n_34), .B0 (n_92), .Y (n_98));
  DFFSRX1 UC_11_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_83), .Q (UC_11), .QN ());
  DFFSRX1 OLATCH_R1L_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net),
       .D (n_82), .Q (RED1), .QN ());
  AOI22X1 g745(.A0 (n_74), .A1 (OLATCH_FEL), .B0 (FML), .B1 (C3_Q3), .Y
       (n_96));
  DFFSRX1 OLATCH_Y2L_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net),
       .D (n_73), .Q (YLW2), .QN ());
  DFFSRX1 FML_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_77), .Q (FML), .QN ());
  DFFSRX1 TESTL_reg(.RN (n_159), .SN (1'b1), .CK (blif_clk_net), .D
       (n_75), .Q (TESTL), .QN ());
  NAND2X1 g758(.A (n_72), .B (n_56), .Y (n_92));
  AOI21X1 g738(.A0 (n_54), .A1 (n_2), .B0 (n_86), .Y (n_90));
  INVX1 g741(.A (n_227), .Y (n_89));
  NOR2X1 g743(.A (n_86), .B (n_68), .Y (n_87));
  NOR2X1 g744(.A (n_78), .B (n_61), .Y (n_85));
  NOR2X1 g755(.A (n_46), .B (n_69), .Y (n_84));
  AND2X1 g757(.A (n_67), .B (n_166), .Y (n_83));
  OR2X1 g759(.A (n_70), .B (CLR), .Y (n_82));
  NAND2X1 g754(.A (n_166), .B (n_134), .Y (n_86));
  NAND2X1 g756(.A (n_166), .B (n_178), .Y (n_78));
  AND2X1 g760(.A (n_52), .B (n_76), .Y (n_77));
  AND2X1 g761(.A (n_24), .B (n_76), .Y (n_75));
  OR2X1 g763(.A (n_57), .B (FML), .Y (n_74));
  NOR2X1 g766(.A (n_59), .B (n_55), .Y (n_73));
  AOI22X1 g767(.A0 (n_49), .A1 (n_18), .B0 (n_71), .B1 (n_108), .Y
       (n_72));
  AOI21X1 g768(.A0 (n_38), .A1 (n_108), .B0 (n_33), .Y (n_70));
  AOI22X1 g769(.A0 (n_62), .A1 (n_64), .B0 (n_108), .B1 (n_58), .Y
       (n_69));
  XOR2X1 g770(.A (UC_9), .B (n_60), .Y (n_68));
  NOR2X1 g795(.A (CLR), .B (n_53), .Y (n_67));
  NAND2X1 g771(.A (n_34), .B (n_60), .Y (n_61));
  NAND2X1 g772(.A (n_58), .B (n_32), .Y (n_59));
  OR2X1 g773(.A (n_38), .B (C3_Q3), .Y (n_57));
  INVX1 g783(.A (n_260), .Y (n_56));
  NAND2X1 g787(.A (n_139), .B (n_141), .Y (n_55));
  INVX1 g837(.A (CLR), .Y (n_76));
  NAND3X1 g774(.A (n_168), .B (n_53), .C (UC_9), .Y (n_54));
  XOR2X1 g775(.A (FM), .B (FML), .Y (n_52));
  OR2X1 g777(.A (n_12), .B (CLR), .Y (n_270));
  NOR2X1 g785(.A (n_16), .B (CLR), .Y (n_49));
  AND2X1 g792(.A (n_26), .B (n_34), .Y (n_71));
  INVX1 g831(.A (n_16), .Y (n_141));
  INVX1 g780(.A (n_37), .Y (n_38));
  INVX1 g789(.A (n_35), .Y (n_46));
  NAND2X1 g791(.A (n_168), .B (n_53), .Y (n_60));
  AND2X1 g793(.A (n_50), .B (n_34), .Y (n_58));
  NAND2X1 g794(.A (n_50), .B (n_32), .Y (n_33));
  INVX1 g822(.A (n_41), .Y (n_139));
  INVX2 g840(.A (CLR), .Y (n_134));
  NOR2X1 g782(.A (n_26), .B (C3_Q1), .Y (n_37));
  AND2X1 g790(.A (n_26), .B (n_16), .Y (n_35));
  XOR2X1 g776(.A (TEST), .B (TESTL), .Y (n_24));
  AND2X1 g778(.A (n_3), .B (C3_Q2), .Y (n_62));
  NOR2X1 g779(.A (n_23), .B (CLR), .Y (n_64));
  INVX1 g824(.A (n_18), .Y (n_41));
  AND2X1 g786(.A (n_50), .B (n_16), .Y (n_17));
  INVX1 g812(.A (n_12), .Y (n_108));
  INVX1 g834(.A (n_16), .Y (n_25));
  INVX1 g810(.A (n_180), .Y (n_53));
  INVX1 g826(.A (n_26), .Y (n_18));
  INVX1 g828(.A (blif_reset_net), .Y (n_159));
  INVX1 g835(.A (C3_Q1), .Y (n_16));
  INVX1 g818(.A (C3_Q3), .Y (n_3));
  INVX1 g817(.A (C3_Q3), .Y (n_12));
  INVX1 g819(.A (UC_8), .Y (n_2));
  INVX1 g799(.A (UC_18), .Y (n_0));
  INVX1 g804(.A (OLATCH_FEL), .Y (n_32));
  INVX1 g802(.A (C3_Q2), .Y (n_50));
  INVX1 g847(.A (FML), .Y (n_23));
  INVX2 g827(.A (C3_Q0), .Y (n_26));
  CLKBUFX1 g871(.A (n_235), .Y (n_166));
  INVX1 g872(.A (n_179), .Y (n_168));
  INVX1 g19(.A (UC_9), .Y (n_174));
  NOR2X1 g18(.A (UC_10), .B (UC_11), .Y (n_175));
  INVX1 g17(.A (n_175), .Y (n_178));
  INVX1 g21(.A (UC_10), .Y (n_179));
  INVX1 g20(.A (UC_11), .Y (n_180));
  INVX2 g888(.A (n_200), .Y (n_201));
  NAND3X1 g889(.A (n_199), .B (n_112), .C (n_134), .Y (n_200));
  MX2X1 g23(.A (n_197), .B (UC_17), .S0 (n_222), .Y (n_199));
  INVX1 g29(.A (UC_17), .Y (n_197));
  NAND3X1 g12(.A (UC_18), .B (n_278), .C (n_221), .Y (n_222));
  NAND2X1 g15_dup(.A (n_235), .B (n_272), .Y (n_221));
  NAND3X1 g25(.A (n_225), .B (OLATCH_FEL), .C (n_34), .Y (n_227));
  NAND3X1 g27(.A (n_62), .B (n_37), .C (n_23), .Y (n_225));
  INVX1 g28(.A (CLR), .Y (n_34));
  NAND3X1 g908(.A (n_35), .B (n_64), .C (C3_Q2), .Y (n_228));
  NAND2X1 g913(.A (n_252), .B (UC_8), .Y (n_235));
  NAND3X1 g914(.A (n_197), .B (n_0), .C (n_281), .Y (n_237));
  NAND2X1 g926(.A (n_174), .B (n_175), .Y (n_251));
  NAND2X1 g16_dup(.A (n_174), .B (n_175), .Y (n_252));
  NOR2X1 g927(.A (n_255), .B (n_256), .Y (n_257));
  AOI21X1 g928(.A0 (UC_18), .A1 (n_253), .B0 (n_254), .Y (n_255));
  NAND2X1 g24(.A (n_221), .B (UC_19), .Y (n_253));
  NOR2X1 g929(.A (n_253), .B (UC_18), .Y (n_254));
  NAND2X1 g930(.A (n_112), .B (n_134), .Y (n_256));
  AND2X1 g33(.A (n_258), .B (n_262), .Y (n_263));
  NAND4X1 g34(.A (n_99), .B (n_71), .C (n_16), .D (n_108), .Y (n_258));
  OAI21X1 g35(.A0 (n_259), .A1 (n_260), .B0 (n_261), .Y (n_262));
  NAND2X1 g39(.A (n_227), .B (n_228), .Y (n_259));
  NOR2X1 g37(.A (CLR), .B (n_50), .Y (n_260));
  NAND2X1 g36(.A (n_259), .B (UC_17), .Y (n_261));
  NAND2X1 g38(.A (n_227), .B (n_228), .Y (n_264));
  NAND2X2 g932(.A (n_273), .B (n_274), .Y (n_275));
  NAND2X2 g15(.A (n_271), .B (n_272), .Y (n_273));
  NAND2X1 g16(.A (n_251), .B (UC_8), .Y (n_271));
  INVX2 g933(.A (TESTL), .Y (n_272));
  AND2X1 g934(.A (n_237), .B (UC_16), .Y (n_274));
  INVX1 g937(.A (n_281), .Y (n_278));
  INVX1 g940(.A (UC_19), .Y (n_281));
endmodule

