// Seed: 3455917701
module module_0 (
    output wand module_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wire id_6,
    input wor id_7
);
  assign id_6 = id_7 == id_3;
endmodule
module module_1 #(
    parameter id_9 = 32'd66
) (
    output uwire id_0,
    input wand id_1,
    output supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    output wor id_5,
    output uwire id_6,
    output tri0 id_7,
    output tri1 id_8,
    input supply0 _id_9
);
  parameter id_11 = 1'b0 + 1 + 1 - 1'b0;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_7,
      id_1,
      id_8,
      id_1,
      id_6,
      id_1
  );
  assign modCall_1.id_3 = 0;
  logic [id_9 : 1 'd0] id_12;
  ;
endmodule : SymbolIdentifier
