/*******************************************************************************
* File Name: cycfg_pins.h
*
* Description:
* Pin configuration
* This file was automatically generated and should not be modified.
* Tools Package 2.4.0.5721
* mtb-pdl-cat2 1.4.0.5338
* personalities 5.0.0.0
* udd 3.0.0.1428
*
********************************************************************************
* Copyright 2021 Cypress Semiconductor Corporation (an Infineon company) or
* an affiliate of Cypress Semiconductor Corporation.
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
********************************************************************************/

#if !defined(CYCFG_PINS_H)
#define CYCFG_PINS_H

#include "cycfg_notices.h"
#include "cy_gpio.h"
#if defined (CY_USING_HAL)
    #include "cyhal_hwmgr.h"
#endif //defined (CY_USING_HAL)
#include "cycfg_routing.h"

#if defined(__cplusplus)
extern "C" {
#endif

#define CYBSP_CSD_ROW0_ENABLED 1U
#define CYBSP_CS_ROW0_ENABLED CYBSP_CSD_ROW0_ENABLED
#define CYBSP_SPI_CS_ENABLED CYBSP_CSD_ROW0_ENABLED
#define CYBSP_D10_ENABLED CYBSP_CSD_ROW0_ENABLED
#define CYBSP_CSD_ROW0_PORT GPIO_PRT0
#define CYBSP_CS_ROW0_PORT CYBSP_CSD_ROW0_PORT
#define CYBSP_SPI_CS_PORT CYBSP_CSD_ROW0_PORT
#define CYBSP_D10_PORT CYBSP_CSD_ROW0_PORT
#define CYBSP_CSD_ROW0_PORT_NUM 0U
#define CYBSP_CS_ROW0_PORT_NUM CYBSP_CSD_ROW0_PORT_NUM
#define CYBSP_SPI_CS_PORT_NUM CYBSP_CSD_ROW0_PORT_NUM
#define CYBSP_D10_PORT_NUM CYBSP_CSD_ROW0_PORT_NUM
#define CYBSP_CSD_ROW0_PIN 0U
#define CYBSP_CS_ROW0_PIN CYBSP_CSD_ROW0_PIN
#define CYBSP_SPI_CS_PIN CYBSP_CSD_ROW0_PIN
#define CYBSP_D10_PIN CYBSP_CSD_ROW0_PIN
#define CYBSP_CSD_ROW0_NUM 0U
#define CYBSP_CS_ROW0_NUM CYBSP_CSD_ROW0_NUM
#define CYBSP_SPI_CS_NUM CYBSP_CSD_ROW0_NUM
#define CYBSP_D10_NUM CYBSP_CSD_ROW0_NUM
#define CYBSP_CSD_ROW0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_ROW0_DRIVEMODE CYBSP_CSD_ROW0_DRIVEMODE
#define CYBSP_SPI_CS_DRIVEMODE CYBSP_CSD_ROW0_DRIVEMODE
#define CYBSP_D10_DRIVEMODE CYBSP_CSD_ROW0_DRIVEMODE
#define CYBSP_CSD_ROW0_INIT_DRIVESTATE 1
#define CYBSP_CS_ROW0_INIT_DRIVESTATE CYBSP_CSD_ROW0_INIT_DRIVESTATE
#define CYBSP_SPI_CS_INIT_DRIVESTATE CYBSP_CSD_ROW0_INIT_DRIVESTATE
#define CYBSP_D10_INIT_DRIVESTATE CYBSP_CSD_ROW0_INIT_DRIVESTATE
#ifndef ioss_0_port_0_pin_0_HSIOM
    #define ioss_0_port_0_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_ROW0_HSIOM ioss_0_port_0_pin_0_HSIOM
#define CYBSP_CS_ROW0_HSIOM CYBSP_CSD_ROW0_HSIOM
#define CYBSP_SPI_CS_HSIOM CYBSP_CSD_ROW0_HSIOM
#define CYBSP_D10_HSIOM CYBSP_CSD_ROW0_HSIOM
#define CYBSP_CSD_ROW0_IRQ ioss_interrupts_gpio_0_IRQn
#define CYBSP_CS_ROW0_IRQ CYBSP_CSD_ROW0_IRQ
#define CYBSP_SPI_CS_IRQ CYBSP_CSD_ROW0_IRQ
#define CYBSP_D10_IRQ CYBSP_CSD_ROW0_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW0_HAL_PORT_PIN P0_0
    #define CYBSP_CS_ROW0_HAL_PORT_PIN CYBSP_CSD_ROW0_HAL_PORT_PIN
    #define CYBSP_SPI_CS_HAL_PORT_PIN CYBSP_CSD_ROW0_HAL_PORT_PIN
    #define CYBSP_D10_HAL_PORT_PIN CYBSP_CSD_ROW0_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW0 P0_0
    #define CYBSP_CS_ROW0 CYBSP_CSD_ROW0
    #define CYBSP_SPI_CS CYBSP_CSD_ROW0
    #define CYBSP_D10 CYBSP_CSD_ROW0
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW0_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_ROW0_HAL_IRQ CYBSP_CSD_ROW0_HAL_IRQ
    #define CYBSP_SPI_CS_HAL_IRQ CYBSP_CSD_ROW0_HAL_IRQ
    #define CYBSP_D10_HAL_IRQ CYBSP_CSD_ROW0_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW0_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_ROW0_HAL_DIR CYBSP_CSD_ROW0_HAL_DIR
    #define CYBSP_SPI_CS_HAL_DIR CYBSP_CSD_ROW0_HAL_DIR
    #define CYBSP_D10_HAL_DIR CYBSP_CSD_ROW0_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW0_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_ROW0_HAL_DRIVEMODE CYBSP_CSD_ROW0_HAL_DRIVEMODE
    #define CYBSP_SPI_CS_HAL_DRIVEMODE CYBSP_CSD_ROW0_HAL_DRIVEMODE
    #define CYBSP_D10_HAL_DRIVEMODE CYBSP_CSD_ROW0_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_BTN1_ENABLED 1U
#define CYBSP_CS_BTN1_ENABLED CYBSP_CSD_BTN1_ENABLED
#define CYBSP_A11_ENABLED CYBSP_CSD_BTN1_ENABLED
#define CYBSP_J2_8_ENABLED CYBSP_CSD_BTN1_ENABLED
#define CYBSP_CSD_BTN1_PORT GPIO_PRT0
#define CYBSP_CS_BTN1_PORT CYBSP_CSD_BTN1_PORT
#define CYBSP_A11_PORT CYBSP_CSD_BTN1_PORT
#define CYBSP_J2_8_PORT CYBSP_CSD_BTN1_PORT
#define CYBSP_CSD_BTN1_PORT_NUM 0U
#define CYBSP_CS_BTN1_PORT_NUM CYBSP_CSD_BTN1_PORT_NUM
#define CYBSP_A11_PORT_NUM CYBSP_CSD_BTN1_PORT_NUM
#define CYBSP_J2_8_PORT_NUM CYBSP_CSD_BTN1_PORT_NUM
#define CYBSP_CSD_BTN1_PIN 1U
#define CYBSP_CS_BTN1_PIN CYBSP_CSD_BTN1_PIN
#define CYBSP_A11_PIN CYBSP_CSD_BTN1_PIN
#define CYBSP_J2_8_PIN CYBSP_CSD_BTN1_PIN
#define CYBSP_CSD_BTN1_NUM 1U
#define CYBSP_CS_BTN1_NUM CYBSP_CSD_BTN1_NUM
#define CYBSP_A11_NUM CYBSP_CSD_BTN1_NUM
#define CYBSP_J2_8_NUM CYBSP_CSD_BTN1_NUM
#define CYBSP_CSD_BTN1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_BTN1_DRIVEMODE CYBSP_CSD_BTN1_DRIVEMODE
#define CYBSP_A11_DRIVEMODE CYBSP_CSD_BTN1_DRIVEMODE
#define CYBSP_J2_8_DRIVEMODE CYBSP_CSD_BTN1_DRIVEMODE
#define CYBSP_CSD_BTN1_INIT_DRIVESTATE 1
#define CYBSP_CS_BTN1_INIT_DRIVESTATE CYBSP_CSD_BTN1_INIT_DRIVESTATE
#define CYBSP_A11_INIT_DRIVESTATE CYBSP_CSD_BTN1_INIT_DRIVESTATE
#define CYBSP_J2_8_INIT_DRIVESTATE CYBSP_CSD_BTN1_INIT_DRIVESTATE
#ifndef ioss_0_port_0_pin_1_HSIOM
    #define ioss_0_port_0_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_BTN1_HSIOM ioss_0_port_0_pin_1_HSIOM
#define CYBSP_CS_BTN1_HSIOM CYBSP_CSD_BTN1_HSIOM
#define CYBSP_A11_HSIOM CYBSP_CSD_BTN1_HSIOM
#define CYBSP_J2_8_HSIOM CYBSP_CSD_BTN1_HSIOM
#define CYBSP_CSD_BTN1_IRQ ioss_interrupts_gpio_0_IRQn
#define CYBSP_CS_BTN1_IRQ CYBSP_CSD_BTN1_IRQ
#define CYBSP_A11_IRQ CYBSP_CSD_BTN1_IRQ
#define CYBSP_J2_8_IRQ CYBSP_CSD_BTN1_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN1_HAL_PORT_PIN P0_1
    #define CYBSP_CS_BTN1_HAL_PORT_PIN CYBSP_CSD_BTN1_HAL_PORT_PIN
    #define CYBSP_A11_HAL_PORT_PIN CYBSP_CSD_BTN1_HAL_PORT_PIN
    #define CYBSP_J2_8_HAL_PORT_PIN CYBSP_CSD_BTN1_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN1 P0_1
    #define CYBSP_CS_BTN1 CYBSP_CSD_BTN1
    #define CYBSP_A11 CYBSP_CSD_BTN1
    #define CYBSP_J2_8 CYBSP_CSD_BTN1
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN1_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_BTN1_HAL_IRQ CYBSP_CSD_BTN1_HAL_IRQ
    #define CYBSP_A11_HAL_IRQ CYBSP_CSD_BTN1_HAL_IRQ
    #define CYBSP_J2_8_HAL_IRQ CYBSP_CSD_BTN1_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN1_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_BTN1_HAL_DIR CYBSP_CSD_BTN1_HAL_DIR
    #define CYBSP_A11_HAL_DIR CYBSP_CSD_BTN1_HAL_DIR
    #define CYBSP_J2_8_HAL_DIR CYBSP_CSD_BTN1_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN1_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_BTN1_HAL_DRIVEMODE CYBSP_CSD_BTN1_HAL_DRIVEMODE
    #define CYBSP_A11_HAL_DRIVEMODE CYBSP_CSD_BTN1_HAL_DRIVEMODE
    #define CYBSP_J2_8_HAL_DRIVEMODE CYBSP_CSD_BTN1_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_BTN2_ENABLED 1U
#define CYBSP_CS_BTN2_ENABLED CYBSP_CSD_BTN2_ENABLED
#define CYBSP_D7_ENABLED CYBSP_CSD_BTN2_ENABLED
#define CYBSP_CSD_BTN2_PORT GPIO_PRT0
#define CYBSP_CS_BTN2_PORT CYBSP_CSD_BTN2_PORT
#define CYBSP_D7_PORT CYBSP_CSD_BTN2_PORT
#define CYBSP_CSD_BTN2_PORT_NUM 0U
#define CYBSP_CS_BTN2_PORT_NUM CYBSP_CSD_BTN2_PORT_NUM
#define CYBSP_D7_PORT_NUM CYBSP_CSD_BTN2_PORT_NUM
#define CYBSP_CSD_BTN2_PIN 2U
#define CYBSP_CS_BTN2_PIN CYBSP_CSD_BTN2_PIN
#define CYBSP_D7_PIN CYBSP_CSD_BTN2_PIN
#define CYBSP_CSD_BTN2_NUM 2U
#define CYBSP_CS_BTN2_NUM CYBSP_CSD_BTN2_NUM
#define CYBSP_D7_NUM CYBSP_CSD_BTN2_NUM
#define CYBSP_CSD_BTN2_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_BTN2_DRIVEMODE CYBSP_CSD_BTN2_DRIVEMODE
#define CYBSP_D7_DRIVEMODE CYBSP_CSD_BTN2_DRIVEMODE
#define CYBSP_CSD_BTN2_INIT_DRIVESTATE 1
#define CYBSP_CS_BTN2_INIT_DRIVESTATE CYBSP_CSD_BTN2_INIT_DRIVESTATE
#define CYBSP_D7_INIT_DRIVESTATE CYBSP_CSD_BTN2_INIT_DRIVESTATE
#ifndef ioss_0_port_0_pin_2_HSIOM
    #define ioss_0_port_0_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_BTN2_HSIOM ioss_0_port_0_pin_2_HSIOM
#define CYBSP_CS_BTN2_HSIOM CYBSP_CSD_BTN2_HSIOM
#define CYBSP_D7_HSIOM CYBSP_CSD_BTN2_HSIOM
#define CYBSP_CSD_BTN2_IRQ ioss_interrupts_gpio_0_IRQn
#define CYBSP_CS_BTN2_IRQ CYBSP_CSD_BTN2_IRQ
#define CYBSP_D7_IRQ CYBSP_CSD_BTN2_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN2_HAL_PORT_PIN P0_2
    #define CYBSP_CS_BTN2_HAL_PORT_PIN CYBSP_CSD_BTN2_HAL_PORT_PIN
    #define CYBSP_D7_HAL_PORT_PIN CYBSP_CSD_BTN2_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN2 P0_2
    #define CYBSP_CS_BTN2 CYBSP_CSD_BTN2
    #define CYBSP_D7 CYBSP_CSD_BTN2
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN2_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_BTN2_HAL_IRQ CYBSP_CSD_BTN2_HAL_IRQ
    #define CYBSP_D7_HAL_IRQ CYBSP_CSD_BTN2_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN2_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_BTN2_HAL_DIR CYBSP_CSD_BTN2_HAL_DIR
    #define CYBSP_D7_HAL_DIR CYBSP_CSD_BTN2_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN2_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_BTN2_HAL_DRIVEMODE CYBSP_CSD_BTN2_HAL_DRIVEMODE
    #define CYBSP_D7_HAL_DRIVEMODE CYBSP_CSD_BTN2_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_COL5_ENABLED 1U
#define CYBSP_CS_COL5_ENABLED CYBSP_CSD_COL5_ENABLED
#define CYBSP_D8_ENABLED CYBSP_CSD_COL5_ENABLED
#define CYBSP_CSD_COL5_PORT GPIO_PRT0
#define CYBSP_CS_COL5_PORT CYBSP_CSD_COL5_PORT
#define CYBSP_D8_PORT CYBSP_CSD_COL5_PORT
#define CYBSP_CSD_COL5_PORT_NUM 0U
#define CYBSP_CS_COL5_PORT_NUM CYBSP_CSD_COL5_PORT_NUM
#define CYBSP_D8_PORT_NUM CYBSP_CSD_COL5_PORT_NUM
#define CYBSP_CSD_COL5_PIN 3U
#define CYBSP_CS_COL5_PIN CYBSP_CSD_COL5_PIN
#define CYBSP_D8_PIN CYBSP_CSD_COL5_PIN
#define CYBSP_CSD_COL5_NUM 3U
#define CYBSP_CS_COL5_NUM CYBSP_CSD_COL5_NUM
#define CYBSP_D8_NUM CYBSP_CSD_COL5_NUM
#define CYBSP_CSD_COL5_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_COL5_DRIVEMODE CYBSP_CSD_COL5_DRIVEMODE
#define CYBSP_D8_DRIVEMODE CYBSP_CSD_COL5_DRIVEMODE
#define CYBSP_CSD_COL5_INIT_DRIVESTATE 1
#define CYBSP_CS_COL5_INIT_DRIVESTATE CYBSP_CSD_COL5_INIT_DRIVESTATE
#define CYBSP_D8_INIT_DRIVESTATE CYBSP_CSD_COL5_INIT_DRIVESTATE
#ifndef ioss_0_port_0_pin_3_HSIOM
    #define ioss_0_port_0_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_COL5_HSIOM ioss_0_port_0_pin_3_HSIOM
#define CYBSP_CS_COL5_HSIOM CYBSP_CSD_COL5_HSIOM
#define CYBSP_D8_HSIOM CYBSP_CSD_COL5_HSIOM
#define CYBSP_CSD_COL5_IRQ ioss_interrupts_gpio_0_IRQn
#define CYBSP_CS_COL5_IRQ CYBSP_CSD_COL5_IRQ
#define CYBSP_D8_IRQ CYBSP_CSD_COL5_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL5_HAL_PORT_PIN P0_3
    #define CYBSP_CS_COL5_HAL_PORT_PIN CYBSP_CSD_COL5_HAL_PORT_PIN
    #define CYBSP_D8_HAL_PORT_PIN CYBSP_CSD_COL5_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL5 P0_3
    #define CYBSP_CS_COL5 CYBSP_CSD_COL5
    #define CYBSP_D8 CYBSP_CSD_COL5
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL5_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_COL5_HAL_IRQ CYBSP_CSD_COL5_HAL_IRQ
    #define CYBSP_D8_HAL_IRQ CYBSP_CSD_COL5_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL5_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_COL5_HAL_DIR CYBSP_CSD_COL5_HAL_DIR
    #define CYBSP_D8_HAL_DIR CYBSP_CSD_COL5_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL5_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_COL5_HAL_DRIVEMODE CYBSP_CSD_COL5_HAL_DRIVEMODE
    #define CYBSP_D8_HAL_DRIVEMODE CYBSP_CSD_COL5_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_DEBUG_UART_RX (P0_4)
    #define CYBSP_D0 CYBSP_DEBUG_UART_RX
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_DEBUG_UART_TX (P0_5)
    #define CYBSP_D1 CYBSP_DEBUG_UART_TX
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_COL6_ENABLED 1U
#define CYBSP_CS_COL6_ENABLED CYBSP_CSD_COL6_ENABLED
#define CYBSP_A12_ENABLED CYBSP_CSD_COL6_ENABLED
#define CYBSP_J2_10_ENABLED CYBSP_CSD_COL6_ENABLED
#define CYBSP_CSD_COL6_PORT GPIO_PRT0
#define CYBSP_CS_COL6_PORT CYBSP_CSD_COL6_PORT
#define CYBSP_A12_PORT CYBSP_CSD_COL6_PORT
#define CYBSP_J2_10_PORT CYBSP_CSD_COL6_PORT
#define CYBSP_CSD_COL6_PORT_NUM 0U
#define CYBSP_CS_COL6_PORT_NUM CYBSP_CSD_COL6_PORT_NUM
#define CYBSP_A12_PORT_NUM CYBSP_CSD_COL6_PORT_NUM
#define CYBSP_J2_10_PORT_NUM CYBSP_CSD_COL6_PORT_NUM
#define CYBSP_CSD_COL6_PIN 6U
#define CYBSP_CS_COL6_PIN CYBSP_CSD_COL6_PIN
#define CYBSP_A12_PIN CYBSP_CSD_COL6_PIN
#define CYBSP_J2_10_PIN CYBSP_CSD_COL6_PIN
#define CYBSP_CSD_COL6_NUM 6U
#define CYBSP_CS_COL6_NUM CYBSP_CSD_COL6_NUM
#define CYBSP_A12_NUM CYBSP_CSD_COL6_NUM
#define CYBSP_J2_10_NUM CYBSP_CSD_COL6_NUM
#define CYBSP_CSD_COL6_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_COL6_DRIVEMODE CYBSP_CSD_COL6_DRIVEMODE
#define CYBSP_A12_DRIVEMODE CYBSP_CSD_COL6_DRIVEMODE
#define CYBSP_J2_10_DRIVEMODE CYBSP_CSD_COL6_DRIVEMODE
#define CYBSP_CSD_COL6_INIT_DRIVESTATE 1
#define CYBSP_CS_COL6_INIT_DRIVESTATE CYBSP_CSD_COL6_INIT_DRIVESTATE
#define CYBSP_A12_INIT_DRIVESTATE CYBSP_CSD_COL6_INIT_DRIVESTATE
#define CYBSP_J2_10_INIT_DRIVESTATE CYBSP_CSD_COL6_INIT_DRIVESTATE
#ifndef ioss_0_port_0_pin_6_HSIOM
    #define ioss_0_port_0_pin_6_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_COL6_HSIOM ioss_0_port_0_pin_6_HSIOM
#define CYBSP_CS_COL6_HSIOM CYBSP_CSD_COL6_HSIOM
#define CYBSP_A12_HSIOM CYBSP_CSD_COL6_HSIOM
#define CYBSP_J2_10_HSIOM CYBSP_CSD_COL6_HSIOM
#define CYBSP_CSD_COL6_IRQ ioss_interrupts_gpio_0_IRQn
#define CYBSP_CS_COL6_IRQ CYBSP_CSD_COL6_IRQ
#define CYBSP_A12_IRQ CYBSP_CSD_COL6_IRQ
#define CYBSP_J2_10_IRQ CYBSP_CSD_COL6_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL6_HAL_PORT_PIN P0_6
    #define CYBSP_CS_COL6_HAL_PORT_PIN CYBSP_CSD_COL6_HAL_PORT_PIN
    #define CYBSP_A12_HAL_PORT_PIN CYBSP_CSD_COL6_HAL_PORT_PIN
    #define CYBSP_J2_10_HAL_PORT_PIN CYBSP_CSD_COL6_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL6 P0_6
    #define CYBSP_CS_COL6 CYBSP_CSD_COL6
    #define CYBSP_A12 CYBSP_CSD_COL6
    #define CYBSP_J2_10 CYBSP_CSD_COL6
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL6_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_COL6_HAL_IRQ CYBSP_CSD_COL6_HAL_IRQ
    #define CYBSP_A12_HAL_IRQ CYBSP_CSD_COL6_HAL_IRQ
    #define CYBSP_J2_10_HAL_IRQ CYBSP_CSD_COL6_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL6_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_COL6_HAL_DIR CYBSP_CSD_COL6_HAL_DIR
    #define CYBSP_A12_HAL_DIR CYBSP_CSD_COL6_HAL_DIR
    #define CYBSP_J2_10_HAL_DIR CYBSP_CSD_COL6_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL6_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_COL6_HAL_DRIVEMODE CYBSP_CSD_COL6_HAL_DRIVEMODE
    #define CYBSP_A12_HAL_DRIVEMODE CYBSP_CSD_COL6_HAL_DRIVEMODE
    #define CYBSP_J2_10_HAL_DRIVEMODE CYBSP_CSD_COL6_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SW2 (P0_7)
    #define CYBSP_USER_BTN CYBSP_SW2
    #define CYBSP_USER_BTN1 CYBSP_SW2
    #define CYBSP_A13 CYBSP_SW2
    #define CYBSP_J2_12 CYBSP_SW2
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_ROW2_ENABLED 1U
#define CYBSP_CS_ROW2_ENABLED CYBSP_CSD_ROW2_ENABLED
#define CYBSP_SPI_MOSI_ENABLED CYBSP_CSD_ROW2_ENABLED
#define CYBSP_D11_ENABLED CYBSP_CSD_ROW2_ENABLED
#define CYBSP_CSD_ROW2_PORT GPIO_PRT1
#define CYBSP_CS_ROW2_PORT CYBSP_CSD_ROW2_PORT
#define CYBSP_SPI_MOSI_PORT CYBSP_CSD_ROW2_PORT
#define CYBSP_D11_PORT CYBSP_CSD_ROW2_PORT
#define CYBSP_CSD_ROW2_PORT_NUM 1U
#define CYBSP_CS_ROW2_PORT_NUM CYBSP_CSD_ROW2_PORT_NUM
#define CYBSP_SPI_MOSI_PORT_NUM CYBSP_CSD_ROW2_PORT_NUM
#define CYBSP_D11_PORT_NUM CYBSP_CSD_ROW2_PORT_NUM
#define CYBSP_CSD_ROW2_PIN 0U
#define CYBSP_CS_ROW2_PIN CYBSP_CSD_ROW2_PIN
#define CYBSP_SPI_MOSI_PIN CYBSP_CSD_ROW2_PIN
#define CYBSP_D11_PIN CYBSP_CSD_ROW2_PIN
#define CYBSP_CSD_ROW2_NUM 0U
#define CYBSP_CS_ROW2_NUM CYBSP_CSD_ROW2_NUM
#define CYBSP_SPI_MOSI_NUM CYBSP_CSD_ROW2_NUM
#define CYBSP_D11_NUM CYBSP_CSD_ROW2_NUM
#define CYBSP_CSD_ROW2_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CYBSP_CS_ROW2_DRIVEMODE CYBSP_CSD_ROW2_DRIVEMODE
#define CYBSP_SPI_MOSI_DRIVEMODE CYBSP_CSD_ROW2_DRIVEMODE
#define CYBSP_D11_DRIVEMODE CYBSP_CSD_ROW2_DRIVEMODE
#define CYBSP_CSD_ROW2_INIT_DRIVESTATE 1
#define CYBSP_CS_ROW2_INIT_DRIVESTATE CYBSP_CSD_ROW2_INIT_DRIVESTATE
#define CYBSP_SPI_MOSI_INIT_DRIVESTATE CYBSP_CSD_ROW2_INIT_DRIVESTATE
#define CYBSP_D11_INIT_DRIVESTATE CYBSP_CSD_ROW2_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_0_HSIOM
    #define ioss_0_port_1_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_ROW2_HSIOM ioss_0_port_1_pin_0_HSIOM
#define CYBSP_CS_ROW2_HSIOM CYBSP_CSD_ROW2_HSIOM
#define CYBSP_SPI_MOSI_HSIOM CYBSP_CSD_ROW2_HSIOM
#define CYBSP_D11_HSIOM CYBSP_CSD_ROW2_HSIOM
#define CYBSP_CSD_ROW2_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_CS_ROW2_IRQ CYBSP_CSD_ROW2_IRQ
#define CYBSP_SPI_MOSI_IRQ CYBSP_CSD_ROW2_IRQ
#define CYBSP_D11_IRQ CYBSP_CSD_ROW2_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW2_HAL_PORT_PIN P1_0
    #define CYBSP_CS_ROW2_HAL_PORT_PIN CYBSP_CSD_ROW2_HAL_PORT_PIN
    #define CYBSP_SPI_MOSI_HAL_PORT_PIN CYBSP_CSD_ROW2_HAL_PORT_PIN
    #define CYBSP_D11_HAL_PORT_PIN CYBSP_CSD_ROW2_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW2 P1_0
    #define CYBSP_CS_ROW2 CYBSP_CSD_ROW2
    #define CYBSP_SPI_MOSI CYBSP_CSD_ROW2
    #define CYBSP_D11 CYBSP_CSD_ROW2
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW2_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_ROW2_HAL_IRQ CYBSP_CSD_ROW2_HAL_IRQ
    #define CYBSP_SPI_MOSI_HAL_IRQ CYBSP_CSD_ROW2_HAL_IRQ
    #define CYBSP_D11_HAL_IRQ CYBSP_CSD_ROW2_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW2_HAL_DIR CYHAL_GPIO_DIR_BIDIRECTIONAL 
    #define CYBSP_CS_ROW2_HAL_DIR CYBSP_CSD_ROW2_HAL_DIR
    #define CYBSP_SPI_MOSI_HAL_DIR CYBSP_CSD_ROW2_HAL_DIR
    #define CYBSP_D11_HAL_DIR CYBSP_CSD_ROW2_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW2_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_OPENDRAINDRIVESLOW
    #define CYBSP_CS_ROW2_HAL_DRIVEMODE CYBSP_CSD_ROW2_HAL_DRIVEMODE
    #define CYBSP_SPI_MOSI_HAL_DRIVEMODE CYBSP_CSD_ROW2_HAL_DRIVEMODE
    #define CYBSP_D11_HAL_DRIVEMODE CYBSP_CSD_ROW2_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_ROW3_ENABLED 1U
#define CYBSP_CS_ROW3_ENABLED CYBSP_CSD_ROW3_ENABLED
#define CYBSP_SPI_MISO_ENABLED CYBSP_CSD_ROW3_ENABLED
#define CYBSP_D12_ENABLED CYBSP_CSD_ROW3_ENABLED
#define CYBSP_CSD_ROW3_PORT GPIO_PRT1
#define CYBSP_CS_ROW3_PORT CYBSP_CSD_ROW3_PORT
#define CYBSP_SPI_MISO_PORT CYBSP_CSD_ROW3_PORT
#define CYBSP_D12_PORT CYBSP_CSD_ROW3_PORT
#define CYBSP_CSD_ROW3_PORT_NUM 1U
#define CYBSP_CS_ROW3_PORT_NUM CYBSP_CSD_ROW3_PORT_NUM
#define CYBSP_SPI_MISO_PORT_NUM CYBSP_CSD_ROW3_PORT_NUM
#define CYBSP_D12_PORT_NUM CYBSP_CSD_ROW3_PORT_NUM
#define CYBSP_CSD_ROW3_PIN 1U
#define CYBSP_CS_ROW3_PIN CYBSP_CSD_ROW3_PIN
#define CYBSP_SPI_MISO_PIN CYBSP_CSD_ROW3_PIN
#define CYBSP_D12_PIN CYBSP_CSD_ROW3_PIN
#define CYBSP_CSD_ROW3_NUM 1U
#define CYBSP_CS_ROW3_NUM CYBSP_CSD_ROW3_NUM
#define CYBSP_SPI_MISO_NUM CYBSP_CSD_ROW3_NUM
#define CYBSP_D12_NUM CYBSP_CSD_ROW3_NUM
#define CYBSP_CSD_ROW3_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CYBSP_CS_ROW3_DRIVEMODE CYBSP_CSD_ROW3_DRIVEMODE
#define CYBSP_SPI_MISO_DRIVEMODE CYBSP_CSD_ROW3_DRIVEMODE
#define CYBSP_D12_DRIVEMODE CYBSP_CSD_ROW3_DRIVEMODE
#define CYBSP_CSD_ROW3_INIT_DRIVESTATE 1
#define CYBSP_CS_ROW3_INIT_DRIVESTATE CYBSP_CSD_ROW3_INIT_DRIVESTATE
#define CYBSP_SPI_MISO_INIT_DRIVESTATE CYBSP_CSD_ROW3_INIT_DRIVESTATE
#define CYBSP_D12_INIT_DRIVESTATE CYBSP_CSD_ROW3_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_1_HSIOM
    #define ioss_0_port_1_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_ROW3_HSIOM ioss_0_port_1_pin_1_HSIOM
#define CYBSP_CS_ROW3_HSIOM CYBSP_CSD_ROW3_HSIOM
#define CYBSP_SPI_MISO_HSIOM CYBSP_CSD_ROW3_HSIOM
#define CYBSP_D12_HSIOM CYBSP_CSD_ROW3_HSIOM
#define CYBSP_CSD_ROW3_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_CS_ROW3_IRQ CYBSP_CSD_ROW3_IRQ
#define CYBSP_SPI_MISO_IRQ CYBSP_CSD_ROW3_IRQ
#define CYBSP_D12_IRQ CYBSP_CSD_ROW3_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW3_HAL_PORT_PIN P1_1
    #define CYBSP_CS_ROW3_HAL_PORT_PIN CYBSP_CSD_ROW3_HAL_PORT_PIN
    #define CYBSP_SPI_MISO_HAL_PORT_PIN CYBSP_CSD_ROW3_HAL_PORT_PIN
    #define CYBSP_D12_HAL_PORT_PIN CYBSP_CSD_ROW3_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW3 P1_1
    #define CYBSP_CS_ROW3 CYBSP_CSD_ROW3
    #define CYBSP_SPI_MISO CYBSP_CSD_ROW3
    #define CYBSP_D12 CYBSP_CSD_ROW3
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW3_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_ROW3_HAL_IRQ CYBSP_CSD_ROW3_HAL_IRQ
    #define CYBSP_SPI_MISO_HAL_IRQ CYBSP_CSD_ROW3_HAL_IRQ
    #define CYBSP_D12_HAL_IRQ CYBSP_CSD_ROW3_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW3_HAL_DIR CYHAL_GPIO_DIR_BIDIRECTIONAL 
    #define CYBSP_CS_ROW3_HAL_DIR CYBSP_CSD_ROW3_HAL_DIR
    #define CYBSP_SPI_MISO_HAL_DIR CYBSP_CSD_ROW3_HAL_DIR
    #define CYBSP_D12_HAL_DIR CYBSP_CSD_ROW3_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW3_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_OPENDRAINDRIVESLOW
    #define CYBSP_CS_ROW3_HAL_DRIVEMODE CYBSP_CSD_ROW3_HAL_DRIVEMODE
    #define CYBSP_SPI_MISO_HAL_DRIVEMODE CYBSP_CSD_ROW3_HAL_DRIVEMODE
    #define CYBSP_D12_HAL_DRIVEMODE CYBSP_CSD_ROW3_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_ROW4_ENABLED 1U
#define CYBSP_CS_ROW4_ENABLED CYBSP_CSD_ROW4_ENABLED
#define CYBSP_SPI_CLK_ENABLED CYBSP_CSD_ROW4_ENABLED
#define CYBSP_D13_ENABLED CYBSP_CSD_ROW4_ENABLED
#define CYBSP_CSD_ROW4_PORT GPIO_PRT1
#define CYBSP_CS_ROW4_PORT CYBSP_CSD_ROW4_PORT
#define CYBSP_SPI_CLK_PORT CYBSP_CSD_ROW4_PORT
#define CYBSP_D13_PORT CYBSP_CSD_ROW4_PORT
#define CYBSP_CSD_ROW4_PORT_NUM 1U
#define CYBSP_CS_ROW4_PORT_NUM CYBSP_CSD_ROW4_PORT_NUM
#define CYBSP_SPI_CLK_PORT_NUM CYBSP_CSD_ROW4_PORT_NUM
#define CYBSP_D13_PORT_NUM CYBSP_CSD_ROW4_PORT_NUM
#define CYBSP_CSD_ROW4_PIN 2U
#define CYBSP_CS_ROW4_PIN CYBSP_CSD_ROW4_PIN
#define CYBSP_SPI_CLK_PIN CYBSP_CSD_ROW4_PIN
#define CYBSP_D13_PIN CYBSP_CSD_ROW4_PIN
#define CYBSP_CSD_ROW4_NUM 2U
#define CYBSP_CS_ROW4_NUM CYBSP_CSD_ROW4_NUM
#define CYBSP_SPI_CLK_NUM CYBSP_CSD_ROW4_NUM
#define CYBSP_D13_NUM CYBSP_CSD_ROW4_NUM
#define CYBSP_CSD_ROW4_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_ROW4_DRIVEMODE CYBSP_CSD_ROW4_DRIVEMODE
#define CYBSP_SPI_CLK_DRIVEMODE CYBSP_CSD_ROW4_DRIVEMODE
#define CYBSP_D13_DRIVEMODE CYBSP_CSD_ROW4_DRIVEMODE
#define CYBSP_CSD_ROW4_INIT_DRIVESTATE 1
#define CYBSP_CS_ROW4_INIT_DRIVESTATE CYBSP_CSD_ROW4_INIT_DRIVESTATE
#define CYBSP_SPI_CLK_INIT_DRIVESTATE CYBSP_CSD_ROW4_INIT_DRIVESTATE
#define CYBSP_D13_INIT_DRIVESTATE CYBSP_CSD_ROW4_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_2_HSIOM
    #define ioss_0_port_1_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_ROW4_HSIOM ioss_0_port_1_pin_2_HSIOM
#define CYBSP_CS_ROW4_HSIOM CYBSP_CSD_ROW4_HSIOM
#define CYBSP_SPI_CLK_HSIOM CYBSP_CSD_ROW4_HSIOM
#define CYBSP_D13_HSIOM CYBSP_CSD_ROW4_HSIOM
#define CYBSP_CSD_ROW4_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_CS_ROW4_IRQ CYBSP_CSD_ROW4_IRQ
#define CYBSP_SPI_CLK_IRQ CYBSP_CSD_ROW4_IRQ
#define CYBSP_D13_IRQ CYBSP_CSD_ROW4_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW4_HAL_PORT_PIN P1_2
    #define CYBSP_CS_ROW4_HAL_PORT_PIN CYBSP_CSD_ROW4_HAL_PORT_PIN
    #define CYBSP_SPI_CLK_HAL_PORT_PIN CYBSP_CSD_ROW4_HAL_PORT_PIN
    #define CYBSP_D13_HAL_PORT_PIN CYBSP_CSD_ROW4_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW4 P1_2
    #define CYBSP_CS_ROW4 CYBSP_CSD_ROW4
    #define CYBSP_SPI_CLK CYBSP_CSD_ROW4
    #define CYBSP_D13 CYBSP_CSD_ROW4
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW4_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_ROW4_HAL_IRQ CYBSP_CSD_ROW4_HAL_IRQ
    #define CYBSP_SPI_CLK_HAL_IRQ CYBSP_CSD_ROW4_HAL_IRQ
    #define CYBSP_D13_HAL_IRQ CYBSP_CSD_ROW4_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW4_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_ROW4_HAL_DIR CYBSP_CSD_ROW4_HAL_DIR
    #define CYBSP_SPI_CLK_HAL_DIR CYBSP_CSD_ROW4_HAL_DIR
    #define CYBSP_D13_HAL_DIR CYBSP_CSD_ROW4_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW4_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_ROW4_HAL_DRIVEMODE CYBSP_CSD_ROW4_HAL_DRIVEMODE
    #define CYBSP_SPI_CLK_HAL_DRIVEMODE CYBSP_CSD_ROW4_HAL_DRIVEMODE
    #define CYBSP_D13_HAL_DRIVEMODE CYBSP_CSD_ROW4_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_ROW5_ENABLED 1U
#define CYBSP_CS_ROW5_ENABLED CYBSP_CSD_ROW5_ENABLED
#define CYBSP_D3_ENABLED CYBSP_CSD_ROW5_ENABLED
#define CYBSP_CSD_ROW5_PORT GPIO_PRT1
#define CYBSP_CS_ROW5_PORT CYBSP_CSD_ROW5_PORT
#define CYBSP_D3_PORT CYBSP_CSD_ROW5_PORT
#define CYBSP_CSD_ROW5_PORT_NUM 1U
#define CYBSP_CS_ROW5_PORT_NUM CYBSP_CSD_ROW5_PORT_NUM
#define CYBSP_D3_PORT_NUM CYBSP_CSD_ROW5_PORT_NUM
#define CYBSP_CSD_ROW5_PIN 3U
#define CYBSP_CS_ROW5_PIN CYBSP_CSD_ROW5_PIN
#define CYBSP_D3_PIN CYBSP_CSD_ROW5_PIN
#define CYBSP_CSD_ROW5_NUM 3U
#define CYBSP_CS_ROW5_NUM CYBSP_CSD_ROW5_NUM
#define CYBSP_D3_NUM CYBSP_CSD_ROW5_NUM
#define CYBSP_CSD_ROW5_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_ROW5_DRIVEMODE CYBSP_CSD_ROW5_DRIVEMODE
#define CYBSP_D3_DRIVEMODE CYBSP_CSD_ROW5_DRIVEMODE
#define CYBSP_CSD_ROW5_INIT_DRIVESTATE 1
#define CYBSP_CS_ROW5_INIT_DRIVESTATE CYBSP_CSD_ROW5_INIT_DRIVESTATE
#define CYBSP_D3_INIT_DRIVESTATE CYBSP_CSD_ROW5_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_3_HSIOM
    #define ioss_0_port_1_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_ROW5_HSIOM ioss_0_port_1_pin_3_HSIOM
#define CYBSP_CS_ROW5_HSIOM CYBSP_CSD_ROW5_HSIOM
#define CYBSP_D3_HSIOM CYBSP_CSD_ROW5_HSIOM
#define CYBSP_CSD_ROW5_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_CS_ROW5_IRQ CYBSP_CSD_ROW5_IRQ
#define CYBSP_D3_IRQ CYBSP_CSD_ROW5_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW5_HAL_PORT_PIN P1_3
    #define CYBSP_CS_ROW5_HAL_PORT_PIN CYBSP_CSD_ROW5_HAL_PORT_PIN
    #define CYBSP_D3_HAL_PORT_PIN CYBSP_CSD_ROW5_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW5 P1_3
    #define CYBSP_CS_ROW5 CYBSP_CSD_ROW5
    #define CYBSP_D3 CYBSP_CSD_ROW5
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW5_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_ROW5_HAL_IRQ CYBSP_CSD_ROW5_HAL_IRQ
    #define CYBSP_D3_HAL_IRQ CYBSP_CSD_ROW5_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW5_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_ROW5_HAL_DIR CYBSP_CSD_ROW5_HAL_DIR
    #define CYBSP_D3_HAL_DIR CYBSP_CSD_ROW5_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW5_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_ROW5_HAL_DRIVEMODE CYBSP_CSD_ROW5_HAL_DRIVEMODE
    #define CYBSP_D3_HAL_DRIVEMODE CYBSP_CSD_ROW5_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_ROW6_ENABLED 1U
#define CYBSP_CS_ROW6_ENABLED CYBSP_CSD_ROW6_ENABLED
#define CYBSP_D2_ENABLED CYBSP_CSD_ROW6_ENABLED
#define CYBSP_CSD_ROW6_PORT GPIO_PRT1
#define CYBSP_CS_ROW6_PORT CYBSP_CSD_ROW6_PORT
#define CYBSP_D2_PORT CYBSP_CSD_ROW6_PORT
#define CYBSP_CSD_ROW6_PORT_NUM 1U
#define CYBSP_CS_ROW6_PORT_NUM CYBSP_CSD_ROW6_PORT_NUM
#define CYBSP_D2_PORT_NUM CYBSP_CSD_ROW6_PORT_NUM
#define CYBSP_CSD_ROW6_PIN 4U
#define CYBSP_CS_ROW6_PIN CYBSP_CSD_ROW6_PIN
#define CYBSP_D2_PIN CYBSP_CSD_ROW6_PIN
#define CYBSP_CSD_ROW6_NUM 4U
#define CYBSP_CS_ROW6_NUM CYBSP_CSD_ROW6_NUM
#define CYBSP_D2_NUM CYBSP_CSD_ROW6_NUM
#define CYBSP_CSD_ROW6_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_ROW6_DRIVEMODE CYBSP_CSD_ROW6_DRIVEMODE
#define CYBSP_D2_DRIVEMODE CYBSP_CSD_ROW6_DRIVEMODE
#define CYBSP_CSD_ROW6_INIT_DRIVESTATE 1
#define CYBSP_CS_ROW6_INIT_DRIVESTATE CYBSP_CSD_ROW6_INIT_DRIVESTATE
#define CYBSP_D2_INIT_DRIVESTATE CYBSP_CSD_ROW6_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_4_HSIOM
    #define ioss_0_port_1_pin_4_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_ROW6_HSIOM ioss_0_port_1_pin_4_HSIOM
#define CYBSP_CS_ROW6_HSIOM CYBSP_CSD_ROW6_HSIOM
#define CYBSP_D2_HSIOM CYBSP_CSD_ROW6_HSIOM
#define CYBSP_CSD_ROW6_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_CS_ROW6_IRQ CYBSP_CSD_ROW6_IRQ
#define CYBSP_D2_IRQ CYBSP_CSD_ROW6_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW6_HAL_PORT_PIN P1_4
    #define CYBSP_CS_ROW6_HAL_PORT_PIN CYBSP_CSD_ROW6_HAL_PORT_PIN
    #define CYBSP_D2_HAL_PORT_PIN CYBSP_CSD_ROW6_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW6 P1_4
    #define CYBSP_CS_ROW6 CYBSP_CSD_ROW6
    #define CYBSP_D2 CYBSP_CSD_ROW6
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW6_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_ROW6_HAL_IRQ CYBSP_CSD_ROW6_HAL_IRQ
    #define CYBSP_D2_HAL_IRQ CYBSP_CSD_ROW6_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW6_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_ROW6_HAL_DIR CYBSP_CSD_ROW6_HAL_DIR
    #define CYBSP_D2_HAL_DIR CYBSP_CSD_ROW6_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW6_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_ROW6_HAL_DRIVEMODE CYBSP_CSD_ROW6_HAL_DRIVEMODE
    #define CYBSP_D2_HAL_DRIVEMODE CYBSP_CSD_ROW6_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_ROW1_ENABLED 1U
#define CYBSP_CS_ROW1_ENABLED CYBSP_CSD_ROW1_ENABLED
#define CYBSP_D4_ENABLED CYBSP_CSD_ROW1_ENABLED
#define CYBSP_CSD_ROW1_PORT GPIO_PRT1
#define CYBSP_CS_ROW1_PORT CYBSP_CSD_ROW1_PORT
#define CYBSP_D4_PORT CYBSP_CSD_ROW1_PORT
#define CYBSP_CSD_ROW1_PORT_NUM 1U
#define CYBSP_CS_ROW1_PORT_NUM CYBSP_CSD_ROW1_PORT_NUM
#define CYBSP_D4_PORT_NUM CYBSP_CSD_ROW1_PORT_NUM
#define CYBSP_CSD_ROW1_PIN 5U
#define CYBSP_CS_ROW1_PIN CYBSP_CSD_ROW1_PIN
#define CYBSP_D4_PIN CYBSP_CSD_ROW1_PIN
#define CYBSP_CSD_ROW1_NUM 5U
#define CYBSP_CS_ROW1_NUM CYBSP_CSD_ROW1_NUM
#define CYBSP_D4_NUM CYBSP_CSD_ROW1_NUM
#define CYBSP_CSD_ROW1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_ROW1_DRIVEMODE CYBSP_CSD_ROW1_DRIVEMODE
#define CYBSP_D4_DRIVEMODE CYBSP_CSD_ROW1_DRIVEMODE
#define CYBSP_CSD_ROW1_INIT_DRIVESTATE 1
#define CYBSP_CS_ROW1_INIT_DRIVESTATE CYBSP_CSD_ROW1_INIT_DRIVESTATE
#define CYBSP_D4_INIT_DRIVESTATE CYBSP_CSD_ROW1_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_5_HSIOM
    #define ioss_0_port_1_pin_5_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_ROW1_HSIOM ioss_0_port_1_pin_5_HSIOM
#define CYBSP_CS_ROW1_HSIOM CYBSP_CSD_ROW1_HSIOM
#define CYBSP_D4_HSIOM CYBSP_CSD_ROW1_HSIOM
#define CYBSP_CSD_ROW1_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_CS_ROW1_IRQ CYBSP_CSD_ROW1_IRQ
#define CYBSP_D4_IRQ CYBSP_CSD_ROW1_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW1_HAL_PORT_PIN P1_5
    #define CYBSP_CS_ROW1_HAL_PORT_PIN CYBSP_CSD_ROW1_HAL_PORT_PIN
    #define CYBSP_D4_HAL_PORT_PIN CYBSP_CSD_ROW1_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW1 P1_5
    #define CYBSP_CS_ROW1 CYBSP_CSD_ROW1
    #define CYBSP_D4 CYBSP_CSD_ROW1
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW1_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_ROW1_HAL_IRQ CYBSP_CSD_ROW1_HAL_IRQ
    #define CYBSP_D4_HAL_IRQ CYBSP_CSD_ROW1_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW1_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_ROW1_HAL_DIR CYBSP_CSD_ROW1_HAL_DIR
    #define CYBSP_D4_HAL_DIR CYBSP_CSD_ROW1_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_ROW1_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_ROW1_HAL_DRIVEMODE CYBSP_CSD_ROW1_HAL_DRIVEMODE
    #define CYBSP_D4_HAL_DRIVEMODE CYBSP_CSD_ROW1_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_PROX_ENABLED 1U
#define CYBSP_CS_PROX_ENABLED CYBSP_CSD_PROX_ENABLED
#define CYBSP_A8_ENABLED CYBSP_CSD_PROX_ENABLED
#define CYBSP_J2_2_ENABLED CYBSP_CSD_PROX_ENABLED
#define CYBSP_CSD_PROX_PORT GPIO_PRT1
#define CYBSP_CS_PROX_PORT CYBSP_CSD_PROX_PORT
#define CYBSP_A8_PORT CYBSP_CSD_PROX_PORT
#define CYBSP_J2_2_PORT CYBSP_CSD_PROX_PORT
#define CYBSP_CSD_PROX_PORT_NUM 1U
#define CYBSP_CS_PROX_PORT_NUM CYBSP_CSD_PROX_PORT_NUM
#define CYBSP_A8_PORT_NUM CYBSP_CSD_PROX_PORT_NUM
#define CYBSP_J2_2_PORT_NUM CYBSP_CSD_PROX_PORT_NUM
#define CYBSP_CSD_PROX_PIN 6U
#define CYBSP_CS_PROX_PIN CYBSP_CSD_PROX_PIN
#define CYBSP_A8_PIN CYBSP_CSD_PROX_PIN
#define CYBSP_J2_2_PIN CYBSP_CSD_PROX_PIN
#define CYBSP_CSD_PROX_NUM 6U
#define CYBSP_CS_PROX_NUM CYBSP_CSD_PROX_NUM
#define CYBSP_A8_NUM CYBSP_CSD_PROX_NUM
#define CYBSP_J2_2_NUM CYBSP_CSD_PROX_NUM
#define CYBSP_CSD_PROX_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_PROX_DRIVEMODE CYBSP_CSD_PROX_DRIVEMODE
#define CYBSP_A8_DRIVEMODE CYBSP_CSD_PROX_DRIVEMODE
#define CYBSP_J2_2_DRIVEMODE CYBSP_CSD_PROX_DRIVEMODE
#define CYBSP_CSD_PROX_INIT_DRIVESTATE 1
#define CYBSP_CS_PROX_INIT_DRIVESTATE CYBSP_CSD_PROX_INIT_DRIVESTATE
#define CYBSP_A8_INIT_DRIVESTATE CYBSP_CSD_PROX_INIT_DRIVESTATE
#define CYBSP_J2_2_INIT_DRIVESTATE CYBSP_CSD_PROX_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_6_HSIOM
    #define ioss_0_port_1_pin_6_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_PROX_HSIOM ioss_0_port_1_pin_6_HSIOM
#define CYBSP_CS_PROX_HSIOM CYBSP_CSD_PROX_HSIOM
#define CYBSP_A8_HSIOM CYBSP_CSD_PROX_HSIOM
#define CYBSP_J2_2_HSIOM CYBSP_CSD_PROX_HSIOM
#define CYBSP_CSD_PROX_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_CS_PROX_IRQ CYBSP_CSD_PROX_IRQ
#define CYBSP_A8_IRQ CYBSP_CSD_PROX_IRQ
#define CYBSP_J2_2_IRQ CYBSP_CSD_PROX_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_PROX_HAL_PORT_PIN P1_6
    #define CYBSP_CS_PROX_HAL_PORT_PIN CYBSP_CSD_PROX_HAL_PORT_PIN
    #define CYBSP_A8_HAL_PORT_PIN CYBSP_CSD_PROX_HAL_PORT_PIN
    #define CYBSP_J2_2_HAL_PORT_PIN CYBSP_CSD_PROX_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_PROX P1_6
    #define CYBSP_CS_PROX CYBSP_CSD_PROX
    #define CYBSP_A8 CYBSP_CSD_PROX
    #define CYBSP_J2_2 CYBSP_CSD_PROX
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_PROX_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_PROX_HAL_IRQ CYBSP_CSD_PROX_HAL_IRQ
    #define CYBSP_A8_HAL_IRQ CYBSP_CSD_PROX_HAL_IRQ
    #define CYBSP_J2_2_HAL_IRQ CYBSP_CSD_PROX_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_PROX_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_PROX_HAL_DIR CYBSP_CSD_PROX_HAL_DIR
    #define CYBSP_A8_HAL_DIR CYBSP_CSD_PROX_HAL_DIR
    #define CYBSP_J2_2_HAL_DIR CYBSP_CSD_PROX_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_PROX_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_PROX_HAL_DRIVEMODE CYBSP_CSD_PROX_HAL_DRIVEMODE
    #define CYBSP_A8_HAL_DRIVEMODE CYBSP_CSD_PROX_HAL_DRIVEMODE
    #define CYBSP_J2_2_HAL_DRIVEMODE CYBSP_CSD_PROX_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_COL0_ENABLED 1U
#define CYBSP_CS_COL0_ENABLED CYBSP_CSD_COL0_ENABLED
#define CYBSP_CSD_COL0_PORT GPIO_PRT1
#define CYBSP_CS_COL0_PORT CYBSP_CSD_COL0_PORT
#define CYBSP_CSD_COL0_PORT_NUM 1U
#define CYBSP_CS_COL0_PORT_NUM CYBSP_CSD_COL0_PORT_NUM
#define CYBSP_CSD_COL0_PIN 7U
#define CYBSP_CS_COL0_PIN CYBSP_CSD_COL0_PIN
#define CYBSP_CSD_COL0_NUM 7U
#define CYBSP_CS_COL0_NUM CYBSP_CSD_COL0_NUM
#define CYBSP_CSD_COL0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_COL0_DRIVEMODE CYBSP_CSD_COL0_DRIVEMODE
#define CYBSP_CSD_COL0_INIT_DRIVESTATE 1
#define CYBSP_CS_COL0_INIT_DRIVESTATE CYBSP_CSD_COL0_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_7_HSIOM
    #define ioss_0_port_1_pin_7_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_COL0_HSIOM ioss_0_port_1_pin_7_HSIOM
#define CYBSP_CS_COL0_HSIOM CYBSP_CSD_COL0_HSIOM
#define CYBSP_CSD_COL0_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_CS_COL0_IRQ CYBSP_CSD_COL0_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL0_HAL_PORT_PIN P1_7
    #define CYBSP_CS_COL0_HAL_PORT_PIN CYBSP_CSD_COL0_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL0 P1_7
    #define CYBSP_CS_COL0 CYBSP_CSD_COL0
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL0_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_COL0_HAL_IRQ CYBSP_CSD_COL0_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL0_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_COL0_HAL_DIR CYBSP_CSD_COL0_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL0_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_COL0_HAL_DRIVEMODE CYBSP_CSD_COL0_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_COL1_ENABLED 1U
#define CYBSP_CS_COL1_ENABLED CYBSP_CSD_COL1_ENABLED
#define CYBSP_A0_ENABLED CYBSP_CSD_COL1_ENABLED
#define CYBSP_J2_1_ENABLED CYBSP_CSD_COL1_ENABLED
#define CYBSP_CSD_COL1_PORT GPIO_PRT2
#define CYBSP_CS_COL1_PORT CYBSP_CSD_COL1_PORT
#define CYBSP_A0_PORT CYBSP_CSD_COL1_PORT
#define CYBSP_J2_1_PORT CYBSP_CSD_COL1_PORT
#define CYBSP_CSD_COL1_PORT_NUM 2U
#define CYBSP_CS_COL1_PORT_NUM CYBSP_CSD_COL1_PORT_NUM
#define CYBSP_A0_PORT_NUM CYBSP_CSD_COL1_PORT_NUM
#define CYBSP_J2_1_PORT_NUM CYBSP_CSD_COL1_PORT_NUM
#define CYBSP_CSD_COL1_PIN 0U
#define CYBSP_CS_COL1_PIN CYBSP_CSD_COL1_PIN
#define CYBSP_A0_PIN CYBSP_CSD_COL1_PIN
#define CYBSP_J2_1_PIN CYBSP_CSD_COL1_PIN
#define CYBSP_CSD_COL1_NUM 0U
#define CYBSP_CS_COL1_NUM CYBSP_CSD_COL1_NUM
#define CYBSP_A0_NUM CYBSP_CSD_COL1_NUM
#define CYBSP_J2_1_NUM CYBSP_CSD_COL1_NUM
#define CYBSP_CSD_COL1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_COL1_DRIVEMODE CYBSP_CSD_COL1_DRIVEMODE
#define CYBSP_A0_DRIVEMODE CYBSP_CSD_COL1_DRIVEMODE
#define CYBSP_J2_1_DRIVEMODE CYBSP_CSD_COL1_DRIVEMODE
#define CYBSP_CSD_COL1_INIT_DRIVESTATE 1
#define CYBSP_CS_COL1_INIT_DRIVESTATE CYBSP_CSD_COL1_INIT_DRIVESTATE
#define CYBSP_A0_INIT_DRIVESTATE CYBSP_CSD_COL1_INIT_DRIVESTATE
#define CYBSP_J2_1_INIT_DRIVESTATE CYBSP_CSD_COL1_INIT_DRIVESTATE
#ifndef ioss_0_port_2_pin_0_HSIOM
    #define ioss_0_port_2_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_COL1_HSIOM ioss_0_port_2_pin_0_HSIOM
#define CYBSP_CS_COL1_HSIOM CYBSP_CSD_COL1_HSIOM
#define CYBSP_A0_HSIOM CYBSP_CSD_COL1_HSIOM
#define CYBSP_J2_1_HSIOM CYBSP_CSD_COL1_HSIOM
#define CYBSP_CSD_COL1_IRQ ioss_interrupts_gpio_2_IRQn
#define CYBSP_CS_COL1_IRQ CYBSP_CSD_COL1_IRQ
#define CYBSP_A0_IRQ CYBSP_CSD_COL1_IRQ
#define CYBSP_J2_1_IRQ CYBSP_CSD_COL1_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL1_HAL_PORT_PIN P2_0
    #define CYBSP_CS_COL1_HAL_PORT_PIN CYBSP_CSD_COL1_HAL_PORT_PIN
    #define CYBSP_A0_HAL_PORT_PIN CYBSP_CSD_COL1_HAL_PORT_PIN
    #define CYBSP_J2_1_HAL_PORT_PIN CYBSP_CSD_COL1_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL1 P2_0
    #define CYBSP_CS_COL1 CYBSP_CSD_COL1
    #define CYBSP_A0 CYBSP_CSD_COL1
    #define CYBSP_J2_1 CYBSP_CSD_COL1
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL1_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_COL1_HAL_IRQ CYBSP_CSD_COL1_HAL_IRQ
    #define CYBSP_A0_HAL_IRQ CYBSP_CSD_COL1_HAL_IRQ
    #define CYBSP_J2_1_HAL_IRQ CYBSP_CSD_COL1_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL1_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_COL1_HAL_DIR CYBSP_CSD_COL1_HAL_DIR
    #define CYBSP_A0_HAL_DIR CYBSP_CSD_COL1_HAL_DIR
    #define CYBSP_J2_1_HAL_DIR CYBSP_CSD_COL1_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL1_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_COL1_HAL_DRIVEMODE CYBSP_CSD_COL1_HAL_DRIVEMODE
    #define CYBSP_A0_HAL_DRIVEMODE CYBSP_CSD_COL1_HAL_DRIVEMODE
    #define CYBSP_J2_1_HAL_DRIVEMODE CYBSP_CSD_COL1_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_COL2_ENABLED 1U
#define CYBSP_CS_COL2_ENABLED CYBSP_CSD_COL2_ENABLED
#define CYBSP_A1_ENABLED CYBSP_CSD_COL2_ENABLED
#define CYBSP_J2_3_ENABLED CYBSP_CSD_COL2_ENABLED
#define CYBSP_CSD_COL2_PORT GPIO_PRT2
#define CYBSP_CS_COL2_PORT CYBSP_CSD_COL2_PORT
#define CYBSP_A1_PORT CYBSP_CSD_COL2_PORT
#define CYBSP_J2_3_PORT CYBSP_CSD_COL2_PORT
#define CYBSP_CSD_COL2_PORT_NUM 2U
#define CYBSP_CS_COL2_PORT_NUM CYBSP_CSD_COL2_PORT_NUM
#define CYBSP_A1_PORT_NUM CYBSP_CSD_COL2_PORT_NUM
#define CYBSP_J2_3_PORT_NUM CYBSP_CSD_COL2_PORT_NUM
#define CYBSP_CSD_COL2_PIN 1U
#define CYBSP_CS_COL2_PIN CYBSP_CSD_COL2_PIN
#define CYBSP_A1_PIN CYBSP_CSD_COL2_PIN
#define CYBSP_J2_3_PIN CYBSP_CSD_COL2_PIN
#define CYBSP_CSD_COL2_NUM 1U
#define CYBSP_CS_COL2_NUM CYBSP_CSD_COL2_NUM
#define CYBSP_A1_NUM CYBSP_CSD_COL2_NUM
#define CYBSP_J2_3_NUM CYBSP_CSD_COL2_NUM
#define CYBSP_CSD_COL2_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_COL2_DRIVEMODE CYBSP_CSD_COL2_DRIVEMODE
#define CYBSP_A1_DRIVEMODE CYBSP_CSD_COL2_DRIVEMODE
#define CYBSP_J2_3_DRIVEMODE CYBSP_CSD_COL2_DRIVEMODE
#define CYBSP_CSD_COL2_INIT_DRIVESTATE 1
#define CYBSP_CS_COL2_INIT_DRIVESTATE CYBSP_CSD_COL2_INIT_DRIVESTATE
#define CYBSP_A1_INIT_DRIVESTATE CYBSP_CSD_COL2_INIT_DRIVESTATE
#define CYBSP_J2_3_INIT_DRIVESTATE CYBSP_CSD_COL2_INIT_DRIVESTATE
#ifndef ioss_0_port_2_pin_1_HSIOM
    #define ioss_0_port_2_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_COL2_HSIOM ioss_0_port_2_pin_1_HSIOM
#define CYBSP_CS_COL2_HSIOM CYBSP_CSD_COL2_HSIOM
#define CYBSP_A1_HSIOM CYBSP_CSD_COL2_HSIOM
#define CYBSP_J2_3_HSIOM CYBSP_CSD_COL2_HSIOM
#define CYBSP_CSD_COL2_IRQ ioss_interrupts_gpio_2_IRQn
#define CYBSP_CS_COL2_IRQ CYBSP_CSD_COL2_IRQ
#define CYBSP_A1_IRQ CYBSP_CSD_COL2_IRQ
#define CYBSP_J2_3_IRQ CYBSP_CSD_COL2_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL2_HAL_PORT_PIN P2_1
    #define CYBSP_CS_COL2_HAL_PORT_PIN CYBSP_CSD_COL2_HAL_PORT_PIN
    #define CYBSP_A1_HAL_PORT_PIN CYBSP_CSD_COL2_HAL_PORT_PIN
    #define CYBSP_J2_3_HAL_PORT_PIN CYBSP_CSD_COL2_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL2 P2_1
    #define CYBSP_CS_COL2 CYBSP_CSD_COL2
    #define CYBSP_A1 CYBSP_CSD_COL2
    #define CYBSP_J2_3 CYBSP_CSD_COL2
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL2_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_COL2_HAL_IRQ CYBSP_CSD_COL2_HAL_IRQ
    #define CYBSP_A1_HAL_IRQ CYBSP_CSD_COL2_HAL_IRQ
    #define CYBSP_J2_3_HAL_IRQ CYBSP_CSD_COL2_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL2_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_COL2_HAL_DIR CYBSP_CSD_COL2_HAL_DIR
    #define CYBSP_A1_HAL_DIR CYBSP_CSD_COL2_HAL_DIR
    #define CYBSP_J2_3_HAL_DIR CYBSP_CSD_COL2_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL2_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_COL2_HAL_DRIVEMODE CYBSP_CSD_COL2_HAL_DRIVEMODE
    #define CYBSP_A1_HAL_DRIVEMODE CYBSP_CSD_COL2_HAL_DRIVEMODE
    #define CYBSP_J2_3_HAL_DRIVEMODE CYBSP_CSD_COL2_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_COL3_ENABLED 1U
#define CYBSP_CS_COL3_ENABLED CYBSP_CSD_COL3_ENABLED
#define CYBSP_A2_ENABLED CYBSP_CSD_COL3_ENABLED
#define CYBSP_J2_5_ENABLED CYBSP_CSD_COL3_ENABLED
#define CYBSP_CSD_COL3_PORT GPIO_PRT2
#define CYBSP_CS_COL3_PORT CYBSP_CSD_COL3_PORT
#define CYBSP_A2_PORT CYBSP_CSD_COL3_PORT
#define CYBSP_J2_5_PORT CYBSP_CSD_COL3_PORT
#define CYBSP_CSD_COL3_PORT_NUM 2U
#define CYBSP_CS_COL3_PORT_NUM CYBSP_CSD_COL3_PORT_NUM
#define CYBSP_A2_PORT_NUM CYBSP_CSD_COL3_PORT_NUM
#define CYBSP_J2_5_PORT_NUM CYBSP_CSD_COL3_PORT_NUM
#define CYBSP_CSD_COL3_PIN 2U
#define CYBSP_CS_COL3_PIN CYBSP_CSD_COL3_PIN
#define CYBSP_A2_PIN CYBSP_CSD_COL3_PIN
#define CYBSP_J2_5_PIN CYBSP_CSD_COL3_PIN
#define CYBSP_CSD_COL3_NUM 2U
#define CYBSP_CS_COL3_NUM CYBSP_CSD_COL3_NUM
#define CYBSP_A2_NUM CYBSP_CSD_COL3_NUM
#define CYBSP_J2_5_NUM CYBSP_CSD_COL3_NUM
#define CYBSP_CSD_COL3_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_COL3_DRIVEMODE CYBSP_CSD_COL3_DRIVEMODE
#define CYBSP_A2_DRIVEMODE CYBSP_CSD_COL3_DRIVEMODE
#define CYBSP_J2_5_DRIVEMODE CYBSP_CSD_COL3_DRIVEMODE
#define CYBSP_CSD_COL3_INIT_DRIVESTATE 1
#define CYBSP_CS_COL3_INIT_DRIVESTATE CYBSP_CSD_COL3_INIT_DRIVESTATE
#define CYBSP_A2_INIT_DRIVESTATE CYBSP_CSD_COL3_INIT_DRIVESTATE
#define CYBSP_J2_5_INIT_DRIVESTATE CYBSP_CSD_COL3_INIT_DRIVESTATE
#ifndef ioss_0_port_2_pin_2_HSIOM
    #define ioss_0_port_2_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_COL3_HSIOM ioss_0_port_2_pin_2_HSIOM
#define CYBSP_CS_COL3_HSIOM CYBSP_CSD_COL3_HSIOM
#define CYBSP_A2_HSIOM CYBSP_CSD_COL3_HSIOM
#define CYBSP_J2_5_HSIOM CYBSP_CSD_COL3_HSIOM
#define CYBSP_CSD_COL3_IRQ ioss_interrupts_gpio_2_IRQn
#define CYBSP_CS_COL3_IRQ CYBSP_CSD_COL3_IRQ
#define CYBSP_A2_IRQ CYBSP_CSD_COL3_IRQ
#define CYBSP_J2_5_IRQ CYBSP_CSD_COL3_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL3_HAL_PORT_PIN P2_2
    #define CYBSP_CS_COL3_HAL_PORT_PIN CYBSP_CSD_COL3_HAL_PORT_PIN
    #define CYBSP_A2_HAL_PORT_PIN CYBSP_CSD_COL3_HAL_PORT_PIN
    #define CYBSP_J2_5_HAL_PORT_PIN CYBSP_CSD_COL3_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL3 P2_2
    #define CYBSP_CS_COL3 CYBSP_CSD_COL3
    #define CYBSP_A2 CYBSP_CSD_COL3
    #define CYBSP_J2_5 CYBSP_CSD_COL3
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL3_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_COL3_HAL_IRQ CYBSP_CSD_COL3_HAL_IRQ
    #define CYBSP_A2_HAL_IRQ CYBSP_CSD_COL3_HAL_IRQ
    #define CYBSP_J2_5_HAL_IRQ CYBSP_CSD_COL3_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL3_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_COL3_HAL_DIR CYBSP_CSD_COL3_HAL_DIR
    #define CYBSP_A2_HAL_DIR CYBSP_CSD_COL3_HAL_DIR
    #define CYBSP_J2_5_HAL_DIR CYBSP_CSD_COL3_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL3_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_COL3_HAL_DRIVEMODE CYBSP_CSD_COL3_HAL_DRIVEMODE
    #define CYBSP_A2_HAL_DRIVEMODE CYBSP_CSD_COL3_HAL_DRIVEMODE
    #define CYBSP_J2_5_HAL_DRIVEMODE CYBSP_CSD_COL3_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_COL4_ENABLED 1U
#define CYBSP_CS_COL4_ENABLED CYBSP_CSD_COL4_ENABLED
#define CYBSP_A3_ENABLED CYBSP_CSD_COL4_ENABLED
#define CYBSP_J2_7_ENABLED CYBSP_CSD_COL4_ENABLED
#define CYBSP_CSD_COL4_PORT GPIO_PRT2
#define CYBSP_CS_COL4_PORT CYBSP_CSD_COL4_PORT
#define CYBSP_A3_PORT CYBSP_CSD_COL4_PORT
#define CYBSP_J2_7_PORT CYBSP_CSD_COL4_PORT
#define CYBSP_CSD_COL4_PORT_NUM 2U
#define CYBSP_CS_COL4_PORT_NUM CYBSP_CSD_COL4_PORT_NUM
#define CYBSP_A3_PORT_NUM CYBSP_CSD_COL4_PORT_NUM
#define CYBSP_J2_7_PORT_NUM CYBSP_CSD_COL4_PORT_NUM
#define CYBSP_CSD_COL4_PIN 3U
#define CYBSP_CS_COL4_PIN CYBSP_CSD_COL4_PIN
#define CYBSP_A3_PIN CYBSP_CSD_COL4_PIN
#define CYBSP_J2_7_PIN CYBSP_CSD_COL4_PIN
#define CYBSP_CSD_COL4_NUM 3U
#define CYBSP_CS_COL4_NUM CYBSP_CSD_COL4_NUM
#define CYBSP_A3_NUM CYBSP_CSD_COL4_NUM
#define CYBSP_J2_7_NUM CYBSP_CSD_COL4_NUM
#define CYBSP_CSD_COL4_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_COL4_DRIVEMODE CYBSP_CSD_COL4_DRIVEMODE
#define CYBSP_A3_DRIVEMODE CYBSP_CSD_COL4_DRIVEMODE
#define CYBSP_J2_7_DRIVEMODE CYBSP_CSD_COL4_DRIVEMODE
#define CYBSP_CSD_COL4_INIT_DRIVESTATE 1
#define CYBSP_CS_COL4_INIT_DRIVESTATE CYBSP_CSD_COL4_INIT_DRIVESTATE
#define CYBSP_A3_INIT_DRIVESTATE CYBSP_CSD_COL4_INIT_DRIVESTATE
#define CYBSP_J2_7_INIT_DRIVESTATE CYBSP_CSD_COL4_INIT_DRIVESTATE
#ifndef ioss_0_port_2_pin_3_HSIOM
    #define ioss_0_port_2_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_COL4_HSIOM ioss_0_port_2_pin_3_HSIOM
#define CYBSP_CS_COL4_HSIOM CYBSP_CSD_COL4_HSIOM
#define CYBSP_A3_HSIOM CYBSP_CSD_COL4_HSIOM
#define CYBSP_J2_7_HSIOM CYBSP_CSD_COL4_HSIOM
#define CYBSP_CSD_COL4_IRQ ioss_interrupts_gpio_2_IRQn
#define CYBSP_CS_COL4_IRQ CYBSP_CSD_COL4_IRQ
#define CYBSP_A3_IRQ CYBSP_CSD_COL4_IRQ
#define CYBSP_J2_7_IRQ CYBSP_CSD_COL4_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL4_HAL_PORT_PIN P2_3
    #define CYBSP_CS_COL4_HAL_PORT_PIN CYBSP_CSD_COL4_HAL_PORT_PIN
    #define CYBSP_A3_HAL_PORT_PIN CYBSP_CSD_COL4_HAL_PORT_PIN
    #define CYBSP_J2_7_HAL_PORT_PIN CYBSP_CSD_COL4_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL4 P2_3
    #define CYBSP_CS_COL4 CYBSP_CSD_COL4
    #define CYBSP_A3 CYBSP_CSD_COL4
    #define CYBSP_J2_7 CYBSP_CSD_COL4
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL4_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_COL4_HAL_IRQ CYBSP_CSD_COL4_HAL_IRQ
    #define CYBSP_A3_HAL_IRQ CYBSP_CSD_COL4_HAL_IRQ
    #define CYBSP_J2_7_HAL_IRQ CYBSP_CSD_COL4_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL4_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_COL4_HAL_DIR CYBSP_CSD_COL4_HAL_DIR
    #define CYBSP_A3_HAL_DIR CYBSP_CSD_COL4_HAL_DIR
    #define CYBSP_J2_7_HAL_DIR CYBSP_CSD_COL4_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_COL4_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_COL4_HAL_DRIVEMODE CYBSP_CSD_COL4_HAL_DRIVEMODE
    #define CYBSP_A3_HAL_DRIVEMODE CYBSP_CSD_COL4_HAL_DRIVEMODE
    #define CYBSP_J2_7_HAL_DRIVEMODE CYBSP_CSD_COL4_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_POTENTIOMETER_INPUT (P2_4)
    #define CYBSP_A4 CYBSP_POTENTIOMETER_INPUT
    #define CYBSP_J2_9 CYBSP_POTENTIOMETER_INPUT
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_A5 (P2_5)
    #define CYBSP_J2_11 CYBSP_A5
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_LED_RGB_GREEN (P2_6)
    #define CYBSP_USER_LED2 CYBSP_LED_RGB_GREEN
    #define CYBSP_A6 CYBSP_LED_RGB_GREEN
    #define CYBSP_J2_13 CYBSP_LED_RGB_GREEN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_D9 (P2_7)
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_I2C_SCL (P3_0)
    #define CYBSP_D15 CYBSP_I2C_SCL
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_I2C_SDA (P3_1)
    #define CYBSP_D14 CYBSP_I2C_SDA
#endif //defined (CY_USING_HAL)
#define CYBSP_SWDIO_ENABLED 1U
#define CYBSP_SWDIO_PORT GPIO_PRT3
#define CYBSP_SWDIO_PORT_NUM 3U
#define CYBSP_SWDIO_PIN 2U
#define CYBSP_SWDIO_NUM 2U
#define CYBSP_SWDIO_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_SWDIO_INIT_DRIVESTATE 1
#ifndef ioss_0_port_3_pin_2_HSIOM
    #define ioss_0_port_3_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SWDIO_HSIOM ioss_0_port_3_pin_2_HSIOM
#define CYBSP_SWDIO_IRQ ioss_interrupts_gpio_3_IRQn
#if defined (CY_USING_HAL)
    #define CYBSP_SWDIO_HAL_PORT_PIN P3_2
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SWDIO P3_2
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SWDIO_HAL_IRQ CYHAL_GPIO_IRQ_NONE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SWDIO_HAL_DIR CYHAL_GPIO_DIR_BIDIRECTIONAL 
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SWDIO_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_STRONG
#endif //defined (CY_USING_HAL)
#define CYBSP_SWDCK_ENABLED 1U
#define CYBSP_SWDCK_PORT GPIO_PRT3
#define CYBSP_SWDCK_PORT_NUM 3U
#define CYBSP_SWDCK_PIN 3U
#define CYBSP_SWDCK_NUM 3U
#define CYBSP_SWDCK_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_SWDCK_INIT_DRIVESTATE 1
#ifndef ioss_0_port_3_pin_3_HSIOM
    #define ioss_0_port_3_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SWDCK_HSIOM ioss_0_port_3_pin_3_HSIOM
#define CYBSP_SWDCK_IRQ ioss_interrupts_gpio_3_IRQn
#if defined (CY_USING_HAL)
    #define CYBSP_SWDCK_HAL_PORT_PIN P3_3
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SWDCK P3_3
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SWDCK_HAL_IRQ CYHAL_GPIO_IRQ_NONE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SWDCK_HAL_DIR CYHAL_GPIO_DIR_BIDIRECTIONAL 
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_SWDCK_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_STRONG
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_LED_RGB_RED (P3_4)
    #define CYBSP_USER_LED1 CYBSP_LED_RGB_RED
    #define CYBSP_USER_LED CYBSP_LED_RGB_RED
    #define CYBSP_A7 CYBSP_LED_RGB_RED
    #define CYBSP_J2_15 CYBSP_LED_RGB_RED
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_D5 (P3_5)
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_LED_RGB_BLUE (P3_6)
    #define CYBSP_USER_LED3 CYBSP_LED_RGB_BLUE
    #define CYBSP_A15 CYBSP_LED_RGB_BLUE
    #define CYBSP_J2_16 CYBSP_LED_RGB_BLUE
#endif //defined (CY_USING_HAL)
#define CYBSP_CSD_BTN_TX_ENABLED 1U
#define CYBSP_CS_BTN_TX_ENABLED CYBSP_CSD_BTN_TX_ENABLED
#define CYBSP_D6_ENABLED CYBSP_CSD_BTN_TX_ENABLED
#define CYBSP_CSD_BTN_TX_PORT GPIO_PRT3
#define CYBSP_CS_BTN_TX_PORT CYBSP_CSD_BTN_TX_PORT
#define CYBSP_D6_PORT CYBSP_CSD_BTN_TX_PORT
#define CYBSP_CSD_BTN_TX_PORT_NUM 3U
#define CYBSP_CS_BTN_TX_PORT_NUM CYBSP_CSD_BTN_TX_PORT_NUM
#define CYBSP_D6_PORT_NUM CYBSP_CSD_BTN_TX_PORT_NUM
#define CYBSP_CSD_BTN_TX_PIN 7U
#define CYBSP_CS_BTN_TX_PIN CYBSP_CSD_BTN_TX_PIN
#define CYBSP_D6_PIN CYBSP_CSD_BTN_TX_PIN
#define CYBSP_CSD_BTN_TX_NUM 7U
#define CYBSP_CS_BTN_TX_NUM CYBSP_CSD_BTN_TX_NUM
#define CYBSP_D6_NUM CYBSP_CSD_BTN_TX_NUM
#define CYBSP_CSD_BTN_TX_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CS_BTN_TX_DRIVEMODE CYBSP_CSD_BTN_TX_DRIVEMODE
#define CYBSP_D6_DRIVEMODE CYBSP_CSD_BTN_TX_DRIVEMODE
#define CYBSP_CSD_BTN_TX_INIT_DRIVESTATE 1
#define CYBSP_CS_BTN_TX_INIT_DRIVESTATE CYBSP_CSD_BTN_TX_INIT_DRIVESTATE
#define CYBSP_D6_INIT_DRIVESTATE CYBSP_CSD_BTN_TX_INIT_DRIVESTATE
#ifndef ioss_0_port_3_pin_7_HSIOM
    #define ioss_0_port_3_pin_7_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CSD_BTN_TX_HSIOM ioss_0_port_3_pin_7_HSIOM
#define CYBSP_CS_BTN_TX_HSIOM CYBSP_CSD_BTN_TX_HSIOM
#define CYBSP_D6_HSIOM CYBSP_CSD_BTN_TX_HSIOM
#define CYBSP_CSD_BTN_TX_IRQ ioss_interrupts_gpio_3_IRQn
#define CYBSP_CS_BTN_TX_IRQ CYBSP_CSD_BTN_TX_IRQ
#define CYBSP_D6_IRQ CYBSP_CSD_BTN_TX_IRQ
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN_TX_HAL_PORT_PIN P3_7
    #define CYBSP_CS_BTN_TX_HAL_PORT_PIN CYBSP_CSD_BTN_TX_HAL_PORT_PIN
    #define CYBSP_D6_HAL_PORT_PIN CYBSP_CSD_BTN_TX_HAL_PORT_PIN
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN_TX P3_7
    #define CYBSP_CS_BTN_TX CYBSP_CSD_BTN_TX
    #define CYBSP_D6 CYBSP_CSD_BTN_TX
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN_TX_HAL_IRQ CYHAL_GPIO_IRQ_NONE
    #define CYBSP_CS_BTN_TX_HAL_IRQ CYBSP_CSD_BTN_TX_HAL_IRQ
    #define CYBSP_D6_HAL_IRQ CYBSP_CSD_BTN_TX_HAL_IRQ
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN_TX_HAL_DIR CYHAL_GPIO_DIR_INPUT 
    #define CYBSP_CS_BTN_TX_HAL_DIR CYBSP_CSD_BTN_TX_HAL_DIR
    #define CYBSP_D6_HAL_DIR CYBSP_CSD_BTN_TX_HAL_DIR
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CSD_BTN_TX_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
    #define CYBSP_CS_BTN_TX_HAL_DRIVEMODE CYBSP_CSD_BTN_TX_HAL_DRIVEMODE
    #define CYBSP_D6_HAL_DRIVEMODE CYBSP_CSD_BTN_TX_HAL_DRIVEMODE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_A9 (P4_0)
    #define CYBSP_J2_4 CYBSP_A9
#endif //defined (CY_USING_HAL)
#define CYBSP_CMOD_ENABLED 1U
#define CYBSP_CMOD_PORT GPIO_PRT4
#define CYBSP_CMOD_PORT_NUM 4U
#define CYBSP_CMOD_PIN 1U
#define CYBSP_CMOD_NUM 1U
#define CYBSP_CMOD_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CMOD_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_1_HSIOM
    #define ioss_0_port_4_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CMOD_HSIOM ioss_0_port_4_pin_1_HSIOM
#define CYBSP_CMOD_IRQ ioss_interrupt_gpio_IRQn
#if defined (CY_USING_HAL)
    #define CYBSP_CMOD_HAL_PORT_PIN P4_1
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CMOD P4_1
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CMOD_HAL_IRQ CYHAL_GPIO_IRQ_NONE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CMOD_HAL_DIR CYHAL_GPIO_DIR_INPUT 
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CMOD_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
#endif //defined (CY_USING_HAL)
#define CYBSP_CINTA_ENABLED 1U
#define CYBSP_CINTA_PORT GPIO_PRT4
#define CYBSP_CINTA_PORT_NUM 4U
#define CYBSP_CINTA_PIN 2U
#define CYBSP_CINTA_NUM 2U
#define CYBSP_CINTA_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CINTA_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_2_HSIOM
    #define ioss_0_port_4_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CINTA_HSIOM ioss_0_port_4_pin_2_HSIOM
#define CYBSP_CINTA_IRQ ioss_interrupt_gpio_IRQn
#if defined (CY_USING_HAL)
    #define CYBSP_CINTA_HAL_PORT_PIN P4_2
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CINTA P4_2
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CINTA_HAL_IRQ CYHAL_GPIO_IRQ_NONE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CINTA_HAL_DIR CYHAL_GPIO_DIR_INPUT 
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CINTA_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
#endif //defined (CY_USING_HAL)
#define CYBSP_CINTB_ENABLED 1U
#define CYBSP_CINTB_PORT GPIO_PRT4
#define CYBSP_CINTB_PORT_NUM 4U
#define CYBSP_CINTB_PIN 3U
#define CYBSP_CINTB_NUM 3U
#define CYBSP_CINTB_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_CINTB_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_3_HSIOM
    #define ioss_0_port_4_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_CINTB_HSIOM ioss_0_port_4_pin_3_HSIOM
#define CYBSP_CINTB_IRQ ioss_interrupt_gpio_IRQn
#if defined (CY_USING_HAL)
    #define CYBSP_CINTB_HAL_PORT_PIN P4_3
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CINTB P4_3
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CINTB_HAL_IRQ CYHAL_GPIO_IRQ_NONE
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CINTB_HAL_DIR CYHAL_GPIO_DIR_INPUT 
#endif //defined (CY_USING_HAL)
#if defined (CY_USING_HAL)
    #define CYBSP_CINTB_HAL_DRIVEMODE CYHAL_GPIO_DRIVE_ANALOG
#endif //defined (CY_USING_HAL)

extern const cy_stc_gpio_pin_config_t CYBSP_CSD_ROW0_config;
#define CYBSP_CS_ROW0_config CYBSP_CSD_ROW0_config
#define CYBSP_SPI_CS_config CYBSP_CSD_ROW0_config
#define CYBSP_D10_config CYBSP_CSD_ROW0_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_ROW0_obj;
    #define CYBSP_CS_ROW0_obj CYBSP_CSD_ROW0_obj
    #define CYBSP_SPI_CS_obj CYBSP_CSD_ROW0_obj
    #define CYBSP_D10_obj CYBSP_CSD_ROW0_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_BTN1_config;
#define CYBSP_CS_BTN1_config CYBSP_CSD_BTN1_config
#define CYBSP_A11_config CYBSP_CSD_BTN1_config
#define CYBSP_J2_8_config CYBSP_CSD_BTN1_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_BTN1_obj;
    #define CYBSP_CS_BTN1_obj CYBSP_CSD_BTN1_obj
    #define CYBSP_A11_obj CYBSP_CSD_BTN1_obj
    #define CYBSP_J2_8_obj CYBSP_CSD_BTN1_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_BTN2_config;
#define CYBSP_CS_BTN2_config CYBSP_CSD_BTN2_config
#define CYBSP_D7_config CYBSP_CSD_BTN2_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_BTN2_obj;
    #define CYBSP_CS_BTN2_obj CYBSP_CSD_BTN2_obj
    #define CYBSP_D7_obj CYBSP_CSD_BTN2_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_COL5_config;
#define CYBSP_CS_COL5_config CYBSP_CSD_COL5_config
#define CYBSP_D8_config CYBSP_CSD_COL5_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_COL5_obj;
    #define CYBSP_CS_COL5_obj CYBSP_CSD_COL5_obj
    #define CYBSP_D8_obj CYBSP_CSD_COL5_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_COL6_config;
#define CYBSP_CS_COL6_config CYBSP_CSD_COL6_config
#define CYBSP_A12_config CYBSP_CSD_COL6_config
#define CYBSP_J2_10_config CYBSP_CSD_COL6_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_COL6_obj;
    #define CYBSP_CS_COL6_obj CYBSP_CSD_COL6_obj
    #define CYBSP_A12_obj CYBSP_CSD_COL6_obj
    #define CYBSP_J2_10_obj CYBSP_CSD_COL6_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_ROW2_config;
#define CYBSP_CS_ROW2_config CYBSP_CSD_ROW2_config
#define CYBSP_SPI_MOSI_config CYBSP_CSD_ROW2_config
#define CYBSP_D11_config CYBSP_CSD_ROW2_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_ROW2_obj;
    #define CYBSP_CS_ROW2_obj CYBSP_CSD_ROW2_obj
    #define CYBSP_SPI_MOSI_obj CYBSP_CSD_ROW2_obj
    #define CYBSP_D11_obj CYBSP_CSD_ROW2_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_ROW3_config;
#define CYBSP_CS_ROW3_config CYBSP_CSD_ROW3_config
#define CYBSP_SPI_MISO_config CYBSP_CSD_ROW3_config
#define CYBSP_D12_config CYBSP_CSD_ROW3_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_ROW3_obj;
    #define CYBSP_CS_ROW3_obj CYBSP_CSD_ROW3_obj
    #define CYBSP_SPI_MISO_obj CYBSP_CSD_ROW3_obj
    #define CYBSP_D12_obj CYBSP_CSD_ROW3_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_ROW4_config;
#define CYBSP_CS_ROW4_config CYBSP_CSD_ROW4_config
#define CYBSP_SPI_CLK_config CYBSP_CSD_ROW4_config
#define CYBSP_D13_config CYBSP_CSD_ROW4_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_ROW4_obj;
    #define CYBSP_CS_ROW4_obj CYBSP_CSD_ROW4_obj
    #define CYBSP_SPI_CLK_obj CYBSP_CSD_ROW4_obj
    #define CYBSP_D13_obj CYBSP_CSD_ROW4_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_ROW5_config;
#define CYBSP_CS_ROW5_config CYBSP_CSD_ROW5_config
#define CYBSP_D3_config CYBSP_CSD_ROW5_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_ROW5_obj;
    #define CYBSP_CS_ROW5_obj CYBSP_CSD_ROW5_obj
    #define CYBSP_D3_obj CYBSP_CSD_ROW5_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_ROW6_config;
#define CYBSP_CS_ROW6_config CYBSP_CSD_ROW6_config
#define CYBSP_D2_config CYBSP_CSD_ROW6_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_ROW6_obj;
    #define CYBSP_CS_ROW6_obj CYBSP_CSD_ROW6_obj
    #define CYBSP_D2_obj CYBSP_CSD_ROW6_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_ROW1_config;
#define CYBSP_CS_ROW1_config CYBSP_CSD_ROW1_config
#define CYBSP_D4_config CYBSP_CSD_ROW1_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_ROW1_obj;
    #define CYBSP_CS_ROW1_obj CYBSP_CSD_ROW1_obj
    #define CYBSP_D4_obj CYBSP_CSD_ROW1_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_PROX_config;
#define CYBSP_CS_PROX_config CYBSP_CSD_PROX_config
#define CYBSP_A8_config CYBSP_CSD_PROX_config
#define CYBSP_J2_2_config CYBSP_CSD_PROX_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_PROX_obj;
    #define CYBSP_CS_PROX_obj CYBSP_CSD_PROX_obj
    #define CYBSP_A8_obj CYBSP_CSD_PROX_obj
    #define CYBSP_J2_2_obj CYBSP_CSD_PROX_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_COL0_config;
#define CYBSP_CS_COL0_config CYBSP_CSD_COL0_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_COL0_obj;
    #define CYBSP_CS_COL0_obj CYBSP_CSD_COL0_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_COL1_config;
#define CYBSP_CS_COL1_config CYBSP_CSD_COL1_config
#define CYBSP_A0_config CYBSP_CSD_COL1_config
#define CYBSP_J2_1_config CYBSP_CSD_COL1_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_COL1_obj;
    #define CYBSP_CS_COL1_obj CYBSP_CSD_COL1_obj
    #define CYBSP_A0_obj CYBSP_CSD_COL1_obj
    #define CYBSP_J2_1_obj CYBSP_CSD_COL1_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_COL2_config;
#define CYBSP_CS_COL2_config CYBSP_CSD_COL2_config
#define CYBSP_A1_config CYBSP_CSD_COL2_config
#define CYBSP_J2_3_config CYBSP_CSD_COL2_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_COL2_obj;
    #define CYBSP_CS_COL2_obj CYBSP_CSD_COL2_obj
    #define CYBSP_A1_obj CYBSP_CSD_COL2_obj
    #define CYBSP_J2_3_obj CYBSP_CSD_COL2_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_COL3_config;
#define CYBSP_CS_COL3_config CYBSP_CSD_COL3_config
#define CYBSP_A2_config CYBSP_CSD_COL3_config
#define CYBSP_J2_5_config CYBSP_CSD_COL3_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_COL3_obj;
    #define CYBSP_CS_COL3_obj CYBSP_CSD_COL3_obj
    #define CYBSP_A2_obj CYBSP_CSD_COL3_obj
    #define CYBSP_J2_5_obj CYBSP_CSD_COL3_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_COL4_config;
#define CYBSP_CS_COL4_config CYBSP_CSD_COL4_config
#define CYBSP_A3_config CYBSP_CSD_COL4_config
#define CYBSP_J2_7_config CYBSP_CSD_COL4_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_COL4_obj;
    #define CYBSP_CS_COL4_obj CYBSP_CSD_COL4_obj
    #define CYBSP_A3_obj CYBSP_CSD_COL4_obj
    #define CYBSP_J2_7_obj CYBSP_CSD_COL4_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_SWDIO_config;
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_SWDIO_obj;
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_SWDCK_config;
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_SWDCK_obj;
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CSD_BTN_TX_config;
#define CYBSP_CS_BTN_TX_config CYBSP_CSD_BTN_TX_config
#define CYBSP_D6_config CYBSP_CSD_BTN_TX_config
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CSD_BTN_TX_obj;
    #define CYBSP_CS_BTN_TX_obj CYBSP_CSD_BTN_TX_obj
    #define CYBSP_D6_obj CYBSP_CSD_BTN_TX_obj
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CMOD_config;
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CMOD_obj;
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CINTA_config;
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CINTA_obj;
#endif //defined (CY_USING_HAL)
extern const cy_stc_gpio_pin_config_t CYBSP_CINTB_config;
#if defined (CY_USING_HAL)
    extern const cyhal_resource_inst_t CYBSP_CINTB_obj;
#endif //defined (CY_USING_HAL)

void init_cycfg_pins(void);

#if defined(__cplusplus)
}
#endif


#endif /* CYCFG_PINS_H */
