[{"commit":{"message":"Polish `nmethod_entry_barrier` and RISC-V CAS related comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"}],"sha":"176ae66f45e796a60c854c2f1acb6ab872bbfdf8"},{"commit":{"message":"Remove `nmethod_entry_barrier`-related things"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"}],"sha":"c1b1b4ced7a3bb9863ee9d6517335584fe39119b"},{"commit":{"message":"Split c_ldsp and c_fldsp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"3da044f520dbba7a11c69387e310f91b5eb91790"},{"commit":{"message":"Remove useless and polish comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"20bca73fb8b7c19abb69e8a41bdeb8e077660db2"},{"commit":{"message":"Move RVC code to the proper location after rebasing (#42)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"13f36ff288b2372a968fa6a1b49ef4721193c538"},{"commit":{"message":"Rename misc functions and change the positions of some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"f1cc26d05033154a955559f3ac8b77b4740325da"},{"commit":{"message":"Remove remaining macros as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"45464957fc32375c6edbe9cb20b10166bf378c9a"},{"commit":{"message":"Remain an 'minimum_alignment' unchanged"},"files":[],"sha":"608e8d8f38a8d62245c4a4cc7b0a883287dbb299"},{"commit":{"message":"Manually inline all macros into functions as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"4835f89cbca2db389d1b9edd30b8a59fb60e8ca3"},{"commit":{"message":"Remove assembler_riscv_c.hpp as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"f4e216fdae499b8d4b791a92cdff330513987e41"},{"commit":{"message":"Remove COMPRESSIBLE & NOT_COMPRESSIBLE macros by adding one layer as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"8e6230a9ae32dc278fe02043def84ce394154c33"},{"commit":{"message":"Fix remaining CEXT -> RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"1a43e57cf7a5d14bbed944d46ad232cfae0fd8b0"},{"commit":{"message":"Remove Alignment-related changes as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"6323a4a14adc6f6d141d6b883867db7b19da9910"},{"commit":{"message":"Update licenses to the new year"},"files":[],"sha":"02ca224ef44e30f6f26062f5c5f15707b7bbd84b"},{"commit":{"message":"Cover most RVC instructions by using CompressibleRegion to cover minimal functions in C2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"49da81dea5cfd0f23deb5565f857cc50d8cc566a"},{"commit":{"message":"Revise as proposed comments, including\n- Fix macros in assembler_riscv_c.hpp\n- Remove UncompressibleRegion\n- Modify comments\n- Change names: C-Ext to RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"273072f451539c904391a18b1ee64508b1570e11"},{"commit":{"message":"Enable RVC instructions (based on the basic patch)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"85a28125256673144a4793a9eba02f66f9ce7143"},{"commit":{"message":"RVC: basic instruction set"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"76356505b540c10d755a6e99b28f487a61aa6cd9"}]