/*
 * asp_codec_axi2tdm_reg.h -- codec driver
 *
 * Copyright (c) 2021 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

#ifndef __ASP_CODEC_AXI2TDM_REG_H__
#define __ASP_CODEC_AXI2TDM_REG_H__

#define AXI2TDM_CLK_CTRL_REG                (PAGE_AXI2TDM + 0x0)
#define AXI2TDM_CODEC_DP3_UP_CLK_EN_LEN    1
#define AXI2TDM_CODEC_DP3_UP_CLK_EN_OFFSET 6
#define AXI2TDM_CODEC_DP3_DN_CLK_EN_LEN    1
#define AXI2TDM_CODEC_DP3_DN_CLK_EN_OFFSET 5
#define AXI2TDM_CODEC_DP2_UP_CLK_EN_LEN    1
#define AXI2TDM_CODEC_DP2_UP_CLK_EN_OFFSET 4
#define AXI2TDM_CODEC_DP2_DN_CLK_EN_LEN    1
#define AXI2TDM_CODEC_DP2_DN_CLK_EN_OFFSET 3
#define AXI2TDM_CODEC_DP1_UP_CLK_EN_LEN    1
#define AXI2TDM_CODEC_DP1_UP_CLK_EN_OFFSET 2
#define AXI2TDM_CODEC_DP1_DN_CLK_EN_LEN    1
#define AXI2TDM_CODEC_DP1_DN_CLK_EN_OFFSET 1
#define AXI2TDM_CODEC_DP_EN_LEN            1
#define AXI2TDM_CODEC_DP_EN_OFFSET         0

#define AXI2TDM_CLK_CTRL_REG2   AXI2TDM_CLK_CTRL_REG
#define AXI2TDM_CLK_CTRL_REG3   AXI2TDM_CLK_CTRL_REG

#define AXI2TDM_INTF1_CLK_CTRL0_REG         (PAGE_AXI2TDM + 0x4)
#define AXI2TDM_INTF3_CLK_BOOST_EN_LEN      1
#define AXI2TDM_INTF3_CLK_BOOST_EN_OFFSET   22
#define AXI2TDM_INTF2_CLK_BOOST_EN_LEN      1
#define AXI2TDM_INTF2_CLK_BOOST_EN_OFFSET   21
#define AXI2TDM_INTF1_CLK_BOOST_EN_LEN      1
#define AXI2TDM_INTF1_CLK_BOOST_EN_OFFSET   20
#define AXI2TDM_INTF3_CORE_CLK_EN_LEN       1
#define AXI2TDM_INTF3_CORE_CLK_EN_OFFSET    19
#define AXI2TDM_INTF2_CORE_CLK_EN_LEN       1
#define AXI2TDM_INTF2_CORE_CLK_EN_OFFSET    18
#define AXI2TDM_INTF1_CORE_CLK_EN_LEN       1
#define AXI2TDM_INTF1_CORE_CLK_EN_OFFSET    17
#define AXI2TDM_INTF1_I2S_TDM_MODE_LEN      2
#define AXI2TDM_INTF1_I2S_TDM_MODE_OFFSET   15
#define AXI2TDM_INTF1_MST_SLV_LEN           1
#define AXI2TDM_INTF1_MST_SLV_OFFSET        14
#define AXI2TDM_INTF1_TDM_FS_LEN            2
#define AXI2TDM_INTF1_TDM_FS_OFFSET         12
#define AXI2TDM_INTF1_I2S_FS_LEN            3
#define AXI2TDM_INTF1_I2S_FS_OFFSET         9
#define AXI2TDM_INTF1_TDM_RX_CLK_SEL_LEN    1
#define AXI2TDM_INTF1_TDM_RX_CLK_SEL_OFFSET 8
#define AXI2TDM_INTF1_TDM_TX_CLK_SEL_LEN    1
#define AXI2TDM_INTF1_TDM_TX_CLK_SEL_OFFSET 7
#define AXI2TDM_INTF1_I2S_RX_CLK_SEL_LEN    1
#define AXI2TDM_INTF1_I2S_RX_CLK_SEL_OFFSET 6
#define AXI2TDM_INTF1_I2S_TX_CLK_SEL_LEN    1
#define AXI2TDM_INTF1_I2S_TX_CLK_SEL_OFFSET 5
#define AXI2TDM_INTF1_CLK_EN_LEN            1
#define AXI2TDM_INTF1_CLK_EN_OFFSET         4
#define AXI2TDM_INTF1_TDM256_IF_EN_LEN      1
#define AXI2TDM_INTF1_TDM256_IF_EN_OFFSET   3
#define AXI2TDM_INTF1_TDM128_IF_EN_LEN      1
#define AXI2TDM_INTF1_TDM128_IF_EN_OFFSET   2
#define AXI2TDM_INTF1_I2S_IF_RX_ENA_LEN     1
#define AXI2TDM_INTF1_I2S_IF_RX_ENA_OFFSET  1
#define AXI2TDM_INTF1_I2S_IF_TX_ENA_LEN     1
#define AXI2TDM_INTF1_I2S_IF_TX_ENA_OFFSET  0

#define AXI2TDM_INTF2_CLK_CTRL_REG          AXI2TDM_INTF1_CLK_CTRL0_REG
#define AXI2TDM_INTF3_CLK_CTRL_REG          AXI2TDM_INTF1_CLK_CTRL0_REG

#define AXI2TDM_INTF1_CLK_CTRL1_REG         (PAGE_AXI2TDM + 0x8)
#define AXI2TDM_INTF1_PCM16_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF1_PCM16_CLK_IN_SEL_OFFSET  11
#define AXI2TDM_INTF1_PCM32_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF1_PCM32_CLK_IN_SEL_OFFSET  8
#define AXI2TDM_INTF1_I2S32_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF1_I2S32_CLK_IN_SEL_OFFSET  5
#define AXI2TDM_INTF1_I2S64_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF1_I2S64_CLK_IN_SEL_OFFSET  2
#define AXI2TDM_INTF1_TDM128_CLK_IN_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_CLK_IN_SEL_OFFSET 0

#define AXI2TDM_INTF1_I2S_CTRL_REG          (PAGE_AXI2TDM + 0xC)
#define AXI2TDM_INTF1_I2S_CODEC_IO_WORDLENGTH_LEN    2
#define AXI2TDM_INTF1_I2S_CODEC_IO_WORDLENGTH_OFFSET 13
#define AXI2TDM_INTF1_I2S_CODEC_DATA_FORMAT_LEN      1
#define AXI2TDM_INTF1_I2S_CODEC_DATA_FORMAT_OFFSET   12
#define AXI2TDM_INTF1_I2S_CHNNL_MODE_LEN             1
#define AXI2TDM_INTF1_I2S_CHNNL_MODE_OFFSET          11
#define AXI2TDM_INTF1_I2S_LRCLK_MODE_LEN             1
#define AXI2TDM_INTF1_I2S_LRCLK_MODE_OFFSET          10
#define AXI2TDM_INTF1_I2S_FRAME_MODE_LEN             1
#define AXI2TDM_INTF1_I2S_FRAME_MODE_OFFSET          9
#define AXI2TDM_INTF1_I2S_FUNC_MODE_LEN              3
#define AXI2TDM_INTF1_I2S_FUNC_MODE_OFFSET           6
#define AXI2TDM_INTF1_I2S_DIRECT_LOOP_LEN            2
#define AXI2TDM_INTF1_I2S_DIRECT_LOOP_OFFSET         4
#define AXI2TDM_INTF1_I2S_SDO_LINE_SEL_LEN           2
#define AXI2TDM_INTF1_I2S_SDO_LINE_SEL_OFFSET        2
#define AXI2TDM_INTF1_I2S_SDI_LINE_SEL_LEN           2
#define AXI2TDM_INTF1_I2S_SDI_LINE_SEL_OFFSET        0

#define AXI2TDM_INTF1_TDM128_CTRL0_REG      (PAGE_AXI2TDM + 0x10)
#define AXI2TDM_INTF1_TDM128_DIRECT_LOOP_LEN     2
#define AXI2TDM_INTF1_TDM128_DIRECT_LOOP_OFFSET  7
#define AXI2TDM_INTF1_TDM128_FRAME_MODE_LEN      3
#define AXI2TDM_INTF1_TDM128_FRAME_MODE_OFFSET   4
#define AXI2TDM_INTF1_TDM128_SDO_LINE_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_SDO_LINE_SEL_OFFSET 2
#define AXI2TDM_INTF1_TDM128_SDI_LINE_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_SDI_LINE_SEL_OFFSET 0

#define AXI2TDM_INTF1_TDM128_CTRL1_REG      (PAGE_AXI2TDM + 0x14)
#define AXI2TDM_INTF1_TDM128_TX3_CH0_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX3_CH0_SEL_OFFSET 30
#define AXI2TDM_INTF1_TDM128_TX3_CH1_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX3_CH1_SEL_OFFSET 28
#define AXI2TDM_INTF1_TDM128_TX3_CH2_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX3_CH2_SEL_OFFSET 26
#define AXI2TDM_INTF1_TDM128_TX3_CH3_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX3_CH3_SEL_OFFSET 24
#define AXI2TDM_INTF1_TDM128_TX2_CH0_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX2_CH0_SEL_OFFSET 22
#define AXI2TDM_INTF1_TDM128_TX2_CH1_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX2_CH1_SEL_OFFSET 20
#define AXI2TDM_INTF1_TDM128_TX2_CH2_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX2_CH2_SEL_OFFSET 18
#define AXI2TDM_INTF1_TDM128_TX2_CH3_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX2_CH3_SEL_OFFSET 16
#define AXI2TDM_INTF1_TDM128_TX1_CH0_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX1_CH0_SEL_OFFSET 14
#define AXI2TDM_INTF1_TDM128_TX1_CH1_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX1_CH1_SEL_OFFSET 12
#define AXI2TDM_INTF1_TDM128_TX1_CH2_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX1_CH2_SEL_OFFSET 10
#define AXI2TDM_INTF1_TDM128_TX1_CH3_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX1_CH3_SEL_OFFSET 8
#define AXI2TDM_INTF1_TDM128_TX0_CH0_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX0_CH0_SEL_OFFSET 6
#define AXI2TDM_INTF1_TDM128_TX0_CH1_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX0_CH1_SEL_OFFSET 4
#define AXI2TDM_INTF1_TDM128_TX0_CH2_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX0_CH2_SEL_OFFSET 2
#define AXI2TDM_INTF1_TDM128_TX0_CH3_SEL_LEN    2
#define AXI2TDM_INTF1_TDM128_TX0_CH3_SEL_OFFSET 0

#define AXI2TDM_INTF1_TDM128_CTRL2_REG      (PAGE_AXI2TDM + 0x18)
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF1_TDM128_RX0_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF1_TDM128_CTRL3_REG      (PAGE_AXI2TDM + 0x1C)
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF1_TDM128_RX1_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF1_TDM128_CTRL4_REG      (PAGE_AXI2TDM + 0x20)
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF1_TDM128_RX2_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF1_TDM128_CTRL5_REG      (PAGE_AXI2TDM + 0x24)
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF1_TDM128_RX3_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF1_TDM256_CTRL0_REG      (PAGE_AXI2TDM + 0x28)
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_OFFSET 11
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_OFFSET 10
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_OFFSET 9
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_OFFSET 8
#define AXI2TDM_INTF1_TDM256_DIRECT_LOOP_LEN     2
#define AXI2TDM_INTF1_TDM256_DIRECT_LOOP_OFFSET  6
#define AXI2TDM_INTF1_TDM256_FRAME_MODE_LEN      2
#define AXI2TDM_INTF1_TDM256_FRAME_MODE_OFFSET   4
#define AXI2TDM_INTF1_TDM256_SDO_LINE_SEL_LEN    2
#define AXI2TDM_INTF1_TDM256_SDO_LINE_SEL_OFFSET 2
#define AXI2TDM_INTF1_TDM256_SDI_LINE_SEL_LEN    2
#define AXI2TDM_INTF1_TDM256_SDI_LINE_SEL_OFFSET 0

#define AXI2TDM_INTF1_TDM256_CTRL1_REG      (PAGE_AXI2TDM + 0x2C)
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I0_32_OFFSET 31
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I1_32_OFFSET 30
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I2_32_OFFSET 29
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I3_32_OFFSET 28
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V0_32_OFFSET 27
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V1_32_OFFSET 26
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V2_32_OFFSET 25
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V3_32_OFFSET 24
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I0_32_OFFSET 23
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I1_32_OFFSET 22
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I2_32_OFFSET 21
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I3_32_OFFSET 20
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V0_32_OFFSET 19
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V1_32_OFFSET 18
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V2_32_OFFSET 17
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V3_32_OFFSET 16
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I0_32_OFFSET 15
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I1_32_OFFSET 14
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I2_32_OFFSET 13
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I3_32_OFFSET 12
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V0_32_OFFSET 11
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V1_32_OFFSET 10
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V2_32_OFFSET 9
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V3_32_OFFSET 8
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I0_32_OFFSET 7
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I1_32_OFFSET 6
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I2_32_OFFSET 5
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I3_32_OFFSET 4
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V0_32_OFFSET 3
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V1_32_OFFSET 2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V2_32_OFFSET 1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V3_32_OFFSET 0

#define AXI2TDM_INTF1_TDM256_CTRL2_REG      (PAGE_AXI2TDM + 0x30)
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX0_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF1_TDM256_CTRL3_REG      (PAGE_AXI2TDM + 0x34)
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX1_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF1_TDM256_CTRL4_REG      (PAGE_AXI2TDM + 0x38)
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX2_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF1_TDM256_CTRL5_REG      (PAGE_AXI2TDM + 0x3C)
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF1_TDM256_RX3_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF2_CLK_CTRL0_REG         (PAGE_AXI2TDM + 0x40)
#define AXI2TDM_INTF2_I2S_TDM_MODE_LEN      2
#define AXI2TDM_INTF2_I2S_TDM_MODE_OFFSET   15
#define AXI2TDM_INTF2_MST_SLV_LEN           1
#define AXI2TDM_INTF2_MST_SLV_OFFSET        14
#define AXI2TDM_INTF2_TDM_FS_LEN            2
#define AXI2TDM_INTF2_TDM_FS_OFFSET         12
#define AXI2TDM_INTF2_I2S_FS_LEN            3
#define AXI2TDM_INTF2_I2S_FS_OFFSET         9
#define AXI2TDM_INTF2_TDM_RX_CLK_SEL_LEN    1
#define AXI2TDM_INTF2_TDM_RX_CLK_SEL_OFFSET 8
#define AXI2TDM_INTF2_TDM_TX_CLK_SEL_LEN    1
#define AXI2TDM_INTF2_TDM_TX_CLK_SEL_OFFSET 7
#define AXI2TDM_INTF2_I2S_RX_CLK_SEL_LEN    1
#define AXI2TDM_INTF2_I2S_RX_CLK_SEL_OFFSET 6
#define AXI2TDM_INTF2_I2S_TX_CLK_SEL_LEN    1
#define AXI2TDM_INTF2_I2S_TX_CLK_SEL_OFFSET 5
#define AXI2TDM_INTF2_CLK_EN_LEN            1
#define AXI2TDM_INTF2_CLK_EN_OFFSET         4
#define AXI2TDM_INTF2_TDM256_IF_EN_LEN      1
#define AXI2TDM_INTF2_TDM256_IF_EN_OFFSET   3
#define AXI2TDM_INTF2_TDM128_IF_EN_LEN      1
#define AXI2TDM_INTF2_TDM128_IF_EN_OFFSET   2
#define AXI2TDM_INTF2_I2S_IF_RX_ENA_LEN     1
#define AXI2TDM_INTF2_I2S_IF_RX_ENA_OFFSET  1
#define AXI2TDM_INTF2_I2S_IF_TX_ENA_LEN     1
#define AXI2TDM_INTF2_I2S_IF_TX_ENA_OFFSET  0

#define AXI2TDM_INTF2_CLK_CTRL1_REG         (PAGE_AXI2TDM + 0x44)
#define AXI2TDM_INTF2_PCM16_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF2_PCM16_CLK_IN_SEL_OFFSET  11
#define AXI2TDM_INTF2_PCM32_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF2_PCM32_CLK_IN_SEL_OFFSET  8
#define AXI2TDM_INTF2_I2S32_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF2_I2S32_CLK_IN_SEL_OFFSET  5
#define AXI2TDM_INTF2_I2S64_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF2_I2S64_CLK_IN_SEL_OFFSET  2
#define AXI2TDM_INTF2_TDM128_CLK_IN_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_CLK_IN_SEL_OFFSET 0

#define AXI2TDM_INTF2_I2S_CTRL_REG          (PAGE_AXI2TDM + 0x48)
#define AXI2TDM_INTF2_I2S_CODEC_IO_WORDLENGTH_LEN    2
#define AXI2TDM_INTF2_I2S_CODEC_IO_WORDLENGTH_OFFSET 13
#define AXI2TDM_INTF2_I2S_CODEC_DATA_FORMAT_LEN      1
#define AXI2TDM_INTF2_I2S_CODEC_DATA_FORMAT_OFFSET   12
#define AXI2TDM_INTF2_I2S_CHNNL_MODE_LEN             1
#define AXI2TDM_INTF2_I2S_CHNNL_MODE_OFFSET          11
#define AXI2TDM_INTF2_I2S_LRCLK_MODE_LEN             1
#define AXI2TDM_INTF2_I2S_LRCLK_MODE_OFFSET          10
#define AXI2TDM_INTF2_I2S_FRAME_MODE_LEN             1
#define AXI2TDM_INTF2_I2S_FRAME_MODE_OFFSET          9
#define AXI2TDM_INTF2_I2S_FUNC_MODE_LEN              3
#define AXI2TDM_INTF2_I2S_FUNC_MODE_OFFSET           6
#define AXI2TDM_INTF2_I2S_DIRECT_LOOP_LEN            2
#define AXI2TDM_INTF2_I2S_DIRECT_LOOP_OFFSET         4
#define AXI2TDM_INTF2_I2S_SDO_LINE_SEL_LEN           2
#define AXI2TDM_INTF2_I2S_SDO_LINE_SEL_OFFSET        2
#define AXI2TDM_INTF2_I2S_SDI_LINE_SEL_LEN           2
#define AXI2TDM_INTF2_I2S_SDI_LINE_SEL_OFFSET        0

#define AXI2TDM_INTF2_TDM128_CTRL0_REG      (PAGE_AXI2TDM + 0x4C)
#define AXI2TDM_INTF2_TDM128_DIRECT_LOOP_LEN     2
#define AXI2TDM_INTF2_TDM128_DIRECT_LOOP_OFFSET  7
#define AXI2TDM_INTF2_TDM128_FRAME_MODE_LEN      3
#define AXI2TDM_INTF2_TDM128_FRAME_MODE_OFFSET   4
#define AXI2TDM_INTF2_TDM128_SDO_LINE_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_SDO_LINE_SEL_OFFSET 2
#define AXI2TDM_INTF2_TDM128_SDI_LINE_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_SDI_LINE_SEL_OFFSET 0

#define AXI2TDM_INTF2_TDM128_CTRL1_REG      (PAGE_AXI2TDM + 0x50)
#define AXI2TDM_INTF2_TDM128_TX3_CH0_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX3_CH0_SEL_OFFSET 30
#define AXI2TDM_INTF2_TDM128_TX3_CH1_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX3_CH1_SEL_OFFSET 28
#define AXI2TDM_INTF2_TDM128_TX3_CH2_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX3_CH2_SEL_OFFSET 26
#define AXI2TDM_INTF2_TDM128_TX3_CH3_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX3_CH3_SEL_OFFSET 24
#define AXI2TDM_INTF2_TDM128_TX2_CH0_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX2_CH0_SEL_OFFSET 22
#define AXI2TDM_INTF2_TDM128_TX2_CH1_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX2_CH1_SEL_OFFSET 20
#define AXI2TDM_INTF2_TDM128_TX2_CH2_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX2_CH2_SEL_OFFSET 18
#define AXI2TDM_INTF2_TDM128_TX2_CH3_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX2_CH3_SEL_OFFSET 16
#define AXI2TDM_INTF2_TDM128_TX1_CH0_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX1_CH0_SEL_OFFSET 14
#define AXI2TDM_INTF2_TDM128_TX1_CH1_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX1_CH1_SEL_OFFSET 12
#define AXI2TDM_INTF2_TDM128_TX1_CH2_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX1_CH2_SEL_OFFSET 10
#define AXI2TDM_INTF2_TDM128_TX1_CH3_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX1_CH3_SEL_OFFSET 8
#define AXI2TDM_INTF2_TDM128_TX0_CH0_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX0_CH0_SEL_OFFSET 6
#define AXI2TDM_INTF2_TDM128_TX0_CH1_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX0_CH1_SEL_OFFSET 4
#define AXI2TDM_INTF2_TDM128_TX0_CH2_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX0_CH2_SEL_OFFSET 2
#define AXI2TDM_INTF2_TDM128_TX0_CH3_SEL_LEN    2
#define AXI2TDM_INTF2_TDM128_TX0_CH3_SEL_OFFSET 0

#define AXI2TDM_INTF2_TDM128_CTRL2_REG      (PAGE_AXI2TDM + 0x54)
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF2_TDM128_RX0_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF2_TDM128_CTRL3_REG      (PAGE_AXI2TDM + 0x58)
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF2_TDM128_RX1_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF2_TDM128_CTRL4_REG      (PAGE_AXI2TDM + 0x5C)
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF2_TDM128_RX2_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF2_TDM128_CTRL5_REG      (PAGE_AXI2TDM + 0x60)
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF2_TDM128_RX3_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF2_TDM256_CTRL0_REG      (PAGE_AXI2TDM + 0x64)
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_OFFSET 11
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_OFFSET 10
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_OFFSET 9
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_OFFSET 8
#define AXI2TDM_INTF2_TDM256_DIRECT_LOOP_LEN     2
#define AXI2TDM_INTF2_TDM256_DIRECT_LOOP_OFFSET  6
#define AXI2TDM_INTF2_TDM256_FRAME_MODE_LEN      2
#define AXI2TDM_INTF2_TDM256_FRAME_MODE_OFFSET   4
#define AXI2TDM_INTF2_TDM256_SDO_LINE_SEL_LEN    2
#define AXI2TDM_INTF2_TDM256_SDO_LINE_SEL_OFFSET 2
#define AXI2TDM_INTF2_TDM256_SDI_LINE_SEL_LEN    2
#define AXI2TDM_INTF2_TDM256_SDI_LINE_SEL_OFFSET 0

#define AXI2TDM_INTF2_TDM256_CTRL1_REG      (PAGE_AXI2TDM + 0x68)
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I0_32_OFFSET 31
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I1_32_OFFSET 30
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I2_32_OFFSET 29
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I3_32_OFFSET 28
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V0_32_OFFSET 27
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V1_32_OFFSET 26
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V2_32_OFFSET 25
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V3_32_OFFSET 24
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I0_32_OFFSET 23
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I1_32_OFFSET 22
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I2_32_OFFSET 21
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I3_32_OFFSET 20
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V0_32_OFFSET 19
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V1_32_OFFSET 18
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V2_32_OFFSET 17
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V3_32_OFFSET 16
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I0_32_OFFSET 15
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I1_32_OFFSET 14
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I2_32_OFFSET 13
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I3_32_OFFSET 12
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V0_32_OFFSET 11
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V1_32_OFFSET 10
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V2_32_OFFSET 9
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V3_32_OFFSET 8
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I0_32_OFFSET 7
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I1_32_OFFSET 6
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I2_32_OFFSET 5
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I3_32_OFFSET 4
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V0_32_OFFSET 3
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V1_32_OFFSET 2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V2_32_OFFSET 1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V3_32_OFFSET 0

#define AXI2TDM_INTF2_TDM256_CTRL2_REG      (PAGE_AXI2TDM + 0x6C)
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX0_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF2_TDM256_CTRL3_REG      (PAGE_AXI2TDM + 0x70)
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX1_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF2_TDM256_CTRL4_REG      (PAGE_AXI2TDM + 0x74)
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX2_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF2_TDM256_CTRL5_REG      (PAGE_AXI2TDM + 0x78)
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF2_TDM256_RX3_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF3_CLK_CTRL0_REG         (PAGE_AXI2TDM + 0x7C)
#define AXI2TDM_INTF3_I2S_TDM_MODE_LEN      2
#define AXI2TDM_INTF3_I2S_TDM_MODE_OFFSET   15
#define AXI2TDM_INTF3_MST_SLV_LEN           1
#define AXI2TDM_INTF3_MST_SLV_OFFSET        14
#define AXI2TDM_INTF3_TDM_FS_LEN            2
#define AXI2TDM_INTF3_TDM_FS_OFFSET         12
#define AXI2TDM_INTF3_I2S_FS_LEN            3
#define AXI2TDM_INTF3_I2S_FS_OFFSET         9
#define AXI2TDM_INTF3_TDM_RX_CLK_SEL_LEN    1
#define AXI2TDM_INTF3_TDM_RX_CLK_SEL_OFFSET 8
#define AXI2TDM_INTF3_TDM_TX_CLK_SEL_LEN    1
#define AXI2TDM_INTF3_TDM_TX_CLK_SEL_OFFSET 7
#define AXI2TDM_INTF3_I2S_RX_CLK_SEL_LEN    1
#define AXI2TDM_INTF3_I2S_RX_CLK_SEL_OFFSET 6
#define AXI2TDM_INTF3_I2S_TX_CLK_SEL_LEN    1
#define AXI2TDM_INTF3_I2S_TX_CLK_SEL_OFFSET 5
#define AXI2TDM_INTF3_CLK_EN_LEN            1
#define AXI2TDM_INTF3_CLK_EN_OFFSET         4
#define AXI2TDM_INTF3_TDM256_IF_EN_LEN      1
#define AXI2TDM_INTF3_TDM256_IF_EN_OFFSET   3
#define AXI2TDM_INTF3_TDM128_IF_EN_LEN      1
#define AXI2TDM_INTF3_TDM128_IF_EN_OFFSET   2
#define AXI2TDM_INTF3_I2S_IF_RX_ENA_LEN     1
#define AXI2TDM_INTF3_I2S_IF_RX_ENA_OFFSET  1
#define AXI2TDM_INTF3_I2S_IF_TX_ENA_LEN     1
#define AXI2TDM_INTF3_I2S_IF_TX_ENA_OFFSET  0

#define AXI2TDM_INTF3_CLK_CTRL1_REG         (PAGE_AXI2TDM + 0x80)
#define AXI2TDM_INTF3_PCM16_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF3_PCM16_CLK_IN_SEL_OFFSET  11
#define AXI2TDM_INTF3_PCM32_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF3_PCM32_CLK_IN_SEL_OFFSET  8
#define AXI2TDM_INTF3_I2S32_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF3_I2S32_CLK_IN_SEL_OFFSET  5
#define AXI2TDM_INTF3_I2S64_CLK_IN_SEL_LEN     3
#define AXI2TDM_INTF3_I2S64_CLK_IN_SEL_OFFSET  2
#define AXI2TDM_INTF3_TDM128_CLK_IN_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_CLK_IN_SEL_OFFSET 0

#define AXI2TDM_INTF3_I2S_CTRL_REG          (PAGE_AXI2TDM + 0x84)
#define AXI2TDM_INTF3_I2S_CODEC_IO_WORDLENGTH_LEN    2
#define AXI2TDM_INTF3_I2S_CODEC_IO_WORDLENGTH_OFFSET 13
#define AXI2TDM_INTF3_I2S_CODEC_DATA_FORMAT_LEN      1
#define AXI2TDM_INTF3_I2S_CODEC_DATA_FORMAT_OFFSET   12
#define AXI2TDM_INTF3_I2S_CHNNL_MODE_LEN             1
#define AXI2TDM_INTF3_I2S_CHNNL_MODE_OFFSET          11
#define AXI2TDM_INTF3_I2S_LRCLK_MODE_LEN             1
#define AXI2TDM_INTF3_I2S_LRCLK_MODE_OFFSET          10
#define AXI2TDM_INTF3_I2S_FRAME_MODE_LEN             1
#define AXI2TDM_INTF3_I2S_FRAME_MODE_OFFSET          9
#define AXI2TDM_INTF3_I2S_FUNC_MODE_LEN              3
#define AXI2TDM_INTF3_I2S_FUNC_MODE_OFFSET           6
#define AXI2TDM_INTF3_I2S_DIRECT_LOOP_LEN            2
#define AXI2TDM_INTF3_I2S_DIRECT_LOOP_OFFSET         4
#define AXI2TDM_INTF3_I2S_SDO_LINE_SEL_LEN           2
#define AXI2TDM_INTF3_I2S_SDO_LINE_SEL_OFFSET        2
#define AXI2TDM_INTF3_I2S_SDI_LINE_SEL_LEN           2
#define AXI2TDM_INTF3_I2S_SDI_LINE_SEL_OFFSET        0

#define AXI2TDM_INTF3_TDM128_CTRL0_REG      (PAGE_AXI2TDM + 0x88)
#define AXI2TDM_INTF3_TDM128_DIRECT_LOOP_LEN     2
#define AXI2TDM_INTF3_TDM128_DIRECT_LOOP_OFFSET  7
#define AXI2TDM_INTF3_TDM128_FRAME_MODE_LEN      3
#define AXI2TDM_INTF3_TDM128_FRAME_MODE_OFFSET   4
#define AXI2TDM_INTF3_TDM128_SDO_LINE_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_SDO_LINE_SEL_OFFSET 2
#define AXI2TDM_INTF3_TDM128_SDI_LINE_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_SDI_LINE_SEL_OFFSET 0

#define AXI2TDM_INTF3_TDM128_CTRL1_REG      (PAGE_AXI2TDM + 0x8C)
#define AXI2TDM_INTF3_TDM128_TX3_CH0_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX3_CH0_SEL_OFFSET 30
#define AXI2TDM_INTF3_TDM128_TX3_CH1_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX3_CH1_SEL_OFFSET 28
#define AXI2TDM_INTF3_TDM128_TX3_CH2_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX3_CH2_SEL_OFFSET 26
#define AXI2TDM_INTF3_TDM128_TX3_CH3_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX3_CH3_SEL_OFFSET 24
#define AXI2TDM_INTF3_TDM128_TX2_CH0_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX2_CH0_SEL_OFFSET 22
#define AXI2TDM_INTF3_TDM128_TX2_CH1_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX2_CH1_SEL_OFFSET 20
#define AXI2TDM_INTF3_TDM128_TX2_CH2_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX2_CH2_SEL_OFFSET 18
#define AXI2TDM_INTF3_TDM128_TX2_CH3_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX2_CH3_SEL_OFFSET 16
#define AXI2TDM_INTF3_TDM128_TX1_CH0_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX1_CH0_SEL_OFFSET 14
#define AXI2TDM_INTF3_TDM128_TX1_CH1_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX1_CH1_SEL_OFFSET 12
#define AXI2TDM_INTF3_TDM128_TX1_CH2_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX1_CH2_SEL_OFFSET 10
#define AXI2TDM_INTF3_TDM128_TX1_CH3_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX1_CH3_SEL_OFFSET 8
#define AXI2TDM_INTF3_TDM128_TX0_CH0_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX0_CH0_SEL_OFFSET 6
#define AXI2TDM_INTF3_TDM128_TX0_CH1_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX0_CH1_SEL_OFFSET 4
#define AXI2TDM_INTF3_TDM128_TX0_CH2_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX0_CH2_SEL_OFFSET 2
#define AXI2TDM_INTF3_TDM128_TX0_CH3_SEL_LEN    2
#define AXI2TDM_INTF3_TDM128_TX0_CH3_SEL_OFFSET 0

#define AXI2TDM_INTF3_TDM128_CTRL2_REG      (PAGE_AXI2TDM + 0x90)
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF3_TDM128_RX0_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF3_TDM128_CTRL3_REG      (PAGE_AXI2TDM + 0x94)
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF3_TDM128_RX1_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF3_TDM128_CTRL4_REG      (PAGE_AXI2TDM + 0x98)
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF3_TDM128_RX2_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF3_TDM128_CTRL5_REG      (PAGE_AXI2TDM + 0x9C)
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_I3_LEN    3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_I3_OFFSET 21
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_V3_LEN    3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_V3_OFFSET 18
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_I2_LEN    3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_I2_OFFSET 15
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_V2_LEN    3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_V2_OFFSET 12
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_I1_LEN    3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_I1_OFFSET 9
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_V1_LEN    3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_V1_OFFSET 6
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_I0_LEN    3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_I0_OFFSET 3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_V0_LEN    3
#define AXI2TDM_INTF3_TDM128_RX3_SLOT_SEL_V0_OFFSET 0

#define AXI2TDM_INTF3_TDM256_CTRL0_REG      (PAGE_AXI2TDM + 0xA0)
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_OFFSET 11
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_OFFSET 10
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_OFFSET 9
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_OFFSET 8
#define AXI2TDM_INTF3_TDM256_DIRECT_LOOP_LEN     2
#define AXI2TDM_INTF3_TDM256_DIRECT_LOOP_OFFSET  6
#define AXI2TDM_INTF3_TDM256_FRAME_MODE_LEN      2
#define AXI2TDM_INTF3_TDM256_FRAME_MODE_OFFSET   4
#define AXI2TDM_INTF3_TDM256_SDO_LINE_SEL_LEN    2
#define AXI2TDM_INTF3_TDM256_SDO_LINE_SEL_OFFSET 2
#define AXI2TDM_INTF3_TDM256_SDI_LINE_SEL_LEN    2
#define AXI2TDM_INTF3_TDM256_SDI_LINE_SEL_OFFSET 0

#define AXI2TDM_INTF3_TDM256_CTRL1_REG      (PAGE_AXI2TDM + 0xA4)
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I0_32_OFFSET 31
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I1_32_OFFSET 30
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I2_32_OFFSET 29
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I3_32_OFFSET 28
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V0_32_OFFSET 27
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V1_32_OFFSET 26
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V2_32_OFFSET 25
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V3_32_OFFSET 24
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I0_32_OFFSET 23
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I1_32_OFFSET 22
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I2_32_OFFSET 21
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I3_32_OFFSET 20
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V0_32_OFFSET 19
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V1_32_OFFSET 18
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V2_32_OFFSET 17
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V3_32_OFFSET 16
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I0_32_OFFSET 15
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I1_32_OFFSET 14
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I2_32_OFFSET 13
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I3_32_OFFSET 12
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V0_32_OFFSET 11
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V1_32_OFFSET 10
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V2_32_OFFSET 9
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V3_32_OFFSET 8
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I0_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I0_32_OFFSET 7
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I1_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I1_32_OFFSET 6
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I2_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I2_32_OFFSET 5
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I3_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I3_32_OFFSET 4
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V0_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V0_32_OFFSET 3
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V1_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V1_32_OFFSET 2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V2_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V2_32_OFFSET 1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V3_32_LEN    1
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V3_32_OFFSET 0

#define AXI2TDM_INTF3_TDM256_CTRL2_REG      (PAGE_AXI2TDM + 0xA8)
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX0_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF3_TDM256_CTRL3_REG      (PAGE_AXI2TDM + 0xAC)
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX1_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF3_TDM256_CTRL4_REG      (PAGE_AXI2TDM + 0xB0)
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX2_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_INTF3_TDM256_CTRL5_REG      (PAGE_AXI2TDM + 0xB4)
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I0_16_OFFSET  30
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I1_16_OFFSET  28
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I2_16_OFFSET  26
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_I3_16_OFFSET  24
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V0_16_OFFSET  22
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V1_16_OFFSET  20
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V2_16_OFFSET  18
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_V3_16_OFFSET  16
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_D0_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_D0_16_OFFSET  14
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_D1_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_D1_16_OFFSET  12
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_D2_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_D2_16_OFFSET  10
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_D3_16_LEN     2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_D3_16_OFFSET  8
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_VB0_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_VB0_16_OFFSET 6
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_VB1_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_VB1_16_OFFSET 4
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_VB2_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_VB2_16_OFFSET 2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_VB3_16_LEN    2
#define AXI2TDM_INTF3_TDM256_RX3_SLOT_SEL_VB3_16_OFFSET 0

#define AXI2TDM_DSPIF_AFIFO_THRE_CTRL_0_REG (PAGE_AXI2TDM + 0xB8)
#define AXI2TDM_DSP_IF0_FIFO_THRE_DN_LEN    8
#define AXI2TDM_DSP_IF0_FIFO_THRE_DN_OFFSET 8
#define AXI2TDM_DSP_IF0_FIFO_THRE_UP_LEN    8
#define AXI2TDM_DSP_IF0_FIFO_THRE_UP_OFFSET 0

#define AXI2TDM_DSPIF_AFIFO_THRE_CTRL_1_REG (PAGE_AXI2TDM + 0xBC)
#define AXI2TDM_DSP_IF1_FIFO_THRE_DN_LEN    8
#define AXI2TDM_DSP_IF1_FIFO_THRE_DN_OFFSET 8
#define AXI2TDM_DSP_IF1_FIFO_THRE_UP_LEN    8
#define AXI2TDM_DSP_IF1_FIFO_THRE_UP_OFFSET 0

#define AXI2TDM_DSPIF_AFIFO_THRE_CTRL_2_REG (PAGE_AXI2TDM + 0xC0)
#define AXI2TDM_DSP_IF2_FIFO_THRE_DN_LEN    8
#define AXI2TDM_DSP_IF2_FIFO_THRE_DN_OFFSET 8
#define AXI2TDM_DSP_IF2_FIFO_THRE_UP_LEN    8
#define AXI2TDM_DSP_IF2_FIFO_THRE_UP_OFFSET 0

#define AXI2TDM_MEM_CTRL_REG                (PAGE_AXI2TDM + 0xC4)
#define AXI2TDM_MEM_CTRL_D1W2R_LEN    16
#define AXI2TDM_MEM_CTRL_D1W2R_OFFSET 0

#define AXI2TDM_DSPIF_FIFO_DBG1_REG         (PAGE_AXI2TDM + 0xC8)
#define AXI2TDM_AXI2TDM_FIFO_FULL_UP_INDEX_EN_LEN     3
#define AXI2TDM_AXI2TDM_FIFO_FULL_UP_INDEX_EN_OFFSET  9
#define AXI2TDM_AXI2TDM_FIFO_FULL_DN_INDEX_EN_LEN     3
#define AXI2TDM_AXI2TDM_FIFO_FULL_DN_INDEX_EN_OFFSET  6
#define AXI2TDM_AXI2TDM_FIFO_EMPTY_UP_INDEX_EN_LEN    3
#define AXI2TDM_AXI2TDM_FIFO_EMPTY_UP_INDEX_EN_OFFSET 3
#define AXI2TDM_AXI2TDM_FIFO_EMPTY_DN_INDEX_EN_LEN    3
#define AXI2TDM_AXI2TDM_FIFO_EMPTY_DN_INDEX_EN_OFFSET 0

#define AXI2TDM_DSPIF_FIFO_DBG2_REG         (PAGE_AXI2TDM + 0xCC)
#define AXI2TDM_AXI2TDM_FIFO_FULL_UP_INDEX_LEN     3
#define AXI2TDM_AXI2TDM_FIFO_FULL_UP_INDEX_OFFSET  9
#define AXI2TDM_AXI2TDM_FIFO_FULL_DN_INDEX_LEN     3
#define AXI2TDM_AXI2TDM_FIFO_FULL_DN_INDEX_OFFSET  6
#define AXI2TDM_AXI2TDM_FIFO_EMPTY_UP_INDEX_LEN    3
#define AXI2TDM_AXI2TDM_FIFO_EMPTY_UP_INDEX_OFFSET 3
#define AXI2TDM_AXI2TDM_FIFO_EMPTY_DN_INDEX_LEN    3
#define AXI2TDM_AXI2TDM_FIFO_EMPTY_DN_INDEX_OFFSET 0

#endif
