0.7
2020.2
Oct 14 2022
05:20:55
D:/Github/embedded-DT/Vivado/callPWM.sim/sim_1/behav/xsim/glbl.v,1679500266,verilog,,,,glbl,,,,,,,,
D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/ROM_grados_numericos.v,1679500273,verilog,,D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/controlador.v,,ROM_grados_numericos,,,,,,,,
D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/controlador.v,1682468480,verilog,,D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/divisor_freq.v,,controlador,,,,,,,,
D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/divisor_freq.v,1679500273,verilog,,D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/pwm8bits.v,,divisor_freq,,,,,,,,
D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/rotary_decoder.v,1682529256,verilog,,D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/transmisor_async.v,,rotary_decoder,,,,,,,,
D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/transmisor_async.v,1679500273,verilog,,D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v,,transmisor_async,,,,,,,,
D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/motor_dtf_antiwindup/DT.v,1682530569,verilog,,D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/ROM_grados_numericos.v,,DT,,,,,,,,
D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/pwm8bits.v,1679500274,verilog,,D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/imports/Submodulos/rotary_decoder.v,,pwm8bits,,,,,,,,
D:/Github/embedded-DT/Vivado/callPWM.srcs/sources_1/new/topModule.v,1682536699,verilog,,,,topModule,,,,,,,,
