Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Apr 22 15:15:51 2016
| Host         : bdbm10 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_clock_utilization -file mkBridge_clock_utilization_placed.rpt
| Design       : mkBridge
| Device       : xc7vx485t
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1
9. Net wise resources used in clock region X0Y2
10. Net wise resources used in clock region X1Y2
11. Net wise resources used in clock region X0Y3
12. Net wise resources used in clock region X1Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |   10 |        32 |          0 |
| BUFH  |    0 |       168 |          0 |
| BUFIO |    0 |        56 |          0 |
| MMCM  |    3 |        14 |          2 |
| PLL   |    0 |        14 |          0 |
| BUFR  |    0 |        56 |          0 |
| BUFMR |    0 |        28 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------------------------------------+---------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                             |                                                   |   Num Loads  |        |               |           |
+-------+-------------------------------------------------------------+---------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell                                                   | Net Name                                          | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------------+---------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | scemi_clkgen_pll_clkfbbuf                                   | scemi_clkgen_pll_clkfbbuf$O                       |    1 |     1 |     no |         1.711 |     0.086 |
|     2 | scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i    | scemi_pcie_ep/ext_clk.pipe_clock_i/refclk         |    1 |     1 |     no |         1.538 |     0.077 |
|     3 | scemi_scemi_clkgen_clkfbbuf                                 | scemi_scemi_clkgen_mmcm$CLKFBIN                   |    1 |     1 |     no |         1.359 |     0.068 |
|     4 | scemi_clk_port_scemi_cReset                                 | scemi_clk_port_scemi_cReset$O                     |    4 |     2 |     no |         1.752 |     0.327 |
|     5 | scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1   | scemi_pcie_ep/ext_clk.pipe_clock_i/user_clk       |    9 |    17 |     no |         1.865 |     0.287 |
|     6 | scemi_scemi_clkgen_clkout0buf                               | scemi_scemi_clkgen_clkout0buf$O                   |  174 |    46 |     no |         1.522 |     0.238 |
|     7 | scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i       | scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            |  759 |   207 |     no |         2.010 |     0.399 |
|     8 | scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1   | scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | 1035 |   324 |     no |         1.920 |     0.498 |
|     9 | scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1 | scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | 2600 |   788 |     no |         2.010 |     0.504 |
|    10 | scemi_clkgen_clkout0buffer                                  | scemi_clkgen_clkout0buffer$O                      | 6758 |  2632 |     no |         1.920 |     0.689 |
+-------+-------------------------------------------------------------+---------------------------------------------------+------+-------+--------+---------------+-----------+


+-------+-------------------------------------------+-----------------------------------------------+--------------+--------+---------------+-----------+
|       |                                           |                                               |   Num Loads  |        |               |           |
+-------+-------------------------------------------+-----------------------------------------------+------+-------+--------+---------------+-----------+
| Index | MMCM Cell                                 | Net Name                                      | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------+-----------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT5                      |    0 |     0 |    yes |         0.000 |     0.000 |
|     2 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT1               |    0 |     0 |     no |         0.000 |     0.000 |
|     3 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT0B              |    0 |     0 |     no |         0.000 |     0.000 |
|     4 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT1B              |    0 |     0 |     no |         0.000 |     0.000 |
|     5 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT2               |    0 |     0 |     no |         0.000 |     0.000 |
|     6 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT2B              |    0 |     0 |     no |         0.000 |     0.000 |
|     7 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT3               |    0 |     0 |     no |         0.000 |     0.000 |
|     8 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT3B              |    0 |     0 |     no |         0.000 |     0.000 |
|     9 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT4               |    0 |     0 |     no |         0.000 |     0.000 |
|    10 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT5               |    0 |     0 |     no |         0.000 |     0.000 |
|    11 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT6                      |    0 |     0 |    yes |         0.000 |     0.000 |
|    12 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT4                      |    0 |     0 |    yes |         0.000 |     0.000 |
|    13 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT3B                     |    0 |     0 |    yes |         0.000 |     0.000 |
|    14 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT3                      |    0 |     0 |    yes |         0.000 |     0.000 |
|    15 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT2B                     |    0 |     0 |    yes |         0.000 |     0.000 |
|    16 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT2                      |    0 |     0 |    yes |         0.000 |     0.000 |
|    17 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT1B                     |    0 |     0 |    yes |         0.000 |     0.000 |
|    18 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT1                      |    0 |     0 |    yes |         0.000 |     0.000 |
|    19 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT0B                     |    0 |     0 |    yes |         0.000 |     0.000 |
|    20 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT6               |    0 |     0 |     no |         0.000 |     0.000 |
|    21 | scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i | scemi_pcie_ep/ext_clk.pipe_clock_i/clk_250mhz |    1 |     1 |    yes |         1.799 |     0.090 |
|    22 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKOUT0               |    1 |     1 |     no |         1.458 |     0.073 |
|    23 | scemi_scemi_clkgen_mmcm                   | scemi_scemi_clkgen_mmcm$CLKFBOUT              |    1 |     1 |     no |         1.458 |     0.073 |
|    24 | scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i | scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2   |    1 |     1 |    yes |         1.799 |     0.090 |
|    25 | scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i | scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1   |    1 |     1 |    yes |         1.799 |     0.090 |
|    26 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKFBOUT                     |    1 |     1 |    yes |         2.138 |     0.107 |
|    27 | scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i | scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_fb    |    1 |     1 |    yes |         0.012 |     0.001 |
|    28 | scemi_clkgen_pll                          | scemi_clkgen_pll$CLKOUT0                      |    1 |     1 |    yes |         2.138 |     0.107 |
|    29 | scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i | scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz |    2 |     2 |    yes |         1.799 |     0.090 |
+-------+-------------------------------------------+-----------------------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------------------------+-----------------------------------------+---------------+--------+---------------+-----------+
|       |                                             |                                         |   Num Loads   |        |               |           |
+-------+---------------------------------------------+-----------------------------------------+-------+-------+--------+---------------+-----------+
| Index | Local Clk Src                               | Net Name                                |  BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------------------+-----------------------------------------+-------+-------+--------+---------------+-----------+
|     1 | scemi_uclkgen/current_clk_reg               | scemi_uclkgen/current_clk               |   519 |   156 |     no |         1.700 |     0.946 |
|     2 | scemi_clk_port_scemi_clkgen/current_clk_reg | scemi_clk_port_scemi_clkgen/current_clk | 17426 |  6959 |     no |         5.426 |     5.101 |
+-------+---------------------------------------------+-----------------------------------------+-------+-------+--------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 4189 | 44000 |    0 |  8800 |    0 |   140 |   52 |    70 |    0 |   180 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 5014 | 44800 |    0 | 10000 |    0 |   160 |   74 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 3231 | 39200 |    0 |  8800 |    0 |   140 |   55 |    70 |    0 |   180 |
| X1Y1              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    5 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 5388 | 44800 |    0 | 10000 |    0 |   160 |   58 |    80 |    0 |   220 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 | 1711 | 38000 |    0 |  8600 |    0 |   130 |   27 |    65 |    0 |   180 |
| X1Y2              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    5 |     5 |    1 |     1 |    0 |    50 |    0 |    50 | 8321 | 43600 |   32 |  9800 |    0 |   150 |   14 |    75 |    0 |   220 |
| X0Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    8 | 44000 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y3              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  952 | 44800 |  130 | 10000 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 42800 |    0 |  8600 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 43600 |    0 |  9800 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                   Clock Net Name                  |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         4 |       0 |       0 |    0 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/user_clk       |
| BUFG        |     ---     |   no   |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | scemi_clkgen_pll_clkfbbuf$O                       |
| BUFG        |     ---     |   no   |         1 |        0 |       0 |         0 |       0 |       0 |   20 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/O1             |
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 |  344 |     0 |        0 | scemi_clkgen_clkout0buffer$O                      |
| BUFG        |     ---     |   no   |         0 |        0 |       5 |         0 |       0 |       0 |  381 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            |
| BUFGCTRL    |     ---     |   no   |         0 |        0 |      16 |         0 |       0 |       0 | 1778 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+


9. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |        Clock Net Name        |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------+
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 |   3 |     0 |        0 | scemi_clkgen_clkout0buffer$O |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------+


10. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                   Clock Net Name                  |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+
| BUFG        |     ---     |   no   |         0 |        0 |       0 |        12 |       0 |       0 |    0 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/user_clk       |
| BUFG        |     ---     |   no   |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/refclk         |
| BUFG        |     ---     |   no   |         0 |        0 |       5 |         0 |       0 |       0 |  368 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            |
| BUFGCTRL    |     ---     |   no   |         0 |        0 |      16 |         0 |       0 |       0 |  813 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 | 1003 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/O1             |
| BUFG        |     ---     |   no   |         0 |        0 |       0 |        12 |       0 |       0 | 6043 |     8 |        0 | scemi_clkgen_clkout0buffer$O                      |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+


11. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |          Clock Net Name         |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| BUFG        |     ---     |   no   |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | scemi_scemi_clkgen_mmcm$CLKFBIN |
| BUFG        |     ---     |   no   |         2 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | scemi_clkgen_clkout0buffer$O    |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+


12. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| Source Type | BUFHCE Site | Locked | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name            |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 |  10 |     0 |        0 | scemi_pcie_ep/ext_clk.pipe_clock_i/O1 |
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 | 174 |     0 |        0 | scemi_scemi_clkgen_clkout0buf$O       |
| BUFG        |     ---     |   no   |         0 |        0 |       0 |         0 |       0 |       0 | 345 |     0 |        0 | scemi_clkgen_clkout0buffer$O          |
+-------------+-------------+--------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y5 [get_cells scemi_clkgen_pll_clkfbbuf]
set_property LOC BUFGCTRL_X0Y6 [get_cells scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i]
set_property LOC BUFGCTRL_X0Y9 [get_cells scemi_scemi_clkgen_clkfbbuf]
set_property LOC BUFGCTRL_X0Y8 [get_cells scemi_clk_port_scemi_cReset]
set_property LOC BUFGCTRL_X0Y4 [get_cells scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y7 [get_cells scemi_scemi_clkgen_clkout0buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y2 [get_cells scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1]
set_property LOC BUFGCTRL_X0Y1 [get_cells scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y0 [get_cells scemi_clkgen_clkout0buffer]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y2 [get_cells scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i]
set_property LOC MMCME2_ADV_X1Y1 [get_cells scemi_clkgen_pll]
set_property LOC MMCME2_ADV_X0Y3 [get_cells scemi_scemi_clkgen_mmcm]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "scemi_clk_port_scemi_cReset$O" driven by instance "scemi_clk_port_scemi_cReset" located at site "BUFGCTRL_X0Y8"
#startgroup
create_pblock CLKAG_scemi_clk_port_scemi_cReset$O
add_cells_to_pblock [get_pblocks  CLKAG_scemi_clk_port_scemi_cReset$O] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_clk_port_scemi_cReset$O"}]]]
resize_pblock [get_pblocks CLKAG_scemi_clk_port_scemi_cReset$O] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "scemi_clkgen_clkout0buffer$O" driven by instance "scemi_clkgen_clkout0buffer" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_scemi_clkgen_clkout0buffer$O
add_cells_to_pblock [get_pblocks  CLKAG_scemi_clkgen_clkout0buffer$O] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=scemi_scemi_clkgen_mmcm} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_clkgen_clkout0buffer$O"}]]]
resize_pblock [get_pblocks CLKAG_scemi_clkgen_clkout0buffer$O] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "scemi_pcie_ep/ext_clk.pipe_clock_i/CLK" driven by instance "scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/CLK
add_cells_to_pblock [get_pblocks  CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_pcie_ep/ext_clk.pipe_clock_i/CLK"}]]]
resize_pblock [get_pblocks CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN" driven by instance "scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN
add_cells_to_pblock [get_pblocks  CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN"}]]]
resize_pblock [get_pblocks CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "scemi_pcie_ep/ext_clk.pipe_clock_i/user_clk" driven by instance "scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/user_clk
add_cells_to_pblock [get_pblocks  CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/user_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_pcie_ep/ext_clk.pipe_clock_i/user_clk"}]]]
resize_pblock [get_pblocks CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/user_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "scemi_pcie_ep/ext_clk.pipe_clock_i/O1" driven by instance "scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/O1
add_cells_to_pblock [get_pblocks  CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=scemi_clkgen_pll} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_pcie_ep/ext_clk.pipe_clock_i/O1"}]]]
resize_pblock [get_pblocks CLKAG_scemi_pcie_ep/ext_clk.pipe_clock_i/O1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "scemi_scemi_clkgen_clkout0buf$O" driven by instance "scemi_scemi_clkgen_clkout0buf" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock CLKAG_scemi_scemi_clkgen_clkout0buf$O
add_cells_to_pblock [get_pblocks  CLKAG_scemi_scemi_clkgen_clkout0buf$O] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_scemi_clkgen_clkout0buf$O"}]]]
resize_pblock [get_pblocks CLKAG_scemi_scemi_clkgen_clkout0buf$O] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "scemi_clk_port_scemi_clkgen/current_clk" driven by instance "scemi_clk_port_scemi_clkgen/current_clk_reg" located at site "SLICE_X179Y156"
#startgroup
create_pblock CLKAG_scemi_clk_port_scemi_clkgen/current_clk
add_cells_to_pblock [get_pblocks  CLKAG_scemi_clk_port_scemi_clkgen/current_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_clk_port_scemi_clkgen/current_clk"}]]]
resize_pblock [get_pblocks CLKAG_scemi_clk_port_scemi_clkgen/current_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "scemi_uclkgen/current_clk" driven by instance "scemi_uclkgen/current_clk_reg" located at site "SLICE_X174Y157"
#startgroup
create_pblock CLKAG_scemi_uclkgen/current_clk
add_cells_to_pblock [get_pblocks  CLKAG_scemi_uclkgen/current_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="scemi_uclkgen/current_clk"}]]]
resize_pblock [get_pblocks CLKAG_scemi_uclkgen/current_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup
