
CAN-ESC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c73c  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  0800c938  0800c938  0000d938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cea0  0800cea0  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cea0  0800cea0  0000dea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cea8  0800cea8  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cea8  0800cea8  0000dea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ceac  0800ceac  0000deac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ceb0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a10  200001d4  0800d084  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000be4  0800d084  0000ebe4  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002231f  00000000  00000000  0000e20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000487c  00000000  00000000  00030529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c00  00000000  00000000  00034da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000155b  00000000  00000000  000369a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032b4a  00000000  00000000  00037f03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002254a  00000000  00000000  0006aa4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001418a1  00000000  00000000  0008cf97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ce838  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000894c  00000000  00000000  001ce87c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001d71c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200001d4 	.word	0x200001d4
 8000214:	00000000 	.word	0x00000000
 8000218:	0800c91c 	.word	0x0800c91c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200001d8 	.word	0x200001d8
 8000234:	0800c91c 	.word	0x0800c91c

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	@ 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2iz>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b28:	d215      	bcs.n	8000b56 <__aeabi_d2iz+0x36>
 8000b2a:	d511      	bpl.n	8000b50 <__aeabi_d2iz+0x30>
 8000b2c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b34:	d912      	bls.n	8000b5c <__aeabi_d2iz+0x3c>
 8000b36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b42:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	4240      	negne	r0, r0
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d105      	bne.n	8000b68 <__aeabi_d2iz+0x48>
 8000b5c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b60:	bf08      	it	eq
 8000b62:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <__aeabi_uldivmod>:
 8000b70:	b953      	cbnz	r3, 8000b88 <__aeabi_uldivmod+0x18>
 8000b72:	b94a      	cbnz	r2, 8000b88 <__aeabi_uldivmod+0x18>
 8000b74:	2900      	cmp	r1, #0
 8000b76:	bf08      	it	eq
 8000b78:	2800      	cmpeq	r0, #0
 8000b7a:	bf1c      	itt	ne
 8000b7c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b80:	f04f 30ff 	movne.w	r0, #4294967295
 8000b84:	f000 b97e 	b.w	8000e84 <__aeabi_idiv0>
 8000b88:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b8c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b90:	f000 f806 	bl	8000ba0 <__udivmoddi4>
 8000b94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b9c:	b004      	add	sp, #16
 8000b9e:	4770      	bx	lr

08000ba0 <__udivmoddi4>:
 8000ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ba4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000ba6:	460c      	mov	r4, r1
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d14d      	bne.n	8000c48 <__udivmoddi4+0xa8>
 8000bac:	428a      	cmp	r2, r1
 8000bae:	460f      	mov	r7, r1
 8000bb0:	4684      	mov	ip, r0
 8000bb2:	4696      	mov	lr, r2
 8000bb4:	fab2 f382 	clz	r3, r2
 8000bb8:	d960      	bls.n	8000c7c <__udivmoddi4+0xdc>
 8000bba:	b14b      	cbz	r3, 8000bd0 <__udivmoddi4+0x30>
 8000bbc:	fa02 fe03 	lsl.w	lr, r2, r3
 8000bc0:	f1c3 0220 	rsb	r2, r3, #32
 8000bc4:	409f      	lsls	r7, r3
 8000bc6:	fa00 fc03 	lsl.w	ip, r0, r3
 8000bca:	fa20 f202 	lsr.w	r2, r0, r2
 8000bce:	4317      	orrs	r7, r2
 8000bd0:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000bd4:	fa1f f48e 	uxth.w	r4, lr
 8000bd8:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000bdc:	fbb7 f1f6 	udiv	r1, r7, r6
 8000be0:	fb06 7711 	mls	r7, r6, r1, r7
 8000be4:	fb01 f004 	mul.w	r0, r1, r4
 8000be8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000bec:	4290      	cmp	r0, r2
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x62>
 8000bf0:	eb1e 0202 	adds.w	r2, lr, r2
 8000bf4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x60>
 8000bfa:	4290      	cmp	r0, r2
 8000bfc:	f200 812d 	bhi.w	8000e5a <__udivmoddi4+0x2ba>
 8000c00:	4639      	mov	r1, r7
 8000c02:	1a12      	subs	r2, r2, r0
 8000c04:	fa1f fc8c 	uxth.w	ip, ip
 8000c08:	fbb2 f0f6 	udiv	r0, r2, r6
 8000c0c:	fb06 2210 	mls	r2, r6, r0, r2
 8000c10:	fb00 f404 	mul.w	r4, r0, r4
 8000c14:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c18:	4564      	cmp	r4, ip
 8000c1a:	d908      	bls.n	8000c2e <__udivmoddi4+0x8e>
 8000c1c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c20:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c24:	d202      	bcs.n	8000c2c <__udivmoddi4+0x8c>
 8000c26:	4564      	cmp	r4, ip
 8000c28:	f200 811a 	bhi.w	8000e60 <__udivmoddi4+0x2c0>
 8000c2c:	4610      	mov	r0, r2
 8000c2e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c32:	ebac 0c04 	sub.w	ip, ip, r4
 8000c36:	2100      	movs	r1, #0
 8000c38:	b125      	cbz	r5, 8000c44 <__udivmoddi4+0xa4>
 8000c3a:	fa2c f303 	lsr.w	r3, ip, r3
 8000c3e:	2200      	movs	r2, #0
 8000c40:	e9c5 3200 	strd	r3, r2, [r5]
 8000c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c48:	428b      	cmp	r3, r1
 8000c4a:	d905      	bls.n	8000c58 <__udivmoddi4+0xb8>
 8000c4c:	b10d      	cbz	r5, 8000c52 <__udivmoddi4+0xb2>
 8000c4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c52:	2100      	movs	r1, #0
 8000c54:	4608      	mov	r0, r1
 8000c56:	e7f5      	b.n	8000c44 <__udivmoddi4+0xa4>
 8000c58:	fab3 f183 	clz	r1, r3
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	d14d      	bne.n	8000cfc <__udivmoddi4+0x15c>
 8000c60:	42a3      	cmp	r3, r4
 8000c62:	f0c0 80f2 	bcc.w	8000e4a <__udivmoddi4+0x2aa>
 8000c66:	4290      	cmp	r0, r2
 8000c68:	f080 80ef 	bcs.w	8000e4a <__udivmoddi4+0x2aa>
 8000c6c:	4606      	mov	r6, r0
 8000c6e:	4623      	mov	r3, r4
 8000c70:	4608      	mov	r0, r1
 8000c72:	2d00      	cmp	r5, #0
 8000c74:	d0e6      	beq.n	8000c44 <__udivmoddi4+0xa4>
 8000c76:	e9c5 6300 	strd	r6, r3, [r5]
 8000c7a:	e7e3      	b.n	8000c44 <__udivmoddi4+0xa4>
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	f040 80a2 	bne.w	8000dc6 <__udivmoddi4+0x226>
 8000c82:	1a8a      	subs	r2, r1, r2
 8000c84:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000c88:	fa1f f68e 	uxth.w	r6, lr
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	fbb2 f4f7 	udiv	r4, r2, r7
 8000c92:	fb07 2014 	mls	r0, r7, r4, r2
 8000c96:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c9a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c9e:	fb06 f004 	mul.w	r0, r6, r4
 8000ca2:	4290      	cmp	r0, r2
 8000ca4:	d90f      	bls.n	8000cc6 <__udivmoddi4+0x126>
 8000ca6:	eb1e 0202 	adds.w	r2, lr, r2
 8000caa:	f104 38ff 	add.w	r8, r4, #4294967295
 8000cae:	bf2c      	ite	cs
 8000cb0:	f04f 0901 	movcs.w	r9, #1
 8000cb4:	f04f 0900 	movcc.w	r9, #0
 8000cb8:	4290      	cmp	r0, r2
 8000cba:	d903      	bls.n	8000cc4 <__udivmoddi4+0x124>
 8000cbc:	f1b9 0f00 	cmp.w	r9, #0
 8000cc0:	f000 80c8 	beq.w	8000e54 <__udivmoddi4+0x2b4>
 8000cc4:	4644      	mov	r4, r8
 8000cc6:	1a12      	subs	r2, r2, r0
 8000cc8:	fa1f fc8c 	uxth.w	ip, ip
 8000ccc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000cd0:	fb07 2210 	mls	r2, r7, r0, r2
 8000cd4:	fb00 f606 	mul.w	r6, r0, r6
 8000cd8:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000cdc:	4566      	cmp	r6, ip
 8000cde:	d908      	bls.n	8000cf2 <__udivmoddi4+0x152>
 8000ce0:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000ce4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ce8:	d202      	bcs.n	8000cf0 <__udivmoddi4+0x150>
 8000cea:	4566      	cmp	r6, ip
 8000cec:	f200 80bb 	bhi.w	8000e66 <__udivmoddi4+0x2c6>
 8000cf0:	4610      	mov	r0, r2
 8000cf2:	ebac 0c06 	sub.w	ip, ip, r6
 8000cf6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cfa:	e79d      	b.n	8000c38 <__udivmoddi4+0x98>
 8000cfc:	f1c1 0620 	rsb	r6, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa04 fe01 	lsl.w	lr, r4, r1
 8000d06:	fa22 f706 	lsr.w	r7, r2, r6
 8000d0a:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d0e:	40f4      	lsrs	r4, r6
 8000d10:	408a      	lsls	r2, r1
 8000d12:	431f      	orrs	r7, r3
 8000d14:	ea4e 030c 	orr.w	r3, lr, ip
 8000d18:	fa00 fe01 	lsl.w	lr, r0, r1
 8000d1c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d20:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d24:	fa1f fc87 	uxth.w	ip, r7
 8000d28:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2c:	fb08 4410 	mls	r4, r8, r0, r4
 8000d30:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d34:	fb00 f90c 	mul.w	r9, r0, ip
 8000d38:	45a1      	cmp	r9, r4
 8000d3a:	d90e      	bls.n	8000d5a <__udivmoddi4+0x1ba>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d42:	bf2c      	ite	cs
 8000d44:	f04f 0b01 	movcs.w	fp, #1
 8000d48:	f04f 0b00 	movcc.w	fp, #0
 8000d4c:	45a1      	cmp	r9, r4
 8000d4e:	d903      	bls.n	8000d58 <__udivmoddi4+0x1b8>
 8000d50:	f1bb 0f00 	cmp.w	fp, #0
 8000d54:	f000 8093 	beq.w	8000e7e <__udivmoddi4+0x2de>
 8000d58:	4650      	mov	r0, sl
 8000d5a:	eba4 0409 	sub.w	r4, r4, r9
 8000d5e:	fa1f f983 	uxth.w	r9, r3
 8000d62:	fbb4 f3f8 	udiv	r3, r4, r8
 8000d66:	fb08 4413 	mls	r4, r8, r3, r4
 8000d6a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d72:	45a4      	cmp	ip, r4
 8000d74:	d906      	bls.n	8000d84 <__udivmoddi4+0x1e4>
 8000d76:	193c      	adds	r4, r7, r4
 8000d78:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d7c:	d201      	bcs.n	8000d82 <__udivmoddi4+0x1e2>
 8000d7e:	45a4      	cmp	ip, r4
 8000d80:	d87a      	bhi.n	8000e78 <__udivmoddi4+0x2d8>
 8000d82:	4643      	mov	r3, r8
 8000d84:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	fba0 9802 	umull	r9, r8, r0, r2
 8000d90:	4544      	cmp	r4, r8
 8000d92:	46cc      	mov	ip, r9
 8000d94:	4643      	mov	r3, r8
 8000d96:	d302      	bcc.n	8000d9e <__udivmoddi4+0x1fe>
 8000d98:	d106      	bne.n	8000da8 <__udivmoddi4+0x208>
 8000d9a:	45ce      	cmp	lr, r9
 8000d9c:	d204      	bcs.n	8000da8 <__udivmoddi4+0x208>
 8000d9e:	3801      	subs	r0, #1
 8000da0:	ebb9 0c02 	subs.w	ip, r9, r2
 8000da4:	eb68 0307 	sbc.w	r3, r8, r7
 8000da8:	b15d      	cbz	r5, 8000dc2 <__udivmoddi4+0x222>
 8000daa:	ebbe 020c 	subs.w	r2, lr, ip
 8000dae:	eb64 0403 	sbc.w	r4, r4, r3
 8000db2:	fa04 f606 	lsl.w	r6, r4, r6
 8000db6:	fa22 f301 	lsr.w	r3, r2, r1
 8000dba:	40cc      	lsrs	r4, r1
 8000dbc:	431e      	orrs	r6, r3
 8000dbe:	e9c5 6400 	strd	r6, r4, [r5]
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	e73e      	b.n	8000c44 <__udivmoddi4+0xa4>
 8000dc6:	fa02 fe03 	lsl.w	lr, r2, r3
 8000dca:	f1c3 0120 	rsb	r1, r3, #32
 8000dce:	fa04 f203 	lsl.w	r2, r4, r3
 8000dd2:	fa00 fc03 	lsl.w	ip, r0, r3
 8000dd6:	40cc      	lsrs	r4, r1
 8000dd8:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000ddc:	fa20 f101 	lsr.w	r1, r0, r1
 8000de0:	fa1f f68e 	uxth.w	r6, lr
 8000de4:	fbb4 f0f7 	udiv	r0, r4, r7
 8000de8:	430a      	orrs	r2, r1
 8000dea:	fb07 4410 	mls	r4, r7, r0, r4
 8000dee:	0c11      	lsrs	r1, r2, #16
 8000df0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000df4:	fb00 f406 	mul.w	r4, r0, r6
 8000df8:	428c      	cmp	r4, r1
 8000dfa:	d90e      	bls.n	8000e1a <__udivmoddi4+0x27a>
 8000dfc:	eb1e 0101 	adds.w	r1, lr, r1
 8000e00:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e04:	bf2c      	ite	cs
 8000e06:	f04f 0901 	movcs.w	r9, #1
 8000e0a:	f04f 0900 	movcc.w	r9, #0
 8000e0e:	428c      	cmp	r4, r1
 8000e10:	d902      	bls.n	8000e18 <__udivmoddi4+0x278>
 8000e12:	f1b9 0f00 	cmp.w	r9, #0
 8000e16:	d02c      	beq.n	8000e72 <__udivmoddi4+0x2d2>
 8000e18:	4640      	mov	r0, r8
 8000e1a:	1b09      	subs	r1, r1, r4
 8000e1c:	b292      	uxth	r2, r2
 8000e1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e22:	fb07 1114 	mls	r1, r7, r4, r1
 8000e26:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e2a:	fb04 f106 	mul.w	r1, r4, r6
 8000e2e:	4291      	cmp	r1, r2
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x2a2>
 8000e32:	eb1e 0202 	adds.w	r2, lr, r2
 8000e36:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e3a:	d201      	bcs.n	8000e40 <__udivmoddi4+0x2a0>
 8000e3c:	4291      	cmp	r1, r2
 8000e3e:	d815      	bhi.n	8000e6c <__udivmoddi4+0x2cc>
 8000e40:	4644      	mov	r4, r8
 8000e42:	1a52      	subs	r2, r2, r1
 8000e44:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000e48:	e721      	b.n	8000c8e <__udivmoddi4+0xee>
 8000e4a:	1a86      	subs	r6, r0, r2
 8000e4c:	eb64 0303 	sbc.w	r3, r4, r3
 8000e50:	2001      	movs	r0, #1
 8000e52:	e70e      	b.n	8000c72 <__udivmoddi4+0xd2>
 8000e54:	3c02      	subs	r4, #2
 8000e56:	4472      	add	r2, lr
 8000e58:	e735      	b.n	8000cc6 <__udivmoddi4+0x126>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4472      	add	r2, lr
 8000e5e:	e6d0      	b.n	8000c02 <__udivmoddi4+0x62>
 8000e60:	44f4      	add	ip, lr
 8000e62:	3802      	subs	r0, #2
 8000e64:	e6e3      	b.n	8000c2e <__udivmoddi4+0x8e>
 8000e66:	44f4      	add	ip, lr
 8000e68:	3802      	subs	r0, #2
 8000e6a:	e742      	b.n	8000cf2 <__udivmoddi4+0x152>
 8000e6c:	3c02      	subs	r4, #2
 8000e6e:	4472      	add	r2, lr
 8000e70:	e7e7      	b.n	8000e42 <__udivmoddi4+0x2a2>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4471      	add	r1, lr
 8000e76:	e7d0      	b.n	8000e1a <__udivmoddi4+0x27a>
 8000e78:	3b02      	subs	r3, #2
 8000e7a:	443c      	add	r4, r7
 8000e7c:	e782      	b.n	8000d84 <__udivmoddi4+0x1e4>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	443c      	add	r4, r7
 8000e82:	e76a      	b.n	8000d5a <__udivmoddi4+0x1ba>

08000e84 <__aeabi_idiv0>:
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
 8000e94:	603b      	str	r3, [r7, #0]
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 5);

    memset(out_ins, 0, sizeof(*out_ins));
 8000e96:	222c      	movs	r2, #44	@ 0x2c
 8000e98:	2100      	movs	r1, #0
 8000e9a:	68f8      	ldr	r0, [r7, #12]
 8000e9c:	f009 fe42 	bl	800ab24 <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	683a      	ldr	r2, [r7, #0]
 8000eaa:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	6a3a      	ldr	r2, [r7, #32]
 8000eb0:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	621a      	str	r2, [r3, #32]
    out_ins->tx_queue = NULL;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	625a      	str	r2, [r3, #36]	@ 0x24
    out_ins->user_reference = user_reference;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ec2:	629a      	str	r2, [r3, #40]	@ 0x28
#if CANARD_ENABLE_TAO_OPTION
    out_ins->tao_disabled = false;
#endif
    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	095b      	lsrs	r3, r3, #5
 8000ec8:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ed0:	d302      	bcc.n	8000ed8 <canardInit+0x50>
    {
        pool_capacity = 0xFFFFU;
 8000ed2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ed6:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	330c      	adds	r3, #12
 8000edc:	697a      	ldr	r2, [r7, #20]
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	68b9      	ldr	r1, [r7, #8]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f001 fedf 	bl	8002ca6 <initPoolAllocator>
}
 8000ee8:	bf00      	nop
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <canardSetLocalNodeID>:
    CANARD_ASSERT(ins != NULL);
    return ins->user_reference;
}

void canardSetLocalNodeID(CanardInstance* ins, uint8_t self_node_id)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	460b      	mov	r3, r1
 8000efa:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);

    if ((ins->node_id == CANARD_BROADCAST_NODE_ID) &&
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d109      	bne.n	8000f18 <canardSetLocalNodeID+0x28>
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d006      	beq.n	8000f18 <canardSetLocalNodeID+0x28>
        (self_node_id >= CANARD_MIN_NODE_ID) &&
        (self_node_id <= CANARD_MAX_NODE_ID))
 8000f0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
        (self_node_id >= CANARD_MIN_NODE_ID) &&
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	db02      	blt.n	8000f18 <canardSetLocalNodeID+0x28>
    {
        ins->node_id = self_node_id;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	78fa      	ldrb	r2, [r7, #3]
 8000f16:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        CANARD_ASSERT(false);
    }
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <canardGetLocalNodeID>:

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	781b      	ldrb	r3, [r3, #0]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <canardBroadcast>:
#endif
#if CANARD_ENABLE_CANFD
                        ,bool canfd
#endif
)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08e      	sub	sp, #56	@ 0x38
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	e9c7 2300 	strd	r2, r3, [r7]
    // create transfer object
    CanardTxTransfer transfer_object = {
 8000f48:	f107 0310 	add.w	r3, r7, #16
 8000f4c:	2228      	movs	r2, #40	@ 0x28
 8000f4e:	2100      	movs	r1, #0
 8000f50:	4618      	mov	r0, r3
 8000f52:	f009 fde7 	bl	800ab24 <memset>
 8000f56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f5a:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000f5e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000f62:	843b      	strh	r3, [r7, #32]
 8000f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f68:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000f6c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000f70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f74:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000f78:	863b      	strh	r3, [r7, #48]	@ 0x30
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };

    return canardBroadcastObj(ins, &transfer_object);
 8000f7a:	f107 0310 	add.w	r3, r7, #16
 8000f7e:	4619      	mov	r1, r3
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f000 f805 	bl	8000f90 <canardBroadcastObj>
 8000f86:	4603      	mov	r3, r0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3738      	adds	r7, #56	@ 0x38
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <canardBroadcastObj>:

int16_t canardBroadcastObj(CanardInstance* ins, CanardTxTransfer* transfer_object)
{
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b087      	sub	sp, #28
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d106      	bne.n	8000fb0 <canardBroadcastObj+0x20>
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	8c1b      	ldrh	r3, [r3, #32]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d002      	beq.n	8000fb0 <canardBroadcastObj+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000faa:	f06f 0301 	mvn.w	r3, #1
 8000fae:	e070      	b.n	8001092 <canardBroadcastObj+0x102>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	7e1b      	ldrb	r3, [r3, #24]
 8000fb4:	2b1f      	cmp	r3, #31
 8000fb6:	d902      	bls.n	8000fbe <canardBroadcastObj+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000fb8:	f06f 0301 	mvn.w	r3, #1
 8000fbc:	e069      	b.n	8001092 <canardBroadcastObj+0x102>
    }

    uint32_t can_id = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0xFFFFU;
 8000fc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fc6:	827b      	strh	r3, [r7, #18]

    if (canardGetLocalNodeID(ins) == 0)
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f7ff ffab 	bl	8000f24 <canardGetLocalNodeID>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d138      	bne.n	8001046 <canardBroadcastObj+0xb6>
    {
        if (transfer_object->payload_len > 7)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	8c1b      	ldrh	r3, [r3, #32]
 8000fd8:	2b07      	cmp	r3, #7
 8000fda:	d902      	bls.n	8000fe2 <canardBroadcastObj+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 8000fdc:	f06f 0303 	mvn.w	r3, #3
 8000fe0:	e057      	b.n	8001092 <canardBroadcastObj+0x102>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((transfer_object->data_type_id & DTIDMask) != transfer_object->data_type_id)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	8a1a      	ldrh	r2, [r3, #16]
 8000fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800109c <canardBroadcastObj+0x10c>)
 8000fe8:	881b      	ldrh	r3, [r3, #0]
 8000fea:	4013      	ands	r3, r2
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	8a1b      	ldrh	r3, [r3, #16]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d002      	beq.n	8000ffc <canardBroadcastObj+0x6c>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 8000ff6:	f06f 0301 	mvn.w	r3, #1
 8000ffa:	e04a      	b.n	8001092 <canardBroadcastObj+0x102>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, transfer_object->payload, transfer_object->payload_len)) & 0x7FFEU);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	69d9      	ldr	r1, [r3, #28]
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	8c1b      	ldrh	r3, [r3, #32]
 8001004:	461a      	mov	r2, r3
 8001006:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800100a:	f001 fe2f 	bl	8002c6c <crcAdd>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 8001016:	4013      	ands	r3, r2
 8001018:	823b      	strh	r3, [r7, #16]
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	7e1b      	ldrb	r3, [r3, #24]
 800101e:	061a      	lsls	r2, r3, #24
 8001020:	8a3b      	ldrh	r3, [r7, #16]
 8001022:	025b      	lsls	r3, r3, #9
 8001024:	431a      	orrs	r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	8a19      	ldrh	r1, [r3, #16]
 800102a:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <canardBroadcastObj+0x10c>)
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	400b      	ands	r3, r1
 8001030:	b29b      	uxth	r3, r3
 8001032:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8001034:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff ff73 	bl	8000f24 <canardGetLocalNodeID>
 800103e:	4603      	mov	r3, r0
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8001040:	4323      	orrs	r3, r4
 8001042:	617b      	str	r3, [r7, #20]
 8001044:	e012      	b.n	800106c <canardBroadcastObj+0xdc>
    }
    else
    {
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	7e1b      	ldrb	r3, [r3, #24]
 800104a:	061a      	lsls	r2, r3, #24
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	8a1b      	ldrh	r3, [r3, #16]
 8001050:	021b      	lsls	r3, r3, #8
 8001052:	ea42 0403 	orr.w	r4, r2, r3
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff ff64 	bl	8000f24 <canardGetLocalNodeID>
 800105c:	4603      	mov	r3, r0
 800105e:	4323      	orrs	r3, r4
 8001060:	617b      	str	r3, [r7, #20]
        crc = calculateCRC(transfer_object);
 8001062:	6838      	ldr	r0, [r7, #0]
 8001064:	f000 f84c 	bl	8001100 <calculateCRC>
 8001068:	4603      	mov	r3, r0
 800106a:	827b      	strh	r3, [r7, #18]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 800106c:	8a7a      	ldrh	r2, [r7, #18]
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	6979      	ldr	r1, [r7, #20]
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f000 ffe6 	bl	8002044 <enqueueTxFrames>
 8001078:	4603      	mov	r3, r0
 800107a:	81fb      	strh	r3, [r7, #14]

    if (result > 0) {
 800107c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001080:	2b00      	cmp	r3, #0
 8001082:	dd04      	ble.n	800108e <canardBroadcastObj+0xfe>
        incrementTransferID(transfer_object->inout_transfer_id);
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	4618      	mov	r0, r3
 800108a:	f000 ff66 	bl	8001f5a <incrementTransferID>
    }

    return result;
 800108e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001092:	4618      	mov	r0, r3
 8001094:	371c      	adds	r7, #28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd90      	pop	{r4, r7, pc}
 800109a:	bf00      	nop
 800109c:	0800ca9c 	.word	0x0800ca9c

080010a0 <canardBufferFromIdx>:
  CanardBufferBlock and CanartRxState structures to have the same size
  on 32 bit and 64 bit platforms, which allows for easier testing in
  simulator environments
 */
CANARD_INTERNAL CanardBufferBlock *canardBufferFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardBufferBlock *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardBufferBlock *)idx;
 80010aa:	683b      	ldr	r3, [r7, #0]
#endif
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <canardBufferToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardBufferToIdx(CanardPoolAllocator* allocator, const CanardBufferBlock *buf)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)buf - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)buf;
 80010c2:	683b      	ldr	r3, [r7, #0]
#endif
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <canardRxFromIdx>:

CANARD_INTERNAL CanardRxState *canardRxFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardRxState *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardRxState *)idx;
 80010da:	683b      	ldr	r3, [r7, #0]
#endif
}
 80010dc:	4618      	mov	r0, r3
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <canardRxToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardRxToIdx(CanardPoolAllocator* allocator, const CanardRxState *rx)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)rx - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)rx;
 80010f2:	683b      	ldr	r3, [r7, #0]
#endif
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <calculateCRC>:

CANARD_INTERNAL uint16_t calculateCRC(const CanardTxTransfer* transfer_object)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0xFFFFU;
 8001108:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800110c:	81fb      	strh	r3, [r7, #14]
#if CANARD_ENABLE_CANFD
    if ((transfer_object->payload_len > 7 && !transfer_object->canfd) ||
        (transfer_object->payload_len > 63 && transfer_object->canfd))
#else
    if (transfer_object->payload_len > 7)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	8c1b      	ldrh	r3, [r3, #32]
 8001112:	2b07      	cmp	r3, #7
 8001114:	d913      	bls.n	800113e <calculateCRC+0x3e>
#endif
    {
        crc = crcAddSignature(crc, transfer_object->data_type_signature);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800111c:	89f9      	ldrh	r1, [r7, #14]
 800111e:	4608      	mov	r0, r1
 8001120:	f001 fd75 	bl	8002c0e <crcAddSignature>
 8001124:	4603      	mov	r3, r0
 8001126:	81fb      	strh	r3, [r7, #14]
        crc = crcAdd(crc, transfer_object->payload, transfer_object->payload_len);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	69d9      	ldr	r1, [r3, #28]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	8c1b      	ldrh	r3, [r3, #32]
 8001130:	461a      	mov	r2, r3
 8001132:	89fb      	ldrh	r3, [r7, #14]
 8001134:	4618      	mov	r0, r3
 8001136:	f001 fd99 	bl	8002c6c <crcAdd>
 800113a:	4603      	mov	r3, r0
 800113c:	81fb      	strh	r3, [r7, #14]
                crc = crcAddByte(crc, empty);
            }
        }
#endif
    }
    return crc;
 800113e:	89fb      	ldrh	r3, [r7, #14]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <canardRequestOrRespond>:
#endif
#if CANARD_ENABLE_CANFD
                               ,bool canfd
#endif
)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08e      	sub	sp, #56	@ 0x38
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	e9c7 2300 	strd	r2, r3, [r7]
 8001154:	460b      	mov	r3, r1
 8001156:	72fb      	strb	r3, [r7, #11]
    CanardTxTransfer transfer_object = {
        .data_type_signature = data_type_signature,
        .data_type_id = data_type_id,
        .inout_transfer_id = inout_transfer_id,
        .priority = priority,
        .transfer_type = kind == CanardRequest ? CanardTransferTypeRequest : CanardTransferTypeResponse,
 8001158:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800115c:	2b01      	cmp	r3, #1
 800115e:	bf0c      	ite	eq
 8001160:	2301      	moveq	r3, #1
 8001162:	2300      	movne	r3, #0
 8001164:	b2db      	uxtb	r3, r3
    CanardTxTransfer transfer_object = {
 8001166:	743b      	strb	r3, [r7, #16]
 8001168:	e9d7 2300 	ldrd	r2, r3, [r7]
 800116c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001170:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001174:	b29b      	uxth	r3, r3
 8001176:	843b      	strh	r3, [r7, #32]
 8001178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
 800117c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001180:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001186:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001188:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800118c:	863b      	strh	r3, [r7, #48]	@ 0x30
#endif
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };
    return canardRequestOrRespondObj(ins, destination_node_id, &transfer_object);
 800118e:	f107 0210 	add.w	r2, r7, #16
 8001192:	7afb      	ldrb	r3, [r7, #11]
 8001194:	4619      	mov	r1, r3
 8001196:	68f8      	ldr	r0, [r7, #12]
 8001198:	f000 f805 	bl	80011a6 <canardRequestOrRespondObj>
 800119c:	4603      	mov	r3, r0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3738      	adds	r7, #56	@ 0x38
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <canardRequestOrRespondObj>:

int16_t canardRequestOrRespondObj(CanardInstance* ins, uint8_t destination_node_id, CanardTxTransfer* transfer_object)
{
 80011a6:	b590      	push	{r4, r7, lr}
 80011a8:	b087      	sub	sp, #28
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	60f8      	str	r0, [r7, #12]
 80011ae:	460b      	mov	r3, r1
 80011b0:	607a      	str	r2, [r7, #4]
 80011b2:	72fb      	strb	r3, [r7, #11]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	69db      	ldr	r3, [r3, #28]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d106      	bne.n	80011ca <canardRequestOrRespondObj+0x24>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	8c1b      	ldrh	r3, [r3, #32]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d002      	beq.n	80011ca <canardRequestOrRespondObj+0x24>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80011c4:	f06f 0301 	mvn.w	r3, #1
 80011c8:	e042      	b.n	8001250 <canardRequestOrRespondObj+0xaa>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	7e1b      	ldrb	r3, [r3, #24]
 80011ce:	2b1f      	cmp	r3, #31
 80011d0:	d902      	bls.n	80011d8 <canardRequestOrRespondObj+0x32>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80011d2:	f06f 0301 	mvn.w	r3, #1
 80011d6:	e03b      	b.n	8001250 <canardRequestOrRespondObj+0xaa>
    }
    if (canardGetLocalNodeID(ins) == 0)
 80011d8:	68f8      	ldr	r0, [r7, #12]
 80011da:	f7ff fea3 	bl	8000f24 <canardGetLocalNodeID>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d102      	bne.n	80011ea <canardRequestOrRespondObj+0x44>
    {
        return -CANARD_ERROR_NODE_ID_NOT_SET;
 80011e4:	f06f 0303 	mvn.w	r3, #3
 80011e8:	e032      	b.n	8001250 <canardRequestOrRespondObj+0xaa>
    }

    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	7e1b      	ldrb	r3, [r3, #24]
 80011ee:	061a      	lsls	r2, r3, #24
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	8a1b      	ldrh	r3, [r3, #16]
 80011f4:	041b      	lsls	r3, r3, #16
 80011f6:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	03db      	lsls	r3, r3, #15
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 80011fe:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 8001200:	7afb      	ldrb	r3, [r7, #11]
 8001202:	021b      	lsls	r3, r3, #8
 8001204:	ea42 0403 	orr.w	r4, r2, r3
                            (1U << 7U) | (uint32_t) canardGetLocalNodeID(ins);
 8001208:	68f8      	ldr	r0, [r7, #12]
 800120a:	f7ff fe8b 	bl	8000f24 <canardGetLocalNodeID>
 800120e:	4603      	mov	r3, r0
 8001210:	4323      	orrs	r3, r4
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8001212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001216:	617b      	str	r3, [r7, #20]

    uint16_t crc = calculateCRC(transfer_object);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff ff71 	bl	8001100 <calculateCRC>
 800121e:	4603      	mov	r3, r0
 8001220:	827b      	strh	r3, [r7, #18]


    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8001222:	8a7a      	ldrh	r2, [r7, #18]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6979      	ldr	r1, [r7, #20]
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f000 ff0b 	bl	8002044 <enqueueTxFrames>
 800122e:	4603      	mov	r3, r0
 8001230:	823b      	strh	r3, [r7, #16]

    if (result > 0 && transfer_object->transfer_type == CanardTransferTypeRequest)                      // Response Transfer ID must not be altered
 8001232:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001236:	2b00      	cmp	r3, #0
 8001238:	dd08      	ble.n	800124c <canardRequestOrRespondObj+0xa6>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d104      	bne.n	800124c <canardRequestOrRespondObj+0xa6>
    {
        incrementTransferID(transfer_object->inout_transfer_id);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	4618      	mov	r0, r3
 8001248:	f000 fe87 	bl	8001f5a <incrementTransferID>
    }

    return result;
 800124c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 8001250:	4618      	mov	r0, r3
 8001252:	371c      	adds	r7, #28
 8001254:	46bd      	mov	sp, r7
 8001256:	bd90      	pop	{r4, r7, pc}

08001258 <canardPeekTxQueue>:

CanardCANFrame* canardPeekTxQueue(const CanardInstance* ins)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
    if (ins->tx_queue == NULL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <canardPeekTxQueue+0x14>
    {
        return NULL;
 8001268:	2300      	movs	r3, #0
 800126a:	e002      	b.n	8001272 <canardPeekTxQueue+0x1a>
    }
    return &ins->tx_queue->frame;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001270:	3304      	adds	r3, #4
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <canardPopTxQueue>:

void canardPopTxQueue(CanardInstance* ins)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b084      	sub	sp, #16
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = ins->tx_queue;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128a:	60fb      	str	r3, [r7, #12]
    ins->tx_queue = item->next;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	625a      	str	r2, [r3, #36]	@ 0x24
    freeBlock(&ins->allocator, item);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	330c      	adds	r3, #12
 8001298:	68f9      	ldr	r1, [r7, #12]
 800129a:	4618      	mov	r0, r3
 800129c:	f001 fd63 	bl	8002d66 <freeBlock>
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <canardHandleRxFrame>:

int16_t canardHandleRxFrame(CanardInstance* ins, const CanardCANFrame* frame, uint64_t timestamp_usec)
{
 80012a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80012ac:	b09f      	sub	sp, #124	@ 0x7c
 80012ae:	af02      	add	r7, sp, #8
 80012b0:	60f8      	str	r0, [r7, #12]
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	e9c7 2300 	strd	r2, r3, [r7]
    const CanardTransferType transfer_type = extractTransferType(frame->id);
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f001 f8c8 	bl	8002452 <extractTransferType>
 80012c2:	4603      	mov	r3, r0
 80012c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 80012c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d007      	beq.n	80012e0 <canardHandleRxFrame+0x38>
                                        (uint8_t)CANARD_BROADCAST_NODE_ID :
                                        DEST_ID_FROM_ID(frame->id);
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	0a1b      	lsrs	r3, r3, #8
 80012d6:	b2db      	uxtb	r3, r3
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 80012d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	e000      	b.n	80012e2 <canardHandleRxFrame+0x3a>
 80012e0:	2300      	movs	r3, #0
 80012e2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    // TODO: This function should maintain statistics of transfer errors and such.

    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	da0f      	bge.n	800130e <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d109      	bne.n	800130e <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8001302:	2b00      	cmp	r3, #0
 8001304:	d103      	bne.n	800130e <canardHandleRxFrame+0x66>
        (frame->data_len < 1))
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	7b1b      	ldrb	r3, [r3, #12]
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 800130a:	2b00      	cmp	r3, #0
 800130c:	d102      	bne.n	8001314 <canardHandleRxFrame+0x6c>
    {
        return -CANARD_ERROR_RX_INCOMPATIBLE_PACKET;
 800130e:	f06f 0309 	mvn.w	r3, #9
 8001312:	e361      	b.n	80019d8 <canardHandleRxFrame+0x730>
    }

    if (transfer_type != CanardTransferTypeBroadcast &&
 8001314:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001318:	2b02      	cmp	r3, #2
 800131a:	d00b      	beq.n	8001334 <canardHandleRxFrame+0x8c>
        destination_node_id != canardGetLocalNodeID(ins))
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f7ff fe01 	bl	8000f24 <canardGetLocalNodeID>
 8001322:	4603      	mov	r3, r0
 8001324:	461a      	mov	r2, r3
    if (transfer_type != CanardTransferTypeBroadcast &&
 8001326:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800132a:	4293      	cmp	r3, r2
 800132c:	d002      	beq.n	8001334 <canardHandleRxFrame+0x8c>
    {
        return -CANARD_ERROR_RX_WRONG_ADDRESS;
 800132e:	f06f 030a 	mvn.w	r3, #10
 8001332:	e351      	b.n	80019d8 <canardHandleRxFrame+0x730>
    }

    const uint8_t priority = PRIORITY_FROM_ID(frame->id);
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	0e1b      	lsrs	r3, r3, #24
 800133a:	b2db      	uxtb	r3, r3
 800133c:	f003 031f 	and.w	r3, r3, #31
 8001340:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    const uint8_t source_node_id = SOURCE_ID_FROM_ID(frame->id);
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800134e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    const uint16_t data_type_id = extractDataType(frame->id);
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4618      	mov	r0, r3
 8001358:	f001 f85b 	bl	8002412 <extractDataType>
 800135c:	4603      	mov	r3, r0
 800135e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    const uint32_t transfer_descriptor =
            MAKE_TRANSFER_DESCRIPTOR(data_type_id, transfer_type, source_node_id, destination_node_id);
 8001362:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001366:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800136a:	041b      	lsls	r3, r3, #16
 800136c:	431a      	orrs	r2, r3
 800136e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001372:	049b      	lsls	r3, r3, #18
 8001374:	431a      	orrs	r2, r3
 8001376:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800137a:	065b      	lsls	r3, r3, #25
    const uint32_t transfer_descriptor =
 800137c:	4313      	orrs	r3, r2
 800137e:	64fb      	str	r3, [r7, #76]	@ 0x4c

    const uint8_t tail_byte = frame->data[frame->data_len - 1];
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	7b1b      	ldrb	r3, [r3, #12]
 8001384:	3b01      	subs	r3, #1
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	4413      	add	r3, r2
 800138a:	791b      	ldrb	r3, [r3, #4]
 800138c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    uint64_t data_type_signature = 0;
 8001390:	f04f 0200 	mov.w	r2, #0
 8001394:	f04f 0300 	mov.w	r3, #0
 8001398:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    CanardRxState* rx_state = NULL;
 800139c:	2300      	movs	r3, #0
 800139e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (IS_START_OF_TRANSFER(tail_byte))
 80013a0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80013a4:	09db      	lsrs	r3, r3, #7
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d01e      	beq.n	80013ee <canardHandleRxFrame+0x146>
    {

        if (ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id))
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	685e      	ldr	r6, [r3, #4]
 80013b4:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 80013b8:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 80013bc:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80013c0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	4603      	mov	r3, r0
 80013c8:	68f8      	ldr	r0, [r7, #12]
 80013ca:	47b0      	blx	r6
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d00a      	beq.n	80013e8 <canardHandleRxFrame+0x140>
        {
            rx_state = traverseRxStates(ins, transfer_descriptor);
 80013d2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80013d4:	68f8      	ldr	r0, [r7, #12]
 80013d6:	f001 f860 	bl	800249a <traverseRxStates>
 80013da:	66f8      	str	r0, [r7, #108]	@ 0x6c

            if(rx_state == NULL)
 80013dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d110      	bne.n	8001404 <canardHandleRxFrame+0x15c>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 80013e2:	f06f 0302 	mvn.w	r3, #2
 80013e6:	e2f7      	b.n	80019d8 <canardHandleRxFrame+0x730>
            }
        }
        else
        {
            return -CANARD_ERROR_RX_NOT_WANTED;
 80013e8:	f06f 030b 	mvn.w	r3, #11
 80013ec:	e2f4      	b.n	80019d8 <canardHandleRxFrame+0x730>
        }
    }
    else
    {
        rx_state = findRxState(ins, transfer_descriptor);
 80013ee:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80013f0:	68f8      	ldr	r0, [r7, #12]
 80013f2:	f001 f881 	bl	80024f8 <findRxState>
 80013f6:	66f8      	str	r0, [r7, #108]	@ 0x6c

        if (rx_state == NULL)
 80013f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d102      	bne.n	8001404 <canardHandleRxFrame+0x15c>
        {
            return -CANARD_ERROR_RX_MISSED_START;
 80013fe:	f06f 030c 	mvn.w	r3, #12
 8001402:	e2e9      	b.n	80019d8 <canardHandleRxFrame+0x730>
    }

    CANARD_ASSERT(rx_state != NULL);    // All paths that lead to NULL should be terminated with return above

    // Resolving the state flags:
    const bool not_initialized = rx_state->timestamp_usec == 0;
 8001404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001406:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800140a:	4313      	orrs	r3, r2
 800140c:	2b00      	cmp	r3, #0
 800140e:	bf0c      	ite	eq
 8001410:	2301      	moveq	r3, #1
 8001412:	2300      	movne	r3, #0
 8001414:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    const bool tid_timed_out = (timestamp_usec - rx_state->timestamp_usec) > TRANSFER_TIMEOUT_USEC;
 8001418:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800141a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800141e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001422:	ebb0 0802 	subs.w	r8, r0, r2
 8001426:	eb61 0903 	sbc.w	r9, r1, r3
 800142a:	4ba9      	ldr	r3, [pc, #676]	@ (80016d0 <canardHandleRxFrame+0x428>)
 800142c:	4598      	cmp	r8, r3
 800142e:	f179 0300 	sbcs.w	r3, r9, #0
 8001432:	bf2c      	ite	cs
 8001434:	2301      	movcs	r3, #1
 8001436:	2300      	movcc	r3, #0
 8001438:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    const bool same_iface = frame->iface_id == rx_state->iface_id;
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	7b5a      	ldrb	r2, [r3, #13]
 8001440:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001442:	7e9b      	ldrb	r3, [r3, #26]
 8001444:	429a      	cmp	r2, r3
 8001446:	bf0c      	ite	eq
 8001448:	2301      	moveq	r3, #1
 800144a:	2300      	movne	r3, #0
 800144c:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
    const bool first_frame = IS_START_OF_TRANSFER(tail_byte);
 8001450:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001454:	09db      	lsrs	r3, r3, #7
 8001456:	b2db      	uxtb	r3, r3
 8001458:	f003 0301 	and.w	r3, r3, #1
 800145c:	2b00      	cmp	r3, #0
 800145e:	bf14      	ite	ne
 8001460:	2301      	movne	r3, #1
 8001462:	2300      	moveq	r3, #0
 8001464:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    const bool not_previous_tid =
        computeTransferIDForwardDistance((uint8_t) rx_state->transfer_id, TRANSFER_ID_FROM_TAIL_BYTE(tail_byte)) > 1;
 8001468:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800146a:	7ddb      	ldrb	r3, [r3, #23]
 800146c:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8001470:	b2db      	uxtb	r3, r3
 8001472:	461a      	mov	r2, r3
 8001474:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001478:	f003 031f 	and.w	r3, r3, #31
 800147c:	b2db      	uxtb	r3, r3
 800147e:	4619      	mov	r1, r3
 8001480:	4610      	mov	r0, r2
 8001482:	f000 fd4b 	bl	8001f1c <computeTransferIDForwardDistance>
 8001486:	4603      	mov	r3, r0
    const bool not_previous_tid =
 8001488:	2b01      	cmp	r3, #1
 800148a:	bfcc      	ite	gt
 800148c:	2301      	movgt	r3, #1
 800148e:	2300      	movle	r3, #0
 8001490:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    const bool iface_switch_allowed = (timestamp_usec - rx_state->timestamp_usec) > IFACE_SWITCH_DELAY_USEC;
 8001494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001496:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800149a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800149e:	1a84      	subs	r4, r0, r2
 80014a0:	eb61 0503 	sbc.w	r5, r1, r3
 80014a4:	4b8b      	ldr	r3, [pc, #556]	@ (80016d4 <canardHandleRxFrame+0x42c>)
 80014a6:	429c      	cmp	r4, r3
 80014a8:	f175 0300 	sbcs.w	r3, r5, #0
 80014ac:	bf2c      	ite	cs
 80014ae:	2301      	movcs	r3, #1
 80014b0:	2300      	movcc	r3, #0
 80014b2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    const bool non_wrapped_tid = computeTransferIDForwardDistance(TRANSFER_ID_FROM_TAIL_BYTE(tail_byte), (uint8_t) rx_state->transfer_id) < (1 << (TRANSFER_ID_BIT_LEN-1));
 80014b6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80014ba:	f003 031f 	and.w	r3, r3, #31
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014c2:	7ddb      	ldrb	r3, [r3, #23]
 80014c4:	f3c3 0384 	ubfx	r3, r3, #2, #5
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	4619      	mov	r1, r3
 80014cc:	4610      	mov	r0, r2
 80014ce:	f000 fd25 	bl	8001f1c <computeTransferIDForwardDistance>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	bfd4      	ite	le
 80014d8:	2301      	movle	r3, #1
 80014da:	2300      	movgt	r3, #0
 80014dc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    const bool incomplete_frame = rx_state->buffer_blocks != CANARD_BUFFER_IDX_NONE;
 80014e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	bf14      	ite	ne
 80014e8:	2301      	movne	r3, #1
 80014ea:	2300      	moveq	r3, #0
 80014ec:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    const bool need_restart =
            (not_initialized) ||
            (tid_timed_out) ||
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 80014f0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d11f      	bne.n	8001538 <canardHandleRxFrame+0x290>
            (not_initialized) ||
 80014f8:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d11b      	bne.n	8001538 <canardHandleRxFrame+0x290>
            (tid_timed_out) ||
 8001500:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001504:	2b00      	cmp	r3, #0
 8001506:	d00b      	beq.n	8001520 <canardHandleRxFrame+0x278>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8001508:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800150c:	2b00      	cmp	r3, #0
 800150e:	d007      	beq.n	8001520 <canardHandleRxFrame+0x278>
 8001510:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001514:	2b00      	cmp	r3, #0
 8001516:	d10f      	bne.n	8001538 <canardHandleRxFrame+0x290>
 8001518:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800151c:	2b00      	cmp	r3, #0
 800151e:	d10b      	bne.n	8001538 <canardHandleRxFrame+0x290>
 8001520:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001524:	2b00      	cmp	r3, #0
 8001526:	d009      	beq.n	800153c <canardHandleRxFrame+0x294>
            (iface_switch_allowed && first_frame && non_wrapped_tid);
 8001528:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800152c:	2b00      	cmp	r3, #0
 800152e:	d005      	beq.n	800153c <canardHandleRxFrame+0x294>
 8001530:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <canardHandleRxFrame+0x294>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8001538:	2301      	movs	r3, #1
 800153a:	e000      	b.n	800153e <canardHandleRxFrame+0x296>
 800153c:	2300      	movs	r3, #0
    const bool need_restart =
 800153e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8001542:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

    if (need_restart)
 800154e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001552:	2b00      	cmp	r3, #0
 8001554:	d02f      	beq.n	80015b6 <canardHandleRxFrame+0x30e>
    {
        rx_state->transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte);
 8001556:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800155a:	f003 031f 	and.w	r3, r3, #31
 800155e:	b2d9      	uxtb	r1, r3
 8001560:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001562:	7dd3      	ldrb	r3, [r2, #23]
 8001564:	f361 0386 	bfi	r3, r1, #2, #5
 8001568:	75d3      	strb	r3, [r2, #23]
        rx_state->next_toggle = 0;
 800156a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800156c:	7dd3      	ldrb	r3, [r2, #23]
 800156e:	f36f 13c7 	bfc	r3, #7, #1
 8001572:	75d3      	strb	r3, [r2, #23]
        releaseStatePayload(ins, rx_state);
 8001574:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001576:	68f8      	ldr	r0, [r7, #12]
 8001578:	f001 f828 	bl	80025cc <releaseStatePayload>
        rx_state->iface_id = frame->iface_id;
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	7b5a      	ldrb	r2, [r3, #13]
 8001580:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001582:	769a      	strb	r2, [r3, #26]
        if (!IS_START_OF_TRANSFER(tail_byte))
 8001584:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001588:	09db      	lsrs	r3, r3, #7
 800158a:	b2db      	uxtb	r3, r3
 800158c:	f003 0301 	and.w	r3, r3, #1
 8001590:	2b00      	cmp	r3, #0
 8001592:	d110      	bne.n	80015b6 <canardHandleRxFrame+0x30e>
        {
            rx_state->transfer_id++;
 8001594:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001596:	7ddb      	ldrb	r3, [r3, #23]
 8001598:	f3c3 0384 	ubfx	r3, r3, #2, #5
 800159c:	b2db      	uxtb	r3, r3
 800159e:	3301      	adds	r3, #1
 80015a0:	f003 031f 	and.w	r3, r3, #31
 80015a4:	b2d9      	uxtb	r1, r3
 80015a6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80015a8:	7dd3      	ldrb	r3, [r2, #23]
 80015aa:	f361 0386 	bfi	r3, r1, #2, #5
 80015ae:	75d3      	strb	r3, [r2, #23]
            return -CANARD_ERROR_RX_MISSED_START;
 80015b0:	f06f 030c 	mvn.w	r3, #12
 80015b4:	e210      	b.n	80019d8 <canardHandleRxFrame+0x730>
        }
    }

    if (frame->iface_id != rx_state->iface_id)
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	7b5a      	ldrb	r2, [r3, #13]
 80015ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015bc:	7e9b      	ldrb	r3, [r3, #26]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d001      	beq.n	80015c6 <canardHandleRxFrame+0x31e>
    {
        // drop frame if coming from unexpected interface
        return CANARD_OK;
 80015c2:	2300      	movs	r3, #0
 80015c4:	e208      	b.n	80019d8 <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && IS_END_OF_TRANSFER(tail_byte)) // single frame transfer
 80015c6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80015ca:	09db      	lsrs	r3, r3, #7
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d041      	beq.n	800165a <canardHandleRxFrame+0x3b2>
 80015d6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80015da:	099b      	lsrs	r3, r3, #6
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d039      	beq.n	800165a <canardHandleRxFrame+0x3b2>
    {
        rx_state->timestamp_usec = timestamp_usec;
 80015e6:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80015e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015ec:	e9c1 2302 	strd	r2, r3, [r1, #8]
        CanardRxTransfer rx_transfer = {
 80015f0:	f107 0310 	add.w	r3, r7, #16
 80015f4:	2220      	movs	r2, #32
 80015f6:	2100      	movs	r1, #0
 80015f8:	4618      	mov	r0, r3
 80015fa:	f009 fa93 	bl	800ab24 <memset>
 80015fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001602:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = frame->data,
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	3304      	adds	r3, #4
        CanardRxTransfer rx_transfer = {
 800160a:	61bb      	str	r3, [r7, #24]
            .payload_len = (uint8_t)(frame->data_len - 1U),
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	7b1b      	ldrb	r3, [r3, #12]
 8001610:	3b01      	subs	r3, #1
 8001612:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8001614:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001616:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800161a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800161c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001620:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8001624:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001628:	f003 031f 	and.w	r3, r3, #31
 800162c:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 800162e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001632:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001636:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800163a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800163e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        ins->on_reception(ins, &rx_transfer);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f107 0210 	add.w	r2, r7, #16
 800164a:	4611      	mov	r1, r2
 800164c:	68f8      	ldr	r0, [r7, #12]
 800164e:	4798      	blx	r3

        prepareForNextTransfer(rx_state);
 8001650:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001652:	f000 febc 	bl	80023ce <prepareForNextTransfer>
        return CANARD_OK;
 8001656:	2300      	movs	r3, #0
 8001658:	e1be      	b.n	80019d8 <canardHandleRxFrame+0x730>
    }

    if (TOGGLE_BIT(tail_byte) != rx_state->next_toggle)
 800165a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	b2db      	uxtb	r3, r3
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	bf14      	ite	ne
 800166a:	2301      	movne	r3, #1
 800166c:	2300      	moveq	r3, #0
 800166e:	b2db      	uxtb	r3, r3
 8001670:	461a      	mov	r2, r3
 8001672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001674:	7ddb      	ldrb	r3, [r3, #23]
 8001676:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800167a:	b2db      	uxtb	r3, r3
 800167c:	429a      	cmp	r2, r3
 800167e:	d002      	beq.n	8001686 <canardHandleRxFrame+0x3de>
    {
        return -CANARD_ERROR_RX_WRONG_TOGGLE;
 8001680:	f06f 030d 	mvn.w	r3, #13
 8001684:	e1a8      	b.n	80019d8 <canardHandleRxFrame+0x730>
    }

    if (TRANSFER_ID_FROM_TAIL_BYTE(tail_byte) != rx_state->transfer_id)
 8001686:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800168a:	f003 031f 	and.w	r3, r3, #31
 800168e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001690:	7dd2      	ldrb	r2, [r2, #23]
 8001692:	f3c2 0284 	ubfx	r2, r2, #2, #5
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	4293      	cmp	r3, r2
 800169a:	d002      	beq.n	80016a2 <canardHandleRxFrame+0x3fa>
    {
        return -CANARD_ERROR_RX_UNEXPECTED_TID;
 800169c:	f06f 030e 	mvn.w	r3, #14
 80016a0:	e19a      	b.n	80019d8 <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))      // Beginning of multi frame transfer
 80016a2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80016a6:	09db      	lsrs	r3, r3, #7
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d060      	beq.n	8001774 <canardHandleRxFrame+0x4cc>
 80016b2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80016b6:	099b      	lsrs	r3, r3, #6
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d158      	bne.n	8001774 <canardHandleRxFrame+0x4cc>
    {
        if (frame->data_len <= 3)
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	7b1b      	ldrb	r3, [r3, #12]
 80016c6:	2b03      	cmp	r3, #3
 80016c8:	d806      	bhi.n	80016d8 <canardHandleRxFrame+0x430>
        {
            return -CANARD_ERROR_RX_SHORT_FRAME;
 80016ca:	f06f 030f 	mvn.w	r3, #15
 80016ce:	e183      	b.n	80019d8 <canardHandleRxFrame+0x730>
 80016d0:	001e8481 	.word	0x001e8481
 80016d4:	000f4241 	.word	0x000f4241
        }

        // take off the crc and store the payload
        rx_state->timestamp_usec = timestamp_usec;
 80016d8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80016da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016de:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rx_state->payload_len = 0;
 80016e2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80016e4:	8ad3      	ldrh	r3, [r2, #22]
 80016e6:	f36f 0309 	bfc	r3, #0, #10
 80016ea:	82d3      	strh	r3, [r2, #22]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f103 000c 	add.w	r0, r3, #12
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	3304      	adds	r3, #4
 80016f6:	1c9a      	adds	r2, r3, #2
                                                 (uint8_t) (frame->data_len - 3));
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 80016fc:	3b03      	subs	r3, #3
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001702:	f000 ff97 	bl	8002634 <bufferBlockPushBytes>
 8001706:	4603      	mov	r3, r0
 8001708:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        if (ret < 0)
 800170c:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8001710:	2b00      	cmp	r3, #0
 8001712:	da09      	bge.n	8001728 <canardHandleRxFrame+0x480>
        {
            releaseStatePayload(ins, rx_state);
 8001714:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f000 ff58 	bl	80025cc <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 800171c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800171e:	f000 fe56 	bl	80023ce <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001722:	f06f 0302 	mvn.w	r3, #2
 8001726:	e157      	b.n	80019d8 <canardHandleRxFrame+0x730>
        }
        rx_state->payload_crc = (uint16_t)(((uint16_t) frame->data[0]) | (uint16_t)((uint16_t) frame->data[1] << 8U));
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	791b      	ldrb	r3, [r3, #4]
 800172c:	461a      	mov	r2, r3
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	795b      	ldrb	r3, [r3, #5]
 8001732:	021b      	lsls	r3, r3, #8
 8001734:	b29b      	uxth	r3, r3
 8001736:	4313      	orrs	r3, r2
 8001738:	b29a      	uxth	r2, r3
 800173a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800173c:	831a      	strh	r2, [r3, #24]
        rx_state->calculated_crc = crcAddSignature(0xFFFFU, data_type_signature);
 800173e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001742:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001746:	f001 fa62 	bl	8002c0e <crcAddSignature>
 800174a:	4603      	mov	r3, r0
 800174c:	461a      	mov	r2, r3
 800174e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001750:	829a      	strh	r2, [r3, #20]
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8001752:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001754:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	3304      	adds	r3, #4
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 800175a:	1c99      	adds	r1, r3, #2
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	7b1b      	ldrb	r3, [r3, #12]
 8001760:	3b03      	subs	r3, #3
 8001762:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8001764:	461a      	mov	r2, r3
 8001766:	f001 fa81 	bl	8002c6c <crcAdd>
 800176a:	4603      	mov	r3, r0
 800176c:	461a      	mov	r2, r3
 800176e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001770:	829a      	strh	r2, [r3, #20]
    {
 8001772:	e124      	b.n	80019be <canardHandleRxFrame+0x716>
    }
    else if (!IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))    // Middle of a multi-frame transfer
 8001774:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001778:	09db      	lsrs	r3, r3, #7
 800177a:	b2db      	uxtb	r3, r3
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	2b00      	cmp	r3, #0
 8001782:	d133      	bne.n	80017ec <canardHandleRxFrame+0x544>
 8001784:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001788:	099b      	lsrs	r3, r3, #6
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	2b00      	cmp	r3, #0
 8001792:	d12b      	bne.n	80017ec <canardHandleRxFrame+0x544>
    {
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f103 000c 	add.w	r0, r3, #12
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	1d1a      	adds	r2, r3, #4
                                                 (uint8_t) (frame->data_len - 1));
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 80017a2:	3b01      	subs	r3, #1
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80017a8:	f000 ff44 	bl	8002634 <bufferBlockPushBytes>
 80017ac:	4603      	mov	r3, r0
 80017ae:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (ret < 0)
 80017b0:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	da09      	bge.n	80017cc <canardHandleRxFrame+0x524>
        {
            releaseStatePayload(ins, rx_state);
 80017b8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80017ba:	68f8      	ldr	r0, [r7, #12]
 80017bc:	f000 ff06 	bl	80025cc <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 80017c0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80017c2:	f000 fe04 	bl	80023ce <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80017c6:	f06f 0302 	mvn.w	r3, #2
 80017ca:	e105      	b.n	80019d8 <canardHandleRxFrame+0x730>
        }
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 80017cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017ce:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data, (uint8_t)(frame->data_len - 1));
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	1d19      	adds	r1, r3, #4
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	7b1b      	ldrb	r3, [r3, #12]
 80017d8:	3b01      	subs	r3, #1
 80017da:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 80017dc:	461a      	mov	r2, r3
 80017de:	f001 fa45 	bl	8002c6c <crcAdd>
 80017e2:	4603      	mov	r3, r0
 80017e4:	461a      	mov	r2, r3
 80017e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017e8:	829a      	strh	r2, [r3, #20]
    {
 80017ea:	e0e8      	b.n	80019be <canardHandleRxFrame+0x716>
    }
    else                                                                            // End of a multi-frame transfer
    {
        const uint8_t frame_payload_size = (uint8_t)(frame->data_len - 1);
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	7b1b      	ldrb	r3, [r3, #12]
 80017f0:	3b01      	subs	r3, #1
 80017f2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        uint8_t tail_offset = 0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        if (rx_state->payload_len < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE)
 80017fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017fe:	8adb      	ldrh	r3, [r3, #22]
 8001800:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001804:	b29b      	uxth	r3, r3
 8001806:	2b04      	cmp	r3, #4
 8001808:	d823      	bhi.n	8001852 <canardHandleRxFrame+0x5aa>
        {
            // Copy the beginning of the frame into the head, point the tail pointer to the remainder
            for (size_t i = rx_state->payload_len;
 800180a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800180c:	8adb      	ldrh	r3, [r3, #22]
 800180e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001812:	b29b      	uxth	r3, r3
 8001814:	667b      	str	r3, [r7, #100]	@ 0x64
 8001816:	e012      	b.n	800183e <canardHandleRxFrame+0x596>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
                 i++, tail_offset++)
            {
                rx_state->buffer_head[i] = frame->data[tail_offset];
 8001818:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800181c:	68ba      	ldr	r2, [r7, #8]
 800181e:	4413      	add	r3, r2
 8001820:	7919      	ldrb	r1, [r3, #4]
 8001822:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001826:	4413      	add	r3, r2
 8001828:	331b      	adds	r3, #27
 800182a:	460a      	mov	r2, r1
 800182c:	701a      	strb	r2, [r3, #0]
                 i++, tail_offset++)
 800182e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001830:	3301      	adds	r3, #1
 8001832:	667b      	str	r3, [r7, #100]	@ 0x64
 8001834:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001838:	3301      	adds	r3, #1
 800183a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
 800183e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001840:	2b04      	cmp	r3, #4
 8001842:	d848      	bhi.n	80018d6 <canardHandleRxFrame+0x62e>
 8001844:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8001848:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800184c:	429a      	cmp	r2, r3
 800184e:	d3e3      	bcc.n	8001818 <canardHandleRxFrame+0x570>
 8001850:	e041      	b.n	80018d6 <canardHandleRxFrame+0x62e>
            }
        }
        else
        {
            // Like above, except that the beginning goes into the last block of the storage
            CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	f103 020c 	add.w	r2, r3, #12
 8001858:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	4619      	mov	r1, r3
 800185e:	4610      	mov	r0, r2
 8001860:	f7ff fc1e 	bl	80010a0 <canardBufferFromIdx>
 8001864:	6638      	str	r0, [r7, #96]	@ 0x60
            if (block != NULL)
 8001866:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001868:	2b00      	cmp	r3, #0
 800186a:	d034      	beq.n	80018d6 <canardHandleRxFrame+0x62e>
            {
                size_t offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE;    // Payload offset of the first block
 800186c:	2305      	movs	r3, #5
 800186e:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8001870:	e005      	b.n	800187e <canardHandleRxFrame+0x5d6>
                {
                    block = block->next;
 8001872:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	663b      	str	r3, [r7, #96]	@ 0x60
                    offset += CANARD_BUFFER_BLOCK_DATA_SIZE;
 8001878:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800187a:	331c      	adds	r3, #28
 800187c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 800187e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1f5      	bne.n	8001872 <canardHandleRxFrame+0x5ca>
                }
                CANARD_ASSERT(block != NULL);

                const size_t offset_within_block = rx_state->payload_len - offset;
 8001886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001888:	8adb      	ldrh	r3, [r3, #22]
 800188a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800188e:	b29b      	uxth	r3, r3
 8001890:	461a      	mov	r2, r3
 8001892:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	63bb      	str	r3, [r7, #56]	@ 0x38
                CANARD_ASSERT(offset_within_block <= CANARD_BUFFER_BLOCK_DATA_SIZE);

                for (size_t i = offset_within_block;
 8001898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800189a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800189c:	e012      	b.n	80018c4 <canardHandleRxFrame+0x61c>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
                     i++, tail_offset++)
                {
                    block->data[i] = frame->data[tail_offset];
 800189e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80018a2:	68ba      	ldr	r2, [r7, #8]
 80018a4:	4413      	add	r3, r2
 80018a6:	7919      	ldrb	r1, [r3, #4]
 80018a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80018aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018ac:	4413      	add	r3, r2
 80018ae:	3304      	adds	r3, #4
 80018b0:	460a      	mov	r2, r1
 80018b2:	701a      	strb	r2, [r3, #0]
                     i++, tail_offset++)
 80018b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018b6:	3301      	adds	r3, #1
 80018b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80018ba:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80018be:	3301      	adds	r3, #1
 80018c0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
 80018c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018c6:	2b1b      	cmp	r3, #27
 80018c8:	d805      	bhi.n	80018d6 <canardHandleRxFrame+0x62e>
 80018ca:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80018ce:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d3e3      	bcc.n	800189e <canardHandleRxFrame+0x5f6>
                }
            }
        }

        CanardRxTransfer rx_transfer = {
 80018d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80018da:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = rx_state->buffer_head,
 80018de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80018e0:	331b      	adds	r3, #27
        CanardRxTransfer rx_transfer = {
 80018e2:	61bb      	str	r3, [r7, #24]
            .payload_middle = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks),
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f103 020c 	add.w	r2, r3, #12
 80018ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	4619      	mov	r1, r3
 80018f0:	4610      	mov	r0, r2
 80018f2:	f7ff fbd5 	bl	80010a0 <canardBufferFromIdx>
 80018f6:	4603      	mov	r3, r0
        CanardRxTransfer rx_transfer = {
 80018f8:	61fb      	str	r3, [r7, #28]
            .payload_tail = (tail_offset >= frame_payload_size) ? NULL : (&frame->data[tail_offset]),
 80018fa:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80018fe:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001902:	429a      	cmp	r2, r3
 8001904:	d205      	bcs.n	8001912 <canardHandleRxFrame+0x66a>
 8001906:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800190a:	68ba      	ldr	r2, [r7, #8]
 800190c:	4413      	add	r3, r2
 800190e:	3304      	adds	r3, #4
 8001910:	e000      	b.n	8001914 <canardHandleRxFrame+0x66c>
 8001912:	2300      	movs	r3, #0
        CanardRxTransfer rx_transfer = {
 8001914:	623b      	str	r3, [r7, #32]
            .payload_len = (uint16_t)(rx_state->payload_len + frame_payload_size),
 8001916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001918:	8adb      	ldrh	r3, [r3, #22]
 800191a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800191e:	b29b      	uxth	r3, r3
 8001920:	461a      	mov	r2, r3
 8001922:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001926:	b29b      	uxth	r3, r3
 8001928:	4413      	add	r3, r2
 800192a:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 800192c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800192e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001932:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001934:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001938:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 800193c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001940:	f003 031f 	and.w	r3, r3, #31
 8001944:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8001946:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800194a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800194e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001952:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        rx_state->buffer_blocks = CANARD_BUFFER_IDX_NONE;     // Block list ownership has been transferred to rx_transfer!
 800195a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800195c:	2200      	movs	r2, #0
 800195e:	605a      	str	r2, [r3, #4]

        // CRC validation
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc, frame->data, frame->data_len - 1U);
 8001960:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001962:	8a98      	ldrh	r0, [r3, #20]
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	1d19      	adds	r1, r3, #4
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	7b1b      	ldrb	r3, [r3, #12]
 800196c:	3b01      	subs	r3, #1
 800196e:	461a      	mov	r2, r3
 8001970:	f001 f97c 	bl	8002c6c <crcAdd>
 8001974:	4603      	mov	r3, r0
 8001976:	461a      	mov	r2, r3
 8001978:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800197a:	829a      	strh	r2, [r3, #20]
        if (rx_state->calculated_crc == rx_state->payload_crc)
 800197c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800197e:	8a9a      	ldrh	r2, [r3, #20]
 8001980:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001982:	8b1b      	ldrh	r3, [r3, #24]
 8001984:	429a      	cmp	r2, r3
 8001986:	d106      	bne.n	8001996 <canardHandleRxFrame+0x6ee>
        {
            ins->on_reception(ins, &rx_transfer);
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f107 0210 	add.w	r2, r7, #16
 8001990:	4611      	mov	r1, r2
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	4798      	blx	r3
        }

        // Making sure the payload is released even if the application didn't bother with it
        canardReleaseRxTransferPayload(ins, &rx_transfer);
 8001996:	f107 0310 	add.w	r3, r7, #16
 800199a:	4619      	mov	r1, r3
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	f000 fa93 	bl	8001ec8 <canardReleaseRxTransferPayload>
        prepareForNextTransfer(rx_state);
 80019a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80019a4:	f000 fd13 	bl	80023ce <prepareForNextTransfer>

        if (rx_state->calculated_crc == rx_state->payload_crc)
 80019a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80019aa:	8a9a      	ldrh	r2, [r3, #20]
 80019ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80019ae:	8b1b      	ldrh	r3, [r3, #24]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d101      	bne.n	80019b8 <canardHandleRxFrame+0x710>
        {
            return CANARD_OK;
 80019b4:	2300      	movs	r3, #0
 80019b6:	e00f      	b.n	80019d8 <canardHandleRxFrame+0x730>
        }
        else
        {
            return -CANARD_ERROR_RX_BAD_CRC;
 80019b8:	f06f 0310 	mvn.w	r3, #16
 80019bc:	e00c      	b.n	80019d8 <canardHandleRxFrame+0x730>
        }
    }

    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
 80019be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80019c0:	7ddb      	ldrb	r3, [r3, #23]
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	43db      	mvns	r3, r3
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	09db      	lsrs	r3, r3, #7
 80019ca:	b2d9      	uxtb	r1, r3
 80019cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80019ce:	7dd3      	ldrb	r3, [r2, #23]
 80019d0:	f361 13c7 	bfi	r3, r1, #7, #1
 80019d4:	75d3      	strb	r3, [r2, #23]
    return CANARD_OK;
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3774      	adds	r7, #116	@ 0x74
 80019dc:	46bd      	mov	sp, r7
 80019de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80019e2:	bf00      	nop

080019e4 <canardCleanupStaleTransfers>:

void canardCleanupStaleTransfers(CanardInstance* ins, uint64_t current_time_usec)
{
 80019e4:	b5b0      	push	{r4, r5, r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	e9c7 2300 	strd	r2, r3, [r7]
    CanardRxState* prev = ins->rx_states, * state = ins->rx_states;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	6a1b      	ldr	r3, [r3, #32]
 80019fa:	613b      	str	r3, [r7, #16]

    while (state != NULL)
 80019fc:	e053      	b.n	8001aa6 <canardCleanupStaleTransfers+0xc2>
    {
        if ((current_time_usec - state->timestamp_usec) > TRANSFER_TIMEOUT_USEC)
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a08:	1a84      	subs	r4, r0, r2
 8001a0a:	eb61 0503 	sbc.w	r5, r1, r3
 8001a0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab8 <canardCleanupStaleTransfers+0xd4>)
 8001a10:	429c      	cmp	r4, r3
 8001a12:	f175 0300 	sbcs.w	r3, r5, #0
 8001a16:	d33a      	bcc.n	8001a8e <canardCleanupStaleTransfers+0xaa>
        {
            if (state == ins->rx_states)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d11c      	bne.n	8001a5c <canardCleanupStaleTransfers+0x78>
            {
                releaseStatePayload(ins, state);
 8001a22:	6939      	ldr	r1, [r7, #16]
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f000 fdd1 	bl	80025cc <releaseStatePayload>
                ins->rx_states = canardRxFromIdx(&ins->allocator, ins->rx_states->next);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	f103 020c 	add.w	r2, r3, #12
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4619      	mov	r1, r3
 8001a38:	4610      	mov	r0, r2
 8001a3a:	f7ff fb49 	bl	80010d0 <canardRxFromIdx>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	621a      	str	r2, [r3, #32]
                freeBlock(&ins->allocator, state);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	330c      	adds	r3, #12
 8001a48:	6939      	ldr	r1, [r7, #16]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f001 f98b 	bl	8002d66 <freeBlock>
                state = ins->rx_states;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	613b      	str	r3, [r7, #16]
                prev = state;
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	e024      	b.n	8001aa6 <canardCleanupStaleTransfers+0xc2>
            }
            else
            {
                releaseStatePayload(ins, state);
 8001a5c:	6939      	ldr	r1, [r7, #16]
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f000 fdb4 	bl	80025cc <releaseStatePayload>
                prev->next = state->next;
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	601a      	str	r2, [r3, #0]
                freeBlock(&ins->allocator, state);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	330c      	adds	r3, #12
 8001a70:	6939      	ldr	r1, [r7, #16]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f001 f977 	bl	8002d66 <freeBlock>
                state = canardRxFromIdx(&ins->allocator, prev->next);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f103 020c 	add.w	r2, r3, #12
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4619      	mov	r1, r3
 8001a84:	4610      	mov	r0, r2
 8001a86:	f7ff fb23 	bl	80010d0 <canardRxFromIdx>
 8001a8a:	6138      	str	r0, [r7, #16]
 8001a8c:	e00b      	b.n	8001aa6 <canardCleanupStaleTransfers+0xc2>
            }
        }
        else
        {
            prev = state;
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	617b      	str	r3, [r7, #20]
            state = canardRxFromIdx(&ins->allocator, state->next);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f103 020c 	add.w	r2, r3, #12
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4610      	mov	r0, r2
 8001aa0:	f7ff fb16 	bl	80010d0 <canardRxFromIdx>
 8001aa4:	6138      	str	r0, [r7, #16]
    while (state != NULL)
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1a8      	bne.n	80019fe <canardCleanupStaleTransfers+0x1a>
            prev_item = item;
            item = item->next;
        }
    }
#endif
}
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	001e8481 	.word	0x001e8481

08001abc <canardDecodeScalar>:
int16_t canardDecodeScalar(const CanardRxTransfer* transfer,
                           uint32_t bit_offset,
                           uint8_t bit_length,
                           bool value_is_signed,
                           void* out_value)
{
 8001abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ac0:	b08d      	sub	sp, #52	@ 0x34
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	61f8      	str	r0, [r7, #28]
 8001ac6:	61b9      	str	r1, [r7, #24]
 8001ac8:	4611      	mov	r1, r2
 8001aca:	461a      	mov	r2, r3
 8001acc:	460b      	mov	r3, r1
 8001ace:	75fb      	strb	r3, [r7, #23]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	75bb      	strb	r3, [r7, #22]
    if (transfer == NULL || out_value == NULL)
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d002      	beq.n	8001ae0 <canardDecodeScalar+0x24>
 8001ada:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <canardDecodeScalar+0x2a>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001ae0:	f06f 0301 	mvn.w	r3, #1
 8001ae4:	e16e      	b.n	8001dc4 <canardDecodeScalar+0x308>
    }

    if (bit_length < 1 || bit_length > 64)
 8001ae6:	7dfb      	ldrb	r3, [r7, #23]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d002      	beq.n	8001af2 <canardDecodeScalar+0x36>
 8001aec:	7dfb      	ldrb	r3, [r7, #23]
 8001aee:	2b40      	cmp	r3, #64	@ 0x40
 8001af0:	d902      	bls.n	8001af8 <canardDecodeScalar+0x3c>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001af2:	f06f 0301 	mvn.w	r3, #1
 8001af6:	e165      	b.n	8001dc4 <canardDecodeScalar+0x308>
    }

    if (bit_length == 1 && value_is_signed)
 8001af8:	7dfb      	ldrb	r3, [r7, #23]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d105      	bne.n	8001b0a <canardDecodeScalar+0x4e>
 8001afe:	7dbb      	ldrb	r3, [r7, #22]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d002      	beq.n	8001b0a <canardDecodeScalar+0x4e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001b04:	f06f 0301 	mvn.w	r3, #1
 8001b08:	e15c      	b.n	8001dc4 <canardDecodeScalar+0x308>
        uint64_t u64;
        int64_t  s64;           ///< Also double, possibly float, possibly long double (depends on implementation)
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));   // This is important
 8001b0a:	f107 0320 	add.w	r3, r7, #32
 8001b0e:	2208      	movs	r2, #8
 8001b10:	2100      	movs	r1, #0
 8001b12:	4618      	mov	r0, r3
 8001b14:	f009 f806 	bl	800ab24 <memset>

    const int16_t result = descatterTransferPayload(transfer, bit_offset, bit_length, &storage.bytes[0]);
 8001b18:	f107 0320 	add.w	r3, r7, #32
 8001b1c:	7dfa      	ldrb	r2, [r7, #23]
 8001b1e:	69b9      	ldr	r1, [r7, #24]
 8001b20:	69f8      	ldr	r0, [r7, #28]
 8001b22:	f000 ff0f 	bl	8002944 <descatterTransferPayload>
 8001b26:	4603      	mov	r3, r0
 8001b28:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (result <= 0)
 8001b2a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	dc02      	bgt.n	8001b38 <canardDecodeScalar+0x7c>
    {
        return result;
 8001b32:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001b36:	e145      	b.n	8001dc4 <canardDecodeScalar+0x308>
     * The bit copy algorithm assumes that more significant bits have lower index, so we need to shift some.
     * Extra most significant bits will be filled with zeroes, which is fine.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 8001b38:	7dfb      	ldrb	r3, [r7, #23]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d018      	beq.n	8001b76 <canardDecodeScalar+0xba>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] >> ((8U - (bit_length % 8U)) & 7U));
 8001b44:	7dfb      	ldrb	r3, [r7, #23]
 8001b46:	08db      	lsrs	r3, r3, #3
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	3320      	adds	r3, #32
 8001b4c:	f107 0210 	add.w	r2, r7, #16
 8001b50:	4413      	add	r3, r2
 8001b52:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001b56:	461a      	mov	r2, r3
 8001b58:	7dfb      	ldrb	r3, [r7, #23]
 8001b5a:	425b      	negs	r3, r3
 8001b5c:	f003 0307 	and.w	r3, r3, #7
 8001b60:	411a      	asrs	r2, r3
 8001b62:	7dfb      	ldrb	r3, [r7, #23]
 8001b64:	08db      	lsrs	r3, r3, #3
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	b2d2      	uxtb	r2, r2
 8001b6a:	3320      	adds	r3, #32
 8001b6c:	f107 0110 	add.w	r1, r7, #16
 8001b70:	440b      	add	r3, r1
 8001b72:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Determining the closest standard byte length - this will be needed for byte reordering and sign bit extension.
     */
    uint8_t std_byte_length = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if      (bit_length == 1)   { std_byte_length = sizeof(bool); }
 8001b7c:	7dfb      	ldrb	r3, [r7, #23]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d103      	bne.n	8001b8a <canardDecodeScalar+0xce>
 8001b82:	2301      	movs	r3, #1
 8001b84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001b88:	e01e      	b.n	8001bc8 <canardDecodeScalar+0x10c>
    else if (bit_length <= 8)   { std_byte_length = 1; }
 8001b8a:	7dfb      	ldrb	r3, [r7, #23]
 8001b8c:	2b08      	cmp	r3, #8
 8001b8e:	d803      	bhi.n	8001b98 <canardDecodeScalar+0xdc>
 8001b90:	2301      	movs	r3, #1
 8001b92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001b96:	e017      	b.n	8001bc8 <canardDecodeScalar+0x10c>
    else if (bit_length <= 16)  { std_byte_length = 2; }
 8001b98:	7dfb      	ldrb	r3, [r7, #23]
 8001b9a:	2b10      	cmp	r3, #16
 8001b9c:	d803      	bhi.n	8001ba6 <canardDecodeScalar+0xea>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001ba4:	e010      	b.n	8001bc8 <canardDecodeScalar+0x10c>
    else if (bit_length <= 32)  { std_byte_length = 4; }
 8001ba6:	7dfb      	ldrb	r3, [r7, #23]
 8001ba8:	2b20      	cmp	r3, #32
 8001baa:	d803      	bhi.n	8001bb4 <canardDecodeScalar+0xf8>
 8001bac:	2304      	movs	r3, #4
 8001bae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001bb2:	e009      	b.n	8001bc8 <canardDecodeScalar+0x10c>
    else if (bit_length <= 64)  { std_byte_length = 8; }
 8001bb4:	7dfb      	ldrb	r3, [r7, #23]
 8001bb6:	2b40      	cmp	r3, #64	@ 0x40
 8001bb8:	d803      	bhi.n	8001bc2 <canardDecodeScalar+0x106>
 8001bba:	2308      	movs	r3, #8
 8001bbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001bc0:	e002      	b.n	8001bc8 <canardDecodeScalar+0x10c>
    else
    {
        CANARD_ASSERT(false);
        return -CANARD_ERROR_INTERNAL;
 8001bc2:	f06f 0308 	mvn.w	r3, #8
 8001bc6:	e0fd      	b.n	8001dc4 <canardDecodeScalar+0x308>
    CANARD_ASSERT((std_byte_length > 0) && (std_byte_length <= 8));

    /*
     * Flipping the byte order if needed.
     */
    if (isBigEndian())
 8001bc8:	f000 ffb1 	bl	8002b2e <isBigEndian>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d007      	beq.n	8001be2 <canardDecodeScalar+0x126>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 8001bd2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001bd6:	f107 0320 	add.w	r3, r7, #32
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 ffb7 	bl	8002b50 <swapByteOrder>

    /*
     * Extending the sign bit if needed. I miss templates.
     * Note that we operate on unsigned values in order to avoid undefined behaviors.
     */
    if (value_is_signed && (std_byte_length * 8 != bit_length))
 8001be2:	7dbb      	ldrb	r3, [r7, #22]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f000 809b 	beq.w	8001d20 <canardDecodeScalar+0x264>
 8001bea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bee:	00da      	lsls	r2, r3, #3
 8001bf0:	7dfb      	ldrb	r3, [r7, #23]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	f000 8094 	beq.w	8001d20 <canardDecodeScalar+0x264>
    {
        if (bit_length <= 8)
 8001bf8:	7dfb      	ldrb	r3, [r7, #23]
 8001bfa:	2b08      	cmp	r3, #8
 8001bfc:	d819      	bhi.n	8001c32 <canardDecodeScalar+0x176>
        {
            if ((storage.u8 & (1U << (bit_length - 1U))) != 0)                           // If the sign bit is set...
 8001bfe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c02:	461a      	mov	r2, r3
 8001c04:	7dfb      	ldrb	r3, [r7, #23]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	fa22 f303 	lsr.w	r3, r2, r3
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f000 8085 	beq.w	8001d20 <canardDecodeScalar+0x264>
            {
                storage.u8 |= (uint8_t) 0xFFU & (uint8_t) ~((1U << bit_length) - 1U);   // ...set all bits above it.
 8001c16:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001c1a:	7dfb      	ldrb	r3, [r7, #23]
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	425b      	negs	r3, r3
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	f887 3020 	strb.w	r3, [r7, #32]
 8001c30:	e076      	b.n	8001d20 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 16)
 8001c32:	7dfb      	ldrb	r3, [r7, #23]
 8001c34:	2b10      	cmp	r3, #16
 8001c36:	d815      	bhi.n	8001c64 <canardDecodeScalar+0x1a8>
        {
            if ((storage.u16 & (1U << (bit_length - 1U))) != 0)
 8001c38:	8c3b      	ldrh	r3, [r7, #32]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	7dfb      	ldrb	r3, [r7, #23]
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	fa22 f303 	lsr.w	r3, r2, r3
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d069      	beq.n	8001d20 <canardDecodeScalar+0x264>
            {
                storage.u16 |= (uint16_t) 0xFFFFU & (uint16_t) ~((1U << bit_length) - 1U);
 8001c4c:	8c3a      	ldrh	r2, [r7, #32]
 8001c4e:	7dfb      	ldrb	r3, [r7, #23]
 8001c50:	2101      	movs	r1, #1
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	425b      	negs	r3, r3
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	843b      	strh	r3, [r7, #32]
 8001c62:	e05d      	b.n	8001d20 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 32)
 8001c64:	7dfb      	ldrb	r3, [r7, #23]
 8001c66:	2b20      	cmp	r3, #32
 8001c68:	d811      	bhi.n	8001c8e <canardDecodeScalar+0x1d2>
        {
            if ((storage.u32 & (((uint32_t) 1) << (bit_length - 1U))) != 0)
 8001c6a:	6a3a      	ldr	r2, [r7, #32]
 8001c6c:	7dfb      	ldrb	r3, [r7, #23]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	fa22 f303 	lsr.w	r3, r2, r3
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d051      	beq.n	8001d20 <canardDecodeScalar+0x264>
            {
                storage.u32 |= (uint32_t) 0xFFFFFFFFUL & (uint32_t) ~((((uint32_t) 1) << bit_length) - 1U);
 8001c7c:	6a3a      	ldr	r2, [r7, #32]
 8001c7e:	7dfb      	ldrb	r3, [r7, #23]
 8001c80:	2101      	movs	r1, #1
 8001c82:	fa01 f303 	lsl.w	r3, r1, r3
 8001c86:	425b      	negs	r3, r3
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	623b      	str	r3, [r7, #32]
 8001c8c:	e048      	b.n	8001d20 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length < 64)   // Strictly less, this is not a typo
 8001c8e:	7dfb      	ldrb	r3, [r7, #23]
 8001c90:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c92:	d842      	bhi.n	8001d1a <canardDecodeScalar+0x25e>
        {
            if ((storage.u64 & (((uint64_t) 1) << (bit_length - 1U))) != 0)
 8001c94:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c98:	7df9      	ldrb	r1, [r7, #23]
 8001c9a:	1e48      	subs	r0, r1, #1
 8001c9c:	f1c0 0620 	rsb	r6, r0, #32
 8001ca0:	f1a0 0120 	sub.w	r1, r0, #32
 8001ca4:	fa22 f400 	lsr.w	r4, r2, r0
 8001ca8:	fa03 f606 	lsl.w	r6, r3, r6
 8001cac:	4334      	orrs	r4, r6
 8001cae:	fa23 f101 	lsr.w	r1, r3, r1
 8001cb2:	430c      	orrs	r4, r1
 8001cb4:	fa23 f500 	lsr.w	r5, r3, r0
 8001cb8:	f004 0301 	and.w	r3, r4, #1
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	d029      	beq.n	8001d20 <canardDecodeScalar+0x264>
            {
                storage.u64 |= (uint64_t) 0xFFFFFFFFFFFFFFFFULL & (uint64_t) ~((((uint64_t) 1) << bit_length) - 1U);
 8001ccc:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001cd0:	7df9      	ldrb	r1, [r7, #23]
 8001cd2:	f04f 0201 	mov.w	r2, #1
 8001cd6:	f04f 0300 	mov.w	r3, #0
 8001cda:	f1a1 0620 	sub.w	r6, r1, #32
 8001cde:	f1c1 0020 	rsb	r0, r1, #32
 8001ce2:	fa03 f901 	lsl.w	r9, r3, r1
 8001ce6:	fa02 f606 	lsl.w	r6, r2, r6
 8001cea:	ea49 0906 	orr.w	r9, r9, r6
 8001cee:	fa22 f000 	lsr.w	r0, r2, r0
 8001cf2:	ea49 0900 	orr.w	r9, r9, r0
 8001cf6:	fa02 f801 	lsl.w	r8, r2, r1
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	f1d8 0a00 	rsbs	sl, r8, #0
 8001d00:	eb63 0b09 	sbc.w	fp, r3, r9
 8001d04:	ea44 030a 	orr.w	r3, r4, sl
 8001d08:	603b      	str	r3, [r7, #0]
 8001d0a:	ea45 030b 	orr.w	r3, r5, fp
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001d14:	e9c7 3408 	strd	r3, r4, [r7, #32]
 8001d18:	e002      	b.n	8001d20 <canardDecodeScalar+0x264>
            }
        }
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 8001d1a:	f06f 0308 	mvn.w	r3, #8
 8001d1e:	e051      	b.n	8001dc4 <canardDecodeScalar+0x308>
    }

    /*
     * Copying the result out.
     */
    if (value_is_signed)
 8001d20:	7dbb      	ldrb	r3, [r7, #22]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d022      	beq.n	8001d6c <canardDecodeScalar+0x2b0>
    {
        if      (bit_length <= 8)   { *( (int8_t*) out_value) = storage.s8;  }
 8001d26:	7dfb      	ldrb	r3, [r7, #23]
 8001d28:	2b08      	cmp	r3, #8
 8001d2a:	d804      	bhi.n	8001d36 <canardDecodeScalar+0x27a>
 8001d2c:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8001d30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d32:	701a      	strb	r2, [r3, #0]
 8001d34:	e044      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((int16_t*) out_value) = storage.s16; }
 8001d36:	7dfb      	ldrb	r3, [r7, #23]
 8001d38:	2b10      	cmp	r3, #16
 8001d3a:	d804      	bhi.n	8001d46 <canardDecodeScalar+0x28a>
 8001d3c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8001d40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d42:	801a      	strh	r2, [r3, #0]
 8001d44:	e03c      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((int32_t*) out_value) = storage.s32; }
 8001d46:	7dfb      	ldrb	r3, [r7, #23]
 8001d48:	2b20      	cmp	r3, #32
 8001d4a:	d803      	bhi.n	8001d54 <canardDecodeScalar+0x298>
 8001d4c:	6a3a      	ldr	r2, [r7, #32]
 8001d4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	e035      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((int64_t*) out_value) = storage.s64; }
 8001d54:	7dfb      	ldrb	r3, [r7, #23]
 8001d56:	2b40      	cmp	r3, #64	@ 0x40
 8001d58:	d805      	bhi.n	8001d66 <canardDecodeScalar+0x2aa>
 8001d5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d5e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001d60:	e9c1 2300 	strd	r2, r3, [r1]
 8001d64:	e02c      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 8001d66:	f06f 0308 	mvn.w	r3, #8
 8001d6a:	e02b      	b.n	8001dc4 <canardDecodeScalar+0x308>
        }
    }
    else
    {
        if      (bit_length == 1)   { *(    (bool*) out_value) = storage.boolean; }
 8001d6c:	7dfb      	ldrb	r3, [r7, #23]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d104      	bne.n	8001d7c <canardDecodeScalar+0x2c0>
 8001d72:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001d76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d78:	701a      	strb	r2, [r3, #0]
 8001d7a:	e021      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else if (bit_length <= 8)   { *( (uint8_t*) out_value) = storage.u8;  }
 8001d7c:	7dfb      	ldrb	r3, [r7, #23]
 8001d7e:	2b08      	cmp	r3, #8
 8001d80:	d804      	bhi.n	8001d8c <canardDecodeScalar+0x2d0>
 8001d82:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001d86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d88:	701a      	strb	r2, [r3, #0]
 8001d8a:	e019      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((uint16_t*) out_value) = storage.u16; }
 8001d8c:	7dfb      	ldrb	r3, [r7, #23]
 8001d8e:	2b10      	cmp	r3, #16
 8001d90:	d803      	bhi.n	8001d9a <canardDecodeScalar+0x2de>
 8001d92:	8c3a      	ldrh	r2, [r7, #32]
 8001d94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d96:	801a      	strh	r2, [r3, #0]
 8001d98:	e012      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((uint32_t*) out_value) = storage.u32; }
 8001d9a:	7dfb      	ldrb	r3, [r7, #23]
 8001d9c:	2b20      	cmp	r3, #32
 8001d9e:	d803      	bhi.n	8001da8 <canardDecodeScalar+0x2ec>
 8001da0:	6a3a      	ldr	r2, [r7, #32]
 8001da2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	e00b      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((uint64_t*) out_value) = storage.u64; }
 8001da8:	7dfb      	ldrb	r3, [r7, #23]
 8001daa:	2b40      	cmp	r3, #64	@ 0x40
 8001dac:	d805      	bhi.n	8001dba <canardDecodeScalar+0x2fe>
 8001dae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001db2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001db4:	e9c1 2300 	strd	r2, r3, [r1]
 8001db8:	e002      	b.n	8001dc0 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 8001dba:	f06f 0308 	mvn.w	r3, #8
 8001dbe:	e001      	b.n	8001dc4 <canardDecodeScalar+0x308>
        }
    }

    CANARD_ASSERT(result <= bit_length);
    CANARD_ASSERT(result > 0);
    return result;
 8001dc0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3734      	adds	r7, #52	@ 0x34
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001dce <canardEncodeScalar>:

void canardEncodeScalar(void* destination,
                        uint32_t bit_offset,
                        uint8_t bit_length,
                        const void* value)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b08a      	sub	sp, #40	@ 0x28
 8001dd2:	af02      	add	r7, sp, #8
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	603b      	str	r3, [r7, #0]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	71fb      	strb	r3, [r7, #7]
     * Maybe not the best solution, but it simplifies the API.
     */
    CANARD_ASSERT(destination != NULL);
    CANARD_ASSERT(value != NULL);

    if (bit_length > 64)
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	2b40      	cmp	r3, #64	@ 0x40
 8001de2:	d901      	bls.n	8001de8 <canardEncodeScalar+0x1a>
    {
        CANARD_ASSERT(false);
        bit_length = 64;
 8001de4:	2340      	movs	r3, #64	@ 0x40
 8001de6:	71fb      	strb	r3, [r7, #7]
    }

    if (bit_length < 1)
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <canardEncodeScalar+0x24>
    {
        CANARD_ASSERT(false);
        bit_length = 1;
 8001dee:	2301      	movs	r3, #1
 8001df0:	71fb      	strb	r3, [r7, #7]
        uint32_t u32;
        uint64_t u64;
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));
 8001df2:	f107 0310 	add.w	r3, r7, #16
 8001df6:	2208      	movs	r2, #8
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f008 fe92 	bl	800ab24 <memset>

    uint8_t std_byte_length = 0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	77fb      	strb	r3, [r7, #31]

    // Extra most significant bits can be safely ignored here.
    if      (bit_length == 1)   { std_byte_length = sizeof(bool);   storage.boolean = (*((bool*) value) != 0); }
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d105      	bne.n	8001e16 <canardEncodeScalar+0x48>
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	77fb      	strb	r3, [r7, #31]
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	743b      	strb	r3, [r7, #16]
 8001e14:	e024      	b.n	8001e60 <canardEncodeScalar+0x92>
    else if (bit_length <= 8)   { std_byte_length = 1;              storage.u8  = *((uint8_t*) value);  }
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	2b08      	cmp	r3, #8
 8001e1a:	d805      	bhi.n	8001e28 <canardEncodeScalar+0x5a>
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	77fb      	strb	r3, [r7, #31]
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	743b      	strb	r3, [r7, #16]
 8001e26:	e01b      	b.n	8001e60 <canardEncodeScalar+0x92>
    else if (bit_length <= 16)  { std_byte_length = 2;              storage.u16 = *((uint16_t*) value); }
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	2b10      	cmp	r3, #16
 8001e2c:	d805      	bhi.n	8001e3a <canardEncodeScalar+0x6c>
 8001e2e:	2302      	movs	r3, #2
 8001e30:	77fb      	strb	r3, [r7, #31]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	881b      	ldrh	r3, [r3, #0]
 8001e36:	823b      	strh	r3, [r7, #16]
 8001e38:	e012      	b.n	8001e60 <canardEncodeScalar+0x92>
    else if (bit_length <= 32)  { std_byte_length = 4;              storage.u32 = *((uint32_t*) value); }
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	2b20      	cmp	r3, #32
 8001e3e:	d805      	bhi.n	8001e4c <canardEncodeScalar+0x7e>
 8001e40:	2304      	movs	r3, #4
 8001e42:	77fb      	strb	r3, [r7, #31]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	e009      	b.n	8001e60 <canardEncodeScalar+0x92>
    else if (bit_length <= 64)  { std_byte_length = 8;              storage.u64 = *((uint64_t*) value); }
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	2b40      	cmp	r3, #64	@ 0x40
 8001e50:	d806      	bhi.n	8001e60 <canardEncodeScalar+0x92>
 8001e52:	2308      	movs	r3, #8
 8001e54:	77fb      	strb	r3, [r7, #31]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5c:	e9c7 2304 	strd	r2, r3, [r7, #16]
            storage.bytes[i] = (temp >> (8*i)) & 0xFFU;
        }
    }
#endif

    if (isBigEndian())
 8001e60:	f000 fe65 	bl	8002b2e <isBigEndian>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d006      	beq.n	8001e78 <canardEncodeScalar+0xaa>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 8001e6a:	7ffa      	ldrb	r2, [r7, #31]
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	4611      	mov	r1, r2
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 fe6c 	bl	8002b50 <swapByteOrder>
     * Extra least significant bits will be filled with zeroes, which is fine.
     * Extra most significant bits will be discarded here.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d014      	beq.n	8001eae <canardEncodeScalar+0xe0>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] << ((8U - (bit_length % 8U)) & 7U));
 8001e84:	79fb      	ldrb	r3, [r7, #7]
 8001e86:	08db      	lsrs	r3, r3, #3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	3320      	adds	r3, #32
 8001e8c:	443b      	add	r3, r7
 8001e8e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001e92:	461a      	mov	r2, r3
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	425b      	negs	r3, r3
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	08db      	lsrs	r3, r3, #3
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	b2d2      	uxtb	r2, r2
 8001ea6:	3320      	adds	r3, #32
 8001ea8:	443b      	add	r3, r7
 8001eaa:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Now, the storage contains properly serialized scalar. Copying it out.
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
 8001eae:	79fa      	ldrb	r2, [r7, #7]
 8001eb0:	f107 0010 	add.w	r0, r7, #16
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2100      	movs	r1, #0
 8001ebc:	f000 fccb 	bl	8002856 <copyBitArray>
}
 8001ec0:	bf00      	nop
 8001ec2:	3720      	adds	r7, #32
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <canardReleaseRxTransferPayload>:

void canardReleaseRxTransferPayload(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
    while (transfer->payload_middle != NULL)
 8001ed2:	e00f      	b.n	8001ef4 <canardReleaseRxTransferPayload+0x2c>
    {
        CanardBufferBlock* const temp = transfer->payload_middle->next;
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, transfer->payload_middle);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f103 020c 	add.w	r2, r3, #12
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4610      	mov	r0, r2
 8001eea:	f000 ff3c 	bl	8002d66 <freeBlock>
        transfer->payload_middle = temp;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	68fa      	ldr	r2, [r7, #12]
 8001ef2:	60da      	str	r2, [r3, #12]
    while (transfer->payload_middle != NULL)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1eb      	bne.n	8001ed4 <canardReleaseRxTransferPayload+0xc>
    }

    transfer->payload_middle = NULL;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	2200      	movs	r2, #0
 8001f00:	60da      	str	r2, [r3, #12]
    transfer->payload_head = NULL;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
    transfer->payload_tail = NULL;
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	611a      	str	r2, [r3, #16]
    transfer->payload_len = 0;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2200      	movs	r2, #0
 8001f12:	829a      	strh	r2, [r3, #20]
}
 8001f14:	bf00      	nop
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <computeTransferIDForwardDistance>:

/*
 * Internal (static functions)
 */
CANARD_INTERNAL int16_t computeTransferIDForwardDistance(uint8_t a, uint8_t b)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	460a      	mov	r2, r1
 8001f26:	71fb      	strb	r3, [r7, #7]
 8001f28:	4613      	mov	r3, r2
 8001f2a:	71bb      	strb	r3, [r7, #6]
    int16_t d = (int16_t)(a - b);
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	79bb      	ldrb	r3, [r7, #6]
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	81fb      	strh	r3, [r7, #14]
    if (d < 0)
 8001f3a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	da03      	bge.n	8001f4a <computeTransferIDForwardDistance+0x2e>
    {
        d = (int16_t)(d + (int16_t)(1U << TRANSFER_ID_BIT_LEN));
 8001f42:	89fb      	ldrh	r3, [r7, #14]
 8001f44:	3320      	adds	r3, #32
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	81fb      	strh	r3, [r7, #14]
    }
    return d;
 8001f4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <incrementTransferID>:

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b083      	sub	sp, #12
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);

    (*transfer_id)++;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	3301      	adds	r3, #1
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b1f      	cmp	r3, #31
 8001f74:	d902      	bls.n	8001f7c <incrementTransferID+0x22>
    {
        *transfer_id = 0;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	701a      	strb	r2, [r3, #0]
    }
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <dlcToDataLength>:

CANARD_INTERNAL uint16_t dlcToDataLength(uint16_t dlc) {
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	80fb      	strh	r3, [r7, #6]
    /*
    Data Length Code      9  10  11  12  13  14  15
    Number of data bytes 12  16  20  24  32  48  64
    */
    if (dlc <= 8) {
 8001f92:	88fb      	ldrh	r3, [r7, #6]
 8001f94:	2b08      	cmp	r3, #8
 8001f96:	d801      	bhi.n	8001f9c <dlcToDataLength+0x14>
        return dlc;
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	e01e      	b.n	8001fda <dlcToDataLength+0x52>
    } else if (dlc == 9) {
 8001f9c:	88fb      	ldrh	r3, [r7, #6]
 8001f9e:	2b09      	cmp	r3, #9
 8001fa0:	d101      	bne.n	8001fa6 <dlcToDataLength+0x1e>
        return 12;
 8001fa2:	230c      	movs	r3, #12
 8001fa4:	e019      	b.n	8001fda <dlcToDataLength+0x52>
    } else if (dlc == 10) {
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	2b0a      	cmp	r3, #10
 8001faa:	d101      	bne.n	8001fb0 <dlcToDataLength+0x28>
        return 16;
 8001fac:	2310      	movs	r3, #16
 8001fae:	e014      	b.n	8001fda <dlcToDataLength+0x52>
    } else if (dlc == 11) {
 8001fb0:	88fb      	ldrh	r3, [r7, #6]
 8001fb2:	2b0b      	cmp	r3, #11
 8001fb4:	d101      	bne.n	8001fba <dlcToDataLength+0x32>
        return 20;
 8001fb6:	2314      	movs	r3, #20
 8001fb8:	e00f      	b.n	8001fda <dlcToDataLength+0x52>
    } else if (dlc == 12) {
 8001fba:	88fb      	ldrh	r3, [r7, #6]
 8001fbc:	2b0c      	cmp	r3, #12
 8001fbe:	d101      	bne.n	8001fc4 <dlcToDataLength+0x3c>
        return 24;
 8001fc0:	2318      	movs	r3, #24
 8001fc2:	e00a      	b.n	8001fda <dlcToDataLength+0x52>
    } else if (dlc == 13) {
 8001fc4:	88fb      	ldrh	r3, [r7, #6]
 8001fc6:	2b0d      	cmp	r3, #13
 8001fc8:	d101      	bne.n	8001fce <dlcToDataLength+0x46>
        return 32;
 8001fca:	2320      	movs	r3, #32
 8001fcc:	e005      	b.n	8001fda <dlcToDataLength+0x52>
    } else if (dlc == 14) {
 8001fce:	88fb      	ldrh	r3, [r7, #6]
 8001fd0:	2b0e      	cmp	r3, #14
 8001fd2:	d101      	bne.n	8001fd8 <dlcToDataLength+0x50>
        return 48;
 8001fd4:	2330      	movs	r3, #48	@ 0x30
 8001fd6:	e000      	b.n	8001fda <dlcToDataLength+0x52>
    }
    return 64;
 8001fd8:	2340      	movs	r3, #64	@ 0x40
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <dataLengthToDlc>:

CANARD_INTERNAL uint16_t dataLengthToDlc(uint16_t data_length) {
 8001fe6:	b480      	push	{r7}
 8001fe8:	b083      	sub	sp, #12
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	4603      	mov	r3, r0
 8001fee:	80fb      	strh	r3, [r7, #6]
    if (data_length <= 8) {
 8001ff0:	88fb      	ldrh	r3, [r7, #6]
 8001ff2:	2b08      	cmp	r3, #8
 8001ff4:	d801      	bhi.n	8001ffa <dataLengthToDlc+0x14>
        return data_length;
 8001ff6:	88fb      	ldrh	r3, [r7, #6]
 8001ff8:	e01e      	b.n	8002038 <dataLengthToDlc+0x52>
    } else if (data_length <= 12) {
 8001ffa:	88fb      	ldrh	r3, [r7, #6]
 8001ffc:	2b0c      	cmp	r3, #12
 8001ffe:	d801      	bhi.n	8002004 <dataLengthToDlc+0x1e>
        return 9;
 8002000:	2309      	movs	r3, #9
 8002002:	e019      	b.n	8002038 <dataLengthToDlc+0x52>
    } else if (data_length <= 16) {
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	2b10      	cmp	r3, #16
 8002008:	d801      	bhi.n	800200e <dataLengthToDlc+0x28>
        return 10;
 800200a:	230a      	movs	r3, #10
 800200c:	e014      	b.n	8002038 <dataLengthToDlc+0x52>
    } else if (data_length <= 20) {
 800200e:	88fb      	ldrh	r3, [r7, #6]
 8002010:	2b14      	cmp	r3, #20
 8002012:	d801      	bhi.n	8002018 <dataLengthToDlc+0x32>
        return 11;
 8002014:	230b      	movs	r3, #11
 8002016:	e00f      	b.n	8002038 <dataLengthToDlc+0x52>
    } else if (data_length <= 24) {
 8002018:	88fb      	ldrh	r3, [r7, #6]
 800201a:	2b18      	cmp	r3, #24
 800201c:	d801      	bhi.n	8002022 <dataLengthToDlc+0x3c>
        return 12;
 800201e:	230c      	movs	r3, #12
 8002020:	e00a      	b.n	8002038 <dataLengthToDlc+0x52>
    } else if (data_length <= 32) {
 8002022:	88fb      	ldrh	r3, [r7, #6]
 8002024:	2b20      	cmp	r3, #32
 8002026:	d801      	bhi.n	800202c <dataLengthToDlc+0x46>
        return 13;
 8002028:	230d      	movs	r3, #13
 800202a:	e005      	b.n	8002038 <dataLengthToDlc+0x52>
    } else if (data_length <= 48) {
 800202c:	88fb      	ldrh	r3, [r7, #6]
 800202e:	2b30      	cmp	r3, #48	@ 0x30
 8002030:	d801      	bhi.n	8002036 <dataLengthToDlc+0x50>
        return 14;
 8002032:	230e      	movs	r3, #14
 8002034:	e000      	b.n	8002038 <dataLengthToDlc+0x52>
    }
    return 15;
 8002036:	230f      	movs	r3, #15
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <enqueueTxFrames>:
CANARD_INTERNAL int16_t enqueueTxFrames(CanardInstance* ins,
                                        uint32_t can_id,
                                        uint16_t crc,
                                        CanardTxTransfer* transfer
)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08a      	sub	sp, #40	@ 0x28
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	603b      	str	r3, [r7, #0]
 8002050:	4613      	mov	r3, r2
 8002052:	80fb      	strh	r3, [r7, #6]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared

    if (transfer->inout_transfer_id == NULL)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d102      	bne.n	8002062 <enqueueTxFrames+0x1e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800205c:	f06f 0301 	mvn.w	r3, #1
 8002060:	e0f9      	b.n	8002256 <enqueueTxFrames+0x212>
    }

    if ((transfer->payload_len > 0) && (transfer->payload == NULL))
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	8c1b      	ldrh	r3, [r3, #32]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d006      	beq.n	8002078 <enqueueTxFrames+0x34>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d102      	bne.n	8002078 <enqueueTxFrames+0x34>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8002072:	f06f 0301 	mvn.w	r3, #1
 8002076:	e0ee      	b.n	8002256 <enqueueTxFrames+0x212>
    }

    int16_t result = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	84fb      	strh	r3, [r7, #38]	@ 0x26
#if CANARD_ENABLE_CANFD
    uint8_t frame_max_data_len = transfer->canfd ? CANARD_CANFD_FRAME_MAX_DATA_LEN:CANARD_CAN_FRAME_MAX_DATA_LEN;
#else
    uint8_t frame_max_data_len = CANARD_CAN_FRAME_MAX_DATA_LEN;
 800207c:	2308      	movs	r3, #8
 800207e:	77fb      	strb	r3, [r7, #31]
#endif
    if (transfer->payload_len < frame_max_data_len)                        // Single frame transfer
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	8c1a      	ldrh	r2, [r3, #32]
 8002084:	7ffb      	ldrb	r3, [r7, #31]
 8002086:	b29b      	uxth	r3, r3
 8002088:	429a      	cmp	r2, r3
 800208a:	d24b      	bcs.n	8002124 <enqueueTxFrames+0xe0>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	330c      	adds	r3, #12
 8002090:	4618      	mov	r0, r3
 8002092:	f000 f929 	bl	80022e8 <createTxItem>
 8002096:	6178      	str	r0, [r7, #20]
        if (queue_item == NULL)
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d102      	bne.n	80020a4 <enqueueTxFrames+0x60>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 800209e:	f06f 0302 	mvn.w	r3, #2
 80020a2:	e0d8      	b.n	8002256 <enqueueTxFrames+0x212>
        }

        memcpy(queue_item->frame.data, transfer->payload, transfer->payload_len);
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	f103 0008 	add.w	r0, r3, #8
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	69d9      	ldr	r1, [r3, #28]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	8c1b      	ldrh	r3, [r3, #32]
 80020b2:	461a      	mov	r2, r3
 80020b4:	f008 fde3 	bl	800ac7e <memcpy>

        transfer->payload_len = dlcToDataLength(dataLengthToDlc(transfer->payload_len+1))-1;
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	8c1b      	ldrh	r3, [r3, #32]
 80020bc:	3301      	adds	r3, #1
 80020be:	b29b      	uxth	r3, r3
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff90 	bl	8001fe6 <dataLengthToDlc>
 80020c6:	4603      	mov	r3, r0
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff ff5d 	bl	8001f88 <dlcToDataLength>
 80020ce:	4603      	mov	r3, r0
 80020d0:	3b01      	subs	r3, #1
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	841a      	strh	r2, [r3, #32]
        queue_item->frame.data_len = (uint8_t)(transfer->payload_len + 1);
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	8c1b      	ldrh	r3, [r3, #32]
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	3301      	adds	r3, #1
 80020e0:	b2da      	uxtb	r2, r3
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[transfer->payload_len] = (uint8_t)(0xC0U | (*transfer->inout_transfer_id & 31U));
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	f003 031f 	and.w	r3, r3, #31
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	683a      	ldr	r2, [r7, #0]
 80020f4:	8c12      	ldrh	r2, [r2, #32]
 80020f6:	4611      	mov	r1, r2
 80020f8:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	440b      	add	r3, r1
 8002102:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	605a      	str	r2, [r3, #4]
        queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
        queue_item->frame.canfd = transfer->canfd;
#endif
        pushTxQueue(ins, queue_item);
 800210e:	6979      	ldr	r1, [r7, #20]
 8002110:	68f8      	ldr	r0, [r7, #12]
 8002112:	f000 f8a4 	bl	800225e <pushTxQueue>
        result++;
 8002116:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800211a:	b29b      	uxth	r3, r3
 800211c:	3301      	adds	r3, #1
 800211e:	b29b      	uxth	r3, r3
 8002120:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002122:	e096      	b.n	8002252 <enqueueTxFrames+0x20e>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	84bb      	strh	r3, [r7, #36]	@ 0x24
        uint8_t toggle = 0;
 8002128:	2300      	movs	r3, #0
 800212a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        uint8_t sot_eot = 0x80;
 800212e:	2380      	movs	r3, #128	@ 0x80
 8002130:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        CanardTxQueueItem* queue_item = NULL;
 8002134:	2300      	movs	r3, #0
 8002136:	61bb      	str	r3, [r7, #24]

        while (transfer->payload_len - data_index != 0)
 8002138:	e085      	b.n	8002246 <enqueueTxFrames+0x202>
        {
            queue_item = createTxItem(&ins->allocator);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	330c      	adds	r3, #12
 800213e:	4618      	mov	r0, r3
 8002140:	f000 f8d2 	bl	80022e8 <createTxItem>
 8002144:	61b8      	str	r0, [r7, #24]
            if (queue_item == NULL)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d102      	bne.n	8002152 <enqueueTxFrames+0x10e>
            {
                CANARD_ASSERT(false);
                return -CANARD_ERROR_OUT_OF_MEMORY;          // TODO: Purge all frames enqueued so far
 800214c:	f06f 0302 	mvn.w	r3, #2
 8002150:	e081      	b.n	8002256 <enqueueTxFrames+0x212>
            }

            uint16_t i = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	843b      	strh	r3, [r7, #32]
            if (data_index == 0)
 8002156:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002158:	2b00      	cmp	r3, #0
 800215a:	d10c      	bne.n	8002176 <enqueueTxFrames+0x132>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 800215c:	88fb      	ldrh	r3, [r7, #6]
 800215e:	b2da      	uxtb	r2, r3
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	0a1b      	lsrs	r3, r3, #8
 8002168:	b29b      	uxth	r3, r3
 800216a:	b2da      	uxtb	r2, r3
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	725a      	strb	r2, [r3, #9]
                i = 2;
 8002170:	2302      	movs	r3, #2
 8002172:	843b      	strh	r3, [r7, #32]
 8002174:	e012      	b.n	800219c <enqueueTxFrames+0x158>
            }
            else
            {
                i = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	843b      	strh	r3, [r7, #32]
            }

            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 800217a:	e00f      	b.n	800219c <enqueueTxFrames+0x158>
            {
                queue_item->frame.data[i] = transfer->payload[data_index];
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	69da      	ldr	r2, [r3, #28]
 8002180:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002182:	441a      	add	r2, r3
 8002184:	8c3b      	ldrh	r3, [r7, #32]
 8002186:	7811      	ldrb	r1, [r2, #0]
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	4413      	add	r3, r2
 800218c:	460a      	mov	r2, r1
 800218e:	721a      	strb	r2, [r3, #8]
            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8002190:	8c3b      	ldrh	r3, [r7, #32]
 8002192:	3301      	adds	r3, #1
 8002194:	843b      	strh	r3, [r7, #32]
 8002196:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002198:	3301      	adds	r3, #1
 800219a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800219c:	8c3a      	ldrh	r2, [r7, #32]
 800219e:	7ffb      	ldrb	r3, [r7, #31]
 80021a0:	3b01      	subs	r3, #1
 80021a2:	429a      	cmp	r2, r3
 80021a4:	da04      	bge.n	80021b0 <enqueueTxFrames+0x16c>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	8c1b      	ldrh	r3, [r3, #32]
 80021aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d3e5      	bcc.n	800217c <enqueueTxFrames+0x138>
            }
            // tail byte
            sot_eot = (data_index == transfer->payload_len) ? (uint8_t)0x40 : sot_eot;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	8c1b      	ldrh	r3, [r3, #32]
 80021b4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d002      	beq.n	80021c0 <enqueueTxFrames+0x17c>
 80021ba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80021be:	e000      	b.n	80021c2 <enqueueTxFrames+0x17e>
 80021c0:	2340      	movs	r3, #64	@ 0x40
 80021c2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            
            i = dlcToDataLength(dataLengthToDlc(i+1))-1;
 80021c6:	8c3b      	ldrh	r3, [r7, #32]
 80021c8:	3301      	adds	r3, #1
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff ff0a 	bl	8001fe6 <dataLengthToDlc>
 80021d2:	4603      	mov	r3, r0
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff fed7 	bl	8001f88 <dlcToDataLength>
 80021da:	4603      	mov	r3, r0
 80021dc:	3b01      	subs	r3, #1
 80021de:	843b      	strh	r3, [r7, #32]
            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer->inout_transfer_id & 31U));
 80021e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021e4:	015b      	lsls	r3, r3, #5
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80021ec:	4313      	orrs	r3, r2
 80021ee:	b2d9      	uxtb	r1, r3
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	f003 031f 	and.w	r3, r3, #31
 80021fa:	b2da      	uxtb	r2, r3
 80021fc:	8c3b      	ldrh	r3, [r7, #32]
 80021fe:	430a      	orrs	r2, r1
 8002200:	b2d1      	uxtb	r1, r2
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4413      	add	r3, r2
 8002206:	460a      	mov	r2, r1
 8002208:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 8002214:	8c3b      	ldrh	r3, [r7, #32]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	3301      	adds	r3, #1
 800221a:	b2da      	uxtb	r2, r3
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	741a      	strb	r2, [r3, #16]
            queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
            queue_item->frame.canfd = transfer->canfd;
#endif
            pushTxQueue(ins, queue_item);
 8002220:	69b9      	ldr	r1, [r7, #24]
 8002222:	68f8      	ldr	r0, [r7, #12]
 8002224:	f000 f81b 	bl	800225e <pushTxQueue>

            result++;
 8002228:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800222c:	b29b      	uxth	r3, r3
 800222e:	3301      	adds	r3, #1
 8002230:	b29b      	uxth	r3, r3
 8002232:	84fb      	strh	r3, [r7, #38]	@ 0x26
            toggle ^= 1;
 8002234:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002238:	f083 0301 	eor.w	r3, r3, #1
 800223c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            sot_eot = 0;
 8002240:	2300      	movs	r3, #0
 8002242:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        while (transfer->payload_len - data_index != 0)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	8c1b      	ldrh	r3, [r3, #32]
 800224a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800224c:	429a      	cmp	r2, r3
 800224e:	f47f af74 	bne.w	800213a <enqueueTxFrames+0xf6>
        }
    }

    return result;
 8002252:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 8002256:	4618      	mov	r0, r3
 8002258:	3728      	adds	r7, #40	@ 0x28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b084      	sub	sp, #16
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
 8002266:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames

    if (ins->tx_queue == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226c:	2b00      	cmp	r3, #0
 800226e:	d103      	bne.n	8002278 <pushTxQueue+0x1a>
    {
        ins->tx_queue = item;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 8002276:	e034      	b.n	80022e2 <pushTxQueue+0x84>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800227c:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002282:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 8002284:	e02a      	b.n	80022dc <pushTxQueue+0x7e>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	4619      	mov	r1, r3
 8002290:	4610      	mov	r0, r2
 8002292:	f000 f840 	bl	8002316 <isPriorityHigher>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d012      	beq.n	80022c2 <pushTxQueue+0x64>
        {
            if (queue == ins->tx_queue)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a0:	68fa      	ldr	r2, [r7, #12]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d106      	bne.n	80022b4 <pushTxQueue+0x56>
            {
                item->next = queue;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 80022b2:	e016      	b.n	80022e2 <pushTxQueue+0x84>
                previous->next = item;
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	683a      	ldr	r2, [r7, #0]
 80022b8:	601a      	str	r2, [r3, #0]
                item->next = queue;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	601a      	str	r2, [r3, #0]
            return;
 80022c0:	e00f      	b.n	80022e2 <pushTxQueue+0x84>
        }
        else
        {
            if (queue->next == NULL)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d103      	bne.n	80022d2 <pushTxQueue+0x74>
            {
                queue->next = item;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	683a      	ldr	r2, [r7, #0]
 80022ce:	601a      	str	r2, [r3, #0]
                return;
 80022d0:	e007      	b.n	80022e2 <pushTxQueue+0x84>
            }
            else
            {
                previous = queue;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1d1      	bne.n	8002286 <pushTxQueue+0x28>
            }
        }
    }
}
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f000 fd0f 	bl	8002d14 <allocateBlock>
 80022f6:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <createTxItem+0x1a>
    {
        return NULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	e005      	b.n	800230e <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 8002302:	2214      	movs	r2, #20
 8002304:	2100      	movs	r1, #0
 8002306:	68f8      	ldr	r0, [r7, #12]
 8002308:	f008 fc0c 	bl	800ab24 <memset>
    return item;
 800230c:	68fb      	ldr	r3, [r7, #12]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <isPriorityHigher>:

/**
 * Returns true if priority of rhs is higher than id
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t rhs, uint32_t id)
{
 8002316:	b480      	push	{r7}
 8002318:	b089      	sub	sp, #36	@ 0x24
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	6039      	str	r1, [r7, #0]
    const uint32_t clean_id = id & CANARD_CAN_EXT_ID_MASK;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8002326:	61fb      	str	r3, [r7, #28]
    const uint32_t rhs_clean_id = rhs & CANARD_CAN_EXT_ID_MASK;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800232e:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext = (id & CANARD_CAN_FRAME_EFF) != 0;
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	0fdb      	lsrs	r3, r3, #31
 8002334:	75fb      	strb	r3, [r7, #23]
    const bool rhs_ext = (rhs & CANARD_CAN_FRAME_EFF) != 0;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	0fdb      	lsrs	r3, r3, #31
 800233a:	75bb      	strb	r3, [r7, #22]
    if (ext != rhs_ext)
 800233c:	7dfa      	ldrb	r2, [r7, #23]
 800233e:	7dbb      	ldrb	r3, [r7, #22]
 8002340:	429a      	cmp	r2, r3
 8002342:	d01d      	beq.n	8002380 <isPriorityHigher+0x6a>
    {
        uint32_t arb11 = ext ? (clean_id >> 18U) : clean_id;
 8002344:	7dfb      	ldrb	r3, [r7, #23]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d002      	beq.n	8002350 <isPriorityHigher+0x3a>
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	0c9b      	lsrs	r3, r3, #18
 800234e:	e000      	b.n	8002352 <isPriorityHigher+0x3c>
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	613b      	str	r3, [r7, #16]
        uint32_t rhs_arb11 = rhs_ext ? (rhs_clean_id >> 18U) : rhs_clean_id;
 8002354:	7dbb      	ldrb	r3, [r7, #22]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <isPriorityHigher+0x4a>
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	0c9b      	lsrs	r3, r3, #18
 800235e:	e000      	b.n	8002362 <isPriorityHigher+0x4c>
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	60fb      	str	r3, [r7, #12]
        if (arb11 != rhs_arb11)
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	429a      	cmp	r2, r3
 800236a:	d007      	beq.n	800237c <isPriorityHigher+0x66>
        {
            return arb11 < rhs_arb11;
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	429a      	cmp	r2, r3
 8002372:	bf34      	ite	cc
 8002374:	2301      	movcc	r3, #1
 8002376:	2300      	movcs	r3, #0
 8002378:	b2db      	uxtb	r3, r3
 800237a:	e022      	b.n	80023c2 <isPriorityHigher+0xac>
        }
        else
        {
            return rhs_ext;
 800237c:	7dbb      	ldrb	r3, [r7, #22]
 800237e:	e020      	b.n	80023c2 <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr = (id & CANARD_CAN_FRAME_RTR) != 0;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002386:	2b00      	cmp	r3, #0
 8002388:	bf14      	ite	ne
 800238a:	2301      	movne	r3, #1
 800238c:	2300      	moveq	r3, #0
 800238e:	757b      	strb	r3, [r7, #21]
    const bool rhs_rtr = (rhs & CANARD_CAN_FRAME_RTR) != 0;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002396:	2b00      	cmp	r3, #0
 8002398:	bf14      	ite	ne
 800239a:	2301      	movne	r3, #1
 800239c:	2300      	moveq	r3, #0
 800239e:	753b      	strb	r3, [r7, #20]
    if (clean_id == rhs_clean_id && rtr != rhs_rtr)
 80023a0:	69fa      	ldr	r2, [r7, #28]
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d105      	bne.n	80023b4 <isPriorityHigher+0x9e>
 80023a8:	7d7a      	ldrb	r2, [r7, #21]
 80023aa:	7d3b      	ldrb	r3, [r7, #20]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d001      	beq.n	80023b4 <isPriorityHigher+0x9e>
    {
        return rhs_rtr;
 80023b0:	7d3b      	ldrb	r3, [r7, #20]
 80023b2:	e006      	b.n	80023c2 <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_id < rhs_clean_id;
 80023b4:	69fa      	ldr	r2, [r7, #28]
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	bf34      	ite	cc
 80023bc:	2301      	movcc	r3, #1
 80023be:	2300      	movcs	r3, #0
 80023c0:	b2db      	uxtb	r3, r3
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3724      	adds	r7, #36	@ 0x24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <prepareForNextTransfer>:

/**
 * preps the rx state for the next transfer. does not delete the state
 */
CANARD_INTERNAL void prepareForNextTransfer(CanardRxState* state)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(state->buffer_blocks == CANARD_BUFFER_IDX_NONE);
    state->transfer_id++;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	7ddb      	ldrb	r3, [r3, #23]
 80023da:	f3c3 0384 	ubfx	r3, r3, #2, #5
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	3301      	adds	r3, #1
 80023e2:	f003 031f 	and.w	r3, r3, #31
 80023e6:	b2d9      	uxtb	r1, r3
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	7dd3      	ldrb	r3, [r2, #23]
 80023ec:	f361 0386 	bfi	r3, r1, #2, #5
 80023f0:	75d3      	strb	r3, [r2, #23]
    state->payload_len = 0;
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	8ad3      	ldrh	r3, [r2, #22]
 80023f6:	f36f 0309 	bfc	r3, #0, #10
 80023fa:	82d3      	strh	r3, [r2, #22]
    state->next_toggle = 0;
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	7dd3      	ldrb	r3, [r2, #23]
 8002400:	f36f 13c7 	bfc	r3, #7, #1
 8002404:	75d3      	strb	r3, [r2, #23]
}
 8002406:	bf00      	nop
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <extractDataType>:

/**
 * returns data type from id
 */
uint16_t extractDataType(uint32_t id)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b084      	sub	sp, #16
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
    if (extractTransferType(id) == CanardTransferTypeBroadcast)
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f819 	bl	8002452 <extractTransferType>
 8002420:	4603      	mov	r3, r0
 8002422:	2b02      	cmp	r3, #2
 8002424:	d10e      	bne.n	8002444 <extractDataType+0x32>
    {
        uint16_t dtid = MSG_TYPE_FROM_ID(id);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	0a1b      	lsrs	r3, r3, #8
 800242a:	81fb      	strh	r3, [r7, #14]
        if (SOURCE_ID_FROM_ID(id) == CANARD_BROADCAST_NODE_ID)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	b2db      	uxtb	r3, r3
 8002430:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002434:	2b00      	cmp	r3, #0
 8002436:	d103      	bne.n	8002440 <extractDataType+0x2e>
        {
            dtid &= (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;
 8002438:	89fb      	ldrh	r3, [r7, #14]
 800243a:	f003 0303 	and.w	r3, r3, #3
 800243e:	81fb      	strh	r3, [r7, #14]
        }
        return dtid;
 8002440:	89fb      	ldrh	r3, [r7, #14]
 8002442:	e002      	b.n	800244a <extractDataType+0x38>
    }
    else
    {
        return (uint16_t) SRV_TYPE_FROM_ID(id);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	0c1b      	lsrs	r3, r3, #16
 8002448:	b2db      	uxtb	r3, r3
    }
}
 800244a:	4618      	mov	r0, r3
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <extractTransferType>:

/**
 * returns transfer type from id
 */
CanardTransferType extractTransferType(uint32_t id)
{
 8002452:	b480      	push	{r7}
 8002454:	b085      	sub	sp, #20
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
    const bool is_service = SERVICE_NOT_MSG_FROM_ID(id);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002460:	2b00      	cmp	r3, #0
 8002462:	bf14      	ite	ne
 8002464:	2301      	movne	r3, #1
 8002466:	2300      	moveq	r3, #0
 8002468:	73fb      	strb	r3, [r7, #15]
    if (!is_service)
 800246a:	7bfb      	ldrb	r3, [r7, #15]
 800246c:	f083 0301 	eor.w	r3, r3, #1
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <extractTransferType+0x28>
    {
        return CanardTransferTypeBroadcast;
 8002476:	2302      	movs	r3, #2
 8002478:	e009      	b.n	800248e <extractTransferType+0x3c>
    }
    else if (REQUEST_NOT_RESPONSE_FROM_ID(id) == 1)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	0bdb      	lsrs	r3, r3, #15
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <extractTransferType+0x3a>
    {
        return CanardTransferTypeRequest;
 8002488:	2301      	movs	r3, #1
 800248a:	e000      	b.n	800248e <extractTransferType+0x3c>
    }
    else
    {
        return CanardTransferTypeResponse;
 800248c:	2300      	movs	r3, #0
    }
}
 800248e:	4618      	mov	r0, r3
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <traverseRxStates>:
/**
 * Traverses the list of CanardRxState's and returns a pointer to the CanardRxState
 * with either the Id or a new one at the end
 */
CANARD_INTERNAL CanardRxState* traverseRxStates(CanardInstance* ins, uint32_t transfer_descriptor)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
    CanardRxState* states = ins->rx_states;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	60fb      	str	r3, [r7, #12]

    if (states == NULL) // initialize CanardRxStates
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d110      	bne.n	80024d2 <traverseRxStates+0x38>
    {
        states = createRxState(&ins->allocator, transfer_descriptor);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	330c      	adds	r3, #12
 80024b4:	6839      	ldr	r1, [r7, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f000 f865 	bl	8002586 <createRxState>
 80024bc:	60f8      	str	r0, [r7, #12]

        if(states == NULL)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <traverseRxStates+0x2e>
        {
            return NULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	e013      	b.n	80024f0 <traverseRxStates+0x56>
        }

        ins->rx_states = states;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	621a      	str	r2, [r3, #32]
        return states;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	e00e      	b.n	80024f0 <traverseRxStates+0x56>
    }

    states = findRxState(ins, transfer_descriptor);
 80024d2:	6839      	ldr	r1, [r7, #0]
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 f80f 	bl	80024f8 <findRxState>
 80024da:	60f8      	str	r0, [r7, #12]
    if (states != NULL)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <traverseRxStates+0x4c>
    {
        return states;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	e004      	b.n	80024f0 <traverseRxStates+0x56>
    }
    else
    {
        return prependRxState(ins, transfer_descriptor);
 80024e6:	6839      	ldr	r1, [r7, #0]
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f000 f827 	bl	800253c <prependRxState>
 80024ee:	4603      	mov	r3, r0
    }
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <findRxState>:

/**
 * returns pointer to the rx state of transfer descriptor or null if not found
 */
CANARD_INTERNAL CanardRxState* findRxState(CanardInstance *ins, uint32_t transfer_descriptor)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
    CanardRxState *state = ins->rx_states;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	60fb      	str	r3, [r7, #12]
    while (state != NULL)
 8002508:	e010      	b.n	800252c <findRxState+0x34>
    {
        if (state->dtid_tt_snid_dnid == transfer_descriptor)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d101      	bne.n	8002518 <findRxState+0x20>
        {
            return state;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	e00d      	b.n	8002534 <findRxState+0x3c>
        }
        state = canardRxFromIdx(&ins->allocator, state->next);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f103 020c 	add.w	r2, r3, #12
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4619      	mov	r1, r3
 8002524:	4610      	mov	r0, r2
 8002526:	f7fe fdd3 	bl	80010d0 <canardRxFromIdx>
 800252a:	60f8      	str	r0, [r7, #12]
    while (state != NULL)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1eb      	bne.n	800250a <findRxState+0x12>
    }
    return NULL;
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <prependRxState>:

/**
 * prepends rx state to the canard instance rx_states
 */
CANARD_INTERNAL CanardRxState* prependRxState(CanardInstance* ins, uint32_t transfer_descriptor)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
    CanardRxState* state = createRxState(&ins->allocator, transfer_descriptor);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	330c      	adds	r3, #12
 800254a:	6839      	ldr	r1, [r7, #0]
 800254c:	4618      	mov	r0, r3
 800254e:	f000 f81a 	bl	8002586 <createRxState>
 8002552:	60f8      	str	r0, [r7, #12]

    if(state == NULL)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <prependRxState+0x22>
    {
        return NULL;
 800255a:	2300      	movs	r3, #0
 800255c:	e00f      	b.n	800257e <prependRxState+0x42>
    }

    state->next = canardRxToIdx(&ins->allocator, ins->rx_states);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f103 020c 	add.w	r2, r3, #12
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	4619      	mov	r1, r3
 800256a:	4610      	mov	r0, r2
 800256c:	f7fe fdbc 	bl	80010e8 <canardRxToIdx>
 8002570:	4602      	mov	r2, r0
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	601a      	str	r2, [r3, #0]
    ins->rx_states = state;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	621a      	str	r2, [r3, #32]
    return state;
 800257c:	68fb      	ldr	r3, [r7, #12]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <createRxState>:

CANARD_INTERNAL CanardRxState* createRxState(CanardPoolAllocator* allocator, uint32_t transfer_descriptor)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b08c      	sub	sp, #48	@ 0x30
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
 800258e:	6039      	str	r1, [r7, #0]
    CanardRxState init = {
 8002590:	f107 0308 	add.w	r3, r7, #8
 8002594:	2220      	movs	r2, #32
 8002596:	2100      	movs	r1, #0
 8002598:	4618      	mov	r0, r3
 800259a:	f008 fac3 	bl	800ab24 <memset>
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	61bb      	str	r3, [r7, #24]
        .next = CANARD_BUFFER_IDX_NONE,
        .buffer_blocks = CANARD_BUFFER_IDX_NONE,
        .dtid_tt_snid_dnid = transfer_descriptor
    };

    CanardRxState* state = (CanardRxState*) allocateBlock(allocator);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 fbb6 	bl	8002d14 <allocateBlock>
 80025a8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (state == NULL)
 80025aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d101      	bne.n	80025b4 <createRxState+0x2e>
    {
        return NULL;
 80025b0:	2300      	movs	r3, #0
 80025b2:	e007      	b.n	80025c4 <createRxState+0x3e>
    }
    memcpy(state, &init, sizeof(*state));
 80025b4:	f107 0308 	add.w	r3, r7, #8
 80025b8:	2220      	movs	r2, #32
 80025ba:	4619      	mov	r1, r3
 80025bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80025be:	f008 fb5e 	bl	800ac7e <memcpy>

    return state;
 80025c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3730      	adds	r7, #48	@ 0x30
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <releaseStatePayload>:

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 80025d6:	e01b      	b.n	8002610 <releaseStatePayload+0x44>
    {
        CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rxstate->buffer_blocks);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f103 020c 	add.w	r2, r3, #12
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	4619      	mov	r1, r3
 80025e4:	4610      	mov	r0, r2
 80025e6:	f7fe fd5b 	bl	80010a0 <canardBufferFromIdx>
 80025ea:	60f8      	str	r0, [r7, #12]
        CanardBufferBlock* const temp = block->next;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	60bb      	str	r3, [r7, #8]
        freeBlock(&ins->allocator, block);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	330c      	adds	r3, #12
 80025f6:	68f9      	ldr	r1, [r7, #12]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f000 fbb4 	bl	8002d66 <freeBlock>
        rxstate->buffer_blocks = canardBufferToIdx(&ins->allocator, temp);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	330c      	adds	r3, #12
 8002602:	68b9      	ldr	r1, [r7, #8]
 8002604:	4618      	mov	r0, r3
 8002606:	f7fe fd57 	bl	80010b8 <canardBufferToIdx>
 800260a:	4602      	mov	r2, r0
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1df      	bne.n	80025d8 <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	8ad3      	ldrh	r3, [r2, #22]
 800261c:	f36f 0309 	bfc	r3, #0, #10
 8002620:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 8002622:	f04f 0200 	mov.w	r2, #0
 8002626:	f04f 0300 	mov.w	r3, #0
}
 800262a:	4610      	mov	r0, r2
 800262c:	4619      	mov	r1, r3
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <bufferBlockPushBytes>:
 */
CANARD_INTERNAL int16_t bufferBlockPushBytes(CanardPoolAllocator* allocator,
                                             CanardRxState* state,
                                             const uint8_t* data,
                                             uint8_t data_len)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b08a      	sub	sp, #40	@ 0x28
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
 8002640:	70fb      	strb	r3, [r7, #3]
    uint16_t data_index = 0;
 8002642:	2300      	movs	r3, #0
 8002644:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // if head is not full, add data to head
    if ((CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE - state->payload_len) > 0)
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	8adb      	ldrh	r3, [r3, #22]
 800264a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800264e:	b29b      	uxth	r3, r3
 8002650:	2b05      	cmp	r3, #5
 8002652:	d036      	beq.n	80026c2 <bufferBlockPushBytes+0x8e>
    {
        for (uint16_t i = (uint16_t)state->payload_len;
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	8adb      	ldrh	r3, [r3, #22]
 8002658:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800265c:	b29b      	uxth	r3, r3
 800265e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8002660:	e00e      	b.n	8002680 <bufferBlockPushBytes+0x4c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
             i++, data_index++)
        {
            state->buffer_head[i] = data[data_index];
 8002662:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	441a      	add	r2, r3
 8002668:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800266a:	7811      	ldrb	r1, [r2, #0]
 800266c:	68ba      	ldr	r2, [r7, #8]
 800266e:	4413      	add	r3, r2
 8002670:	460a      	mov	r2, r1
 8002672:	76da      	strb	r2, [r3, #27]
             i++, data_index++)
 8002674:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002676:	3301      	adds	r3, #1
 8002678:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800267a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800267c:	3301      	adds	r3, #1
 800267e:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
 8002680:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002682:	2b04      	cmp	r3, #4
 8002684:	d804      	bhi.n	8002690 <bufferBlockPushBytes+0x5c>
 8002686:	78fb      	ldrb	r3, [r7, #3]
 8002688:	b29b      	uxth	r3, r3
 800268a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800268c:	429a      	cmp	r2, r3
 800268e:	d3e8      	bcc.n	8002662 <bufferBlockPushBytes+0x2e>
        }
        if (data_index >= data_len)
 8002690:	78fb      	ldrb	r3, [r7, #3]
 8002692:	b29b      	uxth	r3, r3
 8002694:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002696:	429a      	cmp	r2, r3
 8002698:	d313      	bcc.n	80026c2 <bufferBlockPushBytes+0x8e>
        {
            state->payload_len =
                (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	8adb      	ldrh	r3, [r3, #22]
 800269e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	78fb      	ldrb	r3, [r7, #3]
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	4413      	add	r3, r2
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026b2:	b299      	uxth	r1, r3
            state->payload_len =
 80026b4:	68ba      	ldr	r2, [r7, #8]
 80026b6:	8ad3      	ldrh	r3, [r2, #22]
 80026b8:	f361 0309 	bfi	r3, r1, #0, #10
 80026bc:	82d3      	strh	r3, [r2, #22]
            return 1;
 80026be:	2301      	movs	r3, #1
 80026c0:	e0ae      	b.n	8002820 <bufferBlockPushBytes+0x1ec>
        }
    } // head is full.

    uint16_t index_at_nth_block =
        (uint16_t)(((state->payload_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) % CANARD_BUFFER_BLOCK_DATA_SIZE);
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	8adb      	ldrh	r3, [r3, #22]
 80026c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	1f5a      	subs	r2, r3, #5
 80026ce:	0893      	lsrs	r3, r2, #2
 80026d0:	4955      	ldr	r1, [pc, #340]	@ (8002828 <bufferBlockPushBytes+0x1f4>)
 80026d2:	fba1 3103 	umull	r3, r1, r1, r3
 80026d6:	460b      	mov	r3, r1
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	1a5b      	subs	r3, r3, r1
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	1ad3      	subs	r3, r2, r3
    uint16_t index_at_nth_block =
 80026e0:	847b      	strh	r3, [r7, #34]	@ 0x22

    // get to current block
    CanardBufferBlock* block = NULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61fb      	str	r3, [r7, #28]

    // buffer blocks uninitialized
    if (state->buffer_blocks == CANARD_BUFFER_IDX_NONE)
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d113      	bne.n	8002716 <bufferBlockPushBytes+0xe2>
    {
        block = createBufferBlock(allocator);
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 f89c 	bl	800282c <createBufferBlock>
 80026f4:	61f8      	str	r0, [r7, #28]
        state->buffer_blocks = canardBufferToIdx(allocator, block);
 80026f6:	69f9      	ldr	r1, [r7, #28]
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f7fe fcdd 	bl	80010b8 <canardBufferToIdx>
 80026fe:	4602      	mov	r2, r0
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	605a      	str	r2, [r3, #4]
        if (block == NULL)
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d102      	bne.n	8002710 <bufferBlockPushBytes+0xdc>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 800270a:	f06f 0302 	mvn.w	r3, #2
 800270e:	e087      	b.n	8002820 <bufferBlockPushBytes+0x1ec>
        }

        index_at_nth_block = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	847b      	strh	r3, [r7, #34]	@ 0x22
 8002714:	e06c      	b.n	80027f0 <bufferBlockPushBytes+0x1bc>
    }
    else
    {
        uint16_t nth_block = 1;
 8002716:	2301      	movs	r3, #1
 8002718:	837b      	strh	r3, [r7, #26]

        // get to block
        block = canardBufferFromIdx(allocator, state->buffer_blocks);
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	4619      	mov	r1, r3
 8002720:	68f8      	ldr	r0, [r7, #12]
 8002722:	f7fe fcbd 	bl	80010a0 <canardBufferFromIdx>
 8002726:	61f8      	str	r0, [r7, #28]
        while (block->next != NULL)
 8002728:	e005      	b.n	8002736 <bufferBlockPushBytes+0x102>
        {
            nth_block++;
 800272a:	8b7b      	ldrh	r3, [r7, #26]
 800272c:	3301      	adds	r3, #1
 800272e:	837b      	strh	r3, [r7, #26]
            block = block->next;
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f5      	bne.n	800272a <bufferBlockPushBytes+0xf6>
        }

        const uint16_t num_buffer_blocks =
            (uint16_t) (((((uint32_t)state->payload_len + data_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) /
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	8adb      	ldrh	r3, [r3, #22]
 8002742:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002746:	b29b      	uxth	r3, r3
 8002748:	461a      	mov	r2, r3
 800274a:	78fb      	ldrb	r3, [r7, #3]
 800274c:	4413      	add	r3, r2
 800274e:	3b05      	subs	r3, #5
 8002750:	089b      	lsrs	r3, r3, #2
 8002752:	4a35      	ldr	r2, [pc, #212]	@ (8002828 <bufferBlockPushBytes+0x1f4>)
 8002754:	fba2 2303 	umull	r2, r3, r2, r3
 8002758:	b29b      	uxth	r3, r3
        const uint16_t num_buffer_blocks =
 800275a:	3301      	adds	r3, #1
 800275c:	82fb      	strh	r3, [r7, #22]
                         CANARD_BUFFER_BLOCK_DATA_SIZE) + 1U);

        if (num_buffer_blocks > nth_block && index_at_nth_block == 0)
 800275e:	8afa      	ldrh	r2, [r7, #22]
 8002760:	8b7b      	ldrh	r3, [r7, #26]
 8002762:	429a      	cmp	r2, r3
 8002764:	d944      	bls.n	80027f0 <bufferBlockPushBytes+0x1bc>
 8002766:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002768:	2b00      	cmp	r3, #0
 800276a:	d141      	bne.n	80027f0 <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f000 f85d 	bl	800282c <createBufferBlock>
 8002772:	4602      	mov	r2, r0
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d102      	bne.n	8002786 <bufferBlockPushBytes+0x152>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8002780:	f06f 0302 	mvn.w	r3, #2
 8002784:	e04c      	b.n	8002820 <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	61fb      	str	r3, [r7, #28]
        }
    }

    // add data to current block until it becomes full, add new block if necessary
    while (data_index < data_len)
 800278c:	e030      	b.n	80027f0 <bufferBlockPushBytes+0x1bc>
    {
        for (uint16_t i = index_at_nth_block;
 800278e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002790:	833b      	strh	r3, [r7, #24]
 8002792:	e00e      	b.n	80027b2 <bufferBlockPushBytes+0x17e>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
             i++, data_index++)
        {
            block->data[i] = data[data_index];
 8002794:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	441a      	add	r2, r3
 800279a:	8b3b      	ldrh	r3, [r7, #24]
 800279c:	7811      	ldrb	r1, [r2, #0]
 800279e:	69fa      	ldr	r2, [r7, #28]
 80027a0:	4413      	add	r3, r2
 80027a2:	460a      	mov	r2, r1
 80027a4:	711a      	strb	r2, [r3, #4]
             i++, data_index++)
 80027a6:	8b3b      	ldrh	r3, [r7, #24]
 80027a8:	3301      	adds	r3, #1
 80027aa:	833b      	strh	r3, [r7, #24]
 80027ac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80027ae:	3301      	adds	r3, #1
 80027b0:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
 80027b2:	8b3b      	ldrh	r3, [r7, #24]
 80027b4:	2b1b      	cmp	r3, #27
 80027b6:	d804      	bhi.n	80027c2 <bufferBlockPushBytes+0x18e>
 80027b8:	78fb      	ldrb	r3, [r7, #3]
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80027be:	429a      	cmp	r2, r3
 80027c0:	d3e8      	bcc.n	8002794 <bufferBlockPushBytes+0x160>
        }

        if (data_index < data_len)
 80027c2:	78fb      	ldrb	r3, [r7, #3]
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d211      	bcs.n	80027f0 <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f000 f82d 	bl	800282c <createBufferBlock>
 80027d2:	4602      	mov	r2, r0
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d102      	bne.n	80027e6 <bufferBlockPushBytes+0x1b2>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 80027e0:	f06f 0302 	mvn.w	r3, #2
 80027e4:	e01c      	b.n	8002820 <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	61fb      	str	r3, [r7, #28]
            index_at_nth_block = 0;
 80027ec:	2300      	movs	r3, #0
 80027ee:	847b      	strh	r3, [r7, #34]	@ 0x22
    while (data_index < data_len)
 80027f0:	78fb      	ldrb	r3, [r7, #3]
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d3c9      	bcc.n	800278e <bufferBlockPushBytes+0x15a>
        }
    }

    state->payload_len = (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	8adb      	ldrh	r3, [r3, #22]
 80027fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002802:	b29b      	uxth	r3, r3
 8002804:	461a      	mov	r2, r3
 8002806:	78fb      	ldrb	r3, [r7, #3]
 8002808:	b29b      	uxth	r3, r3
 800280a:	4413      	add	r3, r2
 800280c:	b29b      	uxth	r3, r3
 800280e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002812:	b299      	uxth	r1, r3
 8002814:	68ba      	ldr	r2, [r7, #8]
 8002816:	8ad3      	ldrh	r3, [r2, #22]
 8002818:	f361 0309 	bfi	r3, r1, #0, #10
 800281c:	82d3      	strh	r3, [r2, #22]

    return 1;
 800281e:	2301      	movs	r3, #1
}
 8002820:	4618      	mov	r0, r3
 8002822:	3728      	adds	r7, #40	@ 0x28
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	24924925 	.word	0x24924925

0800282c <createBufferBlock>:

CANARD_INTERNAL CanardBufferBlock* createBufferBlock(CanardPoolAllocator* allocator)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
    CanardBufferBlock* block = (CanardBufferBlock*) allocateBlock(allocator);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f000 fa6d 	bl	8002d14 <allocateBlock>
 800283a:	60f8      	str	r0, [r7, #12]
    if (block == NULL)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <createBufferBlock+0x1a>
    {
        return NULL;
 8002842:	2300      	movs	r3, #0
 8002844:	e003      	b.n	800284e <createBufferBlock+0x22>
    }
    block->next = NULL;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
    return block;
 800284c:	68fb      	ldr	r3, [r7, #12]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <copyBitArray>:
/**
 * Bit array copy routine, originally developed by Ben Dyer for Libuavcan. Thanks Ben.
 */
void copyBitArray(const uint8_t* src, uint32_t src_offset, uint32_t src_len,
                        uint8_t* dst, uint32_t dst_offset)
{
 8002856:	b480      	push	{r7}
 8002858:	b089      	sub	sp, #36	@ 0x24
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
 8002862:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(src_len > 0U);

    // Normalizing inputs
    src += src_offset / 8U;
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	08db      	lsrs	r3, r3, #3
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4413      	add	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]
    dst += dst_offset / 8U;
 800286e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002870:	08db      	lsrs	r3, r3, #3
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	4413      	add	r3, r2
 8002876:	603b      	str	r3, [r7, #0]

    src_offset %= 8U;
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	60bb      	str	r3, [r7, #8]
    dst_offset %= 8U;
 8002880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	62bb      	str	r3, [r7, #40]	@ 0x28

    const size_t last_bit = src_offset + src_len;
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4413      	add	r3, r2
 800288e:	61fb      	str	r3, [r7, #28]
    while (last_bit - src_offset)
 8002890:	e04d      	b.n	800292e <copyBitArray+0xd8>
    {
        const uint8_t src_bit_offset = (uint8_t)(src_offset % 8U);
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	b2db      	uxtb	r3, r3
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	76fb      	strb	r3, [r7, #27]
        const uint8_t dst_bit_offset = (uint8_t)(dst_offset % 8U);
 800289c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	76bb      	strb	r3, [r7, #26]

        const uint8_t max_offset = MAX(src_bit_offset, dst_bit_offset);
 80028a6:	7eba      	ldrb	r2, [r7, #26]
 80028a8:	7efb      	ldrb	r3, [r7, #27]
 80028aa:	4293      	cmp	r3, r2
 80028ac:	bf38      	it	cc
 80028ae:	4613      	movcc	r3, r2
 80028b0:	767b      	strb	r3, [r7, #25]
        const uint32_t copy_bits = (uint32_t)MIN(last_bit - src_offset, 8U - max_offset);
 80028b2:	7e7b      	ldrb	r3, [r7, #25]
 80028b4:	f1c3 0208 	rsb	r2, r3, #8
 80028b8:	69f9      	ldr	r1, [r7, #28]
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	1acb      	subs	r3, r1, r3
 80028be:	4293      	cmp	r3, r2
 80028c0:	bf28      	it	cs
 80028c2:	4613      	movcs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset)&0xFF;

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask))&0xFF;
#else
        const uint8_t write_mask = (uint8_t)((uint8_t)(0xFF00U >> copy_bits) >> dst_bit_offset);
 80028c6:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	fa22 f303 	lsr.w	r3, r2, r3
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	461a      	mov	r2, r3
 80028d4:	7ebb      	ldrb	r3, [r7, #26]
 80028d6:	fa42 f303 	asr.w	r3, r2, r3
 80028da:	74fb      	strb	r3, [r7, #19]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset);
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	08db      	lsrs	r3, r3, #3
 80028e0:	68fa      	ldr	r2, [r7, #12]
 80028e2:	4413      	add	r3, r2
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	7efb      	ldrb	r3, [r7, #27]
 80028ea:	409a      	lsls	r2, r3
 80028ec:	7ebb      	ldrb	r3, [r7, #26]
 80028ee:	fa22 f303 	lsr.w	r3, r2, r3
 80028f2:	74bb      	strb	r3, [r7, #18]

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80028f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f6:	08db      	lsrs	r3, r3, #3
 80028f8:	683a      	ldr	r2, [r7, #0]
 80028fa:	4413      	add	r3, r2
 80028fc:	781a      	ldrb	r2, [r3, #0]
 80028fe:	7cfb      	ldrb	r3, [r7, #19]
 8002900:	43db      	mvns	r3, r3
 8002902:	b2db      	uxtb	r3, r3
 8002904:	4013      	ands	r3, r2
 8002906:	b2d9      	uxtb	r1, r3
 8002908:	7cba      	ldrb	r2, [r7, #18]
 800290a:	7cfb      	ldrb	r3, [r7, #19]
 800290c:	4013      	ands	r3, r2
 800290e:	b2da      	uxtb	r2, r3
        dst[dst_offset / 8U] =
 8002910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002912:	08db      	lsrs	r3, r3, #3
 8002914:	6838      	ldr	r0, [r7, #0]
 8002916:	4403      	add	r3, r0
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 8002918:	430a      	orrs	r2, r1
 800291a:	b2d2      	uxtb	r2, r2
        dst[dst_offset / 8U] =
 800291c:	701a      	strb	r2, [r3, #0]
#endif

        src_offset += copy_bits;
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	4413      	add	r3, r2
 8002924:	60bb      	str	r3, [r7, #8]
        dst_offset += copy_bits;
 8002926:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	4413      	add	r3, r2
 800292c:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (last_bit - src_offset)
 800292e:	69fa      	ldr	r2, [r7, #28]
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	429a      	cmp	r2, r3
 8002934:	d1ad      	bne.n	8002892 <copyBitArray+0x3c>
    }
}
 8002936:	bf00      	nop
 8002938:	bf00      	nop
 800293a:	3724      	adds	r7, #36	@ 0x24
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <descatterTransferPayload>:

CANARD_INTERNAL int16_t descatterTransferPayload(const CanardRxTransfer* transfer,
                                                 uint32_t bit_offset,
                                                 uint8_t bit_length,
                                                 void* output)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b090      	sub	sp, #64	@ 0x40
 8002948:	af02      	add	r7, sp, #8
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	603b      	str	r3, [r7, #0]
 8002950:	4613      	mov	r3, r2
 8002952:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(transfer != 0);

    if (bit_offset >= transfer->payload_len * 8)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8a9b      	ldrh	r3, [r3, #20]
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	461a      	mov	r2, r3
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	4293      	cmp	r3, r2
 8002960:	d301      	bcc.n	8002966 <descatterTransferPayload+0x22>
    {
        return 0;       // Out of range, reading zero bits
 8002962:	2300      	movs	r3, #0
 8002964:	e0df      	b.n	8002b26 <descatterTransferPayload+0x1e2>
    }

    if (bit_offset + bit_length > transfer->payload_len * 8)
 8002966:	79fa      	ldrb	r2, [r7, #7]
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	4413      	add	r3, r2
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	8a92      	ldrh	r2, [r2, #20]
 8002970:	00d2      	lsls	r2, r2, #3
 8002972:	4293      	cmp	r3, r2
 8002974:	d908      	bls.n	8002988 <descatterTransferPayload+0x44>
    {
        bit_length = (uint8_t)(transfer->payload_len * 8U - bit_offset);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	8a9b      	ldrh	r3, [r3, #20]
 800297a:	b2db      	uxtb	r3, r3
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	b2da      	uxtb	r2, r3
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	b2db      	uxtb	r3, r3
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	71fb      	strb	r3, [r7, #7]
    }

    CANARD_ASSERT(bit_length > 0);

    if ((transfer->payload_middle != NULL) || (transfer->payload_tail != NULL)) // Multi frame
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d104      	bne.n	800299a <descatterTransferPayload+0x56>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	2b00      	cmp	r3, #0
 8002996:	f000 80b9 	beq.w	8002b0c <descatterTransferPayload+0x1c8>
        /*
         * This part is hideously complicated and probably should be redesigned.
         * The objective here is to copy the requested number of bits from scattered storage into the temporary
         * local storage. We go through great pains to ensure that all corner cases are handled correctly.
         */
        uint32_t input_bit_offset = bit_offset;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t output_bit_offset = 0;
 800299e:	2300      	movs	r3, #0
 80029a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        uint8_t remaining_bit_length = bit_length;
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

        // Reading head
        if (input_bit_offset < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8)
 80029aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029ac:	2b27      	cmp	r3, #39	@ 0x27
 80029ae:	d82d      	bhi.n	8002a0c <descatterTransferPayload+0xc8>
        {
            const uint8_t amount = (uint8_t)MIN(remaining_bit_length,
 80029b0:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80029b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029b6:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d305      	bcc.n	80029ca <descatterTransferPayload+0x86>
 80029be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	e001      	b.n	80029ce <descatterTransferPayload+0x8a>
 80029ca:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80029ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                                CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U - input_bit_offset);

            copyBitArray(&transfer->payload_head[0], input_bit_offset, amount, (uint8_t*) output, 0);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6898      	ldr	r0, [r3, #8]
 80029d6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80029da:	2300      	movs	r3, #0
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80029e2:	f7ff ff38 	bl	8002856 <copyBitArray>

            input_bit_offset += amount;
 80029e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80029ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80029ec:	4413      	add	r3, r2
 80029ee:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + amount);
 80029f0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80029f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80029f8:	4413      	add	r3, r2
 80029fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 80029fe:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002a02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        }

        // Reading middle
        uint32_t remaining_bits = (uint32_t)(transfer->payload_len * 8U - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8a9b      	ldrh	r3, [r3, #20]
 8002a10:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002a14:	3b05      	subs	r3, #5
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t block_bit_offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U;
 8002a1a:	2328      	movs	r3, #40	@ 0x28
 8002a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
        const CanardBufferBlock* block = transfer->payload_middle;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	627b      	str	r3, [r7, #36]	@ 0x24

        while ((block != NULL) && (remaining_bit_length > 0))
 8002a24:	e044      	b.n	8002ab0 <descatterTransferPayload+0x16c>
        {
            CANARD_ASSERT(remaining_bits > 0);
            const uint32_t block_end_bit_offset = block_bit_offset + MIN(CANARD_BUFFER_BLOCK_DATA_SIZE * 8,
 8002a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a28:	2be0      	cmp	r3, #224	@ 0xe0
 8002a2a:	bf28      	it	cs
 8002a2c:	23e0      	movcs	r3, #224	@ 0xe0
 8002a2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a30:	4413      	add	r3, r2
 8002a32:	61fb      	str	r3, [r7, #28]
                                                                         remaining_bits);

            // Perform copy if we've reached the requested offset, otherwise jump over this block and try next
            if (block_end_bit_offset > input_bit_offset)
 8002a34:	69fa      	ldr	r2, [r7, #28]
 8002a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d92e      	bls.n	8002a9a <descatterTransferPayload+0x156>
            {
                const uint8_t amount = (uint8_t) MIN(remaining_bit_length, block_end_bit_offset - input_bit_offset);
 8002a3c:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002a40:	69f9      	ldr	r1, [r7, #28]
 8002a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a44:	1acb      	subs	r3, r1, r3
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d306      	bcc.n	8002a58 <descatterTransferPayload+0x114>
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	e001      	b.n	8002a5c <descatterTransferPayload+0x118>
 8002a58:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002a5c:	76fb      	strb	r3, [r7, #27]

                CANARD_ASSERT(input_bit_offset >= block_bit_offset);
                const uint32_t bit_offset_within_block = input_bit_offset - block_bit_offset;
 8002a5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	617b      	str	r3, [r7, #20]

                copyBitArray(&block->data[0], bit_offset_within_block, amount, (uint8_t*) output, output_bit_offset);
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	1d18      	adds	r0, r3, #4
 8002a6a:	7efa      	ldrb	r2, [r7, #27]
 8002a6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	6979      	ldr	r1, [r7, #20]
 8002a76:	f7ff feee 	bl	8002856 <copyBitArray>

                input_bit_offset += amount;
 8002a7a:	7efb      	ldrb	r3, [r7, #27]
 8002a7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a7e:	4413      	add	r3, r2
 8002a80:	637b      	str	r3, [r7, #52]	@ 0x34
                output_bit_offset = (uint8_t)(output_bit_offset + amount);
 8002a82:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002a86:	7efb      	ldrb	r3, [r7, #27]
 8002a88:	4413      	add	r3, r2
 8002a8a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 8002a8e:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002a92:	7efb      	ldrb	r3, [r7, #27]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            }

            CANARD_ASSERT(block_end_bit_offset > block_bit_offset);
            remaining_bits -= block_end_bit_offset - block_bit_offset;
 8002a9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002aa2:	4413      	add	r3, r2
 8002aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            block_bit_offset = block_end_bit_offset;
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
            block = block->next;
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	627b      	str	r3, [r7, #36]	@ 0x24
        while ((block != NULL) && (remaining_bit_length > 0))
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <descatterTransferPayload+0x17a>
 8002ab6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1b3      	bne.n	8002a26 <descatterTransferPayload+0xe2>
        }

        CANARD_ASSERT(remaining_bit_length <= remaining_bits);

        // Reading tail
        if ((transfer->payload_tail != NULL) && (remaining_bit_length > 0))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d02c      	beq.n	8002b20 <descatterTransferPayload+0x1dc>
 8002ac6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d028      	beq.n	8002b20 <descatterTransferPayload+0x1dc>
        {
            CANARD_ASSERT(input_bit_offset >= block_bit_offset);
            const uint32_t offset = input_bit_offset - block_bit_offset;
 8002ace:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	613b      	str	r3, [r7, #16]

            copyBitArray(&transfer->payload_tail[0], offset, remaining_bit_length, (uint8_t*) output,
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6918      	ldr	r0, [r3, #16]
 8002ada:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002ade:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	6939      	ldr	r1, [r7, #16]
 8002ae8:	f7ff feb5 	bl	8002856 <copyBitArray>
                         output_bit_offset);

            input_bit_offset += remaining_bit_length;
 8002aec:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002af0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002af2:	4413      	add	r3, r2
 8002af4:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + remaining_bit_length);
 8002af6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002afa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002afe:	4413      	add	r3, r2
 8002b00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    {
 8002b0a:	e009      	b.n	8002b20 <descatterTransferPayload+0x1dc>
        CANARD_ASSERT(output_bit_offset <= 64);
        CANARD_ASSERT(remaining_bit_length == 0);
    }
    else                                                                    // Single frame
    {
        copyBitArray(&transfer->payload_head[0], bit_offset, bit_length, (uint8_t*) output, 0);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6898      	ldr	r0, [r3, #8]
 8002b10:	79fa      	ldrb	r2, [r7, #7]
 8002b12:	2300      	movs	r3, #0
 8002b14:	9300      	str	r3, [sp, #0]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	68b9      	ldr	r1, [r7, #8]
 8002b1a:	f7ff fe9c 	bl	8002856 <copyBitArray>
 8002b1e:	e000      	b.n	8002b22 <descatterTransferPayload+0x1de>
    {
 8002b20:	bf00      	nop
    }

    return bit_length;
 8002b22:	79fb      	ldrb	r3, [r7, #7]
 8002b24:	b21b      	sxth	r3, r3
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3738      	adds	r7, #56	@ 0x38
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <isBigEndian>:

CANARD_INTERNAL bool isBigEndian(void)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b083      	sub	sp, #12
 8002b32:	af00      	add	r7, sp, #0
#else
        uint16_t a;
        uint8_t b[2];
#endif
    } u;
    u.a = 1;
 8002b34:	2301      	movs	r3, #1
 8002b36:	80bb      	strh	r3, [r7, #4]
    return u.b[1] == 1;                             // Some don't...
 8002b38:	797b      	ldrb	r3, [r7, #5]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	bf0c      	ite	eq
 8002b3e:	2301      	moveq	r3, #1
 8002b40:	2300      	movne	r3, #0
 8002b42:	b2db      	uxtb	r3, r3
#endif
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <swapByteOrder>:

CANARD_INTERNAL void swapByteOrder(void* data, unsigned size)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(data != NULL);

    uint8_t* const bytes = (uint8_t*) data;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	60fb      	str	r3, [r7, #12]

    size_t fwd = 0;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]
    size_t rev = size - 1;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	3b01      	subs	r3, #1
 8002b66:	613b      	str	r3, [r7, #16]

    while (fwd < rev)
 8002b68:	e017      	b.n	8002b9a <swapByteOrder+0x4a>
    {
        const uint8_t x = bytes[fwd];
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	4413      	add	r3, r2
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	72fb      	strb	r3, [r7, #11]
        bytes[fwd] = bytes[rev];
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	441a      	add	r2, r3
 8002b7a:	68f9      	ldr	r1, [r7, #12]
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	440b      	add	r3, r1
 8002b80:	7812      	ldrb	r2, [r2, #0]
 8002b82:	701a      	strb	r2, [r3, #0]
        bytes[rev] = x;
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4413      	add	r3, r2
 8002b8a:	7afa      	ldrb	r2, [r7, #11]
 8002b8c:	701a      	strb	r2, [r3, #0]
        fwd++;
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	3301      	adds	r3, #1
 8002b92:	617b      	str	r3, [r7, #20]
        rev--;
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	613b      	str	r3, [r7, #16]
    while (fwd < rev)
 8002b9a:	697a      	ldr	r2, [r7, #20]
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d3e3      	bcc.n	8002b6a <swapByteOrder+0x1a>
    }
}
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
 8002ba6:	371c      	adds	r7, #28
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	460a      	mov	r2, r1
 8002bba:	80fb      	strh	r3, [r7, #6]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 8002bc0:	797b      	ldrb	r3, [r7, #5]
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	021b      	lsls	r3, r3, #8
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	88fb      	ldrh	r3, [r7, #6]
 8002bca:	4053      	eors	r3, r2
 8002bcc:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	73fb      	strb	r3, [r7, #15]
 8002bd2:	e012      	b.n	8002bfa <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 8002bd4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	da08      	bge.n	8002bee <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8002be6:	f083 0301 	eor.w	r3, r3, #1
 8002bea:	80fb      	strh	r3, [r7, #6]
 8002bec:	e002      	b.n	8002bf4 <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 8002bee:	88fb      	ldrh	r3, [r7, #6]
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	73fb      	strb	r3, [r7, #15]
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	2b07      	cmp	r3, #7
 8002bfe:	d9e9      	bls.n	8002bd4 <crcAddByte+0x24>
        }
    }
    return crc_val;
 8002c00:	88fb      	ldrh	r3, [r7, #6]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 8002c0e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c10:	b087      	sub	sp, #28
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	4601      	mov	r1, r0
 8002c16:	e9c7 2300 	strd	r2, r3, [r7]
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8002c1e:	2300      	movs	r3, #0
 8002c20:	82fb      	strh	r3, [r7, #22]
 8002c22:	e01b      	b.n	8002c5c <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 8002c24:	8af9      	ldrh	r1, [r7, #22]
 8002c26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c2a:	f1c1 0620 	rsb	r6, r1, #32
 8002c2e:	f1a1 0020 	sub.w	r0, r1, #32
 8002c32:	fa22 f401 	lsr.w	r4, r2, r1
 8002c36:	fa03 f606 	lsl.w	r6, r3, r6
 8002c3a:	4334      	orrs	r4, r6
 8002c3c:	fa23 f000 	lsr.w	r0, r3, r0
 8002c40:	4304      	orrs	r4, r0
 8002c42:	fa23 f501 	lsr.w	r5, r3, r1
 8002c46:	b2e2      	uxtb	r2, r4
 8002c48:	89fb      	ldrh	r3, [r7, #14]
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff ffaf 	bl	8002bb0 <crcAddByte>
 8002c52:	4603      	mov	r3, r0
 8002c54:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8002c56:	8afb      	ldrh	r3, [r7, #22]
 8002c58:	3308      	adds	r3, #8
 8002c5a:	82fb      	strh	r3, [r7, #22]
 8002c5c:	8afb      	ldrh	r3, [r7, #22]
 8002c5e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c60:	d9e0      	bls.n	8002c24 <crcAddSignature+0x16>
    }
    return crc_val;
 8002c62:	89fb      	ldrh	r3, [r7, #14]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	371c      	adds	r7, #28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c6c <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
 8002c78:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8002c7a:	e00a      	b.n	8002c92 <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	1c5a      	adds	r2, r3, #1
 8002c80:	60ba      	str	r2, [r7, #8]
 8002c82:	781a      	ldrb	r2, [r3, #0]
 8002c84:	89fb      	ldrh	r3, [r7, #14]
 8002c86:	4611      	mov	r1, r2
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff91 	bl	8002bb0 <crcAddByte>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	1e5a      	subs	r2, r3, #1
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1ef      	bne.n	8002c7c <crcAdd+0x10>
    }
    return crc_val;
 8002c9c:	89fb      	ldrh	r3, [r7, #14]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       void* buf,
                                       uint16_t buf_len)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b089      	sub	sp, #36	@ 0x24
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	61fb      	str	r3, [r7, #28]
    CanardPoolAllocatorBlock *abuf = buf;
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	617b      	str	r3, [r7, #20]
    allocator->arena = buf;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	68ba      	ldr	r2, [r7, #8]
 8002cc0:	611a      	str	r2, [r3, #16]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	61bb      	str	r3, [r7, #24]
    while (current_index < buf_len)
 8002cc8:	e00b      	b.n	8002ce2 <initPoolAllocator+0x3c>
    {
        *current_block = &abuf[current_index];
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	015b      	lsls	r3, r3, #5
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	441a      	add	r2, r3
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	61bb      	str	r3, [r7, #24]
        current_index++;
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	3301      	adds	r3, #1
 8002ce0:	61fb      	str	r3, [r7, #28]
    while (current_index < buf_len)
 8002ce2:	88fb      	ldrh	r3, [r7, #6]
 8002ce4:	69fa      	ldr	r2, [r7, #28]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d3ef      	bcc.n	8002cca <initPoolAllocator+0x24>
    }
    *current_block = NULL;
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	88fa      	ldrh	r2, [r7, #6]
 8002cf4:	811a      	strh	r2, [r3, #8]
    allocator->statistics.current_usage_blocks = 0;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	815a      	strh	r2, [r3, #10]
    allocator->statistics.peak_usage_blocks = 0;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	819a      	strh	r2, [r3, #12]
    // user should initialize semaphore after the canardInit
    // or at first call of canard_allocate_sem_take
    allocator->semaphore = NULL;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]
}
 8002d08:	bf00      	nop
 8002d0a:	3724      	adds	r7, #36	@ 0x24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d101      	bne.n	8002d28 <allocateBlock+0x14>
    {
#if CANARD_ALLOCATE_SEM
        canard_allocate_sem_give(allocator);
#endif
        return NULL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	e018      	b.n	8002d5a <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	605a      	str	r2, [r3, #4]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	895b      	ldrh	r3, [r3, #10]
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	815a      	strh	r2, [r3, #10]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	899a      	ldrh	r2, [r3, #12]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	895b      	ldrh	r3, [r3, #10]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d203      	bcs.n	8002d58 <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	895a      	ldrh	r2, [r3, #10]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	819a      	strh	r2, [r3, #12]
    }
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
    return result;
 8002d58:	68fb      	ldr	r3, [r7, #12]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3714      	adds	r7, #20
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b085      	sub	sp, #20
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
 8002d6e:	6039      	str	r1, [r7, #0]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	68fa      	ldr	r2, [r7, #12]
 8002d80:	605a      	str	r2, [r3, #4]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
    allocator->statistics.current_usage_blocks--;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	895b      	ldrh	r3, [r3, #10]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	815a      	strh	r2, [r3, #10]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
}
 8002d8e:	bf00      	nop
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <canardSTM32Recieve>:
  *         This parameter can be a value of @arg FDCAN_Rx_location.
  * @param  rx_frame pointer to a CanardCANFrame structure where the received CAN message will be
  * 		stored.
  * @retval ret == 1: OK, ret < 0: CANARD_ERROR, ret == 0: Check hfdcan->ErrorCode
  */
int16_t canardSTM32Recieve(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, CanardCANFrame *const rx_frame) {
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b090      	sub	sp, #64	@ 0x40
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	60f8      	str	r0, [r7, #12]
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	607a      	str	r2, [r7, #4]
	if (rx_frame == NULL) {
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d102      	bne.n	8002db2 <canardSTM32Recieve+0x18>
		return -CANARD_ERROR_INVALID_ARGUMENT;
 8002dac:	f06f 0301 	mvn.w	r3, #1
 8002db0:	e033      	b.n	8002e1a <canardSTM32Recieve+0x80>
	}

	FDCAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];

	if (HAL_FDCAN_GetRxMessage(hfdcan, RxLocation, &RxHeader, RxData) == HAL_OK) {
 8002db2:	f107 0310 	add.w	r3, r7, #16
 8002db6:	f107 0218 	add.w	r2, r7, #24
 8002dba:	68b9      	ldr	r1, [r7, #8]
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f003 fa1b 	bl	80061f8 <HAL_FDCAN_GetRxMessage>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d127      	bne.n	8002e18 <canardSTM32Recieve+0x7e>
		//		printf("%02x", RxData[i]);
		//	}
		//	printf("\n");

		// Process ID to canard format
		rx_frame->id = RxHeader.Identifier;
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	601a      	str	r2, [r3, #0]

		if (RxHeader.IdType == FDCAN_EXTENDED_ID) { // canard will only process the message if it is extended ID
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dd4:	d105      	bne.n	8002de2 <canardSTM32Recieve+0x48>
			rx_frame->id |= CANARD_CAN_FRAME_EFF;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	601a      	str	r2, [r3, #0]
		}

		if (RxHeader.RxFrameType == FDCAN_REMOTE_FRAME) { // canard won't process the message if it is a remote frame
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002de8:	d105      	bne.n	8002df6 <canardSTM32Recieve+0x5c>
			rx_frame->id |= CANARD_CAN_FRAME_RTR;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	601a      	str	r2, [r3, #0]
		}

		rx_frame->data_len = RxHeader.DataLength;
 8002df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	731a      	strb	r2, [r3, #12]
		memcpy(rx_frame->data, RxData, RxHeader.DataLength);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	3304      	adds	r3, #4
 8002e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e04:	f107 0110 	add.w	r1, r7, #16
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f007 ff38 	bl	800ac7e <memcpy>

		// assume a single interface
		rx_frame->iface_id = 0;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	735a      	strb	r2, [r3, #13]

		return 1;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e000      	b.n	8002e1a <canardSTM32Recieve+0x80>
	}

	// Either no CAN msg to be read, or an error that can be read from hfdcan->ErrorCode
	return 0;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3740      	adds	r7, #64	@ 0x40
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <canardSTM32Transmit>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @param  tx_frame pointer to a CanardCANFrame structure that contains the CAN message to transmit.
  * @retval ret == 1: OK, ret < 0: CANARD_ERROR, ret == 0: Check hfdcan->ErrorCode
  */
int16_t canardSTM32Transmit(FDCAN_HandleTypeDef *hfdcan, const CanardCANFrame* const tx_frame) {
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b08e      	sub	sp, #56	@ 0x38
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	6039      	str	r1, [r7, #0]
	if (tx_frame == NULL) {
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d102      	bne.n	8002e38 <canardSTM32Transmit+0x16>
		return -CANARD_ERROR_INVALID_ARGUMENT;
 8002e32:	f06f 0301 	mvn.w	r3, #1
 8002e36:	e04b      	b.n	8002ed0 <canardSTM32Transmit+0xae>
	}

	if (tx_frame->id & CANARD_CAN_FRAME_ERR) {
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d002      	beq.n	8002e4a <canardSTM32Transmit+0x28>
		return -CANARD_ERROR_INVALID_ARGUMENT; // unsupported frame format
 8002e44:	f06f 0301 	mvn.w	r3, #1
 8002e48:	e042      	b.n	8002ed0 <canardSTM32Transmit+0xae>

	FDCAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8];

	// Process canard id to STM FDCAN header format
	if (tx_frame->id & CANARD_CAN_FRAME_EFF) {
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	da08      	bge.n	8002e64 <canardSTM32Transmit+0x42>
		TxHeader.IdType = FDCAN_EXTENDED_ID;
 8002e52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002e56:	61bb      	str	r3, [r7, #24]
		TxHeader.Identifier = tx_frame->id & CANARD_CAN_EXT_ID_MASK;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8002e60:	617b      	str	r3, [r7, #20]
 8002e62:	e006      	b.n	8002e72 <canardSTM32Transmit+0x50>
	} else {
		TxHeader.IdType = FDCAN_STANDARD_ID;
 8002e64:	2300      	movs	r3, #0
 8002e66:	61bb      	str	r3, [r7, #24]
		TxHeader.Identifier = tx_frame->id & CANARD_CAN_STD_ID_MASK;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e70:	617b      	str	r3, [r7, #20]
	}

	TxHeader.DataLength = tx_frame->data_len;
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	7b1b      	ldrb	r3, [r3, #12]
 8002e76:	623b      	str	r3, [r7, #32]

	if (tx_frame->id & CANARD_CAN_FRAME_RTR) {
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <canardSTM32Transmit+0x6a>
		TxHeader.TxFrameType = FDCAN_REMOTE_FRAME;
 8002e84:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	e001      	b.n	8002e90 <canardSTM32Transmit+0x6e>
	} else {
		TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	61fb      	str	r3, [r7, #28]
	}

	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE; // unsure about this one
 8002e90:	2300      	movs	r3, #0
 8002e92:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF; // Disabling FDCAN (using CAN 2.0)
 8002e94:	2300      	movs	r3, #0
 8002e96:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN; // Disabling FDCAN (using CAN 2.0)
 8002e98:	2300      	movs	r3, #0
 8002e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS; // unsure about this one
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	633b      	str	r3, [r7, #48]	@ 0x30
	TxHeader.MessageMarker = 0; // unsure about this one
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	637b      	str	r3, [r7, #52]	@ 0x34
	memcpy(TxData, tx_frame->data, TxHeader.DataLength);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	1d19      	adds	r1, r3, #4
 8002ea8:	6a3a      	ldr	r2, [r7, #32]
 8002eaa:	f107 030c 	add.w	r3, r7, #12
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f007 fee5 	bl	800ac7e <memcpy>

	if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, TxData) == HAL_OK) {
 8002eb4:	f107 020c 	add.w	r2, r7, #12
 8002eb8:	f107 0314 	add.w	r3, r7, #20
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f003 f956 	bl	8006170 <HAL_FDCAN_AddMessageToTxFifoQ>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <canardSTM32Transmit+0xac>
//		printf("Successfully sent message with id: %lu \n", TxHeader.Identifier);
		return 1;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <canardSTM32Transmit+0xae>
	}

//	printf("Failed at adding message with id: %lu to Tx Fifo", TxHeader.Identifier);
	// This might be for many reasons including the Tx Fifo being full, the error can be read from hfdcan->ErrorCode
	return 0;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3738      	adds	r7, #56	@ 0x38
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002ee0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002ee4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d013      	beq.n	8002f18 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002ef0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002ef4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002ef8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00b      	beq.n	8002f18 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002f00:	e000      	b.n	8002f04 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002f02:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002f04:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d0f9      	beq.n	8002f02 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002f0e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	b2d2      	uxtb	r2, r2
 8002f16:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002f18:	687b      	ldr	r3, [r7, #4]
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
	...

08002f28 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b085      	sub	sp, #20
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002f30:	4b08      	ldr	r3, [pc, #32]	@ (8002f54 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002f32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f34:	4907      	ldr	r1, [pc, #28]	@ (8002f54 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002f3c:	4b05      	ldr	r3, [pc, #20]	@ (8002f54 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002f3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4013      	ands	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f46:	68fb      	ldr	r3, [r7, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	40021000 	.word	0x40021000

08002f58 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_USB
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002f60:	4b08      	ldr	r3, [pc, #32]	@ (8002f84 <LL_APB1_GRP2_EnableClock+0x2c>)
 8002f62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f64:	4907      	ldr	r1, [pc, #28]	@ (8002f84 <LL_APB1_GRP2_EnableClock+0x2c>)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002f6c:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <LL_APB1_GRP2_EnableClock+0x2c>)
 8002f6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4013      	ands	r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f76:	68fb      	ldr	r3, [r7, #12]
}
 8002f78:	bf00      	nop
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	40021000 	.word	0x40021000

08002f88 <HAL_FDCAN_RxFifo0Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8002f88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f8c:	b08a      	sub	sp, #40	@ 0x28
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	6039      	str	r1, [r7, #0]
	// Receiving
	CanardCANFrame rx_frame;

	const uint64_t timestamp = HAL_GetTick() * 1000ULL;
 8002f94:	f001 fe5c 	bl	8004c50 <HAL_GetTick>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	469a      	mov	sl, r3
 8002f9e:	4693      	mov	fp, r2
 8002fa0:	4652      	mov	r2, sl
 8002fa2:	465b      	mov	r3, fp
 8002fa4:	f04f 0000 	mov.w	r0, #0
 8002fa8:	f04f 0100 	mov.w	r1, #0
 8002fac:	0159      	lsls	r1, r3, #5
 8002fae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fb2:	0150      	lsls	r0, r2, #5
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	ebb2 040a 	subs.w	r4, r2, sl
 8002fbc:	eb63 050b 	sbc.w	r5, r3, fp
 8002fc0:	f04f 0200 	mov.w	r2, #0
 8002fc4:	f04f 0300 	mov.w	r3, #0
 8002fc8:	00ab      	lsls	r3, r5, #2
 8002fca:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8002fce:	00a2      	lsls	r2, r4, #2
 8002fd0:	4614      	mov	r4, r2
 8002fd2:	461d      	mov	r5, r3
 8002fd4:	eb14 080a 	adds.w	r8, r4, sl
 8002fd8:	eb45 090b 	adc.w	r9, r5, fp
 8002fdc:	f04f 0200 	mov.w	r2, #0
 8002fe0:	f04f 0300 	mov.w	r3, #0
 8002fe4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fe8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ff0:	4690      	mov	r8, r2
 8002ff2:	4699      	mov	r9, r3
 8002ff4:	e9c7 8908 	strd	r8, r9, [r7, #32]
	const int16_t rx_res = canardSTM32Recieve(hfdcan, FDCAN_RX_FIFO0, &rx_frame);
 8002ff8:	f107 030c 	add.w	r3, r7, #12
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	2140      	movs	r1, #64	@ 0x40
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f7ff feca 	bl	8002d9a <canardSTM32Recieve>
 8003006:	4603      	mov	r3, r0
 8003008:	83fb      	strh	r3, [r7, #30]

	if (rx_res < 0) {
 800300a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800300e:	2b00      	cmp	r3, #0
 8003010:	da06      	bge.n	8003020 <HAL_FDCAN_RxFifo0Callback+0x98>
		printf("Receive error %d\n", rx_res);
 8003012:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003016:	4619      	mov	r1, r3
 8003018:	4809      	ldr	r0, [pc, #36]	@ (8003040 <HAL_FDCAN_RxFifo0Callback+0xb8>)
 800301a:	f007 fc33 	bl	800a884 <iprintf>
	}
	else if (rx_res > 0)        // Success - process the frame
	{
		canardHandleRxFrame(&canard, &rx_frame, timestamp);
	}
}
 800301e:	e00a      	b.n	8003036 <HAL_FDCAN_RxFifo0Callback+0xae>
	else if (rx_res > 0)        // Success - process the frame
 8003020:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003024:	2b00      	cmp	r3, #0
 8003026:	dd06      	ble.n	8003036 <HAL_FDCAN_RxFifo0Callback+0xae>
		canardHandleRxFrame(&canard, &rx_frame, timestamp);
 8003028:	f107 010c 	add.w	r1, r7, #12
 800302c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003030:	4804      	ldr	r0, [pc, #16]	@ (8003044 <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8003032:	f7fe f939 	bl	80012a8 <canardHandleRxFrame>
}
 8003036:	bf00      	nop
 8003038:	3728      	adds	r7, #40	@ 0x28
 800303a:	46bd      	mov	sp, r7
 800303c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003040:	0800c938 	.word	0x0800c938
 8003044:	20000654 	.word	0x20000654

08003048 <handle_NodeStatus>:

// Canard Handlers

void handle_NodeStatus(CanardInstance *ins, CanardRxTransfer *transfer) {
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
	struct uavcan_protocol_NodeStatus nodeStatus;

	if (uavcan_protocol_NodeStatus_decode(transfer, &nodeStatus)) {
 8003052:	f107 030c 	add.w	r3, r7, #12
 8003056:	4619      	mov	r1, r3
 8003058:	6838      	ldr	r0, [r7, #0]
 800305a:	f001 fd6a 	bl	8004b32 <uavcan_protocol_NodeStatus_decode>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d15d      	bne.n	8003120 <handle_NodeStatus+0xd8>
		return;
	}

	printf("Node health: %ud Node Mode: %ud\n", nodeStatus.health, nodeStatus.mode);
 8003064:	7c3b      	ldrb	r3, [r7, #16]
 8003066:	4619      	mov	r1, r3
 8003068:	7c7b      	ldrb	r3, [r7, #17]
 800306a:	461a      	mov	r2, r3
 800306c:	482e      	ldr	r0, [pc, #184]	@ (8003128 <handle_NodeStatus+0xe0>)
 800306e:	f007 fc09 	bl	800a884 <iprintf>

	printf("Node Health ");
 8003072:	482e      	ldr	r0, [pc, #184]	@ (800312c <handle_NodeStatus+0xe4>)
 8003074:	f007 fc06 	bl	800a884 <iprintf>

	switch (nodeStatus.health) {
 8003078:	7c3b      	ldrb	r3, [r7, #16]
 800307a:	2b03      	cmp	r3, #3
 800307c:	d81a      	bhi.n	80030b4 <handle_NodeStatus+0x6c>
 800307e:	a201      	add	r2, pc, #4	@ (adr r2, 8003084 <handle_NodeStatus+0x3c>)
 8003080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003084:	08003095 	.word	0x08003095
 8003088:	0800309d 	.word	0x0800309d
 800308c:	080030a5 	.word	0x080030a5
 8003090:	080030ad 	.word	0x080030ad
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK:
		printf("OK\n");
 8003094:	4826      	ldr	r0, [pc, #152]	@ (8003130 <handle_NodeStatus+0xe8>)
 8003096:	f007 fc65 	bl	800a964 <puts>
		break;
 800309a:	e00f      	b.n	80030bc <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_WARNING:
		printf("WARNING\n");
 800309c:	4825      	ldr	r0, [pc, #148]	@ (8003134 <handle_NodeStatus+0xec>)
 800309e:	f007 fc61 	bl	800a964 <puts>
		break;
 80030a2:	e00b      	b.n	80030bc <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_ERROR:
		printf("ERROR\n");
 80030a4:	4824      	ldr	r0, [pc, #144]	@ (8003138 <handle_NodeStatus+0xf0>)
 80030a6:	f007 fc5d 	bl	800a964 <puts>
		break;
 80030aa:	e007      	b.n	80030bc <handle_NodeStatus+0x74>
	case UAVCAN_PROTOCOL_NODESTATUS_HEALTH_CRITICAL:
		printf("CRITICAL\n");
 80030ac:	4823      	ldr	r0, [pc, #140]	@ (800313c <handle_NodeStatus+0xf4>)
 80030ae:	f007 fc59 	bl	800a964 <puts>
		break;
 80030b2:	e003      	b.n	80030bc <handle_NodeStatus+0x74>
	default:
		printf("UNKNOWN?\n");
 80030b4:	4822      	ldr	r0, [pc, #136]	@ (8003140 <handle_NodeStatus+0xf8>)
 80030b6:	f007 fc55 	bl	800a964 <puts>
		break;
 80030ba:	bf00      	nop
	}

	printf("Node Mode ");
 80030bc:	4821      	ldr	r0, [pc, #132]	@ (8003144 <handle_NodeStatus+0xfc>)
 80030be:	f007 fbe1 	bl	800a884 <iprintf>

	switch(nodeStatus.mode) {
 80030c2:	7c7b      	ldrb	r3, [r7, #17]
 80030c4:	2b07      	cmp	r3, #7
 80030c6:	d827      	bhi.n	8003118 <handle_NodeStatus+0xd0>
 80030c8:	a201      	add	r2, pc, #4	@ (adr r2, 80030d0 <handle_NodeStatus+0x88>)
 80030ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ce:	bf00      	nop
 80030d0:	080030f1 	.word	0x080030f1
 80030d4:	080030f9 	.word	0x080030f9
 80030d8:	08003101 	.word	0x08003101
 80030dc:	08003109 	.word	0x08003109
 80030e0:	08003119 	.word	0x08003119
 80030e4:	08003119 	.word	0x08003119
 80030e8:	08003119 	.word	0x08003119
 80030ec:	08003111 	.word	0x08003111
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL:
		printf("OPERATIONAL\n");
 80030f0:	4815      	ldr	r0, [pc, #84]	@ (8003148 <handle_NodeStatus+0x100>)
 80030f2:	f007 fc37 	bl	800a964 <puts>
		break;
 80030f6:	e014      	b.n	8003122 <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_INITIALIZATION:
		printf("INITIALIZATION\n");
 80030f8:	4814      	ldr	r0, [pc, #80]	@ (800314c <handle_NodeStatus+0x104>)
 80030fa:	f007 fc33 	bl	800a964 <puts>
		break;
 80030fe:	e010      	b.n	8003122 <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_MAINTENANCE:
		printf("MAINTENANCE\n");
 8003100:	4813      	ldr	r0, [pc, #76]	@ (8003150 <handle_NodeStatus+0x108>)
 8003102:	f007 fc2f 	bl	800a964 <puts>
		break;
 8003106:	e00c      	b.n	8003122 <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_SOFTWARE_UPDATE:
		printf("SOFTWARE UPDATE\n");
 8003108:	4812      	ldr	r0, [pc, #72]	@ (8003154 <handle_NodeStatus+0x10c>)
 800310a:	f007 fc2b 	bl	800a964 <puts>
		break;
 800310e:	e008      	b.n	8003122 <handle_NodeStatus+0xda>
	case UAVCAN_PROTOCOL_NODESTATUS_MODE_OFFLINE:
		printf("OFFLINE\n");
 8003110:	4811      	ldr	r0, [pc, #68]	@ (8003158 <handle_NodeStatus+0x110>)
 8003112:	f007 fc27 	bl	800a964 <puts>
		break;
 8003116:	e004      	b.n	8003122 <handle_NodeStatus+0xda>
	default:
		printf("UNKNOWN?\n");
 8003118:	4809      	ldr	r0, [pc, #36]	@ (8003140 <handle_NodeStatus+0xf8>)
 800311a:	f007 fc23 	bl	800a964 <puts>
		break;
 800311e:	e000      	b.n	8003122 <handle_NodeStatus+0xda>
		return;
 8003120:	bf00      	nop
	}
}
 8003122:	3718      	adds	r7, #24
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	0800c94c 	.word	0x0800c94c
 800312c:	0800c970 	.word	0x0800c970
 8003130:	0800c980 	.word	0x0800c980
 8003134:	0800c984 	.word	0x0800c984
 8003138:	0800c98c 	.word	0x0800c98c
 800313c:	0800c994 	.word	0x0800c994
 8003140:	0800c9a0 	.word	0x0800c9a0
 8003144:	0800c9ac 	.word	0x0800c9ac
 8003148:	0800c9b8 	.word	0x0800c9b8
 800314c:	0800c9c4 	.word	0x0800c9c4
 8003150:	0800c9d4 	.word	0x0800c9d4
 8003154:	0800c9e0 	.word	0x0800c9e0
 8003158:	0800c9f0 	.word	0x0800c9f0

0800315c <handle_NotifyState>:

void handle_NotifyState(CanardInstance *ins, CanardRxTransfer *transfer) {
 800315c:	b580      	push	{r7, lr}
 800315e:	b0c8      	sub	sp, #288	@ 0x120
 8003160:	af00      	add	r7, sp, #0
 8003162:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003166:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800316a:	6018      	str	r0, [r3, #0]
 800316c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003170:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003174:	6019      	str	r1, [r3, #0]
	struct ardupilot_indication_NotifyState notifyState;

	if (ardupilot_indication_NotifyState_decode(transfer, &notifyState)) {
 8003176:	f107 0208 	add.w	r2, r7, #8
 800317a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800317e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003182:	4611      	mov	r1, r2
 8003184:	6818      	ldr	r0, [r3, #0]
 8003186:	f001 f9f0 	bl	800456a <ardupilot_indication_NotifyState_decode>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d136      	bne.n	80031fe <handle_NotifyState+0xa2>
		return;
	}

	printf("Vehicle State: %llu ", notifyState.vehicle_state);
 8003190:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8003194:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003198:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	@ 0x108
 800319c:	481a      	ldr	r0, [pc, #104]	@ (8003208 <handle_NotifyState+0xac>)
 800319e:	f007 fb71 	bl	800a884 <iprintf>

	if (notifyState.aux_data.len > 0) {
 80031a2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80031a6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80031aa:	785b      	ldrb	r3, [r3, #1]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d022      	beq.n	80031f6 <handle_NotifyState+0x9a>
		printf("Aux Data: 0x");
 80031b0:	4816      	ldr	r0, [pc, #88]	@ (800320c <handle_NotifyState+0xb0>)
 80031b2:	f007 fb67 	bl	800a884 <iprintf>

		for (int i = 0; i < notifyState.aux_data.len; i++) {
 80031b6:	2300      	movs	r3, #0
 80031b8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80031bc:	e011      	b.n	80031e2 <handle_NotifyState+0x86>
			printf("%02x", notifyState.aux_data.data[i]);
 80031be:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80031c2:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 80031c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031ca:	4413      	add	r3, r2
 80031cc:	3302      	adds	r3, #2
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	4619      	mov	r1, r3
 80031d2:	480f      	ldr	r0, [pc, #60]	@ (8003210 <handle_NotifyState+0xb4>)
 80031d4:	f007 fb56 	bl	800a884 <iprintf>
		for (int i = 0; i < notifyState.aux_data.len; i++) {
 80031d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031dc:	3301      	adds	r3, #1
 80031de:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80031e2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80031e6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80031ea:	785b      	ldrb	r3, [r3, #1]
 80031ec:	461a      	mov	r2, r3
 80031ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031f2:	4293      	cmp	r3, r2
 80031f4:	dbe3      	blt.n	80031be <handle_NotifyState+0x62>
		}
	}

	printf("\n");
 80031f6:	200a      	movs	r0, #10
 80031f8:	f007 fb56 	bl	800a8a8 <putchar>
 80031fc:	e000      	b.n	8003200 <handle_NotifyState+0xa4>
		return;
 80031fe:	bf00      	nop

}
 8003200:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	0800c9f8 	.word	0x0800c9f8
 800320c:	0800ca10 	.word	0x0800ca10
 8003210:	0800ca20 	.word	0x0800ca20

08003214 <handle_RawCommand>:

/*
  handle a ESC RawCommand request
*/
void handle_RawCommand(CanardInstance *ins, CanardRxTransfer *transfer)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b08e      	sub	sp, #56	@ 0x38
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
    struct uavcan_equipment_esc_RawCommand rawCommand;
    if (uavcan_equipment_esc_RawCommand_decode(transfer, &rawCommand)) {
 800321e:	f107 030c 	add.w	r3, r7, #12
 8003222:	4619      	mov	r1, r3
 8003224:	6838      	ldr	r0, [r7, #0]
 8003226:	f001 fa1d 	bl	8004664 <uavcan_equipment_esc_RawCommand_decode>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d112      	bne.n	8003256 <handle_RawCommand+0x42>
        return;
    }
    // see if it is for us
    if (rawCommand.cmd.len <= ESC_INDEX) {
 8003230:	7b3b      	ldrb	r3, [r7, #12]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d011      	beq.n	800325a <handle_RawCommand+0x46>
        return;
    }
    // convert throttle to -1.0 to 1.0 range
    printf("Throttle: %f \n", rawCommand.cmd.data[ESC_INDEX]/8192.0);
 8003236:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800323a:	4618      	mov	r0, r3
 800323c:	f7fd f956 	bl	80004ec <__aeabi_i2d>
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	4b07      	ldr	r3, [pc, #28]	@ (8003264 <handle_RawCommand+0x50>)
 8003246:	f7fd fae5 	bl	8000814 <__aeabi_ddiv>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	4806      	ldr	r0, [pc, #24]	@ (8003268 <handle_RawCommand+0x54>)
 8003250:	f007 fb18 	bl	800a884 <iprintf>
 8003254:	e002      	b.n	800325c <handle_RawCommand+0x48>
        return;
 8003256:	bf00      	nop
 8003258:	e000      	b.n	800325c <handle_RawCommand+0x48>
        return;
 800325a:	bf00      	nop
}
 800325c:	3738      	adds	r7, #56	@ 0x38
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40c00000 	.word	0x40c00000
 8003268:	0800ca28 	.word	0x0800ca28
 800326c:	00000000 	.word	0x00000000

08003270 <handle_GetNodeInfo>:

/*
  handle a GetNodeInfo request
*/
void handle_GetNodeInfo(CanardInstance *ins, CanardRxTransfer *transfer) {
 8003270:	b590      	push	{r4, r7, lr}
 8003272:	f5ad 7d4b 	sub.w	sp, sp, #812	@ 0x32c
 8003276:	af06      	add	r7, sp, #24
 8003278:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 800327c:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 8003280:	6018      	str	r0, [r3, #0]
 8003282:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8003286:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 800328a:	6019      	str	r1, [r3, #0]
	printf("GetNodeInfo request from %d\n", transfer->source_node_id);
 800328c:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8003290:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	7edb      	ldrb	r3, [r3, #27]
 8003298:	4619      	mov	r1, r3
 800329a:	4851      	ldr	r0, [pc, #324]	@ (80033e0 <handle_GetNodeInfo+0x170>)
 800329c:	f007 faf2 	bl	800a884 <iprintf>

	uint8_t buffer[UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE];
	struct uavcan_protocol_GetNodeInfoResponse pkt;

	memset(&pkt, 0, sizeof(pkt));
 80032a0:	f107 0308 	add.w	r3, r7, #8
 80032a4:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 80032a8:	2100      	movs	r1, #0
 80032aa:	4618      	mov	r0, r3
 80032ac:	f007 fc3a 	bl	800ab24 <memset>

	node_status.uptime_sec = HAL_GetTick() / 1000ULL;
 80032b0:	f001 fcce 	bl	8004c50 <HAL_GetTick>
 80032b4:	4603      	mov	r3, r0
 80032b6:	4a4b      	ldr	r2, [pc, #300]	@ (80033e4 <handle_GetNodeInfo+0x174>)
 80032b8:	fba2 2303 	umull	r2, r3, r2, r3
 80032bc:	099b      	lsrs	r3, r3, #6
 80032be:	4a4a      	ldr	r2, [pc, #296]	@ (80033e8 <handle_GetNodeInfo+0x178>)
 80032c0:	6013      	str	r3, [r2, #0]
	pkt.status = node_status;
 80032c2:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 80032c6:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 80032ca:	4a47      	ldr	r2, [pc, #284]	@ (80033e8 <handle_GetNodeInfo+0x178>)
 80032cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80032ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// fill in your major and minor firmware version
	pkt.software_version.major = 1;
 80032d2:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 80032d6:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 80032da:	2201      	movs	r2, #1
 80032dc:	741a      	strb	r2, [r3, #16]
	pkt.software_version.minor = 0;
 80032de:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 80032e2:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 80032e6:	2200      	movs	r2, #0
 80032e8:	745a      	strb	r2, [r3, #17]
	pkt.software_version.optional_field_flags = 0;
 80032ea:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 80032ee:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 80032f2:	2200      	movs	r2, #0
 80032f4:	749a      	strb	r2, [r3, #18]
	pkt.software_version.vcs_commit = 0; // should put git hash in here
 80032f6:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 80032fa:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 80032fe:	2200      	movs	r2, #0
 8003300:	615a      	str	r2, [r3, #20]

	// should fill in hardware version
	pkt.hardware_version.major = 1;
 8003302:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8003306:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2020 	strb.w	r2, [r3, #32]
	pkt.hardware_version.minor = 0;
 8003310:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8003314:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	// TODO: get a 16 byte unique ID for this node, this should be based on the CPU unique ID or other unique ID
	// just setting all 16 bytes to 1 for testing
	memset(pkt.hardware_version.unique_id, 1, 16);
 800331e:	f107 0308 	add.w	r3, r7, #8
 8003322:	3322      	adds	r3, #34	@ 0x22
 8003324:	2210      	movs	r2, #16
 8003326:	2101      	movs	r1, #1
 8003328:	4618      	mov	r0, r3
 800332a:	f007 fbfb 	bl	800ab24 <memset>

	strncpy((char*)pkt.name.data, "ESCNode", sizeof(pkt.name.data));
 800332e:	f107 0308 	add.w	r3, r7, #8
 8003332:	f203 1333 	addw	r3, r3, #307	@ 0x133
 8003336:	2250      	movs	r2, #80	@ 0x50
 8003338:	492c      	ldr	r1, [pc, #176]	@ (80033ec <handle_GetNodeInfo+0x17c>)
 800333a:	4618      	mov	r0, r3
 800333c:	f007 fbfa 	bl	800ab34 <strncpy>
	pkt.name.len = strnlen((char*)pkt.name.data, sizeof(pkt.name.data));
 8003340:	f107 0308 	add.w	r3, r7, #8
 8003344:	f203 1333 	addw	r3, r3, #307	@ 0x133
 8003348:	2150      	movs	r1, #80	@ 0x50
 800334a:	4618      	mov	r0, r3
 800334c:	f007 fc05 	bl	800ab5a <strnlen>
 8003350:	4603      	mov	r3, r0
 8003352:	b2da      	uxtb	r2, r3
 8003354:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8003358:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 800335c:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

	uint16_t total_size = uavcan_protocol_GetNodeInfoResponse_encode(&pkt, buffer);
 8003360:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003364:	f107 0308 	add.w	r3, r7, #8
 8003368:	4611      	mov	r1, r2
 800336a:	4618      	mov	r0, r3
 800336c:	f001 fb07 	bl	800497e <uavcan_protocol_GetNodeInfoResponse_encode>
 8003370:	4603      	mov	r3, r0
 8003372:	f8a7 330e 	strh.w	r3, [r7, #782]	@ 0x30e

	canardRequestOrRespond(ins,
 8003376:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 800337a:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	7edc      	ldrb	r4, [r3, #27]
 8003382:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8003386:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	3319      	adds	r3, #25
 800338e:	f507 7244 	add.w	r2, r7, #784	@ 0x310
 8003392:	f5a2 7244 	sub.w	r2, r2, #784	@ 0x310
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	7e92      	ldrb	r2, [r2, #26]
 800339a:	f507 7144 	add.w	r1, r7, #784	@ 0x310
 800339e:	f5a1 7043 	sub.w	r0, r1, #780	@ 0x30c
 80033a2:	f8b7 130e 	ldrh.w	r1, [r7, #782]	@ 0x30e
 80033a6:	9105      	str	r1, [sp, #20]
 80033a8:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 80033ac:	9104      	str	r1, [sp, #16]
 80033ae:	2100      	movs	r1, #0
 80033b0:	9103      	str	r1, [sp, #12]
 80033b2:	9202      	str	r2, [sp, #8]
 80033b4:	9301      	str	r3, [sp, #4]
 80033b6:	2301      	movs	r3, #1
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	a307      	add	r3, pc, #28	@ (adr r3, 80033d8 <handle_GetNodeInfo+0x168>)
 80033bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c0:	4621      	mov	r1, r4
 80033c2:	6800      	ldr	r0, [r0, #0]
 80033c4:	f7fd fec0 	bl	8001148 <canardRequestOrRespond>
						   &transfer->transfer_id,
						   transfer->priority,
						   CanardResponse,
						   &buffer[0],
						   total_size);
}
 80033c8:	bf00      	nop
 80033ca:	f507 7745 	add.w	r7, r7, #788	@ 0x314
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd90      	pop	{r4, r7, pc}
 80033d2:	bf00      	nop
 80033d4:	f3af 8000 	nop.w
 80033d8:	21c46a9e 	.word	0x21c46a9e
 80033dc:	ee468a81 	.word	0xee468a81
 80033e0:	0800ca38 	.word	0x0800ca38
 80033e4:	10624dd3 	.word	0x10624dd3
 80033e8:	20000a80 	.word	0x20000a80
 80033ec:	0800ca58 	.word	0x0800ca58

080033f0 <send_NodeStatus>:

/*
  send the 1Hz NodeStatus message. This is what allows a node to show
  up in the DroneCAN GUI tool and in the flight controller logs
 */
void send_NodeStatus(void) {
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b0e6      	sub	sp, #408	@ 0x198
 80033f4:	af06      	add	r7, sp, #24
    uint8_t buffer[UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE];

    node_status.uptime_sec = HAL_GetTick() / 1000UL;
 80033f6:	f001 fc2b 	bl	8004c50 <HAL_GetTick>
 80033fa:	4603      	mov	r3, r0
 80033fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003468 <send_NodeStatus+0x78>)
 80033fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003402:	099b      	lsrs	r3, r3, #6
 8003404:	4a19      	ldr	r2, [pc, #100]	@ (800346c <send_NodeStatus+0x7c>)
 8003406:	6013      	str	r3, [r2, #0]
    node_status.health = UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK;
 8003408:	4b18      	ldr	r3, [pc, #96]	@ (800346c <send_NodeStatus+0x7c>)
 800340a:	2200      	movs	r2, #0
 800340c:	711a      	strb	r2, [r3, #4]
    node_status.mode = UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL;
 800340e:	4b17      	ldr	r3, [pc, #92]	@ (800346c <send_NodeStatus+0x7c>)
 8003410:	2200      	movs	r2, #0
 8003412:	715a      	strb	r2, [r3, #5]
    node_status.sub_mode = 0;
 8003414:	4b15      	ldr	r3, [pc, #84]	@ (800346c <send_NodeStatus+0x7c>)
 8003416:	2200      	movs	r2, #0
 8003418:	719a      	strb	r2, [r3, #6]

    // put whatever you like in here for display in GUI
    node_status.vendor_specific_status_code = 1234;
 800341a:	4b14      	ldr	r3, [pc, #80]	@ (800346c <send_NodeStatus+0x7c>)
 800341c:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8003420:	811a      	strh	r2, [r3, #8]

    uint32_t len = uavcan_protocol_NodeStatus_encode(&node_status, buffer);
 8003422:	463b      	mov	r3, r7
 8003424:	4619      	mov	r1, r3
 8003426:	4811      	ldr	r0, [pc, #68]	@ (800346c <send_NodeStatus+0x7c>)
 8003428:	f001 fb69 	bl	8004afe <uavcan_protocol_NodeStatus_encode>
 800342c:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
    // we need a static variable for the transfer ID. This is
    // incremeneted on each transfer, allowing for detection of packet
    // loss
    static uint8_t transfer_id;

    canardBroadcast(&canard,
 8003430:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8003434:	b29b      	uxth	r3, r3
 8003436:	9304      	str	r3, [sp, #16]
 8003438:	463b      	mov	r3, r7
 800343a:	9303      	str	r3, [sp, #12]
 800343c:	2318      	movs	r3, #24
 800343e:	9302      	str	r3, [sp, #8]
 8003440:	4b0b      	ldr	r3, [pc, #44]	@ (8003470 <send_NodeStatus+0x80>)
 8003442:	9301      	str	r3, [sp, #4]
 8003444:	f240 1355 	movw	r3, #341	@ 0x155
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	a305      	add	r3, pc, #20	@ (adr r3, 8003460 <send_NodeStatus+0x70>)
 800344c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003450:	4808      	ldr	r0, [pc, #32]	@ (8003474 <send_NodeStatus+0x84>)
 8003452:	f7fd fd73 	bl	8000f3c <canardBroadcast>
                    UAVCAN_PROTOCOL_NODESTATUS_ID,
                    &transfer_id,
                    CANARD_TRANSFER_PRIORITY_LOW,
                    buffer,
                    len);
}
 8003456:	bf00      	nop
 8003458:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	c1a7c6f1 	.word	0xc1a7c6f1
 8003464:	0f0868d0 	.word	0x0f0868d0
 8003468:	10624dd3 	.word	0x10624dd3
 800346c:	20000a80 	.word	0x20000a80
 8003470:	20000a8c 	.word	0x20000a8c
 8003474:	20000654 	.word	0x20000654

08003478 <shouldAcceptTransfer>:
bool shouldAcceptTransfer(const CanardInstance *ins,
                                 uint64_t *out_data_type_signature,
                                 uint16_t data_type_id,
                                 CanardTransferType transfer_type,
                                 uint8_t source_node_id)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	4611      	mov	r1, r2
 8003484:	461a      	mov	r2, r3
 8003486:	460b      	mov	r3, r1
 8003488:	80fb      	strh	r3, [r7, #6]
 800348a:	4613      	mov	r3, r2
 800348c:	717b      	strb	r3, [r7, #5]
	if (transfer_type == CanardTransferTypeRequest) {
 800348e:	797b      	ldrb	r3, [r7, #5]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d10a      	bne.n	80034aa <shouldAcceptTransfer+0x32>
	// check if we want to handle a specific service request
		switch (data_type_id) {
 8003494:	88fb      	ldrh	r3, [r7, #6]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d107      	bne.n	80034aa <shouldAcceptTransfer+0x32>
		case UAVCAN_PROTOCOL_GETNODEINFO_ID: {
			*out_data_type_signature = UAVCAN_PROTOCOL_GETNODEINFO_REQUEST_SIGNATURE;
 800349a:	68b9      	ldr	r1, [r7, #8]
 800349c:	a31e      	add	r3, pc, #120	@ (adr r3, 8003518 <shouldAcceptTransfer+0xa0>)
 800349e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a2:	e9c1 2300 	strd	r2, r3, [r1]
			return true;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e02e      	b.n	8003508 <shouldAcceptTransfer+0x90>
		}
		}
	}
	if (transfer_type == CanardTransferTypeResponse) {
 80034aa:	797b      	ldrb	r3, [r7, #5]
 80034ac:	2b00      	cmp	r3, #0
		// check if we want to handle a specific service request
		switch (data_type_id) {
		}
	}
	if (transfer_type == CanardTransferTypeBroadcast) {
 80034ae:	797b      	ldrb	r3, [r7, #5]
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d128      	bne.n	8003506 <shouldAcceptTransfer+0x8e>
		// see if we want to handle a specific broadcast packet
		switch (data_type_id) {
 80034b4:	88fb      	ldrh	r3, [r7, #6]
 80034b6:	f644 6227 	movw	r2, #20007	@ 0x4e27
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d01b      	beq.n	80034f6 <shouldAcceptTransfer+0x7e>
 80034be:	f644 6227 	movw	r2, #20007	@ 0x4e27
 80034c2:	4293      	cmp	r3, r2
 80034c4:	dc1f      	bgt.n	8003506 <shouldAcceptTransfer+0x8e>
 80034c6:	f240 1255 	movw	r2, #341	@ 0x155
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d00b      	beq.n	80034e6 <shouldAcceptTransfer+0x6e>
 80034ce:	f240 4206 	movw	r2, #1030	@ 0x406
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d117      	bne.n	8003506 <shouldAcceptTransfer+0x8e>
		case UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_ID: {
			*out_data_type_signature = UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_SIGNATURE;
 80034d6:	68b9      	ldr	r1, [r7, #8]
 80034d8:	a311      	add	r3, pc, #68	@ (adr r3, 8003520 <shouldAcceptTransfer+0xa8>)
 80034da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034de:	e9c1 2300 	strd	r2, r3, [r1]
			return true;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e010      	b.n	8003508 <shouldAcceptTransfer+0x90>
		}
		case UAVCAN_PROTOCOL_NODESTATUS_ID: {
			*out_data_type_signature = UAVCAN_PROTOCOL_NODESTATUS_SIGNATURE;
 80034e6:	68b9      	ldr	r1, [r7, #8]
 80034e8:	a30f      	add	r3, pc, #60	@ (adr r3, 8003528 <shouldAcceptTransfer+0xb0>)
 80034ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ee:	e9c1 2300 	strd	r2, r3, [r1]
			return true;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e008      	b.n	8003508 <shouldAcceptTransfer+0x90>
		}
		case ARDUPILOT_INDICATION_NOTIFYSTATE_ID: {
			*out_data_type_signature = ARDUPILOT_INDICATION_NOTIFYSTATE_SIGNATURE;
 80034f6:	68b9      	ldr	r1, [r7, #8]
 80034f8:	a30d      	add	r3, pc, #52	@ (adr r3, 8003530 <shouldAcceptTransfer+0xb8>)
 80034fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fe:	e9c1 2300 	strd	r2, r3, [r1]
			return true;
 8003502:	2301      	movs	r3, #1
 8003504:	e000      	b.n	8003508 <shouldAcceptTransfer+0x90>
		}
		}
	}
	// we don't want any other messages
	return false;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr
 8003514:	f3af 8000 	nop.w
 8003518:	21c46a9e 	.word	0x21c46a9e
 800351c:	ee468a81 	.word	0xee468a81
 8003520:	d7ec951d 	.word	0xd7ec951d
 8003524:	217f5c87 	.word	0x217f5c87
 8003528:	c1a7c6f1 	.word	0xc1a7c6f1
 800352c:	0f0868d0 	.word	0x0f0868d0
 8003530:	1651fdec 	.word	0x1651fdec
 8003534:	631f2a9c 	.word	0x631f2a9c

08003538 <onTransferReceived>:

void onTransferReceived(CanardInstance *ins, CanardRxTransfer *transfer) {
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
	// switch on data type ID to pass to the right handler function
	printf("Transfer type: %du, Transfer ID: %du \n", transfer->transfer_type, transfer->data_type_id);
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	7e1b      	ldrb	r3, [r3, #24]
 8003546:	4619      	mov	r1, r3
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	8adb      	ldrh	r3, [r3, #22]
 800354c:	461a      	mov	r2, r3
 800354e:	481e      	ldr	r0, [pc, #120]	@ (80035c8 <onTransferReceived+0x90>)
 8003550:	f007 f998 	bl	800a884 <iprintf>
//		for (int i = 0; i < transfer->payload_len; i++) {
//			printf("%02x", transfer->payload_head[i]);
//		}
//
//		printf("\n");
	if (transfer->transfer_type == CanardTransferTypeRequest) {
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	7e1b      	ldrb	r3, [r3, #24]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d108      	bne.n	800356e <onTransferReceived+0x36>
		// check if we want to handle a specific service request
		switch (transfer->data_type_id) {
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	8adb      	ldrh	r3, [r3, #22]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d104      	bne.n	800356e <onTransferReceived+0x36>
		case UAVCAN_PROTOCOL_GETNODEINFO_ID: {
			handle_GetNodeInfo(ins, transfer);
 8003564:	6839      	ldr	r1, [r7, #0]
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7ff fe82 	bl	8003270 <handle_GetNodeInfo>
			break;
 800356c:	bf00      	nop
		}
		}
	}
	if (transfer->transfer_type == CanardTransferTypeResponse) {
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	7e1b      	ldrb	r3, [r3, #24]
 8003572:	2b00      	cmp	r3, #0
		switch (transfer->data_type_id) {
		}
	}
	if (transfer->transfer_type == CanardTransferTypeBroadcast) {
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	7e1b      	ldrb	r3, [r3, #24]
 8003578:	2b02      	cmp	r3, #2
 800357a:	d120      	bne.n	80035be <onTransferReceived+0x86>
		// check if we want to handle a specific broadcast message
		switch (transfer->data_type_id) {
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	8adb      	ldrh	r3, [r3, #22]
 8003580:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8003584:	4293      	cmp	r3, r2
 8003586:	d015      	beq.n	80035b4 <onTransferReceived+0x7c>
 8003588:	f644 6227 	movw	r2, #20007	@ 0x4e27
 800358c:	4293      	cmp	r3, r2
 800358e:	dc16      	bgt.n	80035be <onTransferReceived+0x86>
 8003590:	f240 1255 	movw	r2, #341	@ 0x155
 8003594:	4293      	cmp	r3, r2
 8003596:	d008      	beq.n	80035aa <onTransferReceived+0x72>
 8003598:	f240 4206 	movw	r2, #1030	@ 0x406
 800359c:	4293      	cmp	r3, r2
 800359e:	d10e      	bne.n	80035be <onTransferReceived+0x86>
		case UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_ID: {
			handle_RawCommand(ins, transfer);
 80035a0:	6839      	ldr	r1, [r7, #0]
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7ff fe36 	bl	8003214 <handle_RawCommand>
			break;
 80035a8:	e009      	b.n	80035be <onTransferReceived+0x86>
		}
		case UAVCAN_PROTOCOL_NODESTATUS_ID: {
			handle_NodeStatus(ins, transfer);
 80035aa:	6839      	ldr	r1, [r7, #0]
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff fd4b 	bl	8003048 <handle_NodeStatus>
			break;
 80035b2:	e004      	b.n	80035be <onTransferReceived+0x86>
		}
		case ARDUPILOT_INDICATION_NOTIFYSTATE_ID: {
			handle_NotifyState(ins, transfer);
 80035b4:	6839      	ldr	r1, [r7, #0]
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7ff fdd0 	bl	800315c <handle_NotifyState>
			break;
 80035bc:	bf00      	nop
		}
		}
	}
}
 80035be:	bf00      	nop
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	0800ca60 	.word	0x0800ca60

080035cc <processCanardTxQueue>:

void processCanardTxQueue(FDCAN_HandleTypeDef *hfdcan) {
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
	// Transmitting

	for (const CanardCANFrame *tx_frame ; (tx_frame = canardPeekTxQueue(&canard)) != NULL;) {
 80035d4:	e012      	b.n	80035fc <processCanardTxQueue+0x30>
		const int16_t tx_res = canardSTM32Transmit(hfdcan, tx_frame);
 80035d6:	68f9      	ldr	r1, [r7, #12]
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f7ff fc22 	bl	8002e22 <canardSTM32Transmit>
 80035de:	4603      	mov	r3, r0
 80035e0:	817b      	strh	r3, [r7, #10]

		if (tx_res < 0) {
 80035e2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	da05      	bge.n	80035f6 <processCanardTxQueue+0x2a>
			printf("Transmit error %d\n", tx_res);
 80035ea:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80035ee:	4619      	mov	r1, r3
 80035f0:	4808      	ldr	r0, [pc, #32]	@ (8003614 <processCanardTxQueue+0x48>)
 80035f2:	f007 f947 	bl	800a884 <iprintf>
		}

		// Pop canardTxQueue either way
		canardPopTxQueue(&canard);
 80035f6:	4808      	ldr	r0, [pc, #32]	@ (8003618 <processCanardTxQueue+0x4c>)
 80035f8:	f7fd fe41 	bl	800127e <canardPopTxQueue>
	for (const CanardCANFrame *tx_frame ; (tx_frame = canardPeekTxQueue(&canard)) != NULL;) {
 80035fc:	4806      	ldr	r0, [pc, #24]	@ (8003618 <processCanardTxQueue+0x4c>)
 80035fe:	f7fd fe2b 	bl	8001258 <canardPeekTxQueue>
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1e5      	bne.n	80035d6 <processCanardTxQueue+0xa>
	}
}
 800360a:	bf00      	nop
 800360c:	bf00      	nop
 800360e:	3710      	adds	r7, #16
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	0800ca88 	.word	0x0800ca88
 8003618:	20000654 	.word	0x20000654

0800361c <process1HzTasks>:

/*
  This function is called at 1 Hz rate from the main loop.
*/
static void process1HzTasks(uint64_t timestamp_usec)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	e9c7 0100 	strd	r0, r1, [r7]
    /*
      Purge transfers that are no longer transmitted. This can free up some memory
    */
    canardCleanupStaleTransfers(&canard, timestamp_usec);
 8003626:	e9d7 2300 	ldrd	r2, r3, [r7]
 800362a:	4804      	ldr	r0, [pc, #16]	@ (800363c <process1HzTasks+0x20>)
 800362c:	f7fe f9da 	bl	80019e4 <canardCleanupStaleTransfers>

    /*
      Transmit the node status message
    */
    send_NodeStatus();
 8003630:	f7ff fede 	bl	80033f0 <send_NodeStatus>
}
 8003634:	bf00      	nop
 8003636:	3708      	adds	r7, #8
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	20000654 	.word	0x20000654

08003640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003640:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003644:	b086      	sub	sp, #24
 8003646:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003648:	f001 fa97 	bl	8004b7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800364c:	f000 f852 	bl	80036f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003650:	f000 fab2 	bl	8003bb8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003654:	f000 f8b4 	bl	80037c0 <MX_ADC1_Init>
  MX_ICACHE_Init();
 8003658:	f000 f9a4 	bl	80039a4 <MX_ICACHE_Init>
  MX_LPUART1_UART_Init();
 800365c:	f000 f9b6 	bl	80039cc <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 8003660:	f000 fa02 	bl	8003a68 <MX_RTC_Init>
  MX_UCPD1_Init();
 8003664:	f000 fa4a 	bl	8003afc <MX_UCPD1_Init>
  MX_USB_PCD_Init();
 8003668:	f000 fa7e 	bl	8003b68 <MX_USB_PCD_Init>
  MX_FDCAN1_Init();
 800366c:	f000 f91e 	bl	80038ac <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /*
   Initializing the Libcanard instance.
   */
  canardInit(&canard,
 8003670:	2300      	movs	r3, #0
 8003672:	9301      	str	r3, [sp, #4]
 8003674:	4b1a      	ldr	r3, [pc, #104]	@ (80036e0 <main+0xa0>)
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	4b1a      	ldr	r3, [pc, #104]	@ (80036e4 <main+0xa4>)
 800367a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800367e:	491a      	ldr	r1, [pc, #104]	@ (80036e8 <main+0xa8>)
 8003680:	481a      	ldr	r0, [pc, #104]	@ (80036ec <main+0xac>)
 8003682:	f7fd fc01 	bl	8000e88 <canardInit>
			 sizeof(memory_pool),
			 onTransferReceived,
			 shouldAcceptTransfer,
			 NULL);

  uint64_t next_1hz_service_at = HAL_GetTick();
 8003686:	f001 fae3 	bl	8004c50 <HAL_GetTick>
 800368a:	4603      	mov	r3, r0
 800368c:	2200      	movs	r2, #0
 800368e:	469a      	mov	sl, r3
 8003690:	4693      	mov	fp, r2
 8003692:	e9c7 ab02 	strd	sl, fp, [r7, #8]
//  uint64_t next_50hz_service_at = HAL_GetTick();

  // Could use DNA (Dynamic Node Allocation) by following example in esc_node.c but that requires a lot of setup and I'm not too sure of what advantage it brings
  // Instead, set a different NODE_ID for each device on the CAN bus by configuring node_settings
  canardSetLocalNodeID(&canard, NODE_ID);
 8003696:	2101      	movs	r1, #1
 8003698:	4814      	ldr	r0, [pc, #80]	@ (80036ec <main+0xac>)
 800369a:	f7fd fc29 	bl	8000ef0 <canardSetLocalNodeID>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	processCanardTxQueue(&hfdcan1);
 800369e:	4814      	ldr	r0, [pc, #80]	@ (80036f0 <main+0xb0>)
 80036a0:	f7ff ff94 	bl	80035cc <processCanardTxQueue>

	const uint64_t ts = HAL_GetTick();
 80036a4:	f001 fad4 	bl	8004c50 <HAL_GetTick>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2200      	movs	r2, #0
 80036ac:	4698      	mov	r8, r3
 80036ae:	4691      	mov	r9, r2
 80036b0:	e9c7 8900 	strd	r8, r9, [r7]

	if (ts >= next_1hz_service_at) {
 80036b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80036b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036bc:	4290      	cmp	r0, r2
 80036be:	eb71 0303 	sbcs.w	r3, r1, r3
 80036c2:	d3ec      	bcc.n	800369e <main+0x5e>
		next_1hz_service_at += 1000ULL;
 80036c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036c8:	f512 747a 	adds.w	r4, r2, #1000	@ 0x3e8
 80036cc:	f143 0500 	adc.w	r5, r3, #0
 80036d0:	e9c7 4502 	strd	r4, r5, [r7, #8]
		process1HzTasks(ts);
 80036d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80036d8:	f7ff ffa0 	bl	800361c <process1HzTasks>
  {
 80036dc:	e7df      	b.n	800369e <main+0x5e>
 80036de:	bf00      	nop
 80036e0:	08003479 	.word	0x08003479
 80036e4:	08003539 	.word	0x08003539
 80036e8:	20000680 	.word	0x20000680
 80036ec:	20000654 	.word	0x20000654
 80036f0:	20000258 	.word	0x20000258

080036f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b098      	sub	sp, #96	@ 0x60
 80036f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036fa:	f107 0318 	add.w	r3, r7, #24
 80036fe:	2248      	movs	r2, #72	@ 0x48
 8003700:	2100      	movs	r1, #0
 8003702:	4618      	mov	r0, r3
 8003704:	f007 fa0e 	bl	800ab24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003708:	1d3b      	adds	r3, r7, #4
 800370a:	2200      	movs	r2, #0
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	605a      	str	r2, [r3, #4]
 8003710:	609a      	str	r2, [r3, #8]
 8003712:	60da      	str	r2, [r3, #12]
 8003714:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8003716:	2000      	movs	r0, #0
 8003718:	f003 fc9a 	bl	8007050 <HAL_PWREx_ControlVoltageScaling>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8003722:	f000 faf4 	bl	8003d0e <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003726:	f003 fc75 	bl	8007014 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800372a:	4b24      	ldr	r3, [pc, #144]	@ (80037bc <SystemClock_Config+0xc8>)
 800372c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003730:	4a22      	ldr	r2, [pc, #136]	@ (80037bc <SystemClock_Config+0xc8>)
 8003732:	f023 0318 	bic.w	r3, r3, #24
 8003736:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800373a:	2336      	movs	r3, #54	@ 0x36
 800373c:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800373e:	2381      	movs	r3, #129	@ 0x81
 8003740:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003742:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003746:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003748:	2301      	movs	r3, #1
 800374a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800374c:	2340      	movs	r3, #64	@ 0x40
 800374e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003750:	2301      	movs	r3, #1
 8003752:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003754:	2300      	movs	r3, #0
 8003756:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003758:	2360      	movs	r3, #96	@ 0x60
 800375a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800375c:	2302      	movs	r3, #2
 800375e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003760:	2301      	movs	r3, #1
 8003762:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003764:	2301      	movs	r3, #1
 8003766:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 8003768:	2337      	movs	r3, #55	@ 0x37
 800376a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800376c:	2307      	movs	r3, #7
 800376e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003770:	2302      	movs	r3, #2
 8003772:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003774:	2302      	movs	r3, #2
 8003776:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003778:	f107 0318 	add.w	r3, r7, #24
 800377c:	4618      	mov	r0, r3
 800377e:	f003 fcf7 	bl	8007170 <HAL_RCC_OscConfig>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003788:	f000 fac1 	bl	8003d0e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800378c:	230f      	movs	r3, #15
 800378e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003790:	2303      	movs	r3, #3
 8003792:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003794:	2300      	movs	r3, #0
 8003796:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003798:	2300      	movs	r3, #0
 800379a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800379c:	2300      	movs	r3, #0
 800379e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80037a0:	1d3b      	adds	r3, r7, #4
 80037a2:	2105      	movs	r1, #5
 80037a4:	4618      	mov	r0, r3
 80037a6:	f004 f9b9 	bl	8007b1c <HAL_RCC_ClockConfig>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80037b0:	f000 faad 	bl	8003d0e <Error_Handler>
  }
}
 80037b4:	bf00      	nop
 80037b6:	3760      	adds	r7, #96	@ 0x60
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40021000 	.word	0x40021000

080037c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08a      	sub	sp, #40	@ 0x28
 80037c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80037c6:	f107 031c 	add.w	r3, r7, #28
 80037ca:	2200      	movs	r2, #0
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	605a      	str	r2, [r3, #4]
 80037d0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80037d2:	1d3b      	adds	r3, r7, #4
 80037d4:	2200      	movs	r2, #0
 80037d6:	601a      	str	r2, [r3, #0]
 80037d8:	605a      	str	r2, [r3, #4]
 80037da:	609a      	str	r2, [r3, #8]
 80037dc:	60da      	str	r2, [r3, #12]
 80037de:	611a      	str	r2, [r3, #16]
 80037e0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80037e2:	4b2f      	ldr	r3, [pc, #188]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 80037e4:	4a2f      	ldr	r2, [pc, #188]	@ (80038a4 <MX_ADC1_Init+0xe4>)
 80037e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80037e8:	4b2d      	ldr	r3, [pc, #180]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80037ee:	4b2c      	ldr	r3, [pc, #176]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80037f4:	4b2a      	ldr	r3, [pc, #168]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80037fa:	4b29      	ldr	r3, [pc, #164]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003800:	4b27      	ldr	r3, [pc, #156]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 8003802:	2204      	movs	r2, #4
 8003804:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003806:	4b26      	ldr	r3, [pc, #152]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 8003808:	2200      	movs	r2, #0
 800380a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800380c:	4b24      	ldr	r3, [pc, #144]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 800380e:	2200      	movs	r2, #0
 8003810:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003812:	4b23      	ldr	r3, [pc, #140]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 8003814:	2201      	movs	r2, #1
 8003816:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003818:	4b21      	ldr	r3, [pc, #132]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003820:	4b1f      	ldr	r3, [pc, #124]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 8003822:	2200      	movs	r2, #0
 8003824:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003826:	4b1e      	ldr	r3, [pc, #120]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 8003828:	2200      	movs	r2, #0
 800382a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800382c:	4b1c      	ldr	r3, [pc, #112]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003834:	4b1a      	ldr	r3, [pc, #104]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 8003836:	2200      	movs	r2, #0
 8003838:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800383a:	4b19      	ldr	r3, [pc, #100]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003842:	4817      	ldr	r0, [pc, #92]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 8003844:	f001 fbb0 	bl	8004fa8 <HAL_ADC_Init>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800384e:	f000 fa5e 	bl	8003d0e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003852:	2300      	movs	r3, #0
 8003854:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003856:	f107 031c 	add.w	r3, r7, #28
 800385a:	4619      	mov	r1, r3
 800385c:	4810      	ldr	r0, [pc, #64]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 800385e:	f002 f8ff 	bl	8005a60 <HAL_ADCEx_MultiModeConfigChannel>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003868:	f000 fa51 	bl	8003d0e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800386c:	4b0e      	ldr	r3, [pc, #56]	@ (80038a8 <MX_ADC1_Init+0xe8>)
 800386e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003870:	2306      	movs	r3, #6
 8003872:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003874:	2300      	movs	r3, #0
 8003876:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003878:	237f      	movs	r3, #127	@ 0x7f
 800387a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800387c:	2304      	movs	r3, #4
 800387e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003884:	1d3b      	adds	r3, r7, #4
 8003886:	4619      	mov	r1, r3
 8003888:	4805      	ldr	r0, [pc, #20]	@ (80038a0 <MX_ADC1_Init+0xe0>)
 800388a:	f001 fcd9 	bl	8005240 <HAL_ADC_ConfigChannel>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8003894:	f000 fa3b 	bl	8003d0e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003898:	bf00      	nop
 800389a:	3728      	adds	r7, #40	@ 0x28
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	200001f0 	.word	0x200001f0
 80038a4:	42028000 	.word	0x42028000
 80038a8:	0c900008 	.word	0x0c900008

080038ac <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80038b2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80038b6:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 80038b8:	2300      	movs	r3, #0
 80038ba:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80038bc:	2302      	movs	r3, #2
 80038be:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80038c0:	2301      	movs	r3, #1
 80038c2:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x01;
 80038c4:	2301      	movs	r3, #1
 80038c6:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x0;
 80038c8:	2300      	movs	r3, #0
 80038ca:	617b      	str	r3, [r7, #20]
  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80038cc:	4b33      	ldr	r3, [pc, #204]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038ce:	4a34      	ldr	r2, [pc, #208]	@ (80039a0 <MX_FDCAN1_Init+0xf4>)
 80038d0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV22;
 80038d2:	4b32      	ldr	r3, [pc, #200]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038d4:	220b      	movs	r2, #11
 80038d6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80038d8:	4b30      	ldr	r3, [pc, #192]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038da:	2200      	movs	r2, #0
 80038dc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80038de:	4b2f      	ldr	r3, [pc, #188]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80038e4:	4b2d      	ldr	r3, [pc, #180]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80038ea:	4b2c      	ldr	r3, [pc, #176]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80038f0:	4b2a      	ldr	r3, [pc, #168]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 100;
 80038f6:	4b29      	ldr	r3, [pc, #164]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038f8:	2264      	movs	r2, #100	@ 0x64
 80038fa:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80038fc:	4b27      	ldr	r3, [pc, #156]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 80038fe:	2201      	movs	r2, #1
 8003900:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8003902:	4b26      	ldr	r3, [pc, #152]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 8003904:	2202      	movs	r2, #2
 8003906:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8003908:	4b24      	ldr	r3, [pc, #144]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 800390a:	2202      	movs	r2, #2
 800390c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800390e:	4b23      	ldr	r3, [pc, #140]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 8003910:	2201      	movs	r2, #1
 8003912:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8003914:	4b21      	ldr	r3, [pc, #132]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 8003916:	2201      	movs	r2, #1
 8003918:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800391a:	4b20      	ldr	r3, [pc, #128]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 800391c:	2201      	movs	r2, #1
 800391e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8003920:	4b1e      	ldr	r3, [pc, #120]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 8003922:	2201      	movs	r2, #1
 8003924:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8003926:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 8003928:	2200      	movs	r2, #0
 800392a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 800392c:	4b1b      	ldr	r3, [pc, #108]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 800392e:	2201      	movs	r2, #1
 8003930:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8003932:	4b1a      	ldr	r3, [pc, #104]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 8003934:	2200      	movs	r2, #0
 8003936:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8003938:	4818      	ldr	r0, [pc, #96]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 800393a:	f002 fa45 	bl	8005dc8 <HAL_FDCAN_Init>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <MX_FDCAN1_Init+0x9c>
  {
    Error_Handler();
 8003944:	f000 f9e3 	bl	8003d0e <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8003948:	2200      	movs	r2, #0
 800394a:	2101      	movs	r1, #1
 800394c:	4813      	ldr	r0, [pc, #76]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 800394e:	f002 fd5b 	bl	8006408 <HAL_FDCAN_ActivateNotification>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d004      	beq.n	8003962 <MX_FDCAN1_Init+0xb6>
	printf("1");
 8003958:	2031      	movs	r0, #49	@ 0x31
 800395a:	f006 ffa5 	bl	800a8a8 <putchar>
	Error_Handler();
 800395e:	f000 f9d6 	bl	8003d0e <Error_Handler>
  }
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8003962:	463b      	mov	r3, r7
 8003964:	4619      	mov	r1, r3
 8003966:	480d      	ldr	r0, [pc, #52]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 8003968:	f002 fb80 	bl	800606c <HAL_FDCAN_ConfigFilter>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d004      	beq.n	800397c <MX_FDCAN1_Init+0xd0>
    printf("2");
 8003972:	2032      	movs	r0, #50	@ 0x32
 8003974:	f006 ff98 	bl	800a8a8 <putchar>
    Error_Handler();
 8003978:	f000 f9c9 	bl	8003d0e <Error_Handler>
  }
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 800397c:	4807      	ldr	r0, [pc, #28]	@ (800399c <MX_FDCAN1_Init+0xf0>)
 800397e:	f002 fbcf 	bl	8006120 <HAL_FDCAN_Start>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d004      	beq.n	8003992 <MX_FDCAN1_Init+0xe6>
    printf("3");
 8003988:	2033      	movs	r0, #51	@ 0x33
 800398a:	f006 ff8d 	bl	800a8a8 <putchar>
    Error_Handler();
 800398e:	f000 f9be 	bl	8003d0e <Error_Handler>
  }

  /* USER CODE END FDCAN1_Init 2 */

}
 8003992:	bf00      	nop
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20000258 	.word	0x20000258
 80039a0:	4000a400 	.word	0x4000a400

080039a4 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80039a8:	2000      	movs	r0, #0
 80039aa:	f003 fa0b 	bl	8006dc4 <HAL_ICACHE_ConfigAssociativityMode>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80039b4:	f000 f9ab 	bl	8003d0e <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80039b8:	f003 fa24 	bl	8006e04 <HAL_ICACHE_Enable>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80039c2:	f000 f9a4 	bl	8003d0e <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}
	...

080039cc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80039d0:	4b22      	ldr	r3, [pc, #136]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 80039d2:	4a23      	ldr	r2, [pc, #140]	@ (8003a60 <MX_LPUART1_UART_Init+0x94>)
 80039d4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 80039d6:	4b21      	ldr	r3, [pc, #132]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 80039d8:	4a22      	ldr	r2, [pc, #136]	@ (8003a64 <MX_LPUART1_UART_Init+0x98>)
 80039da:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80039dc:	4b1f      	ldr	r3, [pc, #124]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 80039de:	2200      	movs	r2, #0
 80039e0:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80039e2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80039e8:	4b1c      	ldr	r3, [pc, #112]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80039ee:	4b1b      	ldr	r3, [pc, #108]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 80039f0:	220c      	movs	r2, #12
 80039f2:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039f4:	4b19      	ldr	r3, [pc, #100]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039fa:	4b18      	ldr	r3, [pc, #96]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003a00:	4b16      	ldr	r3, [pc, #88]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a06:	4b15      	ldr	r3, [pc, #84]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8003a0c:	4b13      	ldr	r3, [pc, #76]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003a12:	4812      	ldr	r0, [pc, #72]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 8003a14:	f005 f9b6 	bl	8008d84 <HAL_UART_Init>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8003a1e:	f000 f976 	bl	8003d0e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a22:	2100      	movs	r1, #0
 8003a24:	480d      	ldr	r0, [pc, #52]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 8003a26:	f005 ff55 	bl	80098d4 <HAL_UARTEx_SetTxFifoThreshold>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8003a30:	f000 f96d 	bl	8003d0e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a34:	2100      	movs	r1, #0
 8003a36:	4809      	ldr	r0, [pc, #36]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 8003a38:	f005 ff8a 	bl	8009950 <HAL_UARTEx_SetRxFifoThreshold>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8003a42:	f000 f964 	bl	8003d0e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003a46:	4805      	ldr	r0, [pc, #20]	@ (8003a5c <MX_LPUART1_UART_Init+0x90>)
 8003a48:	f005 ff0b 	bl	8009862 <HAL_UARTEx_DisableFifoMode>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8003a52:	f000 f95c 	bl	8003d0e <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003a56:	bf00      	nop
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	200002bc 	.word	0x200002bc
 8003a60:	40008000 	.word	0x40008000
 8003a64:	00033324 	.word	0x00033324

08003a68 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8003a6e:	463b      	mov	r3, r7
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	605a      	str	r2, [r3, #4]
 8003a76:	609a      	str	r2, [r3, #8]
 8003a78:	60da      	str	r2, [r3, #12]
 8003a7a:	611a      	str	r2, [r3, #16]
 8003a7c:	615a      	str	r2, [r3, #20]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003a80:	4a1d      	ldr	r2, [pc, #116]	@ (8003af8 <MX_RTC_Init+0x90>)
 8003a82:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003a84:	4b1b      	ldr	r3, [pc, #108]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003a8c:	227f      	movs	r2, #127	@ 0x7f
 8003a8e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003a90:	4b18      	ldr	r3, [pc, #96]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003a92:	22ff      	movs	r2, #255	@ 0xff
 8003a94:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003a96:	4b17      	ldr	r3, [pc, #92]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003a9c:	4b15      	ldr	r3, [pc, #84]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003aa2:	4b14      	ldr	r3, [pc, #80]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003aa8:	4b12      	ldr	r3, [pc, #72]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003aaa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003aae:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8003ab0:	4b10      	ldr	r3, [pc, #64]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003ab6:	480f      	ldr	r0, [pc, #60]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003ab8:	f005 f82a 	bl	8008b10 <HAL_RTC_Init>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8003ac2:	f000 f924 	bl	8003d0e <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	603b      	str	r3, [r7, #0]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	613b      	str	r3, [r7, #16]
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	617b      	str	r3, [r7, #20]
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 8003ad6:	463b      	mov	r3, r7
 8003ad8:	4619      	mov	r1, r3
 8003ada:	4806      	ldr	r0, [pc, #24]	@ (8003af4 <MX_RTC_Init+0x8c>)
 8003adc:	f005 f926 	bl	8008d2c <HAL_RTCEx_PrivilegeModeSet>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8003ae6:	f000 f912 	bl	8003d0e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003aea:	bf00      	nop
 8003aec:	3718      	adds	r7, #24
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	20000350 	.word	0x20000350
 8003af8:	40002800 	.word	0x40002800

08003afc <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b02:	463b      	mov	r3, r7
 8003b04:	2200      	movs	r2, #0
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	605a      	str	r2, [r3, #4]
 8003b0a:	609a      	str	r2, [r3, #8]
 8003b0c:	60da      	str	r2, [r3, #12]
 8003b0e:	611a      	str	r2, [r3, #16]
 8003b10:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8003b12:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003b16:	f7ff fa1f 	bl	8002f58 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8003b1a:	2002      	movs	r0, #2
 8003b1c:	f7ff fa04 	bl	8002f28 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8003b20:	2001      	movs	r0, #1
 8003b22:	f7ff fa01 	bl	8002f28 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA15 (JTDI)   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b2a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003b30:	2300      	movs	r3, #0
 8003b32:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b34:	463b      	mov	r3, r7
 8003b36:	4619      	mov	r1, r3
 8003b38:	4809      	ldr	r0, [pc, #36]	@ (8003b60 <MX_UCPD1_Init+0x64>)
 8003b3a:	f006 f8e0 	bl	8009cfe <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003b3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b42:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8003b44:	2303      	movs	r3, #3
 8003b46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b4c:	463b      	mov	r3, r7
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4804      	ldr	r0, [pc, #16]	@ (8003b64 <MX_UCPD1_Init+0x68>)
 8003b52:	f006 f8d4 	bl	8009cfe <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8003b56:	bf00      	nop
 8003b58:	3718      	adds	r7, #24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	42020400 	.word	0x42020400
 8003b64:	42020000 	.word	0x42020000

08003b68 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8003b6c:	4b10      	ldr	r3, [pc, #64]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b6e:	4a11      	ldr	r2, [pc, #68]	@ (8003bb4 <MX_USB_PCD_Init+0x4c>)
 8003b70:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8003b72:	4b0f      	ldr	r3, [pc, #60]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b74:	2208      	movs	r2, #8
 8003b76:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8003b78:	4b0d      	ldr	r3, [pc, #52]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b80:	2202      	movs	r2, #2
 8003b82:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8003b84:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8003b8a:	4b09      	ldr	r3, [pc, #36]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8003b90:	4b07      	ldr	r3, [pc, #28]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8003b96:	4b06      	ldr	r3, [pc, #24]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8003b9c:	4804      	ldr	r0, [pc, #16]	@ (8003bb0 <MX_USB_PCD_Init+0x48>)
 8003b9e:	f003 f941 	bl	8006e24 <HAL_PCD_Init>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d001      	beq.n	8003bac <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8003ba8:	f000 f8b1 	bl	8003d0e <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8003bac:	bf00      	nop
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	20000378 	.word	0x20000378
 8003bb4:	4000d400 	.word	0x4000d400

08003bb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b08a      	sub	sp, #40	@ 0x28
 8003bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bbe:	f107 0314 	add.w	r3, r7, #20
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]
 8003bc6:	605a      	str	r2, [r3, #4]
 8003bc8:	609a      	str	r2, [r3, #8]
 8003bca:	60da      	str	r2, [r3, #12]
 8003bcc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bce:	4b45      	ldr	r3, [pc, #276]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd2:	4a44      	ldr	r2, [pc, #272]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003bd4:	f043 0304 	orr.w	r3, r3, #4
 8003bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bda:	4b42      	ldr	r3, [pc, #264]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bde:	f003 0304 	and.w	r3, r3, #4
 8003be2:	613b      	str	r3, [r7, #16]
 8003be4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003be6:	4b3f      	ldr	r3, [pc, #252]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bea:	4a3e      	ldr	r2, [pc, #248]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003bec:	f043 0302 	orr.w	r3, r3, #2
 8003bf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bf2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	60fb      	str	r3, [r7, #12]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003bfe:	4b39      	ldr	r3, [pc, #228]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c02:	4a38      	ldr	r2, [pc, #224]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c0a:	4b36      	ldr	r3, [pc, #216]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c12:	60bb      	str	r3, [r7, #8]
 8003c14:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8003c16:	f003 fa77 	bl	8007108 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c1a:	4b32      	ldr	r3, [pc, #200]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c1e:	4a31      	ldr	r2, [pc, #196]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c20:	f043 0301 	orr.w	r3, r3, #1
 8003c24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c26:	4b2f      	ldr	r3, [pc, #188]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	607b      	str	r3, [r7, #4]
 8003c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c32:	4b2c      	ldr	r3, [pc, #176]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c36:	4a2b      	ldr	r2, [pc, #172]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c38:	f043 0308 	orr.w	r3, r3, #8
 8003c3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c3e:	4b29      	ldr	r3, [pc, #164]	@ (8003ce4 <MX_GPIO_Init+0x12c>)
 8003c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c42:	f003 0308 	and.w	r3, r3, #8
 8003c46:	603b      	str	r3, [r7, #0]
 8003c48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	2180      	movs	r1, #128	@ 0x80
 8003c4e:	4826      	ldr	r0, [pc, #152]	@ (8003ce8 <MX_GPIO_Init+0x130>)
 8003c50:	f003 f8a0 	bl	8006d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8003c54:	2200      	movs	r2, #0
 8003c56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003c5a:	4824      	ldr	r0, [pc, #144]	@ (8003cec <MX_GPIO_Init+0x134>)
 8003c5c:	f003 f89a 	bl	8006d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UCPD_DBN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8003c60:	2200      	movs	r2, #0
 8003c62:	21a0      	movs	r1, #160	@ 0xa0
 8003c64:	4822      	ldr	r0, [pc, #136]	@ (8003cf0 <MX_GPIO_Init+0x138>)
 8003c66:	f003 f895 	bl	8006d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8003c6a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003c70:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003c74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c76:	2300      	movs	r3, #0
 8003c78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8003c7a:	f107 0314 	add.w	r3, r7, #20
 8003c7e:	4619      	mov	r1, r3
 8003c80:	481b      	ldr	r0, [pc, #108]	@ (8003cf0 <MX_GPIO_Init+0x138>)
 8003c82:	f002 ff07 	bl	8006a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003c86:	2380      	movs	r3, #128	@ 0x80
 8003c88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c92:	2300      	movs	r3, #0
 8003c94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003c96:	f107 0314 	add.w	r3, r7, #20
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	4812      	ldr	r0, [pc, #72]	@ (8003ce8 <MX_GPIO_Init+0x130>)
 8003c9e:	f002 fef9 	bl	8006a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8003ca2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ca6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cac:	2300      	movs	r3, #0
 8003cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8003cb4:	f107 0314 	add.w	r3, r7, #20
 8003cb8:	4619      	mov	r1, r3
 8003cba:	480c      	ldr	r0, [pc, #48]	@ (8003cec <MX_GPIO_Init+0x134>)
 8003cbc:	f002 feea 	bl	8006a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_DBN_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = UCPD_DBN_Pin|LED_BLUE_Pin;
 8003cc0:	23a0      	movs	r3, #160	@ 0xa0
 8003cc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cd0:	f107 0314 	add.w	r3, r7, #20
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	4806      	ldr	r0, [pc, #24]	@ (8003cf0 <MX_GPIO_Init+0x138>)
 8003cd8:	f002 fedc 	bl	8006a94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003cdc:	bf00      	nop
 8003cde:	3728      	adds	r7, #40	@ 0x28
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	42020800 	.word	0x42020800
 8003cec:	42020000 	.word	0x42020000
 8003cf0:	42020400 	.word	0x42020400

08003cf4 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
	return ITM_SendChar(ch);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff f8ea 	bl	8002ed8 <ITM_SendChar>
 8003d04:	4603      	mov	r3, r0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d0e:	b480      	push	{r7}
 8003d10:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d12:	b672      	cpsid	i
}
 8003d14:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d16:	bf00      	nop
 8003d18:	e7fd      	b.n	8003d16 <Error_Handler+0x8>
	...

08003d1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d22:	4b0f      	ldr	r3, [pc, #60]	@ (8003d60 <HAL_MspInit+0x44>)
 8003d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d26:	4a0e      	ldr	r2, [pc, #56]	@ (8003d60 <HAL_MspInit+0x44>)
 8003d28:	f043 0301 	orr.w	r3, r3, #1
 8003d2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003d60 <HAL_MspInit+0x44>)
 8003d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	607b      	str	r3, [r7, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d3a:	4b09      	ldr	r3, [pc, #36]	@ (8003d60 <HAL_MspInit+0x44>)
 8003d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3e:	4a08      	ldr	r2, [pc, #32]	@ (8003d60 <HAL_MspInit+0x44>)
 8003d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d46:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <HAL_MspInit+0x44>)
 8003d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d4e:	603b      	str	r3, [r7, #0]
 8003d50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	40021000 	.word	0x40021000

08003d64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b0ae      	sub	sp, #184	@ 0xb8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d6c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	605a      	str	r2, [r3, #4]
 8003d76:	609a      	str	r2, [r3, #8]
 8003d78:	60da      	str	r2, [r3, #12]
 8003d7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d7c:	f107 0310 	add.w	r3, r7, #16
 8003d80:	2294      	movs	r2, #148	@ 0x94
 8003d82:	2100      	movs	r1, #0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f006 fecd 	bl	800ab24 <memset>
  if(hadc->Instance==ADC1)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8003e0c <HAL_ADC_MspInit+0xa8>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d137      	bne.n	8003e04 <HAL_ADC_MspInit+0xa0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003d94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003d98:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003d9a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8003d9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003da2:	f107 0310 	add.w	r3, r7, #16
 8003da6:	4618      	mov	r0, r3
 8003da8:	f004 f99c 	bl	80080e4 <HAL_RCCEx_PeriphCLKConfig>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8003db2:	f7ff ffac 	bl	8003d0e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003db6:	4b16      	ldr	r3, [pc, #88]	@ (8003e10 <HAL_ADC_MspInit+0xac>)
 8003db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dba:	4a15      	ldr	r2, [pc, #84]	@ (8003e10 <HAL_ADC_MspInit+0xac>)
 8003dbc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003dc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dc2:	4b13      	ldr	r3, [pc, #76]	@ (8003e10 <HAL_ADC_MspInit+0xac>)
 8003dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dca:	60fb      	str	r3, [r7, #12]
 8003dcc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dce:	4b10      	ldr	r3, [pc, #64]	@ (8003e10 <HAL_ADC_MspInit+0xac>)
 8003dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dd2:	4a0f      	ldr	r2, [pc, #60]	@ (8003e10 <HAL_ADC_MspInit+0xac>)
 8003dd4:	f043 0304 	orr.w	r3, r3, #4
 8003dd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dda:	4b0d      	ldr	r3, [pc, #52]	@ (8003e10 <HAL_ADC_MspInit+0xac>)
 8003ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dde:	f003 0304 	and.w	r3, r3, #4
 8003de2:	60bb      	str	r3, [r7, #8]
 8003de4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8003de6:	2304      	movs	r3, #4
 8003de8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dec:	2303      	movs	r3, #3
 8003dee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df2:	2300      	movs	r3, #0
 8003df4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8003df8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4805      	ldr	r0, [pc, #20]	@ (8003e14 <HAL_ADC_MspInit+0xb0>)
 8003e00:	f002 fe48 	bl	8006a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003e04:	bf00      	nop
 8003e06:	37b8      	adds	r7, #184	@ 0xb8
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	42028000 	.word	0x42028000
 8003e10:	40021000 	.word	0x40021000
 8003e14:	42020800 	.word	0x42020800

08003e18 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b0ae      	sub	sp, #184	@ 0xb8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e20:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003e24:	2200      	movs	r2, #0
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	605a      	str	r2, [r3, #4]
 8003e2a:	609a      	str	r2, [r3, #8]
 8003e2c:	60da      	str	r2, [r3, #12]
 8003e2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e30:	f107 0310 	add.w	r3, r7, #16
 8003e34:	2294      	movs	r2, #148	@ 0x94
 8003e36:	2100      	movs	r1, #0
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f006 fe73 	bl	800ab24 <memset>
  if(hfdcan->Instance==FDCAN1)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a26      	ldr	r2, [pc, #152]	@ (8003edc <HAL_FDCAN_MspInit+0xc4>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d144      	bne.n	8003ed2 <HAL_FDCAN_MspInit+0xba>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003e48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e4c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8003e4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e52:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e54:	f107 0310 	add.w	r3, r7, #16
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f004 f943 	bl	80080e4 <HAL_RCCEx_PeriphCLKConfig>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8003e64:	f7ff ff53 	bl	8003d0e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 8003e68:	4b1d      	ldr	r3, [pc, #116]	@ (8003ee0 <HAL_FDCAN_MspInit+0xc8>)
 8003e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e6c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ee0 <HAL_FDCAN_MspInit+0xc8>)
 8003e6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e72:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003e74:	4b1a      	ldr	r3, [pc, #104]	@ (8003ee0 <HAL_FDCAN_MspInit+0xc8>)
 8003e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e7c:	60fb      	str	r3, [r7, #12]
 8003e7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e80:	4b17      	ldr	r3, [pc, #92]	@ (8003ee0 <HAL_FDCAN_MspInit+0xc8>)
 8003e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e84:	4a16      	ldr	r2, [pc, #88]	@ (8003ee0 <HAL_FDCAN_MspInit+0xc8>)
 8003e86:	f043 0308 	orr.w	r3, r3, #8
 8003e8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e8c:	4b14      	ldr	r3, [pc, #80]	@ (8003ee0 <HAL_FDCAN_MspInit+0xc8>)
 8003e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e90:	f003 0308 	and.w	r3, r3, #8
 8003e94:	60bb      	str	r3, [r7, #8]
 8003e96:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8003eb0:	2309      	movs	r3, #9
 8003eb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eb6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003eba:	4619      	mov	r1, r3
 8003ebc:	4809      	ldr	r0, [pc, #36]	@ (8003ee4 <HAL_FDCAN_MspInit+0xcc>)
 8003ebe:	f002 fde9 	bl	8006a94 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	2027      	movs	r0, #39	@ 0x27
 8003ec8:	f001 ff49 	bl	8005d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8003ecc:	2027      	movs	r0, #39	@ 0x27
 8003ece:	f001 ff60 	bl	8005d92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8003ed2:	bf00      	nop
 8003ed4:	37b8      	adds	r7, #184	@ 0xb8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	4000a400 	.word	0x4000a400
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	42020c00 	.word	0x42020c00

08003ee8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b0ae      	sub	sp, #184	@ 0xb8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ef0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]
 8003ef8:	605a      	str	r2, [r3, #4]
 8003efa:	609a      	str	r2, [r3, #8]
 8003efc:	60da      	str	r2, [r3, #12]
 8003efe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f00:	f107 0310 	add.w	r3, r7, #16
 8003f04:	2294      	movs	r2, #148	@ 0x94
 8003f06:	2100      	movs	r1, #0
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f006 fe0b 	bl	800ab24 <memset>
  if(huart->Instance==LPUART1)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a22      	ldr	r2, [pc, #136]	@ (8003f9c <HAL_UART_MspInit+0xb4>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d13d      	bne.n	8003f94 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003f18:	2320      	movs	r3, #32
 8003f1a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f20:	f107 0310 	add.w	r3, r7, #16
 8003f24:	4618      	mov	r0, r3
 8003f26:	f004 f8dd 	bl	80080e4 <HAL_RCCEx_PeriphCLKConfig>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003f30:	f7ff feed 	bl	8003d0e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003f34:	4b1a      	ldr	r3, [pc, #104]	@ (8003fa0 <HAL_UART_MspInit+0xb8>)
 8003f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f38:	4a19      	ldr	r2, [pc, #100]	@ (8003fa0 <HAL_UART_MspInit+0xb8>)
 8003f3a:	f043 0301 	orr.w	r3, r3, #1
 8003f3e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003f40:	4b17      	ldr	r3, [pc, #92]	@ (8003fa0 <HAL_UART_MspInit+0xb8>)
 8003f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003f4c:	4b14      	ldr	r3, [pc, #80]	@ (8003fa0 <HAL_UART_MspInit+0xb8>)
 8003f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f50:	4a13      	ldr	r2, [pc, #76]	@ (8003fa0 <HAL_UART_MspInit+0xb8>)
 8003f52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f58:	4b11      	ldr	r3, [pc, #68]	@ (8003fa0 <HAL_UART_MspInit+0xb8>)
 8003f5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f60:	60bb      	str	r3, [r7, #8]
 8003f62:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8003f64:	f003 f8d0 	bl	8007108 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_VCP_TX_Pin|ST_LINK_VCP_RX_Pin;
 8003f68:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003f6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f70:	2302      	movs	r3, #2
 8003f72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f76:	2300      	movs	r3, #0
 8003f78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003f82:	2308      	movs	r3, #8
 8003f84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003f88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4805      	ldr	r0, [pc, #20]	@ (8003fa4 <HAL_UART_MspInit+0xbc>)
 8003f90:	f002 fd80 	bl	8006a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8003f94:	bf00      	nop
 8003f96:	37b8      	adds	r7, #184	@ 0xb8
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	40008000 	.word	0x40008000
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	42021800 	.word	0x42021800

08003fa8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b0a8      	sub	sp, #160	@ 0xa0
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003fb0:	f107 030c 	add.w	r3, r7, #12
 8003fb4:	2294      	movs	r2, #148	@ 0x94
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f006 fdb3 	bl	800ab24 <memset>
  if(hrtc->Instance==RTC)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a16      	ldr	r2, [pc, #88]	@ (800401c <HAL_RTC_MspInit+0x74>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d124      	bne.n	8004012 <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003fc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003fcc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003fce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fd6:	f107 030c 	add.w	r3, r7, #12
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f004 f882 	bl	80080e4 <HAL_RCCEx_PeriphCLKConfig>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003fe6:	f7ff fe92 	bl	8003d0e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003fea:	4b0d      	ldr	r3, [pc, #52]	@ (8004020 <HAL_RTC_MspInit+0x78>)
 8003fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff0:	4a0b      	ldr	r2, [pc, #44]	@ (8004020 <HAL_RTC_MspInit+0x78>)
 8003ff2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ff6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003ffa:	4b09      	ldr	r3, [pc, #36]	@ (8004020 <HAL_RTC_MspInit+0x78>)
 8003ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffe:	4a08      	ldr	r2, [pc, #32]	@ (8004020 <HAL_RTC_MspInit+0x78>)
 8004000:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004004:	6593      	str	r3, [r2, #88]	@ 0x58
 8004006:	4b06      	ldr	r3, [pc, #24]	@ (8004020 <HAL_RTC_MspInit+0x78>)
 8004008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800400a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800400e:	60bb      	str	r3, [r7, #8]
 8004010:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004012:	bf00      	nop
 8004014:	37a0      	adds	r7, #160	@ 0xa0
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40002800 	.word	0x40002800
 8004020:	40021000 	.word	0x40021000

08004024 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b0ae      	sub	sp, #184	@ 0xb8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800402c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	605a      	str	r2, [r3, #4]
 8004036:	609a      	str	r2, [r3, #8]
 8004038:	60da      	str	r2, [r3, #12]
 800403a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800403c:	f107 0310 	add.w	r3, r7, #16
 8004040:	2294      	movs	r2, #148	@ 0x94
 8004042:	2100      	movs	r1, #0
 8004044:	4618      	mov	r0, r3
 8004046:	f006 fd6d 	bl	800ab24 <memset>
  if(hpcd->Instance==USB)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a22      	ldr	r2, [pc, #136]	@ (80040d8 <HAL_PCD_MspInit+0xb4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d13d      	bne.n	80040d0 <HAL_PCD_MspInit+0xac>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004054:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004058:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800405a:	2300      	movs	r3, #0
 800405c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004060:	f107 0310 	add.w	r3, r7, #16
 8004064:	4618      	mov	r0, r3
 8004066:	f004 f83d 	bl	80080e4 <HAL_RCCEx_PeriphCLKConfig>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8004070:	f7ff fe4d 	bl	8003d0e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004074:	4b19      	ldr	r3, [pc, #100]	@ (80040dc <HAL_PCD_MspInit+0xb8>)
 8004076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004078:	4a18      	ldr	r2, [pc, #96]	@ (80040dc <HAL_PCD_MspInit+0xb8>)
 800407a:	f043 0301 	orr.w	r3, r3, #1
 800407e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004080:	4b16      	ldr	r3, [pc, #88]	@ (80040dc <HAL_PCD_MspInit+0xb8>)
 8004082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800408c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004090:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004094:	2302      	movs	r3, #2
 8004096:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800409a:	2300      	movs	r3, #0
 800409c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040a0:	2300      	movs	r3, #0
 80040a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80040a6:	230a      	movs	r3, #10
 80040a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040ac:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80040b0:	4619      	mov	r1, r3
 80040b2:	480b      	ldr	r0, [pc, #44]	@ (80040e0 <HAL_PCD_MspInit+0xbc>)
 80040b4:	f002 fcee 	bl	8006a94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80040b8:	4b08      	ldr	r3, [pc, #32]	@ (80040dc <HAL_PCD_MspInit+0xb8>)
 80040ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040bc:	4a07      	ldr	r2, [pc, #28]	@ (80040dc <HAL_PCD_MspInit+0xb8>)
 80040be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80040c2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80040c4:	4b05      	ldr	r3, [pc, #20]	@ (80040dc <HAL_PCD_MspInit+0xb8>)
 80040c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040cc:	60bb      	str	r3, [r7, #8]
 80040ce:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80040d0:	bf00      	nop
 80040d2:	37b8      	adds	r7, #184	@ 0xb8
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	4000d400 	.word	0x4000d400
 80040dc:	40021000 	.word	0x40021000
 80040e0:	42020000 	.word	0x42020000

080040e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040e8:	bf00      	nop
 80040ea:	e7fd      	b.n	80040e8 <NMI_Handler+0x4>

080040ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040f0:	bf00      	nop
 80040f2:	e7fd      	b.n	80040f0 <HardFault_Handler+0x4>

080040f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040f4:	b480      	push	{r7}
 80040f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040f8:	bf00      	nop
 80040fa:	e7fd      	b.n	80040f8 <MemManage_Handler+0x4>

080040fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004100:	bf00      	nop
 8004102:	e7fd      	b.n	8004100 <BusFault_Handler+0x4>

08004104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004104:	b480      	push	{r7}
 8004106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004108:	bf00      	nop
 800410a:	e7fd      	b.n	8004108 <UsageFault_Handler+0x4>

0800410c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004110:	bf00      	nop
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr

0800411a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800411a:	b480      	push	{r7}
 800411c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800411e:	bf00      	nop
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800412c:	bf00      	nop
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800413a:	f000 fd75 	bl	8004c28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800413e:	bf00      	nop
 8004140:	bd80      	pop	{r7, pc}
	...

08004144 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004148:	4802      	ldr	r0, [pc, #8]	@ (8004154 <FDCAN1_IT0_IRQHandler+0x10>)
 800414a:	f002 fa43 	bl	80065d4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800414e:	bf00      	nop
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000258 	.word	0x20000258

08004158 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
  return 1;
 800415c:	2301      	movs	r3, #1
}
 800415e:	4618      	mov	r0, r3
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <_kill>:

int _kill(int pid, int sig)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004172:	f006 fd49 	bl	800ac08 <__errno>
 8004176:	4603      	mov	r3, r0
 8004178:	2216      	movs	r2, #22
 800417a:	601a      	str	r2, [r3, #0]
  return -1;
 800417c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004180:	4618      	mov	r0, r3
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <_exit>:

void _exit (int status)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004190:	f04f 31ff 	mov.w	r1, #4294967295
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f7ff ffe7 	bl	8004168 <_kill>
  while (1) {}    /* Make sure we hang here */
 800419a:	bf00      	nop
 800419c:	e7fd      	b.n	800419a <_exit+0x12>

0800419e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b086      	sub	sp, #24
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	60f8      	str	r0, [r7, #12]
 80041a6:	60b9      	str	r1, [r7, #8]
 80041a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041aa:	2300      	movs	r3, #0
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	e00a      	b.n	80041c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041b0:	f3af 8000 	nop.w
 80041b4:	4601      	mov	r1, r0
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	60ba      	str	r2, [r7, #8]
 80041bc:	b2ca      	uxtb	r2, r1
 80041be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	3301      	adds	r3, #1
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	dbf0      	blt.n	80041b0 <_read+0x12>
  }

  return len;
 80041ce:	687b      	ldr	r3, [r7, #4]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3718      	adds	r7, #24
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041e4:	2300      	movs	r3, #0
 80041e6:	617b      	str	r3, [r7, #20]
 80041e8:	e009      	b.n	80041fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	1c5a      	adds	r2, r3, #1
 80041ee:	60ba      	str	r2, [r7, #8]
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7ff fd7e 	bl	8003cf4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	3301      	adds	r3, #1
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	697a      	ldr	r2, [r7, #20]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	429a      	cmp	r2, r3
 8004204:	dbf1      	blt.n	80041ea <_write+0x12>
  }
  return len;
 8004206:	687b      	ldr	r3, [r7, #4]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <_close>:

int _close(int file)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004218:	f04f 33ff 	mov.w	r3, #4294967295
}
 800421c:	4618      	mov	r0, r3
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004238:	605a      	str	r2, [r3, #4]
  return 0;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <_isatty>:

int _isatty(int file)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004250:	2301      	movs	r3, #1
}
 8004252:	4618      	mov	r0, r3
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr

0800425e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800425e:	b480      	push	{r7}
 8004260:	b085      	sub	sp, #20
 8004262:	af00      	add	r7, sp, #0
 8004264:	60f8      	str	r0, [r7, #12]
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	3714      	adds	r7, #20
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004280:	4a14      	ldr	r2, [pc, #80]	@ (80042d4 <_sbrk+0x5c>)
 8004282:	4b15      	ldr	r3, [pc, #84]	@ (80042d8 <_sbrk+0x60>)
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800428c:	4b13      	ldr	r3, [pc, #76]	@ (80042dc <_sbrk+0x64>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d102      	bne.n	800429a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004294:	4b11      	ldr	r3, [pc, #68]	@ (80042dc <_sbrk+0x64>)
 8004296:	4a12      	ldr	r2, [pc, #72]	@ (80042e0 <_sbrk+0x68>)
 8004298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800429a:	4b10      	ldr	r3, [pc, #64]	@ (80042dc <_sbrk+0x64>)
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4413      	add	r3, r2
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d207      	bcs.n	80042b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042a8:	f006 fcae 	bl	800ac08 <__errno>
 80042ac:	4603      	mov	r3, r0
 80042ae:	220c      	movs	r2, #12
 80042b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042b2:	f04f 33ff 	mov.w	r3, #4294967295
 80042b6:	e009      	b.n	80042cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042b8:	4b08      	ldr	r3, [pc, #32]	@ (80042dc <_sbrk+0x64>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042be:	4b07      	ldr	r3, [pc, #28]	@ (80042dc <_sbrk+0x64>)
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4413      	add	r3, r2
 80042c6:	4a05      	ldr	r2, [pc, #20]	@ (80042dc <_sbrk+0x64>)
 80042c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042ca:	68fb      	ldr	r3, [r7, #12]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3718      	adds	r7, #24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	20030000 	.word	0x20030000
 80042d8:	00000400 	.word	0x00000400
 80042dc:	20000a90 	.word	0x20000a90
 80042e0:	20000be8 	.word	0x20000be8

080042e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80042e8:	4b06      	ldr	r3, [pc, #24]	@ (8004304 <SystemInit+0x20>)
 80042ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ee:	4a05      	ldr	r2, [pc, #20]	@ (8004304 <SystemInit+0x20>)
 80042f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80042f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80042f8:	bf00      	nop
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	e000ed00 	.word	0xe000ed00

08004308 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8004308:	b480      	push	{r7}
 800430a:	b087      	sub	sp, #28
 800430c:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 800430e:	4b4f      	ldr	r3, [pc, #316]	@ (800444c <SystemCoreClockUpdate+0x144>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0308 	and.w	r3, r3, #8
 8004316:	2b00      	cmp	r3, #0
 8004318:	d107      	bne.n	800432a <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 800431a:	4b4c      	ldr	r3, [pc, #304]	@ (800444c <SystemCoreClockUpdate+0x144>)
 800431c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004320:	0a1b      	lsrs	r3, r3, #8
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	617b      	str	r3, [r7, #20]
 8004328:	e005      	b.n	8004336 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 800432a:	4b48      	ldr	r3, [pc, #288]	@ (800444c <SystemCoreClockUpdate+0x144>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	091b      	lsrs	r3, r3, #4
 8004330:	f003 030f 	and.w	r3, r3, #15
 8004334:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8004336:	4a46      	ldr	r2, [pc, #280]	@ (8004450 <SystemCoreClockUpdate+0x148>)
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800433e:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004340:	4b42      	ldr	r3, [pc, #264]	@ (800444c <SystemCoreClockUpdate+0x144>)
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 030c 	and.w	r3, r3, #12
 8004348:	2b0c      	cmp	r3, #12
 800434a:	d866      	bhi.n	800441a <SystemCoreClockUpdate+0x112>
 800434c:	a201      	add	r2, pc, #4	@ (adr r2, 8004354 <SystemCoreClockUpdate+0x4c>)
 800434e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004352:	bf00      	nop
 8004354:	08004389 	.word	0x08004389
 8004358:	0800441b 	.word	0x0800441b
 800435c:	0800441b 	.word	0x0800441b
 8004360:	0800441b 	.word	0x0800441b
 8004364:	08004391 	.word	0x08004391
 8004368:	0800441b 	.word	0x0800441b
 800436c:	0800441b 	.word	0x0800441b
 8004370:	0800441b 	.word	0x0800441b
 8004374:	08004399 	.word	0x08004399
 8004378:	0800441b 	.word	0x0800441b
 800437c:	0800441b 	.word	0x0800441b
 8004380:	0800441b 	.word	0x0800441b
 8004384:	080043a1 	.word	0x080043a1
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8004388:	4a32      	ldr	r2, [pc, #200]	@ (8004454 <SystemCoreClockUpdate+0x14c>)
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	6013      	str	r3, [r2, #0]
      break;
 800438e:	e048      	b.n	8004422 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8004390:	4b30      	ldr	r3, [pc, #192]	@ (8004454 <SystemCoreClockUpdate+0x14c>)
 8004392:	4a31      	ldr	r2, [pc, #196]	@ (8004458 <SystemCoreClockUpdate+0x150>)
 8004394:	601a      	str	r2, [r3, #0]
      break;
 8004396:	e044      	b.n	8004422 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8004398:	4b2e      	ldr	r3, [pc, #184]	@ (8004454 <SystemCoreClockUpdate+0x14c>)
 800439a:	4a30      	ldr	r2, [pc, #192]	@ (800445c <SystemCoreClockUpdate+0x154>)
 800439c:	601a      	str	r2, [r3, #0]
      break;
 800439e:	e040      	b.n	8004422 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80043a0:	4b2a      	ldr	r3, [pc, #168]	@ (800444c <SystemCoreClockUpdate+0x144>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0303 	and.w	r3, r3, #3
 80043a8:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 80043aa:	4b28      	ldr	r3, [pc, #160]	@ (800444c <SystemCoreClockUpdate+0x144>)
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	091b      	lsrs	r3, r3, #4
 80043b0:	f003 030f 	and.w	r3, r3, #15
 80043b4:	3301      	adds	r3, #1
 80043b6:	60bb      	str	r3, [r7, #8]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d003      	beq.n	80043c6 <SystemCoreClockUpdate+0xbe>
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2b03      	cmp	r3, #3
 80043c2:	d006      	beq.n	80043d2 <SystemCoreClockUpdate+0xca>
 80043c4:	e00b      	b.n	80043de <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80043c6:	4a24      	ldr	r2, [pc, #144]	@ (8004458 <SystemCoreClockUpdate+0x150>)
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ce:	613b      	str	r3, [r7, #16]
          break;
 80043d0:	e00b      	b.n	80043ea <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80043d2:	4a22      	ldr	r2, [pc, #136]	@ (800445c <SystemCoreClockUpdate+0x154>)
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043da:	613b      	str	r3, [r7, #16]
          break;
 80043dc:	e005      	b.n	80043ea <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e6:	613b      	str	r3, [r7, #16]
          break;
 80043e8:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80043ea:	4b18      	ldr	r3, [pc, #96]	@ (800444c <SystemCoreClockUpdate+0x144>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	0a1b      	lsrs	r3, r3, #8
 80043f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	fb02 f303 	mul.w	r3, r2, r3
 80043fa:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80043fc:	4b13      	ldr	r3, [pc, #76]	@ (800444c <SystemCoreClockUpdate+0x144>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	0e5b      	lsrs	r3, r3, #25
 8004402:	f003 0303 	and.w	r3, r3, #3
 8004406:	3301      	adds	r3, #1
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	fbb2 f3f3 	udiv	r3, r2, r3
 8004414:	4a0f      	ldr	r2, [pc, #60]	@ (8004454 <SystemCoreClockUpdate+0x14c>)
 8004416:	6013      	str	r3, [r2, #0]
      break;
 8004418:	e003      	b.n	8004422 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 800441a:	4a0e      	ldr	r2, [pc, #56]	@ (8004454 <SystemCoreClockUpdate+0x14c>)
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	6013      	str	r3, [r2, #0]
      break;
 8004420:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8004422:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <SystemCoreClockUpdate+0x144>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	091b      	lsrs	r3, r3, #4
 8004428:	f003 030f 	and.w	r3, r3, #15
 800442c:	4a0c      	ldr	r2, [pc, #48]	@ (8004460 <SystemCoreClockUpdate+0x158>)
 800442e:	5cd3      	ldrb	r3, [r2, r3]
 8004430:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8004432:	4b08      	ldr	r3, [pc, #32]	@ (8004454 <SystemCoreClockUpdate+0x14c>)
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	fa22 f303 	lsr.w	r3, r2, r3
 800443c:	4a05      	ldr	r2, [pc, #20]	@ (8004454 <SystemCoreClockUpdate+0x14c>)
 800443e:	6013      	str	r3, [r2, #0]
}
 8004440:	bf00      	nop
 8004442:	371c      	adds	r7, #28
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	40021000 	.word	0x40021000
 8004450:	0800cab8 	.word	0x0800cab8
 8004454:	20000000 	.word	0x20000000
 8004458:	00f42400 	.word	0x00f42400
 800445c:	007a1200 	.word	0x007a1200
 8004460:	0800caa0 	.word	0x0800caa0

08004464 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8004464:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800449c <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004468:	f7ff ff3c 	bl	80042e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800446c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800446e:	e003      	b.n	8004478 <LoopCopyDataInit>

08004470 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004470:	4b0b      	ldr	r3, [pc, #44]	@ (80044a0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004472:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004474:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004476:	3104      	adds	r1, #4

08004478 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004478:	480a      	ldr	r0, [pc, #40]	@ (80044a4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800447a:	4b0b      	ldr	r3, [pc, #44]	@ (80044a8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800447c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800447e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004480:	d3f6      	bcc.n	8004470 <CopyDataInit>
	ldr	r2, =_sbss
 8004482:	4a0a      	ldr	r2, [pc, #40]	@ (80044ac <LoopForever+0x12>)
	b	LoopFillZerobss
 8004484:	e002      	b.n	800448c <LoopFillZerobss>

08004486 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004486:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004488:	f842 3b04 	str.w	r3, [r2], #4

0800448c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800448c:	4b08      	ldr	r3, [pc, #32]	@ (80044b0 <LoopForever+0x16>)
	cmp	r2, r3
 800448e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004490:	d3f9      	bcc.n	8004486 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004492:	f006 fbbf 	bl	800ac14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004496:	f7ff f8d3 	bl	8003640 <main>

0800449a <LoopForever>:

LoopForever:
    b LoopForever
 800449a:	e7fe      	b.n	800449a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800449c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 80044a0:	0800ceb0 	.word	0x0800ceb0
	ldr	r0, =_sdata
 80044a4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80044a8:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 80044ac:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 80044b0:	20000be4 	.word	0x20000be4

080044b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80044b4:	e7fe      	b.n	80044b4 <ADC1_2_IRQHandler>

080044b6 <_ardupilot_indication_NotifyState_decode>:
}

/*
 decode ardupilot_indication_NotifyState, return true on failure, false on success
*/
bool _ardupilot_indication_NotifyState_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct ardupilot_indication_NotifyState* msg, bool tao) {
 80044b6:	b580      	push	{r7, lr}
 80044b8:	b088      	sub	sp, #32
 80044ba:	af02      	add	r7, sp, #8
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	607a      	str	r2, [r7, #4]
 80044c2:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data_type);
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	6819      	ldr	r1, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	2300      	movs	r3, #0
 80044ce:	2208      	movs	r2, #8
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f7fd faf3 	bl	8001abc <canardDecodeScalar>

    *bit_ofs += 8;
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f103 0208 	add.w	r2, r3, #8
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data.len);
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	6819      	ldr	r1, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	3301      	adds	r3, #1
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	2300      	movs	r3, #0
 80044ee:	2208      	movs	r2, #8
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f7fd fae3 	bl	8001abc <canardDecodeScalar>
    *bit_ofs += 8;
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f103 0208 	add.w	r2, r3, #8
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	601a      	str	r2, [r3, #0]
#pragma GCC diagnostic ignored "-Wtype-limits"
    if (msg->aux_data.len > 255) {
        return true; /* invalid value */
    }
#pragma GCC diagnostic pop
    for (size_t i=0; i < msg->aux_data.len; i++) {
 8004502:	2300      	movs	r3, #0
 8004504:	617b      	str	r3, [r7, #20]
 8004506:	e014      	b.n	8004532 <_ardupilot_indication_NotifyState_decode+0x7c>




        canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->aux_data.data[i]);
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	6819      	ldr	r1, [r3, #0]
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	4413      	add	r3, r2
 8004512:	3302      	adds	r3, #2
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	2300      	movs	r3, #0
 8004518:	2208      	movs	r2, #8
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f7fd face 	bl	8001abc <canardDecodeScalar>

        *bit_ofs += 8;
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f103 0208 	add.w	r2, r3, #8
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < msg->aux_data.len; i++) {
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	3301      	adds	r3, #1
 8004530:	617b      	str	r3, [r7, #20]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	785b      	ldrb	r3, [r3, #1]
 8004536:	461a      	mov	r2, r3
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	4293      	cmp	r3, r2
 800453c:	d3e4      	bcc.n	8004508 <_ardupilot_indication_NotifyState_decode+0x52>





    canardDecodeScalar(transfer, *bit_ofs, 64, false, &msg->vehicle_state);
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	6819      	ldr	r1, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004548:	9300      	str	r3, [sp, #0]
 800454a:	2300      	movs	r3, #0
 800454c:	2240      	movs	r2, #64	@ 0x40
 800454e:	68f8      	ldr	r0, [r7, #12]
 8004550:	f7fd fab4 	bl	8001abc <canardDecodeScalar>

    *bit_ofs += 64;
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	601a      	str	r2, [r3, #0]





    return false; /* success */
 8004560:	2300      	movs	r3, #0

}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <ardupilot_indication_NotifyState_decode>:
}

/*
  return true if the decode is invalid
 */
bool ardupilot_indication_NotifyState_decode(const CanardRxTransfer* transfer, struct ardupilot_indication_NotifyState* msg) {
 800456a:	b580      	push	{r7, lr}
 800456c:	b084      	sub	sp, #16
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
 8004572:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > ARDUPILOT_INDICATION_NOTIFYSTATE_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 8004574:	2300      	movs	r3, #0
 8004576:	60bb      	str	r3, [r7, #8]
    if (_ardupilot_indication_NotifyState_decode(transfer, &bit_ofs, msg,
 8004578:	f107 0108 	add.w	r1, r7, #8
 800457c:	2301      	movs	r3, #1
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f7ff ff98 	bl	80044b6 <_ardupilot_indication_NotifyState_decode>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d001      	beq.n	8004590 <ardupilot_indication_NotifyState_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 800458c:	2301      	movs	r3, #1
 800458e:	e00c      	b.n	80045aa <ardupilot_indication_NotifyState_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	3307      	adds	r3, #7
 8004594:	08db      	lsrs	r3, r3, #3
 8004596:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	8a9b      	ldrh	r3, [r3, #20]
 800459c:	461a      	mov	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	4293      	cmp	r3, r2
 80045a2:	bf14      	ite	ne
 80045a4:	2301      	movne	r3, #1
 80045a6:	2300      	moveq	r3, #0
 80045a8:	b2db      	uxtb	r3, r3
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
	...

080045b4 <_uavcan_equipment_esc_RawCommand_decode>:
}

/*
 decode uavcan_equipment_esc_RawCommand, return true on failure, false on success
*/
bool _uavcan_equipment_esc_RawCommand_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_equipment_esc_RawCommand* msg, bool tao) {
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af02      	add	r7, sp, #8
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	60b9      	str	r1, [r7, #8]
 80045be:	607a      	str	r2, [r7, #4]
 80045c0:	70fb      	strb	r3, [r7, #3]





    if (!tao) {
 80045c2:	78fb      	ldrb	r3, [r7, #3]
 80045c4:	f083 0301 	eor.w	r3, r3, #1
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00e      	beq.n	80045ec <_uavcan_equipment_esc_RawCommand_decode+0x38>


        canardDecodeScalar(transfer, *bit_ofs, 5, false, &msg->cmd.len);
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	6819      	ldr	r1, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	9300      	str	r3, [sp, #0]
 80045d6:	2300      	movs	r3, #0
 80045d8:	2205      	movs	r2, #5
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f7fd fa6e 	bl	8001abc <canardDecodeScalar>
        *bit_ofs += 5;
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	1d5a      	adds	r2, r3, #5
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	e00e      	b.n	800460a <_uavcan_equipment_esc_RawCommand_decode+0x56>



    } else {

        msg->cmd.len = ((transfer->payload_len*8)-*bit_ofs)/14;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8a9b      	ldrh	r3, [r3, #20]
 80045f0:	00db      	lsls	r3, r3, #3
 80045f2:	461a      	mov	r2, r3
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	085b      	lsrs	r3, r3, #1
 80045fc:	4a18      	ldr	r2, [pc, #96]	@ (8004660 <_uavcan_equipment_esc_RawCommand_decode+0xac>)
 80045fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004602:	089b      	lsrs	r3, r3, #2
 8004604:	b2da      	uxtb	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	701a      	strb	r2, [r3, #0]



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    if (msg->cmd.len > 20) {
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	2b14      	cmp	r3, #20
 8004610:	d901      	bls.n	8004616 <_uavcan_equipment_esc_RawCommand_decode+0x62>
        return true; /* invalid value */
 8004612:	2301      	movs	r3, #1
 8004614:	e01f      	b.n	8004656 <_uavcan_equipment_esc_RawCommand_decode+0xa2>
    }
#pragma GCC diagnostic pop
    for (size_t i=0; i < msg->cmd.len; i++) {
 8004616:	2300      	movs	r3, #0
 8004618:	617b      	str	r3, [r7, #20]
 800461a:	e015      	b.n	8004648 <_uavcan_equipment_esc_RawCommand_decode+0x94>




        canardDecodeScalar(transfer, *bit_ofs, 14, true, &msg->cmd.data[i]);
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	6819      	ldr	r1, [r3, #0]
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	4413      	add	r3, r2
 8004628:	3302      	adds	r3, #2
 800462a:	9300      	str	r3, [sp, #0]
 800462c:	2301      	movs	r3, #1
 800462e:	220e      	movs	r2, #14
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f7fd fa43 	bl	8001abc <canardDecodeScalar>

        *bit_ofs += 14;
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f103 020e 	add.w	r2, r3, #14
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < msg->cmd.len; i++) {
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	3301      	adds	r3, #1
 8004646:	617b      	str	r3, [r7, #20]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	461a      	mov	r2, r3
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	4293      	cmp	r3, r2
 8004652:	d3e3      	bcc.n	800461c <_uavcan_equipment_esc_RawCommand_decode+0x68>





    return false; /* success */
 8004654:	2300      	movs	r3, #0

}
 8004656:	4618      	mov	r0, r3
 8004658:	3718      	adds	r7, #24
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	92492493 	.word	0x92492493

08004664 <uavcan_equipment_esc_RawCommand_decode>:
}

/*
  return true if the decode is invalid
 */
bool uavcan_equipment_esc_RawCommand_decode(const CanardRxTransfer* transfer, struct uavcan_equipment_esc_RawCommand* msg) {
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 800466e:	2300      	movs	r3, #0
 8004670:	60bb      	str	r3, [r7, #8]
    if (_uavcan_equipment_esc_RawCommand_decode(transfer, &bit_ofs, msg,
 8004672:	f107 0108 	add.w	r1, r7, #8
 8004676:	2301      	movs	r3, #1
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7ff ff9a 	bl	80045b4 <_uavcan_equipment_esc_RawCommand_decode>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <uavcan_equipment_esc_RawCommand_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8004686:	2301      	movs	r3, #1
 8004688:	e00c      	b.n	80046a4 <uavcan_equipment_esc_RawCommand_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	3307      	adds	r3, #7
 800468e:	08db      	lsrs	r3, r3, #3
 8004690:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	8a9b      	ldrh	r3, [r3, #20]
 8004696:	461a      	mov	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	4293      	cmp	r3, r2
 800469c:	bf14      	ite	ne
 800469e:	2301      	movne	r3, #1
 80046a0:	2300      	moveq	r3, #0
 80046a2:	b2db      	uxtb	r3, r3
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <_uavcan_protocol_HardwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_HardwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao) {
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b088      	sub	sp, #32
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
 80046b8:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	6819      	ldr	r1, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2208      	movs	r2, #8
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f7fd fb83 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 8;
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f103 0208 	add.w	r2, r3, #8
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	6819      	ldr	r1, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3301      	adds	r3, #1
 80046dc:	2208      	movs	r2, #8
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f7fd fb75 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 8;
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f103 0208 	add.w	r2, r3, #8
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	601a      	str	r2, [r3, #0]





    for (size_t i=0; i < 16; i++) {
 80046f0:	2300      	movs	r3, #0
 80046f2:	61fb      	str	r3, [r7, #28]
 80046f4:	e012      	b.n	800471c <_uavcan_protocol_HardwareVersion_encode+0x70>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->unique_id[i]);
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	6819      	ldr	r1, [r3, #0]
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	4413      	add	r3, r2
 8004700:	3302      	adds	r3, #2
 8004702:	2208      	movs	r2, #8
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f7fd fb62 	bl	8001dce <canardEncodeScalar>

        *bit_ofs += 8;
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f103 0208 	add.w	r2, r3, #8
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < 16; i++) {
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	3301      	adds	r3, #1
 800471a:	61fb      	str	r3, [r7, #28]
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	2b0f      	cmp	r3, #15
 8004720:	d9e9      	bls.n	80046f6 <_uavcan_protocol_HardwareVersion_encode+0x4a>





    if (!tao) {
 8004722:	78fb      	ldrb	r3, [r7, #3]
 8004724:	f083 0301 	eor.w	r3, r3, #1
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00d      	beq.n	800474a <_uavcan_protocol_HardwareVersion_encode+0x9e>


        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.len);
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	6819      	ldr	r1, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	3312      	adds	r3, #18
 8004736:	2208      	movs	r2, #8
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f7fd fb48 	bl	8001dce <canardEncodeScalar>
        *bit_ofs += 8;
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f103 0208 	add.w	r2, r3, #8
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t certificate_of_authenticity_len = msg->certificate_of_authenticity.len > 255 ? 255 : msg->certificate_of_authenticity.len;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	7c9b      	ldrb	r3, [r3, #18]
 800474e:	617b      	str	r3, [r7, #20]
#pragma GCC diagnostic pop
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 8004750:	2300      	movs	r3, #0
 8004752:	61bb      	str	r3, [r7, #24]
 8004754:	e013      	b.n	800477e <_uavcan_protocol_HardwareVersion_encode+0xd2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.data[i]);
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	6819      	ldr	r1, [r3, #0]
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	3310      	adds	r3, #16
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	4413      	add	r3, r2
 8004762:	3303      	adds	r3, #3
 8004764:	2208      	movs	r2, #8
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f7fd fb31 	bl	8001dce <canardEncodeScalar>

        *bit_ofs += 8;
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f103 0208 	add.w	r2, r3, #8
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	3301      	adds	r3, #1
 800477c:	61bb      	str	r3, [r7, #24]
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	429a      	cmp	r2, r3
 8004784:	d3e7      	bcc.n	8004756 <_uavcan_protocol_HardwareVersion_encode+0xaa>





}
 8004786:	bf00      	nop
 8004788:	bf00      	nop
 800478a:	3720      	adds	r7, #32
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <_uavcan_protocol_NodeStatus_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
static inline bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
 800479c:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	6819      	ldr	r1, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2220      	movs	r2, #32
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f7fd fb11 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 32;
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f103 0220 	add.w	r2, r3, #32
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	6819      	ldr	r1, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3304      	adds	r3, #4
 80047c0:	2202      	movs	r2, #2
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f7fd fb03 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 2;
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	1c9a      	adds	r2, r3, #2
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	6819      	ldr	r1, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	3305      	adds	r3, #5
 80047da:	2203      	movs	r2, #3
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f7fd faf6 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 3;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	1cda      	adds	r2, r3, #3
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	6819      	ldr	r1, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3306      	adds	r3, #6
 80047f4:	2203      	movs	r2, #3
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f7fd fae9 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 3;
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	1cda      	adds	r2, r3, #3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	6819      	ldr	r1, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	3308      	adds	r3, #8
 800480e:	2210      	movs	r2, #16
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f7fd fadc 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 16;
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f103 0210 	add.w	r2, r3, #16
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	601a      	str	r2, [r3, #0]





}
 8004822:	bf00      	nop
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <_uavcan_protocol_SoftwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_SoftwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao) {
 800482a:	b580      	push	{r7, lr}
 800482c:	b084      	sub	sp, #16
 800482e:	af00      	add	r7, sp, #0
 8004830:	60f8      	str	r0, [r7, #12]
 8004832:	60b9      	str	r1, [r7, #8]
 8004834:	607a      	str	r2, [r7, #4]
 8004836:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	6819      	ldr	r1, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2208      	movs	r2, #8
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f7fd fac4 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 8;
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f103 0208 	add.w	r2, r3, #8
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	6819      	ldr	r1, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	3301      	adds	r3, #1
 800485a:	2208      	movs	r2, #8
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f7fd fab6 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 8;
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f103 0208 	add.w	r2, r3, #8
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->optional_field_flags);
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	6819      	ldr	r1, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	3302      	adds	r3, #2
 8004876:	2208      	movs	r2, #8
 8004878:	68f8      	ldr	r0, [r7, #12]
 800487a:	f7fd faa8 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 8;
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f103 0208 	add.w	r2, r3, #8
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->vcs_commit);
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	6819      	ldr	r1, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	3304      	adds	r3, #4
 8004892:	2220      	movs	r2, #32
 8004894:	68f8      	ldr	r0, [r7, #12]
 8004896:	f7fd fa9a 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 32;
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f103 0220 	add.w	r2, r3, #32
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 64, &msg->image_crc);
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	6819      	ldr	r1, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	3308      	adds	r3, #8
 80048ae:	2240      	movs	r2, #64	@ 0x40
 80048b0:	68f8      	ldr	r0, [r7, #12]
 80048b2:	f7fd fa8c 	bl	8001dce <canardEncodeScalar>

    *bit_ofs += 64;
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	601a      	str	r2, [r3, #0]





}
 80048c2:	bf00      	nop
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <_uavcan_protocol_GetNodeInfoResponse_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
static inline bool _uavcan_protocol_GetNodeInfoResponse_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao) {
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b086      	sub	sp, #24
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	607a      	str	r2, [r7, #4]
 80048d6:	70fb      	strb	r3, [r7, #3]





    _uavcan_protocol_NodeStatus_encode(buffer, bit_ofs, &msg->status, false);
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	2300      	movs	r3, #0
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f7ff ff56 	bl	8004790 <_uavcan_protocol_NodeStatus_encode>





    _uavcan_protocol_SoftwareVersion_encode(buffer, bit_ofs, &msg->software_version, false);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f103 0210 	add.w	r2, r3, #16
 80048ea:	2300      	movs	r3, #0
 80048ec:	68b9      	ldr	r1, [r7, #8]
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f7ff ff9b 	bl	800482a <_uavcan_protocol_SoftwareVersion_encode>





    _uavcan_protocol_HardwareVersion_encode(buffer, bit_ofs, &msg->hardware_version, false);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f103 0220 	add.w	r2, r3, #32
 80048fa:	2300      	movs	r3, #0
 80048fc:	68b9      	ldr	r1, [r7, #8]
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f7ff fed4 	bl	80046ac <_uavcan_protocol_HardwareVersion_encode>





    if (!tao) {
 8004904:	78fb      	ldrb	r3, [r7, #3]
 8004906:	f083 0301 	eor.w	r3, r3, #1
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00d      	beq.n	800492c <_uavcan_protocol_GetNodeInfoResponse_encode+0x62>


        canardEncodeScalar(buffer, *bit_ofs, 7, &msg->name.len);
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	6819      	ldr	r1, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 800491a:	2207      	movs	r2, #7
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f7fd fa56 	bl	8001dce <canardEncodeScalar>
        *bit_ofs += 7;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	1dda      	adds	r2, r3, #7
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t name_len = msg->name.len > 80 ? 80 : msg->name.len;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8004932:	2b50      	cmp	r3, #80	@ 0x50
 8004934:	bf28      	it	cs
 8004936:	2350      	movcs	r3, #80	@ 0x50
 8004938:	b2db      	uxtb	r3, r3
 800493a:	613b      	str	r3, [r7, #16]
#pragma GCC diagnostic pop
    for (size_t i=0; i < name_len; i++) {
 800493c:	2300      	movs	r3, #0
 800493e:	617b      	str	r3, [r7, #20]
 8004940:	e014      	b.n	800496c <_uavcan_protocol_GetNodeInfoResponse_encode+0xa2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->name.data[i]);
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	6819      	ldr	r1, [r3, #0]
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	4413      	add	r3, r2
 8004950:	3303      	adds	r3, #3
 8004952:	2208      	movs	r2, #8
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f7fd fa3a 	bl	8001dce <canardEncodeScalar>

        *bit_ofs += 8;
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f103 0208 	add.w	r2, r3, #8
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < name_len; i++) {
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	3301      	adds	r3, #1
 800496a:	617b      	str	r3, [r7, #20]
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	429a      	cmp	r2, r3
 8004972:	d3e6      	bcc.n	8004942 <_uavcan_protocol_GetNodeInfoResponse_encode+0x78>





}
 8004974:	bf00      	nop
 8004976:	bf00      	nop
 8004978:	3718      	adds	r7, #24
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <uavcan_protocol_GetNodeInfoResponse_encode>:

uint32_t uavcan_protocol_GetNodeInfoResponse_encode(struct uavcan_protocol_GetNodeInfoResponse* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 800497e:	b580      	push	{r7, lr}
 8004980:	b084      	sub	sp, #16
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
 8004986:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE);
 800498c:	f240 1279 	movw	r2, #377	@ 0x179
 8004990:	2100      	movs	r1, #0
 8004992:	6838      	ldr	r0, [r7, #0]
 8004994:	f006 f8c6 	bl	800ab24 <memset>
    _uavcan_protocol_GetNodeInfoResponse_encode(buffer, &bit_ofs, msg, 
 8004998:	f107 010c 	add.w	r1, r7, #12
 800499c:	2301      	movs	r3, #1
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	6838      	ldr	r0, [r7, #0]
 80049a2:	f7ff ff92 	bl	80048ca <_uavcan_protocol_GetNodeInfoResponse_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	3307      	adds	r3, #7
 80049aa:	08db      	lsrs	r3, r3, #3
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <_uavcan_protocol_NodeStatus_encode>:
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
 80049c0:	70fb      	strb	r3, [r7, #3]
    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	6819      	ldr	r1, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2220      	movs	r2, #32
 80049ca:	68f8      	ldr	r0, [r7, #12]
 80049cc:	f7fd f9ff 	bl	8001dce <canardEncodeScalar>
    *bit_ofs += 32;
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f103 0220 	add.w	r2, r3, #32
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	601a      	str	r2, [r3, #0]
    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	6819      	ldr	r1, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	3304      	adds	r3, #4
 80049e4:	2202      	movs	r2, #2
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7fd f9f1 	bl	8001dce <canardEncodeScalar>
    *bit_ofs += 2;
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	1c9a      	adds	r2, r3, #2
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	601a      	str	r2, [r3, #0]
    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	6819      	ldr	r1, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	3305      	adds	r3, #5
 80049fe:	2203      	movs	r2, #3
 8004a00:	68f8      	ldr	r0, [r7, #12]
 8004a02:	f7fd f9e4 	bl	8001dce <canardEncodeScalar>
    *bit_ofs += 3;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	1cda      	adds	r2, r3, #3
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	601a      	str	r2, [r3, #0]
    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	6819      	ldr	r1, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	3306      	adds	r3, #6
 8004a18:	2203      	movs	r2, #3
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f7fd f9d7 	bl	8001dce <canardEncodeScalar>
    *bit_ofs += 3;
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	1cda      	adds	r2, r3, #3
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	601a      	str	r2, [r3, #0]
    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	6819      	ldr	r1, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	3308      	adds	r3, #8
 8004a32:	2210      	movs	r2, #16
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f7fd f9ca 	bl	8001dce <canardEncodeScalar>
    *bit_ofs += 16;
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f103 0210 	add.w	r2, r3, #16
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	601a      	str	r2, [r3, #0]
}
 8004a46:	bf00      	nop
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <_uavcan_protocol_NodeStatus_decode>:

/*
 decode uavcan_protocol_NodeStatus, return true on failure, false on success
*/
bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b086      	sub	sp, #24
 8004a52:	af02      	add	r7, sp, #8
 8004a54:	60f8      	str	r0, [r7, #12]
 8004a56:	60b9      	str	r1, [r7, #8]
 8004a58:	607a      	str	r2, [r7, #4]
 8004a5a:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 32, false, &msg->uptime_sec);
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	6819      	ldr	r1, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	9300      	str	r3, [sp, #0]
 8004a64:	2300      	movs	r3, #0
 8004a66:	2220      	movs	r2, #32
 8004a68:	68f8      	ldr	r0, [r7, #12]
 8004a6a:	f7fd f827 	bl	8001abc <canardDecodeScalar>

    *bit_ofs += 32;
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f103 0220 	add.w	r2, r3, #32
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 2, false, &msg->health);
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	6819      	ldr	r1, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	3304      	adds	r3, #4
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	2300      	movs	r3, #0
 8004a86:	2202      	movs	r2, #2
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f7fd f817 	bl	8001abc <canardDecodeScalar>

    *bit_ofs += 2;
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	1c9a      	adds	r2, r3, #2
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 3, false, &msg->mode);
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	6819      	ldr	r1, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	3305      	adds	r3, #5
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	2203      	movs	r2, #3
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f7fd f808 	bl	8001abc <canardDecodeScalar>

    *bit_ofs += 3;
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	1cda      	adds	r2, r3, #3
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 3, false, &msg->sub_mode);
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	6819      	ldr	r1, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3306      	adds	r3, #6
 8004abe:	9300      	str	r3, [sp, #0]
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	2203      	movs	r2, #3
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f7fc fff9 	bl	8001abc <canardDecodeScalar>

    *bit_ofs += 3;
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	1cda      	adds	r2, r3, #3
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	601a      	str	r2, [r3, #0]





    canardDecodeScalar(transfer, *bit_ofs, 16, false, &msg->vendor_specific_status_code);
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	6819      	ldr	r1, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3308      	adds	r3, #8
 8004adc:	9300      	str	r3, [sp, #0]
 8004ade:	2300      	movs	r3, #0
 8004ae0:	2210      	movs	r2, #16
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f7fc ffea 	bl	8001abc <canardDecodeScalar>

    *bit_ofs += 16;
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f103 0210 	add.w	r2, r3, #16
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	601a      	str	r2, [r3, #0]





    return false; /* success */
 8004af4:	2300      	movs	r3, #0

}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <uavcan_protocol_NodeStatus_encode>:

uint32_t uavcan_protocol_NodeStatus_encode(struct uavcan_protocol_NodeStatus* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b084      	sub	sp, #16
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
 8004b06:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE);
 8004b0c:	2207      	movs	r2, #7
 8004b0e:	2100      	movs	r1, #0
 8004b10:	6838      	ldr	r0, [r7, #0]
 8004b12:	f006 f807 	bl	800ab24 <memset>
    _uavcan_protocol_NodeStatus_encode(buffer, &bit_ofs, msg, 
 8004b16:	f107 010c 	add.w	r1, r7, #12
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6838      	ldr	r0, [r7, #0]
 8004b20:	f7ff ff48 	bl	80049b4 <_uavcan_protocol_NodeStatus_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	3307      	adds	r3, #7
 8004b28:	08db      	lsrs	r3, r3, #3
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <uavcan_protocol_NodeStatus_decode>:

/*
  return true if the decode is invalid
 */
bool uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, struct uavcan_protocol_NodeStatus* msg) {
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b084      	sub	sp, #16
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
 8004b3a:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	60bb      	str	r3, [r7, #8]
    if (_uavcan_protocol_NodeStatus_decode(transfer, &bit_ofs, msg,
 8004b40:	f107 0108 	add.w	r1, r7, #8
 8004b44:	2301      	movs	r3, #1
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f7ff ff80 	bl	8004a4e <_uavcan_protocol_NodeStatus_decode>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d001      	beq.n	8004b58 <uavcan_protocol_NodeStatus_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8004b54:	2301      	movs	r3, #1
 8004b56:	e00c      	b.n	8004b72 <uavcan_protocol_NodeStatus_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	3307      	adds	r3, #7
 8004b5c:	08db      	lsrs	r3, r3, #3
 8004b5e:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	8a9b      	ldrh	r3, [r3, #20]
 8004b64:	461a      	mov	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	bf14      	ite	ne
 8004b6c:	2301      	movne	r3, #1
 8004b6e:	2300      	moveq	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b082      	sub	sp, #8
 8004b7e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004b80:	2300      	movs	r3, #0
 8004b82:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8004b84:	2004      	movs	r0, #4
 8004b86:	f001 f8df 	bl	8005d48 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8004b8a:	f7ff fbbd 	bl	8004308 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004b8e:	2000      	movs	r0, #0
 8004b90:	f000 f80e 	bl	8004bb0 <HAL_InitTick>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d002      	beq.n	8004ba0 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	71fb      	strb	r3, [r7, #7]
 8004b9e:	e001      	b.n	8004ba4 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004ba0:	f7ff f8bc 	bl	8003d1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004ba4:	79fb      	ldrb	r3, [r7, #7]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
	...

08004bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004bbc:	4b17      	ldr	r3, [pc, #92]	@ (8004c1c <HAL_InitTick+0x6c>)
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d023      	beq.n	8004c0c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004bc4:	4b16      	ldr	r3, [pc, #88]	@ (8004c20 <HAL_InitTick+0x70>)
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	4b14      	ldr	r3, [pc, #80]	@ (8004c1c <HAL_InitTick+0x6c>)
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	4619      	mov	r1, r3
 8004bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f001 f8e7 	bl	8005dae <HAL_SYSTICK_Config>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10f      	bne.n	8004c06 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b07      	cmp	r3, #7
 8004bea:	d809      	bhi.n	8004c00 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004bec:	2200      	movs	r2, #0
 8004bee:	6879      	ldr	r1, [r7, #4]
 8004bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf4:	f001 f8b3 	bl	8005d5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8004c24 <HAL_InitTick+0x74>)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6013      	str	r3, [r2, #0]
 8004bfe:	e007      	b.n	8004c10 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	73fb      	strb	r3, [r7, #15]
 8004c04:	e004      	b.n	8004c10 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	73fb      	strb	r3, [r7, #15]
 8004c0a:	e001      	b.n	8004c10 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	20000008 	.word	0x20000008
 8004c20:	20000000 	.word	0x20000000
 8004c24:	20000004 	.word	0x20000004

08004c28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004c2c:	4b06      	ldr	r3, [pc, #24]	@ (8004c48 <HAL_IncTick+0x20>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	461a      	mov	r2, r3
 8004c32:	4b06      	ldr	r3, [pc, #24]	@ (8004c4c <HAL_IncTick+0x24>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4413      	add	r3, r2
 8004c38:	4a04      	ldr	r2, [pc, #16]	@ (8004c4c <HAL_IncTick+0x24>)
 8004c3a:	6013      	str	r3, [r2, #0]
}
 8004c3c:	bf00      	nop
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	20000008 	.word	0x20000008
 8004c4c:	20000a94 	.word	0x20000a94

08004c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  return uwTick;
 8004c54:	4b03      	ldr	r3, [pc, #12]	@ (8004c64 <HAL_GetTick+0x14>)
 8004c56:	681b      	ldr	r3, [r3, #0]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	20000a94 	.word	0x20000a94

08004c68 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	431a      	orrs	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	609a      	str	r2, [r3, #8]
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
 8004c96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	431a      	orrs	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	609a      	str	r2, [r3, #8]
}
 8004ca8:	bf00      	nop
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b087      	sub	sp, #28
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
 8004cdc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	3360      	adds	r3, #96	@ 0x60
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4413      	add	r3, r2
 8004cea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	4b08      	ldr	r3, [pc, #32]	@ (8004d14 <LL_ADC_SetOffset+0x44>)
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004d08:	bf00      	nop
 8004d0a:	371c      	adds	r7, #28
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr
 8004d14:	03fff000 	.word	0x03fff000

08004d18 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	3360      	adds	r3, #96	@ 0x60
 8004d26:	461a      	mov	r2, r3
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	4413      	add	r3, r2
 8004d2e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3714      	adds	r7, #20
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b087      	sub	sp, #28
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	3360      	adds	r3, #96	@ 0x60
 8004d54:	461a      	mov	r2, r3
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	4413      	add	r3, r2
 8004d5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	431a      	orrs	r2, r3
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004d6e:	bf00      	nop
 8004d70:	371c      	adds	r7, #28
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
 8004d82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	615a      	str	r2, [r3, #20]
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b087      	sub	sp, #28
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	3330      	adds	r3, #48	@ 0x30
 8004db0:	461a      	mov	r2, r3
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	0a1b      	lsrs	r3, r3, #8
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	f003 030c 	and.w	r3, r3, #12
 8004dbc:	4413      	add	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	f003 031f 	and.w	r3, r3, #31
 8004dca:	211f      	movs	r1, #31
 8004dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8004dd0:	43db      	mvns	r3, r3
 8004dd2:	401a      	ands	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	0e9b      	lsrs	r3, r3, #26
 8004dd8:	f003 011f 	and.w	r1, r3, #31
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	f003 031f 	and.w	r3, r3, #31
 8004de2:	fa01 f303 	lsl.w	r3, r1, r3
 8004de6:	431a      	orrs	r2, r3
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004dec:	bf00      	nop
 8004dee:	371c      	adds	r7, #28
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	3314      	adds	r3, #20
 8004e08:	461a      	mov	r2, r3
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	0e5b      	lsrs	r3, r3, #25
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	4413      	add	r3, r2
 8004e16:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	0d1b      	lsrs	r3, r3, #20
 8004e20:	f003 031f 	and.w	r3, r3, #31
 8004e24:	2107      	movs	r1, #7
 8004e26:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2a:	43db      	mvns	r3, r3
 8004e2c:	401a      	ands	r2, r3
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	0d1b      	lsrs	r3, r3, #20
 8004e32:	f003 031f 	and.w	r3, r3, #31
 8004e36:	6879      	ldr	r1, [r7, #4]
 8004e38:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3c:	431a      	orrs	r2, r3
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004e42:	bf00      	nop
 8004e44:	371c      	adds	r7, #28
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
	...

08004e50 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b085      	sub	sp, #20
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	401a      	ands	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f003 0318 	and.w	r3, r3, #24
 8004e72:	4908      	ldr	r1, [pc, #32]	@ (8004e94 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004e74:	40d9      	lsrs	r1, r3
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	400b      	ands	r3, r1
 8004e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004e86:	bf00      	nop
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	0007ffff 	.word	0x0007ffff

08004e98 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004ea8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	6093      	str	r3, [r2, #8]
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ecc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ed0:	d101      	bne.n	8004ed6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004ef4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ef8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f20:	d101      	bne.n	8004f26 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e000      	b.n	8004f28 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d101      	bne.n	8004f4c <LL_ADC_IsEnabled+0x18>
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e000      	b.n	8004f4e <LL_ADC_IsEnabled+0x1a>
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f003 0304 	and.w	r3, r3, #4
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	d101      	bne.n	8004f72 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e000      	b.n	8004f74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f003 0308 	and.w	r3, r3, #8
 8004f90:	2b08      	cmp	r3, #8
 8004f92:	d101      	bne.n	8004f98 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004f94:	2301      	movs	r3, #1
 8004f96:	e000      	b.n	8004f9a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
	...

08004fa8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004fa8:	b590      	push	{r4, r7, lr}
 8004faa:	b089      	sub	sp, #36	@ 0x24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e12e      	b.n	8005220 <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d109      	bne.n	8004fe4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f7fe fec7 	bl	8003d64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7ff ff67 	bl	8004ebc <LL_ADC_IsDeepPowerDownEnabled>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d004      	beq.n	8004ffe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7ff ff4d 	bl	8004e98 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4618      	mov	r0, r3
 8005004:	f7ff ff82 	bl	8004f0c <LL_ADC_IsInternalRegulatorEnabled>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d115      	bne.n	800503a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4618      	mov	r0, r3
 8005014:	f7ff ff66 	bl	8004ee4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005018:	4b83      	ldr	r3, [pc, #524]	@ (8005228 <HAL_ADC_Init+0x280>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	099b      	lsrs	r3, r3, #6
 800501e:	4a83      	ldr	r2, [pc, #524]	@ (800522c <HAL_ADC_Init+0x284>)
 8005020:	fba2 2303 	umull	r2, r3, r2, r3
 8005024:	099b      	lsrs	r3, r3, #6
 8005026:	3301      	adds	r3, #1
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800502c:	e002      	b.n	8005034 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	3b01      	subs	r3, #1
 8005032:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d1f9      	bne.n	800502e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4618      	mov	r0, r3
 8005040:	f7ff ff64 	bl	8004f0c <LL_ADC_IsInternalRegulatorEnabled>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10d      	bne.n	8005066 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800504e:	f043 0210 	orr.w	r2, r3, #16
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800505a:	f043 0201 	orr.w	r2, r3, #1
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f7ff ff75 	bl	8004f5a <LL_ADC_REG_IsConversionOngoing>
 8005070:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005076:	f003 0310 	and.w	r3, r3, #16
 800507a:	2b00      	cmp	r3, #0
 800507c:	f040 80c7 	bne.w	800520e <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	2b00      	cmp	r3, #0
 8005084:	f040 80c3 	bne.w	800520e <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800508c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005090:	f043 0202 	orr.w	r2, r3, #2
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff ff49 	bl	8004f34 <LL_ADC_IsEnabled>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d110      	bne.n	80050ca <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050a8:	4861      	ldr	r0, [pc, #388]	@ (8005230 <HAL_ADC_Init+0x288>)
 80050aa:	f7ff ff43 	bl	8004f34 <LL_ADC_IsEnabled>
 80050ae:	4604      	mov	r4, r0
 80050b0:	4860      	ldr	r0, [pc, #384]	@ (8005234 <HAL_ADC_Init+0x28c>)
 80050b2:	f7ff ff3f 	bl	8004f34 <LL_ADC_IsEnabled>
 80050b6:	4603      	mov	r3, r0
 80050b8:	4323      	orrs	r3, r4
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d105      	bne.n	80050ca <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	4619      	mov	r1, r3
 80050c4:	485c      	ldr	r0, [pc, #368]	@ (8005238 <HAL_ADC_Init+0x290>)
 80050c6:	f7ff fdcf 	bl	8004c68 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	7e5b      	ldrb	r3, [r3, #25]
 80050ce:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80050d4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80050da:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80050e0:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050e8:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80050ea:	4313      	orrs	r3, r2
 80050ec:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d106      	bne.n	8005106 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fc:	3b01      	subs	r3, #1
 80050fe:	045b      	lsls	r3, r3, #17
 8005100:	69ba      	ldr	r2, [r7, #24]
 8005102:	4313      	orrs	r3, r2
 8005104:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510a:	2b00      	cmp	r3, #0
 800510c:	d009      	beq.n	8005122 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005112:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511a:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	4313      	orrs	r3, r2
 8005120:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68da      	ldr	r2, [r3, #12]
 8005128:	4b44      	ldr	r3, [pc, #272]	@ (800523c <HAL_ADC_Init+0x294>)
 800512a:	4013      	ands	r3, r2
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6812      	ldr	r2, [r2, #0]
 8005130:	69b9      	ldr	r1, [r7, #24]
 8005132:	430b      	orrs	r3, r1
 8005134:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4618      	mov	r0, r3
 800513c:	f7ff ff20 	bl	8004f80 <LL_ADC_INJ_IsConversionOngoing>
 8005140:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d140      	bne.n	80051ca <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d13d      	bne.n	80051ca <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	7e1b      	ldrb	r3, [r3, #24]
 8005156:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005158:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005160:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005162:	4313      	orrs	r3, r2
 8005164:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005170:	f023 0306 	bic.w	r3, r3, #6
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	6812      	ldr	r2, [r2, #0]
 8005178:	69b9      	ldr	r1, [r7, #24]
 800517a:	430b      	orrs	r3, r1
 800517c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005184:	2b01      	cmp	r3, #1
 8005186:	d118      	bne.n	80051ba <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005192:	f023 0304 	bic.w	r3, r3, #4
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800519e:	4311      	orrs	r1, r2
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80051a4:	4311      	orrs	r1, r2
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80051aa:	430a      	orrs	r2, r1
 80051ac:	431a      	orrs	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0201 	orr.w	r2, r2, #1
 80051b6:	611a      	str	r2, [r3, #16]
 80051b8:	e007      	b.n	80051ca <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	691a      	ldr	r2, [r3, #16]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0201 	bic.w	r2, r2, #1
 80051c8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d10c      	bne.n	80051ec <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d8:	f023 010f 	bic.w	r1, r3, #15
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	69db      	ldr	r3, [r3, #28]
 80051e0:	1e5a      	subs	r2, r3, #1
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	430a      	orrs	r2, r1
 80051e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80051ea:	e007      	b.n	80051fc <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 020f 	bic.w	r2, r2, #15
 80051fa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005200:	f023 0303 	bic.w	r3, r3, #3
 8005204:	f043 0201 	orr.w	r2, r3, #1
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	659a      	str	r2, [r3, #88]	@ 0x58
 800520c:	e007      	b.n	800521e <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005212:	f043 0210 	orr.w	r2, r3, #16
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800521e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3724      	adds	r7, #36	@ 0x24
 8005224:	46bd      	mov	sp, r7
 8005226:	bd90      	pop	{r4, r7, pc}
 8005228:	20000000 	.word	0x20000000
 800522c:	053e2d63 	.word	0x053e2d63
 8005230:	42028000 	.word	0x42028000
 8005234:	42028100 	.word	0x42028100
 8005238:	42028300 	.word	0x42028300
 800523c:	fff0c007 	.word	0xfff0c007

08005240 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005240:	b590      	push	{r4, r7, lr}
 8005242:	b0b7      	sub	sp, #220	@ 0xdc
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800524a:	2300      	movs	r3, #0
 800524c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005250:	2300      	movs	r3, #0
 8005252:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800525a:	2b01      	cmp	r3, #1
 800525c:	d101      	bne.n	8005262 <HAL_ADC_ConfigChannel+0x22>
 800525e:	2302      	movs	r3, #2
 8005260:	e3c1      	b.n	80059e6 <HAL_ADC_ConfigChannel+0x7a6>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4618      	mov	r0, r3
 8005270:	f7ff fe73 	bl	8004f5a <LL_ADC_REG_IsConversionOngoing>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	f040 83a6 	bne.w	80059c8 <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6818      	ldr	r0, [r3, #0]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	6859      	ldr	r1, [r3, #4]
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	461a      	mov	r2, r3
 800528a:	f7ff fd89 	bl	8004da0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4618      	mov	r0, r3
 8005294:	f7ff fe61 	bl	8004f5a <LL_ADC_REG_IsConversionOngoing>
 8005298:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7ff fe6d 	bl	8004f80 <LL_ADC_INJ_IsConversionOngoing>
 80052a6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80052aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f040 81c1 	bne.w	8005636 <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80052b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f040 81bc 	bne.w	8005636 <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052c6:	d10f      	bne.n	80052e8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6818      	ldr	r0, [r3, #0]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2200      	movs	r2, #0
 80052d2:	4619      	mov	r1, r3
 80052d4:	f7ff fd90 	bl	8004df8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7ff fd4a 	bl	8004d7a <LL_ADC_SetSamplingTimeCommonConfig>
 80052e6:	e00e      	b.n	8005306 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6818      	ldr	r0, [r3, #0]
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	6819      	ldr	r1, [r3, #0]
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	461a      	mov	r2, r3
 80052f6:	f7ff fd7f 	bl	8004df8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2100      	movs	r1, #0
 8005300:	4618      	mov	r0, r3
 8005302:	f7ff fd3a 	bl	8004d7a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	695a      	ldr	r2, [r3, #20]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	08db      	lsrs	r3, r3, #3
 8005312:	f003 0303 	and.w	r3, r3, #3
 8005316:	005b      	lsls	r3, r3, #1
 8005318:	fa02 f303 	lsl.w	r3, r2, r3
 800531c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	2b04      	cmp	r3, #4
 8005326:	d00a      	beq.n	800533e <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	6919      	ldr	r1, [r3, #16]
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005338:	f7ff fcca 	bl	8004cd0 <LL_ADC_SetOffset>
 800533c:	e17b      	b.n	8005636 <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2100      	movs	r1, #0
 8005344:	4618      	mov	r0, r3
 8005346:	f7ff fce7 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 800534a:	4603      	mov	r3, r0
 800534c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10a      	bne.n	800536a <HAL_ADC_ConfigChannel+0x12a>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2100      	movs	r1, #0
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff fcdc 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 8005360:	4603      	mov	r3, r0
 8005362:	0e9b      	lsrs	r3, r3, #26
 8005364:	f003 021f 	and.w	r2, r3, #31
 8005368:	e01e      	b.n	80053a8 <HAL_ADC_ConfigChannel+0x168>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2100      	movs	r1, #0
 8005370:	4618      	mov	r0, r3
 8005372:	f7ff fcd1 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 8005376:	4603      	mov	r3, r0
 8005378:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800537c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005380:	fa93 f3a3 	rbit	r3, r3
 8005384:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005388:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800538c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005390:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d101      	bne.n	800539c <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 8005398:	2320      	movs	r3, #32
 800539a:	e004      	b.n	80053a6 <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 800539c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80053a0:	fab3 f383 	clz	r3, r3
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d105      	bne.n	80053c0 <HAL_ADC_ConfigChannel+0x180>
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	0e9b      	lsrs	r3, r3, #26
 80053ba:	f003 031f 	and.w	r3, r3, #31
 80053be:	e018      	b.n	80053f2 <HAL_ADC_ConfigChannel+0x1b2>
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80053cc:	fa93 f3a3 	rbit	r3, r3
 80053d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80053d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80053dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d101      	bne.n	80053e8 <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 80053e4:	2320      	movs	r3, #32
 80053e6:	e004      	b.n	80053f2 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 80053e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80053ec:	fab3 f383 	clz	r3, r3
 80053f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d106      	bne.n	8005404 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2200      	movs	r2, #0
 80053fc:	2100      	movs	r1, #0
 80053fe:	4618      	mov	r0, r3
 8005400:	f7ff fca0 	bl	8004d44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2101      	movs	r1, #1
 800540a:	4618      	mov	r0, r3
 800540c:	f7ff fc84 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 8005410:	4603      	mov	r3, r0
 8005412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10a      	bne.n	8005430 <HAL_ADC_ConfigChannel+0x1f0>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2101      	movs	r1, #1
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff fc79 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 8005426:	4603      	mov	r3, r0
 8005428:	0e9b      	lsrs	r3, r3, #26
 800542a:	f003 021f 	and.w	r2, r3, #31
 800542e:	e01e      	b.n	800546e <HAL_ADC_ConfigChannel+0x22e>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2101      	movs	r1, #1
 8005436:	4618      	mov	r0, r3
 8005438:	f7ff fc6e 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 800543c:	4603      	mov	r3, r0
 800543e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005442:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005446:	fa93 f3a3 	rbit	r3, r3
 800544a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800544e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005452:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005456:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 800545e:	2320      	movs	r3, #32
 8005460:	e004      	b.n	800546c <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 8005462:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005466:	fab3 f383 	clz	r3, r3
 800546a:	b2db      	uxtb	r3, r3
 800546c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005476:	2b00      	cmp	r3, #0
 8005478:	d105      	bne.n	8005486 <HAL_ADC_ConfigChannel+0x246>
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	0e9b      	lsrs	r3, r3, #26
 8005480:	f003 031f 	and.w	r3, r3, #31
 8005484:	e018      	b.n	80054b8 <HAL_ADC_ConfigChannel+0x278>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800548e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005492:	fa93 f3a3 	rbit	r3, r3
 8005496:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800549a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800549e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80054a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 80054aa:	2320      	movs	r3, #32
 80054ac:	e004      	b.n	80054b8 <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 80054ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054b2:	fab3 f383 	clz	r3, r3
 80054b6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d106      	bne.n	80054ca <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2200      	movs	r2, #0
 80054c2:	2101      	movs	r1, #1
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7ff fc3d 	bl	8004d44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2102      	movs	r1, #2
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7ff fc21 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 80054d6:	4603      	mov	r3, r0
 80054d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10a      	bne.n	80054f6 <HAL_ADC_ConfigChannel+0x2b6>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2102      	movs	r1, #2
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7ff fc16 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 80054ec:	4603      	mov	r3, r0
 80054ee:	0e9b      	lsrs	r3, r3, #26
 80054f0:	f003 021f 	and.w	r2, r3, #31
 80054f4:	e01e      	b.n	8005534 <HAL_ADC_ConfigChannel+0x2f4>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2102      	movs	r1, #2
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7ff fc0b 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 8005502:	4603      	mov	r3, r0
 8005504:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005508:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800550c:	fa93 f3a3 	rbit	r3, r3
 8005510:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005514:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005518:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800551c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 8005524:	2320      	movs	r3, #32
 8005526:	e004      	b.n	8005532 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 8005528:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800552c:	fab3 f383 	clz	r3, r3
 8005530:	b2db      	uxtb	r3, r3
 8005532:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800553c:	2b00      	cmp	r3, #0
 800553e:	d105      	bne.n	800554c <HAL_ADC_ConfigChannel+0x30c>
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	0e9b      	lsrs	r3, r3, #26
 8005546:	f003 031f 	and.w	r3, r3, #31
 800554a:	e016      	b.n	800557a <HAL_ADC_ConfigChannel+0x33a>
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005554:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005558:	fa93 f3a3 	rbit	r3, r3
 800555c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800555e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005560:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005564:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 800556c:	2320      	movs	r3, #32
 800556e:	e004      	b.n	800557a <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 8005570:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005574:	fab3 f383 	clz	r3, r3
 8005578:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800557a:	429a      	cmp	r2, r3
 800557c:	d106      	bne.n	800558c <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2200      	movs	r2, #0
 8005584:	2102      	movs	r1, #2
 8005586:	4618      	mov	r0, r3
 8005588:	f7ff fbdc 	bl	8004d44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2103      	movs	r1, #3
 8005592:	4618      	mov	r0, r3
 8005594:	f7ff fbc0 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 8005598:	4603      	mov	r3, r0
 800559a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10a      	bne.n	80055b8 <HAL_ADC_ConfigChannel+0x378>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2103      	movs	r1, #3
 80055a8:	4618      	mov	r0, r3
 80055aa:	f7ff fbb5 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 80055ae:	4603      	mov	r3, r0
 80055b0:	0e9b      	lsrs	r3, r3, #26
 80055b2:	f003 021f 	and.w	r2, r3, #31
 80055b6:	e017      	b.n	80055e8 <HAL_ADC_ConfigChannel+0x3a8>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2103      	movs	r1, #3
 80055be:	4618      	mov	r0, r3
 80055c0:	f7ff fbaa 	bl	8004d18 <LL_ADC_GetOffsetChannel>
 80055c4:	4603      	mov	r3, r0
 80055c6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055ca:	fa93 f3a3 	rbit	r3, r3
 80055ce:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80055d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055d2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80055d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d101      	bne.n	80055de <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 80055da:	2320      	movs	r3, #32
 80055dc:	e003      	b.n	80055e6 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 80055de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055e0:	fab3 f383 	clz	r3, r3
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d105      	bne.n	8005600 <HAL_ADC_ConfigChannel+0x3c0>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	0e9b      	lsrs	r3, r3, #26
 80055fa:	f003 031f 	and.w	r3, r3, #31
 80055fe:	e011      	b.n	8005624 <HAL_ADC_ConfigChannel+0x3e4>
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005606:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005608:	fa93 f3a3 	rbit	r3, r3
 800560c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800560e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005610:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005612:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005614:	2b00      	cmp	r3, #0
 8005616:	d101      	bne.n	800561c <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 8005618:	2320      	movs	r3, #32
 800561a:	e003      	b.n	8005624 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 800561c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800561e:	fab3 f383 	clz	r3, r3
 8005622:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005624:	429a      	cmp	r2, r3
 8005626:	d106      	bne.n	8005636 <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2200      	movs	r2, #0
 800562e:	2103      	movs	r1, #3
 8005630:	4618      	mov	r0, r3
 8005632:	f7ff fb87 	bl	8004d44 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f7ff fc7a 	bl	8004f34 <LL_ADC_IsEnabled>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	f040 81c9 	bne.w	80059da <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6818      	ldr	r0, [r3, #0]
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	6819      	ldr	r1, [r3, #0]
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	461a      	mov	r2, r3
 8005656:	f7ff fbfb 	bl	8004e50 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	4a8f      	ldr	r2, [pc, #572]	@ (800589c <HAL_ADC_ConfigChannel+0x65c>)
 8005660:	4293      	cmp	r3, r2
 8005662:	f040 8131 	bne.w	80058c8 <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10b      	bne.n	800568e <HAL_ADC_ConfigChannel+0x44e>
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	0e9b      	lsrs	r3, r3, #26
 800567c:	3301      	adds	r3, #1
 800567e:	f003 031f 	and.w	r3, r3, #31
 8005682:	2b09      	cmp	r3, #9
 8005684:	bf94      	ite	ls
 8005686:	2301      	movls	r3, #1
 8005688:	2300      	movhi	r3, #0
 800568a:	b2db      	uxtb	r3, r3
 800568c:	e019      	b.n	80056c2 <HAL_ADC_ConfigChannel+0x482>
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005694:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005696:	fa93 f3a3 	rbit	r3, r3
 800569a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800569c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800569e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80056a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 80056a6:	2320      	movs	r3, #32
 80056a8:	e003      	b.n	80056b2 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 80056aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056ac:	fab3 f383 	clz	r3, r3
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	3301      	adds	r3, #1
 80056b4:	f003 031f 	and.w	r3, r3, #31
 80056b8:	2b09      	cmp	r3, #9
 80056ba:	bf94      	ite	ls
 80056bc:	2301      	movls	r3, #1
 80056be:	2300      	movhi	r3, #0
 80056c0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d079      	beq.n	80057ba <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d107      	bne.n	80056e2 <HAL_ADC_ConfigChannel+0x4a2>
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	0e9b      	lsrs	r3, r3, #26
 80056d8:	3301      	adds	r3, #1
 80056da:	069b      	lsls	r3, r3, #26
 80056dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80056e0:	e015      	b.n	800570e <HAL_ADC_ConfigChannel+0x4ce>
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056ea:	fa93 f3a3 	rbit	r3, r3
 80056ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80056f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056f2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80056f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 80056fa:	2320      	movs	r3, #32
 80056fc:	e003      	b.n	8005706 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80056fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005700:	fab3 f383 	clz	r3, r3
 8005704:	b2db      	uxtb	r3, r3
 8005706:	3301      	adds	r3, #1
 8005708:	069b      	lsls	r3, r3, #26
 800570a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005716:	2b00      	cmp	r3, #0
 8005718:	d109      	bne.n	800572e <HAL_ADC_ConfigChannel+0x4ee>
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	0e9b      	lsrs	r3, r3, #26
 8005720:	3301      	adds	r3, #1
 8005722:	f003 031f 	and.w	r3, r3, #31
 8005726:	2101      	movs	r1, #1
 8005728:	fa01 f303 	lsl.w	r3, r1, r3
 800572c:	e017      	b.n	800575e <HAL_ADC_ConfigChannel+0x51e>
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005736:	fa93 f3a3 	rbit	r3, r3
 800573a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800573c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800573e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 8005746:	2320      	movs	r3, #32
 8005748:	e003      	b.n	8005752 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 800574a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800574c:	fab3 f383 	clz	r3, r3
 8005750:	b2db      	uxtb	r3, r3
 8005752:	3301      	adds	r3, #1
 8005754:	f003 031f 	and.w	r3, r3, #31
 8005758:	2101      	movs	r1, #1
 800575a:	fa01 f303 	lsl.w	r3, r1, r3
 800575e:	ea42 0103 	orr.w	r1, r2, r3
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10a      	bne.n	8005784 <HAL_ADC_ConfigChannel+0x544>
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	0e9b      	lsrs	r3, r3, #26
 8005774:	3301      	adds	r3, #1
 8005776:	f003 021f 	and.w	r2, r3, #31
 800577a:	4613      	mov	r3, r2
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	4413      	add	r3, r2
 8005780:	051b      	lsls	r3, r3, #20
 8005782:	e018      	b.n	80057b6 <HAL_ADC_ConfigChannel+0x576>
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800578a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800578c:	fa93 f3a3 	rbit	r3, r3
 8005790:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005794:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800579c:	2320      	movs	r3, #32
 800579e:	e003      	b.n	80057a8 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80057a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057a2:	fab3 f383 	clz	r3, r3
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	3301      	adds	r3, #1
 80057aa:	f003 021f 	and.w	r2, r3, #31
 80057ae:	4613      	mov	r3, r2
 80057b0:	005b      	lsls	r3, r3, #1
 80057b2:	4413      	add	r3, r2
 80057b4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057b6:	430b      	orrs	r3, r1
 80057b8:	e081      	b.n	80058be <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d107      	bne.n	80057d6 <HAL_ADC_ConfigChannel+0x596>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	0e9b      	lsrs	r3, r3, #26
 80057cc:	3301      	adds	r3, #1
 80057ce:	069b      	lsls	r3, r3, #26
 80057d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80057d4:	e015      	b.n	8005802 <HAL_ADC_ConfigChannel+0x5c2>
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057de:	fa93 f3a3 	rbit	r3, r3
 80057e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80057e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80057e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 80057ee:	2320      	movs	r3, #32
 80057f0:	e003      	b.n	80057fa <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 80057f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f4:	fab3 f383 	clz	r3, r3
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	3301      	adds	r3, #1
 80057fc:	069b      	lsls	r3, r3, #26
 80057fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800580a:	2b00      	cmp	r3, #0
 800580c:	d109      	bne.n	8005822 <HAL_ADC_ConfigChannel+0x5e2>
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	0e9b      	lsrs	r3, r3, #26
 8005814:	3301      	adds	r3, #1
 8005816:	f003 031f 	and.w	r3, r3, #31
 800581a:	2101      	movs	r1, #1
 800581c:	fa01 f303 	lsl.w	r3, r1, r3
 8005820:	e017      	b.n	8005852 <HAL_ADC_ConfigChannel+0x612>
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	fa93 f3a3 	rbit	r3, r3
 800582e:	61fb      	str	r3, [r7, #28]
  return result;
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 800583a:	2320      	movs	r3, #32
 800583c:	e003      	b.n	8005846 <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 800583e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005840:	fab3 f383 	clz	r3, r3
 8005844:	b2db      	uxtb	r3, r3
 8005846:	3301      	adds	r3, #1
 8005848:	f003 031f 	and.w	r3, r3, #31
 800584c:	2101      	movs	r1, #1
 800584e:	fa01 f303 	lsl.w	r3, r1, r3
 8005852:	ea42 0103 	orr.w	r1, r2, r3
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800585e:	2b00      	cmp	r3, #0
 8005860:	d10d      	bne.n	800587e <HAL_ADC_ConfigChannel+0x63e>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	0e9b      	lsrs	r3, r3, #26
 8005868:	3301      	adds	r3, #1
 800586a:	f003 021f 	and.w	r2, r3, #31
 800586e:	4613      	mov	r3, r2
 8005870:	005b      	lsls	r3, r3, #1
 8005872:	4413      	add	r3, r2
 8005874:	3b1e      	subs	r3, #30
 8005876:	051b      	lsls	r3, r3, #20
 8005878:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800587c:	e01e      	b.n	80058bc <HAL_ADC_ConfigChannel+0x67c>
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	fa93 f3a3 	rbit	r3, r3
 800588a:	613b      	str	r3, [r7, #16]
  return result;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d104      	bne.n	80058a0 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 8005896:	2320      	movs	r3, #32
 8005898:	e006      	b.n	80058a8 <HAL_ADC_ConfigChannel+0x668>
 800589a:	bf00      	nop
 800589c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	fab3 f383 	clz	r3, r3
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	3301      	adds	r3, #1
 80058aa:	f003 021f 	and.w	r2, r3, #31
 80058ae:	4613      	mov	r3, r2
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	4413      	add	r3, r2
 80058b4:	3b1e      	subs	r3, #30
 80058b6:	051b      	lsls	r3, r3, #20
 80058b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058bc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058c2:	4619      	mov	r1, r3
 80058c4:	f7ff fa98 	bl	8004df8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	4b48      	ldr	r3, [pc, #288]	@ (80059f0 <HAL_ADC_ConfigChannel+0x7b0>)
 80058ce:	4013      	ands	r3, r2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f000 8082 	beq.w	80059da <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058d6:	4847      	ldr	r0, [pc, #284]	@ (80059f4 <HAL_ADC_ConfigChannel+0x7b4>)
 80058d8:	f7ff f9ec 	bl	8004cb4 <LL_ADC_GetCommonPathInternalCh>
 80058dc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058e0:	4845      	ldr	r0, [pc, #276]	@ (80059f8 <HAL_ADC_ConfigChannel+0x7b8>)
 80058e2:	f7ff fb27 	bl	8004f34 <LL_ADC_IsEnabled>
 80058e6:	4604      	mov	r4, r0
 80058e8:	4844      	ldr	r0, [pc, #272]	@ (80059fc <HAL_ADC_ConfigChannel+0x7bc>)
 80058ea:	f7ff fb23 	bl	8004f34 <LL_ADC_IsEnabled>
 80058ee:	4603      	mov	r3, r0
 80058f0:	4323      	orrs	r3, r4
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d15e      	bne.n	80059b4 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a41      	ldr	r2, [pc, #260]	@ (8005a00 <HAL_ADC_ConfigChannel+0x7c0>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d127      	bne.n	8005950 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005900:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005904:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005908:	2b00      	cmp	r3, #0
 800590a:	d121      	bne.n	8005950 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a39      	ldr	r2, [pc, #228]	@ (80059f8 <HAL_ADC_ConfigChannel+0x7b8>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d161      	bne.n	80059da <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005916:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800591a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800591e:	4619      	mov	r1, r3
 8005920:	4834      	ldr	r0, [pc, #208]	@ (80059f4 <HAL_ADC_ConfigChannel+0x7b4>)
 8005922:	f7ff f9b4 	bl	8004c8e <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005926:	4b37      	ldr	r3, [pc, #220]	@ (8005a04 <HAL_ADC_ConfigChannel+0x7c4>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	099b      	lsrs	r3, r3, #6
 800592c:	4a36      	ldr	r2, [pc, #216]	@ (8005a08 <HAL_ADC_ConfigChannel+0x7c8>)
 800592e:	fba2 2303 	umull	r2, r3, r2, r3
 8005932:	099b      	lsrs	r3, r3, #6
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	4613      	mov	r3, r2
 8005938:	005b      	lsls	r3, r3, #1
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800593e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8005940:	e002      	b.n	8005948 <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	3b01      	subs	r3, #1
 8005946:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1f9      	bne.n	8005942 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800594e:	e044      	b.n	80059da <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a2d      	ldr	r2, [pc, #180]	@ (8005a0c <HAL_ADC_ConfigChannel+0x7cc>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d113      	bne.n	8005982 <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800595a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800595e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10d      	bne.n	8005982 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a23      	ldr	r2, [pc, #140]	@ (80059f8 <HAL_ADC_ConfigChannel+0x7b8>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d134      	bne.n	80059da <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005970:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005974:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005978:	4619      	mov	r1, r3
 800597a:	481e      	ldr	r0, [pc, #120]	@ (80059f4 <HAL_ADC_ConfigChannel+0x7b4>)
 800597c:	f7ff f987 	bl	8004c8e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005980:	e02b      	b.n	80059da <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a22      	ldr	r2, [pc, #136]	@ (8005a10 <HAL_ADC_ConfigChannel+0x7d0>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d126      	bne.n	80059da <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800598c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005990:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d120      	bne.n	80059da <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a16      	ldr	r2, [pc, #88]	@ (80059f8 <HAL_ADC_ConfigChannel+0x7b8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d11b      	bne.n	80059da <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80059a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80059aa:	4619      	mov	r1, r3
 80059ac:	4811      	ldr	r0, [pc, #68]	@ (80059f4 <HAL_ADC_ConfigChannel+0x7b4>)
 80059ae:	f7ff f96e 	bl	8004c8e <LL_ADC_SetCommonPathInternalCh>
 80059b2:	e012      	b.n	80059da <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b8:	f043 0220 	orr.w	r2, r3, #32
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	659a      	str	r2, [r3, #88]	@ 0x58

          tmp_hal_status = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80059c6:	e008      	b.n	80059da <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059cc:	f043 0220 	orr.w	r2, r3, #32
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80059e2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	37dc      	adds	r7, #220	@ 0xdc
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd90      	pop	{r4, r7, pc}
 80059ee:	bf00      	nop
 80059f0:	80080000 	.word	0x80080000
 80059f4:	42028300 	.word	0x42028300
 80059f8:	42028000 	.word	0x42028000
 80059fc:	42028100 	.word	0x42028100
 8005a00:	c7520000 	.word	0xc7520000
 8005a04:	20000000 	.word	0x20000000
 8005a08:	053e2d63 	.word	0x053e2d63
 8005a0c:	cb840000 	.word	0xcb840000
 8005a10:	80000001 	.word	0x80000001

08005a14 <LL_ADC_IsEnabled>:
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d101      	bne.n	8005a2c <LL_ADC_IsEnabled+0x18>
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e000      	b.n	8005a2e <LL_ADC_IsEnabled+0x1a>
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <LL_ADC_REG_IsConversionOngoing>:
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b083      	sub	sp, #12
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f003 0304 	and.w	r3, r3, #4
 8005a4a:	2b04      	cmp	r3, #4
 8005a4c:	d101      	bne.n	8005a52 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e000      	b.n	8005a54 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005a60:	b590      	push	{r4, r7, lr}
 8005a62:	b0a1      	sub	sp, #132	@ 0x84
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d101      	bne.n	8005a7e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005a7a:	2302      	movs	r3, #2
 8005a7c:	e089      	b.n	8005b92 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005a86:	2300      	movs	r3, #0
 8005a88:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a42      	ldr	r2, [pc, #264]	@ (8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d102      	bne.n	8005a9e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005a98:	4b41      	ldr	r3, [pc, #260]	@ (8005ba0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005a9a:	60fb      	str	r3, [r7, #12]
 8005a9c:	e001      	b.n	8005aa2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d10b      	bne.n	8005ac0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aac:	f043 0220 	orr.w	r2, r3, #32
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e068      	b.n	8005b92 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7ff ffb9 	bl	8005a3a <LL_ADC_REG_IsConversionOngoing>
 8005ac8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7ff ffb3 	bl	8005a3a <LL_ADC_REG_IsConversionOngoing>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d14a      	bne.n	8005b70 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005ada:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d147      	bne.n	8005b70 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005ae0:	4b30      	ldr	r3, [pc, #192]	@ (8005ba4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005ae2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d027      	beq.n	8005b3c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005aec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	6859      	ldr	r1, [r3, #4]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005afe:	035b      	lsls	r3, r3, #13
 8005b00:	430b      	orrs	r3, r1
 8005b02:	431a      	orrs	r2, r3
 8005b04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b06:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b08:	4824      	ldr	r0, [pc, #144]	@ (8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005b0a:	f7ff ff83 	bl	8005a14 <LL_ADC_IsEnabled>
 8005b0e:	4604      	mov	r4, r0
 8005b10:	4823      	ldr	r0, [pc, #140]	@ (8005ba0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005b12:	f7ff ff7f 	bl	8005a14 <LL_ADC_IsEnabled>
 8005b16:	4603      	mov	r3, r0
 8005b18:	4323      	orrs	r3, r4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d132      	bne.n	8005b84 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005b1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005b26:	f023 030f 	bic.w	r3, r3, #15
 8005b2a:	683a      	ldr	r2, [r7, #0]
 8005b2c:	6811      	ldr	r1, [r2, #0]
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	6892      	ldr	r2, [r2, #8]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	431a      	orrs	r2, r3
 8005b36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b38:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b3a:	e023      	b.n	8005b84 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005b3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b46:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b48:	4814      	ldr	r0, [pc, #80]	@ (8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005b4a:	f7ff ff63 	bl	8005a14 <LL_ADC_IsEnabled>
 8005b4e:	4604      	mov	r4, r0
 8005b50:	4813      	ldr	r0, [pc, #76]	@ (8005ba0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005b52:	f7ff ff5f 	bl	8005a14 <LL_ADC_IsEnabled>
 8005b56:	4603      	mov	r3, r0
 8005b58:	4323      	orrs	r3, r4
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d112      	bne.n	8005b84 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005b5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005b66:	f023 030f 	bic.w	r3, r3, #15
 8005b6a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005b6c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b6e:	e009      	b.n	8005b84 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b74:	f043 0220 	orr.w	r2, r3, #32
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005b82:	e000      	b.n	8005b86 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b84:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8005b8e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3784      	adds	r7, #132	@ 0x84
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd90      	pop	{r4, r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	42028000 	.word	0x42028000
 8005ba0:	42028100 	.word	0x42028100
 8005ba4:	42028300 	.word	0x42028300

08005ba8 <__NVIC_SetPriorityGrouping>:
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f003 0307 	and.w	r3, r3, #7
 8005bb6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8005bec <__NVIC_SetPriorityGrouping+0x44>)
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005bbe:	68ba      	ldr	r2, [r7, #8]
 8005bc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005bd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005bd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005bda:	4a04      	ldr	r2, [pc, #16]	@ (8005bec <__NVIC_SetPriorityGrouping+0x44>)
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	60d3      	str	r3, [r2, #12]
}
 8005be0:	bf00      	nop
 8005be2:	3714      	adds	r7, #20
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr
 8005bec:	e000ed00 	.word	0xe000ed00

08005bf0 <__NVIC_GetPriorityGrouping>:
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bf4:	4b04      	ldr	r3, [pc, #16]	@ (8005c08 <__NVIC_GetPriorityGrouping+0x18>)
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	0a1b      	lsrs	r3, r3, #8
 8005bfa:	f003 0307 	and.w	r3, r3, #7
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr
 8005c08:	e000ed00 	.word	0xe000ed00

08005c0c <__NVIC_EnableIRQ>:
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	4603      	mov	r3, r0
 8005c14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	db0b      	blt.n	8005c36 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c1e:	79fb      	ldrb	r3, [r7, #7]
 8005c20:	f003 021f 	and.w	r2, r3, #31
 8005c24:	4907      	ldr	r1, [pc, #28]	@ (8005c44 <__NVIC_EnableIRQ+0x38>)
 8005c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c2a:	095b      	lsrs	r3, r3, #5
 8005c2c:	2001      	movs	r0, #1
 8005c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8005c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005c36:	bf00      	nop
 8005c38:	370c      	adds	r7, #12
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	e000e100 	.word	0xe000e100

08005c48 <__NVIC_SetPriority>:
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	4603      	mov	r3, r0
 8005c50:	6039      	str	r1, [r7, #0]
 8005c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	db0a      	blt.n	8005c72 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	490c      	ldr	r1, [pc, #48]	@ (8005c94 <__NVIC_SetPriority+0x4c>)
 8005c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c66:	0152      	lsls	r2, r2, #5
 8005c68:	b2d2      	uxtb	r2, r2
 8005c6a:	440b      	add	r3, r1
 8005c6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005c70:	e00a      	b.n	8005c88 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	4908      	ldr	r1, [pc, #32]	@ (8005c98 <__NVIC_SetPriority+0x50>)
 8005c78:	79fb      	ldrb	r3, [r7, #7]
 8005c7a:	f003 030f 	and.w	r3, r3, #15
 8005c7e:	3b04      	subs	r3, #4
 8005c80:	0152      	lsls	r2, r2, #5
 8005c82:	b2d2      	uxtb	r2, r2
 8005c84:	440b      	add	r3, r1
 8005c86:	761a      	strb	r2, [r3, #24]
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	e000e100 	.word	0xe000e100
 8005c98:	e000ed00 	.word	0xe000ed00

08005c9c <NVIC_EncodePriority>:
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b089      	sub	sp, #36	@ 0x24
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f003 0307 	and.w	r3, r3, #7
 8005cae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	f1c3 0307 	rsb	r3, r3, #7
 8005cb6:	2b03      	cmp	r3, #3
 8005cb8:	bf28      	it	cs
 8005cba:	2303      	movcs	r3, #3
 8005cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	3303      	adds	r3, #3
 8005cc2:	2b06      	cmp	r3, #6
 8005cc4:	d902      	bls.n	8005ccc <NVIC_EncodePriority+0x30>
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	3b04      	subs	r3, #4
 8005cca:	e000      	b.n	8005cce <NVIC_EncodePriority+0x32>
 8005ccc:	2300      	movs	r3, #0
 8005cce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cda:	43da      	mvns	r2, r3
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	401a      	ands	r2, r3
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	fa01 f303 	lsl.w	r3, r1, r3
 8005cee:	43d9      	mvns	r1, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cf4:	4313      	orrs	r3, r2
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3724      	adds	r7, #36	@ 0x24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
	...

08005d04 <SysTick_Config>:
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d14:	d301      	bcc.n	8005d1a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8005d16:	2301      	movs	r3, #1
 8005d18:	e00f      	b.n	8005d3a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8005d44 <SysTick_Config+0x40>)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d22:	2107      	movs	r1, #7
 8005d24:	f04f 30ff 	mov.w	r0, #4294967295
 8005d28:	f7ff ff8e 	bl	8005c48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d2c:	4b05      	ldr	r3, [pc, #20]	@ (8005d44 <SysTick_Config+0x40>)
 8005d2e:	2200      	movs	r2, #0
 8005d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d32:	4b04      	ldr	r3, [pc, #16]	@ (8005d44 <SysTick_Config+0x40>)
 8005d34:	2207      	movs	r2, #7
 8005d36:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3708      	adds	r7, #8
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	e000e010 	.word	0xe000e010

08005d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f7ff ff29 	bl	8005ba8 <__NVIC_SetPriorityGrouping>
}
 8005d56:	bf00      	nop
 8005d58:	3708      	adds	r7, #8
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b086      	sub	sp, #24
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	4603      	mov	r3, r0
 8005d66:	60b9      	str	r1, [r7, #8]
 8005d68:	607a      	str	r2, [r7, #4]
 8005d6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005d6c:	f7ff ff40 	bl	8005bf0 <__NVIC_GetPriorityGrouping>
 8005d70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	68b9      	ldr	r1, [r7, #8]
 8005d76:	6978      	ldr	r0, [r7, #20]
 8005d78:	f7ff ff90 	bl	8005c9c <NVIC_EncodePriority>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d82:	4611      	mov	r1, r2
 8005d84:	4618      	mov	r0, r3
 8005d86:	f7ff ff5f 	bl	8005c48 <__NVIC_SetPriority>
}
 8005d8a:	bf00      	nop
 8005d8c:	3718      	adds	r7, #24
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b082      	sub	sp, #8
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	4603      	mov	r3, r0
 8005d9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7ff ff33 	bl	8005c0c <__NVIC_EnableIRQ>
}
 8005da6:	bf00      	nop
 8005da8:	3708      	adds	r7, #8
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b082      	sub	sp, #8
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f7ff ffa4 	bl	8005d04 <SysTick_Config>
 8005dbc:	4603      	mov	r3, r0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
	...

08005dc8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e142      	b.n	8006060 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d106      	bne.n	8005df4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fe f812 	bl	8003e18 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	699a      	ldr	r2, [r3, #24]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f022 0210 	bic.w	r2, r2, #16
 8005e02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e04:	f7fe ff24 	bl	8004c50 <HAL_GetTick>
 8005e08:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005e0a:	e012      	b.n	8005e32 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005e0c:	f7fe ff20 	bl	8004c50 <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	2b0a      	cmp	r3, #10
 8005e18:	d90b      	bls.n	8005e32 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e1e:	f043 0201 	orr.w	r2, r3, #1
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2203      	movs	r2, #3
 8005e2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e116      	b.n	8006060 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	f003 0308 	and.w	r3, r3, #8
 8005e3c:	2b08      	cmp	r3, #8
 8005e3e:	d0e5      	beq.n	8005e0c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f042 0201 	orr.w	r2, r2, #1
 8005e4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e50:	f7fe fefe 	bl	8004c50 <HAL_GetTick>
 8005e54:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005e56:	e012      	b.n	8005e7e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005e58:	f7fe fefa 	bl	8004c50 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b0a      	cmp	r3, #10
 8005e64:	d90b      	bls.n	8005e7e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e6a:	f043 0201 	orr.w	r2, r3, #1
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2203      	movs	r2, #3
 8005e76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e0f0      	b.n	8006060 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	f003 0301 	and.w	r3, r3, #1
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d0e5      	beq.n	8005e58 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	699a      	ldr	r2, [r3, #24]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 0202 	orr.w	r2, r2, #2
 8005e9a:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005e9c:	4a72      	ldr	r2, [pc, #456]	@ (8006068 <HAL_FDCAN_Init+0x2a0>)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	7c1b      	ldrb	r3, [r3, #16]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d108      	bne.n	8005ebe <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	699a      	ldr	r2, [r3, #24]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eba:	619a      	str	r2, [r3, #24]
 8005ebc:	e007      	b.n	8005ece <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	699a      	ldr	r2, [r3, #24]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ecc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	7c5b      	ldrb	r3, [r3, #17]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d108      	bne.n	8005ee8 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	699a      	ldr	r2, [r3, #24]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ee4:	619a      	str	r2, [r3, #24]
 8005ee6:	e007      	b.n	8005ef8 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699a      	ldr	r2, [r3, #24]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005ef6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	7c9b      	ldrb	r3, [r3, #18]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d108      	bne.n	8005f12 <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	699a      	ldr	r2, [r3, #24]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f0e:	619a      	str	r2, [r3, #24]
 8005f10:	e007      	b.n	8005f22 <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	699a      	ldr	r2, [r3, #24]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f20:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	689a      	ldr	r2, [r3, #8]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	430a      	orrs	r2, r1
 8005f36:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	699a      	ldr	r2, [r3, #24]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005f46:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	691a      	ldr	r2, [r3, #16]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0210 	bic.w	r2, r2, #16
 8005f56:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d108      	bne.n	8005f72 <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	699a      	ldr	r2, [r3, #24]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f042 0204 	orr.w	r2, r2, #4
 8005f6e:	619a      	str	r2, [r3, #24]
 8005f70:	e02c      	b.n	8005fcc <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d028      	beq.n	8005fcc <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d01c      	beq.n	8005fbc <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	699a      	ldr	r2, [r3, #24]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f90:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	691a      	ldr	r2, [r3, #16]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f042 0210 	orr.w	r2, r2, #16
 8005fa0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	2b03      	cmp	r3, #3
 8005fa8:	d110      	bne.n	8005fcc <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	699a      	ldr	r2, [r3, #24]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f042 0220 	orr.w	r2, r2, #32
 8005fb8:	619a      	str	r2, [r3, #24]
 8005fba:	e007      	b.n	8005fcc <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	699a      	ldr	r2, [r3, #24]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f042 0220 	orr.w	r2, r2, #32
 8005fca:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	69db      	ldr	r3, [r3, #28]
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005fdc:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005fe4:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	695b      	ldr	r3, [r3, #20]
 8005fec:	3b01      	subs	r3, #1
 8005fee:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005ff4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005ff6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006000:	d115      	bne.n	800602e <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006006:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800600c:	3b01      	subs	r3, #1
 800600e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006010:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006016:	3b01      	subs	r3, #1
 8006018:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800601a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006022:	3b01      	subs	r3, #1
 8006024:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800602a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800602c:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 fc53 	bl	80068f0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	4000a500 	.word	0x4000a500

0800606c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800606c:	b480      	push	{r7}
 800606e:	b087      	sub	sp, #28
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800607c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800607e:	7dfb      	ldrb	r3, [r7, #23]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d002      	beq.n	800608a <HAL_FDCAN_ConfigFilter+0x1e>
 8006084:	7dfb      	ldrb	r3, [r7, #23]
 8006086:	2b02      	cmp	r3, #2
 8006088:	d13d      	bne.n	8006106 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d119      	bne.n	80060c6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800609e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80060a6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80060ac:	4313      	orrs	r3, r2
 80060ae:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	4413      	add	r3, r2
 80060bc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	e01d      	b.n	8006102 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	075a      	lsls	r2, r3, #29
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	079a      	lsls	r2, r3, #30
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	4313      	orrs	r3, r2
 80060e0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	00db      	lsls	r3, r3, #3
 80060ec:	4413      	add	r3, r2
 80060ee:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	693a      	ldr	r2, [r7, #16]
 80060f4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	3304      	adds	r3, #4
 80060fa:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006102:	2300      	movs	r3, #0
 8006104:	e006      	b.n	8006114 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800610a:	f043 0202 	orr.w	r2, r3, #2
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
  }
}
 8006114:	4618      	mov	r0, r3
 8006116:	371c      	adds	r7, #28
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800612e:	b2db      	uxtb	r3, r3
 8006130:	2b01      	cmp	r3, #1
 8006132:	d110      	bne.n	8006156 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699a      	ldr	r2, [r3, #24]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f022 0201 	bic.w	r2, r2, #1
 800614a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	e006      	b.n	8006164 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800615a:	f043 0204 	orr.w	r2, r3, #4
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
  }
}
 8006164:	4618      	mov	r0, r3
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b02      	cmp	r3, #2
 8006186:	d12c      	bne.n	80061e2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006194:	2b00      	cmp	r3, #0
 8006196:	d007      	beq.n	80061a8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800619c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e023      	b.n	80061f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80061b0:	0c1b      	lsrs	r3, r3, #16
 80061b2:	f003 0303 	and.w	r3, r3, #3
 80061b6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	68b9      	ldr	r1, [r7, #8]
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f000 fbec 	bl	800699c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2101      	movs	r1, #1
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	fa01 f202 	lsl.w	r2, r1, r2
 80061d0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80061d4:	2201      	movs	r2, #1
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	409a      	lsls	r2, r3
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80061de:	2300      	movs	r3, #0
 80061e0:	e006      	b.n	80061f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061e6:	f043 0208 	orr.w	r2, r3, #8
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
  }
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3718      	adds	r7, #24
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b08b      	sub	sp, #44	@ 0x2c
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
 8006204:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8006206:	2300      	movs	r3, #0
 8006208:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006210:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8006212:	7efb      	ldrb	r3, [r7, #27]
 8006214:	2b02      	cmp	r3, #2
 8006216:	f040 80e8 	bne.w	80063ea <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	2b40      	cmp	r3, #64	@ 0x40
 800621e:	d137      	bne.n	8006290 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006228:	f003 030f 	and.w	r3, r3, #15
 800622c:	2b00      	cmp	r3, #0
 800622e:	d107      	bne.n	8006240 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006234:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e0db      	b.n	80063f8 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006248:	0e1b      	lsrs	r3, r3, #24
 800624a:	f003 0301 	and.w	r3, r3, #1
 800624e:	2b01      	cmp	r3, #1
 8006250:	d10a      	bne.n	8006268 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800625a:	0a5b      	lsrs	r3, r3, #9
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006264:	2301      	movs	r3, #1
 8006266:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006270:	0a1b      	lsrs	r3, r3, #8
 8006272:	f003 0303 	and.w	r3, r3, #3
 8006276:	69fa      	ldr	r2, [r7, #28]
 8006278:	4413      	add	r3, r2
 800627a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8006280:	69fa      	ldr	r2, [r7, #28]
 8006282:	4613      	mov	r3, r2
 8006284:	00db      	lsls	r3, r3, #3
 8006286:	4413      	add	r3, r2
 8006288:	00db      	lsls	r3, r3, #3
 800628a:	440b      	add	r3, r1
 800628c:	627b      	str	r3, [r7, #36]	@ 0x24
 800628e:	e036      	b.n	80062fe <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	2b00      	cmp	r3, #0
 800629e:	d107      	bne.n	80062b0 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e0a3      	b.n	80063f8 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062b8:	0e1b      	lsrs	r3, r3, #24
 80062ba:	f003 0301 	and.w	r3, r3, #1
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d10a      	bne.n	80062d8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062ca:	0a1b      	lsrs	r3, r3, #8
 80062cc:	f003 0301 	and.w	r3, r3, #1
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d101      	bne.n	80062d8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80062d4:	2301      	movs	r3, #1
 80062d6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062e0:	0a1b      	lsrs	r3, r3, #8
 80062e2:	f003 0303 	and.w	r3, r3, #3
 80062e6:	69fa      	ldr	r2, [r7, #28]
 80062e8:	4413      	add	r3, r2
 80062ea:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80062f0:	69fa      	ldr	r2, [r7, #28]
 80062f2:	4613      	mov	r3, r2
 80062f4:	00db      	lsls	r3, r3, #3
 80062f6:	4413      	add	r3, r2
 80062f8:	00db      	lsls	r3, r3, #3
 80062fa:	440b      	add	r3, r1
 80062fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80062fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d107      	bne.n	8006322 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	0c9b      	lsrs	r3, r3, #18
 8006318:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	601a      	str	r2, [r3, #0]
 8006320:	e005      	b.n	800632e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8006346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006348:	3304      	adds	r3, #4
 800634a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800634c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	b29a      	uxth	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8006356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	0c1b      	lsrs	r3, r3, #16
 800635c:	f003 020f 	and.w	r2, r3, #15
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8006370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800637c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	0e1b      	lsrs	r3, r3, #24
 8006382:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800638a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	0fda      	lsrs	r2, r3, #31
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8006394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006396:	3304      	adds	r3, #4
 8006398:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800639a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800639e:	2300      	movs	r3, #0
 80063a0:	623b      	str	r3, [r7, #32]
 80063a2:	e00a      	b.n	80063ba <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	441a      	add	r2, r3
 80063aa:	6839      	ldr	r1, [r7, #0]
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	440b      	add	r3, r1
 80063b0:	7812      	ldrb	r2, [r2, #0]
 80063b2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	3301      	adds	r3, #1
 80063b8:	623b      	str	r3, [r7, #32]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	4a11      	ldr	r2, [pc, #68]	@ (8006404 <HAL_FDCAN_GetRxMessage+0x20c>)
 80063c0:	5cd3      	ldrb	r3, [r2, r3]
 80063c2:	461a      	mov	r2, r3
 80063c4:	6a3b      	ldr	r3, [r7, #32]
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d3ec      	bcc.n	80063a4 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2b40      	cmp	r3, #64	@ 0x40
 80063ce:	d105      	bne.n	80063dc <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	69fa      	ldr	r2, [r7, #28]
 80063d6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80063da:	e004      	b.n	80063e6 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69fa      	ldr	r2, [r7, #28]
 80063e2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80063e6:	2300      	movs	r3, #0
 80063e8:	e006      	b.n	80063f8 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ee:	f043 0208 	orr.w	r2, r3, #8
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
  }
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	372c      	adds	r7, #44	@ 0x2c
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr
 8006404:	0800caf8 	.word	0x0800caf8

08006408 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8006408:	b480      	push	{r7}
 800640a:	b087      	sub	sp, #28
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800641a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800641c:	7dfb      	ldrb	r3, [r7, #23]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d003      	beq.n	800642a <HAL_FDCAN_ActivateNotification+0x22>
 8006422:	7dfb      	ldrb	r3, [r7, #23]
 8006424:	2b02      	cmp	r3, #2
 8006426:	f040 80c8 	bne.w	80065ba <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006430:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	f003 0307 	and.w	r3, r3, #7
 8006438:	2b00      	cmp	r3, #0
 800643a:	d004      	beq.n	8006446 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f003 0301 	and.w	r3, r3, #1
 8006442:	2b00      	cmp	r3, #0
 8006444:	d03b      	beq.n	80064be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800644c:	2b00      	cmp	r3, #0
 800644e:	d004      	beq.n	800645a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	f003 0302 	and.w	r3, r3, #2
 8006456:	2b00      	cmp	r3, #0
 8006458:	d031      	beq.n	80064be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006460:	2b00      	cmp	r3, #0
 8006462:	d004      	beq.n	800646e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	f003 0304 	and.w	r3, r3, #4
 800646a:	2b00      	cmp	r3, #0
 800646c:	d027      	beq.n	80064be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006474:	2b00      	cmp	r3, #0
 8006476:	d004      	beq.n	8006482 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	f003 0308 	and.w	r3, r3, #8
 800647e:	2b00      	cmp	r3, #0
 8006480:	d01d      	beq.n	80064be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006488:	2b00      	cmp	r3, #0
 800648a:	d004      	beq.n	8006496 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	f003 0310 	and.w	r3, r3, #16
 8006492:	2b00      	cmp	r3, #0
 8006494:	d013      	beq.n	80064be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800649c:	2b00      	cmp	r3, #0
 800649e:	d004      	beq.n	80064aa <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	f003 0320 	and.w	r3, r3, #32
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d009      	beq.n	80064be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d00c      	beq.n	80064ce <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d107      	bne.n	80064ce <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f042 0201 	orr.w	r2, r2, #1
 80064cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	f003 0307 	and.w	r3, r3, #7
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d004      	beq.n	80064e2 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d13b      	bne.n	800655a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d004      	beq.n	80064f6 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d131      	bne.n	800655a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d004      	beq.n	800650a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	f003 0304 	and.w	r3, r3, #4
 8006506:	2b00      	cmp	r3, #0
 8006508:	d127      	bne.n	800655a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006510:	2b00      	cmp	r3, #0
 8006512:	d004      	beq.n	800651e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	f003 0308 	and.w	r3, r3, #8
 800651a:	2b00      	cmp	r3, #0
 800651c:	d11d      	bne.n	800655a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006524:	2b00      	cmp	r3, #0
 8006526:	d004      	beq.n	8006532 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	f003 0310 	and.w	r3, r3, #16
 800652e:	2b00      	cmp	r3, #0
 8006530:	d113      	bne.n	800655a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006538:	2b00      	cmp	r3, #0
 800653a:	d004      	beq.n	8006546 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	f003 0320 	and.w	r3, r3, #32
 8006542:	2b00      	cmp	r3, #0
 8006544:	d109      	bne.n	800655a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00c      	beq.n	800656a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006556:	2b00      	cmp	r3, #0
 8006558:	d007      	beq.n	800656a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f042 0202 	orr.w	r2, r2, #2
 8006568:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006570:	2b00      	cmp	r3, #0
 8006572:	d009      	beq.n	8006588 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	430a      	orrs	r2, r1
 8006584:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658e:	2b00      	cmp	r3, #0
 8006590:	d009      	beq.n	80065a6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	430a      	orrs	r2, r1
 80065a2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68ba      	ldr	r2, [r7, #8]
 80065b2:	430a      	orrs	r2, r1
 80065b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80065b6:	2300      	movs	r3, #0
 80065b8:	e006      	b.n	80065c8 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065be:	f043 0202 	orr.w	r2, r3, #2
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
  }
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	371c      	adds	r7, #28
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08c      	sub	sp, #48	@ 0x30
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065e2:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80065e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065f0:	4013      	ands	r3, r2
 80065f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065fa:	f003 0307 	and.w	r3, r3, #7
 80065fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006606:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006608:	4013      	ands	r3, r2
 800660a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006612:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006616:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800661e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006620:	4013      	ands	r3, r2
 8006622:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800662a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800662e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006636:	6a3a      	ldr	r2, [r7, #32]
 8006638:	4013      	ands	r3, r2
 800663a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006642:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006646:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664e:	69fa      	ldr	r2, [r7, #28]
 8006650:	4013      	ands	r3, r2
 8006652:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800665a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006662:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006674:	2b00      	cmp	r3, #0
 8006676:	d006      	beq.n	8006686 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2240      	movs	r2, #64	@ 0x40
 800667e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f916 	bl	80068b2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800668c:	2b00      	cmp	r3, #0
 800668e:	d019      	beq.n	80066c4 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006696:	2b00      	cmp	r3, #0
 8006698:	d014      	beq.n	80066c4 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80066a2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	4013      	ands	r3, r2
 80066b0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80066ba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80066bc:	6939      	ldr	r1, [r7, #16]
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f8d8 	bl	8006874 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80066c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d007      	beq.n	80066da <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066d0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80066d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f8a2 	bl	800681e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80066da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d007      	beq.n	80066f0 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066e6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80066e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7fc fc4c 	bl	8002f88 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80066f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d007      	beq.n	8006706 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066fc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80066fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 f897 	bl	8006834 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00c      	beq.n	800672a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006716:	2b00      	cmp	r3, #0
 8006718:	d007      	beq.n	800672a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006722:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 f890 	bl	800684a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006730:	2b00      	cmp	r3, #0
 8006732:	d018      	beq.n	8006766 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800673a:	2b00      	cmp	r3, #0
 800673c:	d013      	beq.n	8006766 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006746:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	4013      	ands	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2280      	movs	r2, #128	@ 0x80
 800675c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800675e:	68f9      	ldr	r1, [r7, #12]
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f87c 	bl	800685e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00c      	beq.n	800678a <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006776:	2b00      	cmp	r3, #0
 8006778:	d007      	beq.n	800678a <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006782:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 f880 	bl	800688a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d00c      	beq.n	80067ae <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d007      	beq.n	80067ae <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80067a6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 f878 	bl	800689e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00f      	beq.n	80067d8 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00a      	beq.n	80067d8 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80067ca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d007      	beq.n	80067ee <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	69fa      	ldr	r2, [r7, #28]
 80067e4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80067e6:	69f9      	ldr	r1, [r7, #28]
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f876 	bl	80068da <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d009      	beq.n	8006808 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6a3a      	ldr	r2, [r7, #32]
 80067fa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	431a      	orrs	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800680c:	2b00      	cmp	r3, #0
 800680e:	d002      	beq.n	8006816 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 f858 	bl	80068c6 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006816:	bf00      	nop
 8006818:	3730      	adds	r7, #48	@ 0x30
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}

0800681e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800681e:	b480      	push	{r7}
 8006820:	b083      	sub	sp, #12
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
 8006826:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800683e:	bf00      	nop
 8006840:	370c      	adds	r7, #12
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr

0800684a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800684a:	b480      	push	{r7}
 800684c:	b083      	sub	sp, #12
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006852:	bf00      	nop
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800685e:	b480      	push	{r7}
 8006860:	b083      	sub	sp, #12
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800687e:	bf00      	nop
 8006880:	370c      	adds	r7, #12
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr

0800688a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800688a:	b480      	push	{r7}
 800688c:	b083      	sub	sp, #12
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006892:	bf00      	nop
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800689e:	b480      	push	{r7}
 80068a0:	b083      	sub	sp, #12
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80068ba:	bf00      	nop
 80068bc:	370c      	adds	r7, #12
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b083      	sub	sp, #12
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80068ce:	bf00      	nop
 80068d0:	370c      	adds	r7, #12
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr

080068da <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80068da:	b480      	push	{r7}
 80068dc:	b083      	sub	sp, #12
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
 80068e2:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80068f8:	4b27      	ldr	r3, [pc, #156]	@ (8006998 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80068fa:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	68ba      	ldr	r2, [r7, #8]
 8006900:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800690a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006912:	041a      	lsls	r2, r3, #16
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	430a      	orrs	r2, r1
 800691a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006930:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006938:	061a      	lsls	r2, r3, #24
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	430a      	orrs	r2, r1
 8006940:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	60fb      	str	r3, [r7, #12]
 8006970:	e005      	b.n	800697e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	3304      	adds	r3, #4
 800697c:	60fb      	str	r3, [r7, #12]
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	429a      	cmp	r2, r3
 8006988:	d3f3      	bcc.n	8006972 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800698a:	bf00      	nop
 800698c:	bf00      	nop
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr
 8006998:	4000ac00 	.word	0x4000ac00

0800699c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800699c:	b480      	push	{r7}
 800699e:	b089      	sub	sp, #36	@ 0x24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
 80069a8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10a      	bne.n	80069c8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80069ba:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80069c2:	4313      	orrs	r3, r2
 80069c4:	61fb      	str	r3, [r7, #28]
 80069c6:	e00a      	b.n	80069de <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80069d0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80069d6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80069d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069dc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80069e8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80069ee:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80069f4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80069fc:	4313      	orrs	r3, r2
 80069fe:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006a04:	683a      	ldr	r2, [r7, #0]
 8006a06:	4613      	mov	r3, r2
 8006a08:	00db      	lsls	r3, r3, #3
 8006a0a:	4413      	add	r3, r2
 8006a0c:	00db      	lsls	r3, r3, #3
 8006a0e:	440b      	add	r3, r1
 8006a10:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	69fa      	ldr	r2, [r7, #28]
 8006a16:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006a18:	69bb      	ldr	r3, [r7, #24]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	693a      	ldr	r2, [r7, #16]
 8006a22:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	3304      	adds	r3, #4
 8006a28:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	617b      	str	r3, [r7, #20]
 8006a2e:	e020      	b.n	8006a72 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	3303      	adds	r3, #3
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	4413      	add	r3, r2
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	3302      	adds	r3, #2
 8006a40:	6879      	ldr	r1, [r7, #4]
 8006a42:	440b      	add	r3, r1
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006a48:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	6879      	ldr	r1, [r7, #4]
 8006a50:	440b      	add	r3, r1
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006a56:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006a58:	6879      	ldr	r1, [r7, #4]
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	440a      	add	r2, r1
 8006a5e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006a60:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	3304      	adds	r3, #4
 8006a6a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	3304      	adds	r3, #4
 8006a70:	617b      	str	r3, [r7, #20]
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	4a06      	ldr	r2, [pc, #24]	@ (8006a90 <FDCAN_CopyMessageToRAM+0xf4>)
 8006a78:	5cd3      	ldrb	r3, [r2, r3]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d3d6      	bcc.n	8006a30 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8006a82:	bf00      	nop
 8006a84:	bf00      	nop
 8006a86:	3724      	adds	r7, #36	@ 0x24
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	0800caf8 	.word	0x0800caf8

08006a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b087      	sub	sp, #28
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006aa2:	e158      	b.n	8006d56 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	2101      	movs	r1, #1
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	fa01 f303 	lsl.w	r3, r1, r3
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	f000 814a 	beq.w	8006d50 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f003 0303 	and.w	r3, r3, #3
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d005      	beq.n	8006ad4 <HAL_GPIO_Init+0x40>
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f003 0303 	and.w	r3, r3, #3
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d130      	bne.n	8006b36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	005b      	lsls	r3, r3, #1
 8006ade:	2203      	movs	r2, #3
 8006ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ae4:	43db      	mvns	r3, r3
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	4013      	ands	r3, r2
 8006aea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	68da      	ldr	r2, [r3, #12]
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	005b      	lsls	r3, r3, #1
 8006af4:	fa02 f303 	lsl.w	r3, r2, r3
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	4313      	orrs	r3, r2
 8006afc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b12:	43db      	mvns	r3, r3
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	4013      	ands	r3, r2
 8006b18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	091b      	lsrs	r3, r3, #4
 8006b20:	f003 0201 	and.w	r2, r3, #1
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2a:	693a      	ldr	r2, [r7, #16]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	693a      	ldr	r2, [r7, #16]
 8006b34:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f003 0303 	and.w	r3, r3, #3
 8006b3e:	2b03      	cmp	r3, #3
 8006b40:	d017      	beq.n	8006b72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	005b      	lsls	r3, r3, #1
 8006b4c:	2203      	movs	r2, #3
 8006b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b52:	43db      	mvns	r3, r3
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	4013      	ands	r3, r2
 8006b58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	689a      	ldr	r2, [r3, #8]
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	005b      	lsls	r3, r3, #1
 8006b62:	fa02 f303 	lsl.w	r3, r2, r3
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	693a      	ldr	r2, [r7, #16]
 8006b70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f003 0303 	and.w	r3, r3, #3
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d123      	bne.n	8006bc6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	08da      	lsrs	r2, r3, #3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	3208      	adds	r2, #8
 8006b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	f003 0307 	and.w	r3, r3, #7
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	220f      	movs	r2, #15
 8006b96:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9a:	43db      	mvns	r3, r3
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	691a      	ldr	r2, [r3, #16]
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f003 0307 	and.w	r3, r3, #7
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb2:	693a      	ldr	r2, [r7, #16]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	08da      	lsrs	r2, r3, #3
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	3208      	adds	r2, #8
 8006bc0:	6939      	ldr	r1, [r7, #16]
 8006bc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	005b      	lsls	r3, r3, #1
 8006bd0:	2203      	movs	r2, #3
 8006bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd6:	43db      	mvns	r3, r3
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4013      	ands	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f003 0203 	and.w	r2, r3, #3
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	fa02 f303 	lsl.w	r3, r2, r3
 8006bee:	693a      	ldr	r2, [r7, #16]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	693a      	ldr	r2, [r7, #16]
 8006bf8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f000 80a4 	beq.w	8006d50 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8006c08:	4a5a      	ldr	r2, [pc, #360]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	089b      	lsrs	r3, r3, #2
 8006c0e:	3318      	adds	r3, #24
 8006c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c14:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f003 0303 	and.w	r3, r3, #3
 8006c1c:	00db      	lsls	r3, r3, #3
 8006c1e:	220f      	movs	r2, #15
 8006c20:	fa02 f303 	lsl.w	r3, r2, r3
 8006c24:	43db      	mvns	r3, r3
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	4013      	ands	r3, r2
 8006c2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a52      	ldr	r2, [pc, #328]	@ (8006d78 <HAL_GPIO_Init+0x2e4>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d025      	beq.n	8006c80 <HAL_GPIO_Init+0x1ec>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a51      	ldr	r2, [pc, #324]	@ (8006d7c <HAL_GPIO_Init+0x2e8>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d01f      	beq.n	8006c7c <HAL_GPIO_Init+0x1e8>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a50      	ldr	r2, [pc, #320]	@ (8006d80 <HAL_GPIO_Init+0x2ec>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d019      	beq.n	8006c78 <HAL_GPIO_Init+0x1e4>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a4f      	ldr	r2, [pc, #316]	@ (8006d84 <HAL_GPIO_Init+0x2f0>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d013      	beq.n	8006c74 <HAL_GPIO_Init+0x1e0>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a4e      	ldr	r2, [pc, #312]	@ (8006d88 <HAL_GPIO_Init+0x2f4>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d00d      	beq.n	8006c70 <HAL_GPIO_Init+0x1dc>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a4d      	ldr	r2, [pc, #308]	@ (8006d8c <HAL_GPIO_Init+0x2f8>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d007      	beq.n	8006c6c <HAL_GPIO_Init+0x1d8>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	4a4c      	ldr	r2, [pc, #304]	@ (8006d90 <HAL_GPIO_Init+0x2fc>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d101      	bne.n	8006c68 <HAL_GPIO_Init+0x1d4>
 8006c64:	2306      	movs	r3, #6
 8006c66:	e00c      	b.n	8006c82 <HAL_GPIO_Init+0x1ee>
 8006c68:	2307      	movs	r3, #7
 8006c6a:	e00a      	b.n	8006c82 <HAL_GPIO_Init+0x1ee>
 8006c6c:	2305      	movs	r3, #5
 8006c6e:	e008      	b.n	8006c82 <HAL_GPIO_Init+0x1ee>
 8006c70:	2304      	movs	r3, #4
 8006c72:	e006      	b.n	8006c82 <HAL_GPIO_Init+0x1ee>
 8006c74:	2303      	movs	r3, #3
 8006c76:	e004      	b.n	8006c82 <HAL_GPIO_Init+0x1ee>
 8006c78:	2302      	movs	r3, #2
 8006c7a:	e002      	b.n	8006c82 <HAL_GPIO_Init+0x1ee>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e000      	b.n	8006c82 <HAL_GPIO_Init+0x1ee>
 8006c80:	2300      	movs	r3, #0
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	f002 0203 	and.w	r2, r2, #3
 8006c88:	00d2      	lsls	r2, r2, #3
 8006c8a:	4093      	lsls	r3, r2
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8006c92:	4938      	ldr	r1, [pc, #224]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	089b      	lsrs	r3, r3, #2
 8006c98:	3318      	adds	r3, #24
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006ca0:	4b34      	ldr	r3, [pc, #208]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	43db      	mvns	r3, r3
 8006caa:	693a      	ldr	r2, [r7, #16]
 8006cac:	4013      	ands	r3, r2
 8006cae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d003      	beq.n	8006cc4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006cc4:	4a2b      	ldr	r2, [pc, #172]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006cca:	4b2a      	ldr	r3, [pc, #168]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	43db      	mvns	r3, r3
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d003      	beq.n	8006cee <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006cee:	4a21      	ldr	r2, [pc, #132]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006cf4:	4b1f      	ldr	r3, [pc, #124]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006cf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	43db      	mvns	r3, r3
 8006d00:	693a      	ldr	r2, [r7, #16]
 8006d02:	4013      	ands	r3, r2
 8006d04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d003      	beq.n	8006d1a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006d1a:	4a16      	ldr	r2, [pc, #88]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8006d22:	4b14      	ldr	r3, [pc, #80]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006d24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	43db      	mvns	r3, r3
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	4013      	ands	r3, r2
 8006d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d003      	beq.n	8006d48 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006d48:	4a0a      	ldr	r2, [pc, #40]	@ (8006d74 <HAL_GPIO_Init+0x2e0>)
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	3301      	adds	r3, #1
 8006d54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f47f ae9f 	bne.w	8006aa4 <HAL_GPIO_Init+0x10>
  }
}
 8006d66:	bf00      	nop
 8006d68:	bf00      	nop
 8006d6a:	371c      	adds	r7, #28
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr
 8006d74:	4002f400 	.word	0x4002f400
 8006d78:	42020000 	.word	0x42020000
 8006d7c:	42020400 	.word	0x42020400
 8006d80:	42020800 	.word	0x42020800
 8006d84:	42020c00 	.word	0x42020c00
 8006d88:	42021000 	.word	0x42021000
 8006d8c:	42021400 	.word	0x42021400
 8006d90:	42021800 	.word	0x42021800

08006d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	807b      	strh	r3, [r7, #2]
 8006da0:	4613      	mov	r3, r2
 8006da2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006da4:	787b      	ldrb	r3, [r7, #1]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d003      	beq.n	8006db2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006daa:	887a      	ldrh	r2, [r7, #2]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006db0:	e002      	b.n	8006db8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006db2:	887a      	ldrh	r2, [r7, #2]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006db8:	bf00      	nop
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8006dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8006e00 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d002      	beq.n	8006de2 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	73fb      	strb	r3, [r7, #15]
 8006de0:	e007      	b.n	8006df2 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8006de2:	4b07      	ldr	r3, [pc, #28]	@ (8006e00 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f023 0204 	bic.w	r2, r3, #4
 8006dea:	4905      	ldr	r1, [pc, #20]	@ (8006e00 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	600b      	str	r3, [r1, #0]
  }

  return status;
 8006df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr
 8006e00:	40030400 	.word	0x40030400

08006e04 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8006e04:	b480      	push	{r7}
 8006e06:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8006e08:	4b05      	ldr	r3, [pc, #20]	@ (8006e20 <HAL_ICACHE_Enable+0x1c>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a04      	ldr	r2, [pc, #16]	@ (8006e20 <HAL_ICACHE_Enable+0x1c>)
 8006e0e:	f043 0301 	orr.w	r3, r3, #1
 8006e12:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr
 8006e20:	40030400 	.word	0x40030400

08006e24 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d101      	bne.n	8006e36 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e0c0      	b.n	8006fb8 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d106      	bne.n	8006e50 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7fd f8ea 	bl	8004024 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2203      	movs	r2, #3
 8006e54:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f002 ffbb 	bl	8009dd8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e62:	2300      	movs	r3, #0
 8006e64:	73fb      	strb	r3, [r7, #15]
 8006e66:	e03e      	b.n	8006ee6 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006e68:	7bfa      	ldrb	r2, [r7, #15]
 8006e6a:	6879      	ldr	r1, [r7, #4]
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	4413      	add	r3, r2
 8006e72:	00db      	lsls	r3, r3, #3
 8006e74:	440b      	add	r3, r1
 8006e76:	3311      	adds	r3, #17
 8006e78:	2201      	movs	r2, #1
 8006e7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006e7c:	7bfa      	ldrb	r2, [r7, #15]
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	4613      	mov	r3, r2
 8006e82:	009b      	lsls	r3, r3, #2
 8006e84:	4413      	add	r3, r2
 8006e86:	00db      	lsls	r3, r3, #3
 8006e88:	440b      	add	r3, r1
 8006e8a:	3310      	adds	r3, #16
 8006e8c:	7bfa      	ldrb	r2, [r7, #15]
 8006e8e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006e90:	7bfa      	ldrb	r2, [r7, #15]
 8006e92:	6879      	ldr	r1, [r7, #4]
 8006e94:	4613      	mov	r3, r2
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	4413      	add	r3, r2
 8006e9a:	00db      	lsls	r3, r3, #3
 8006e9c:	440b      	add	r3, r1
 8006e9e:	3313      	adds	r3, #19
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006ea4:	7bfa      	ldrb	r2, [r7, #15]
 8006ea6:	6879      	ldr	r1, [r7, #4]
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	4413      	add	r3, r2
 8006eae:	00db      	lsls	r3, r3, #3
 8006eb0:	440b      	add	r3, r1
 8006eb2:	3320      	adds	r3, #32
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006eb8:	7bfa      	ldrb	r2, [r7, #15]
 8006eba:	6879      	ldr	r1, [r7, #4]
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	4413      	add	r3, r2
 8006ec2:	00db      	lsls	r3, r3, #3
 8006ec4:	440b      	add	r3, r1
 8006ec6:	3324      	adds	r3, #36	@ 0x24
 8006ec8:	2200      	movs	r2, #0
 8006eca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006ecc:	7bfb      	ldrb	r3, [r7, #15]
 8006ece:	6879      	ldr	r1, [r7, #4]
 8006ed0:	1c5a      	adds	r2, r3, #1
 8006ed2:	4613      	mov	r3, r2
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	4413      	add	r3, r2
 8006ed8:	00db      	lsls	r3, r3, #3
 8006eda:	440b      	add	r3, r1
 8006edc:	2200      	movs	r2, #0
 8006ede:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ee0:	7bfb      	ldrb	r3, [r7, #15]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	73fb      	strb	r3, [r7, #15]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	791b      	ldrb	r3, [r3, #4]
 8006eea:	7bfa      	ldrb	r2, [r7, #15]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d3bb      	bcc.n	8006e68 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	73fb      	strb	r3, [r7, #15]
 8006ef4:	e044      	b.n	8006f80 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006ef6:	7bfa      	ldrb	r2, [r7, #15]
 8006ef8:	6879      	ldr	r1, [r7, #4]
 8006efa:	4613      	mov	r3, r2
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	4413      	add	r3, r2
 8006f00:	00db      	lsls	r3, r3, #3
 8006f02:	440b      	add	r3, r1
 8006f04:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006f08:	2200      	movs	r2, #0
 8006f0a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006f0c:	7bfa      	ldrb	r2, [r7, #15]
 8006f0e:	6879      	ldr	r1, [r7, #4]
 8006f10:	4613      	mov	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	00db      	lsls	r3, r3, #3
 8006f18:	440b      	add	r3, r1
 8006f1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006f1e:	7bfa      	ldrb	r2, [r7, #15]
 8006f20:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006f22:	7bfa      	ldrb	r2, [r7, #15]
 8006f24:	6879      	ldr	r1, [r7, #4]
 8006f26:	4613      	mov	r3, r2
 8006f28:	009b      	lsls	r3, r3, #2
 8006f2a:	4413      	add	r3, r2
 8006f2c:	00db      	lsls	r3, r3, #3
 8006f2e:	440b      	add	r3, r1
 8006f30:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006f34:	2200      	movs	r2, #0
 8006f36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006f38:	7bfa      	ldrb	r2, [r7, #15]
 8006f3a:	6879      	ldr	r1, [r7, #4]
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	4413      	add	r3, r2
 8006f42:	00db      	lsls	r3, r3, #3
 8006f44:	440b      	add	r3, r1
 8006f46:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006f4e:	7bfa      	ldrb	r2, [r7, #15]
 8006f50:	6879      	ldr	r1, [r7, #4]
 8006f52:	4613      	mov	r3, r2
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	4413      	add	r3, r2
 8006f58:	00db      	lsls	r3, r3, #3
 8006f5a:	440b      	add	r3, r1
 8006f5c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006f60:	2200      	movs	r2, #0
 8006f62:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006f64:	7bfa      	ldrb	r2, [r7, #15]
 8006f66:	6879      	ldr	r1, [r7, #4]
 8006f68:	4613      	mov	r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	4413      	add	r3, r2
 8006f6e:	00db      	lsls	r3, r3, #3
 8006f70:	440b      	add	r3, r1
 8006f72:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8006f76:	2200      	movs	r2, #0
 8006f78:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f7a:	7bfb      	ldrb	r3, [r7, #15]
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	73fb      	strb	r3, [r7, #15]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	791b      	ldrb	r3, [r3, #4]
 8006f84:	7bfa      	ldrb	r2, [r7, #15]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d3b5      	bcc.n	8006ef6 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6818      	ldr	r0, [r3, #0]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	3304      	adds	r3, #4
 8006f92:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006f96:	f002 ff3a 	bl	8009e0e <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	7a9b      	ldrb	r3, [r3, #10]
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d102      	bne.n	8006fb6 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 f805 	bl	8006fc0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3710      	adds	r7, #16
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	f043 0301 	orr.w	r3, r3, #1
 8006fea:	b29a      	uxth	r2, r3
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	f043 0302 	orr.w	r3, r3, #2
 8006ffe:	b29a      	uxth	r2, r3
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	3714      	adds	r7, #20
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007014:	b480      	push	{r7}
 8007016:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007018:	4b05      	ldr	r3, [pc, #20]	@ (8007030 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a04      	ldr	r2, [pc, #16]	@ (8007030 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800701e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007022:	6013      	str	r3, [r2, #0]
}
 8007024:	bf00      	nop
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	40007000 	.word	0x40007000

08007034 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007034:	b480      	push	{r7}
 8007036:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8007038:	4b04      	ldr	r3, [pc, #16]	@ (800704c <HAL_PWREx_GetVoltageRange+0x18>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8007040:	4618      	mov	r0, r3
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	40007000 	.word	0x40007000

08007050 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8007058:	4b27      	ldr	r3, [pc, #156]	@ (80070f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007060:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8007062:	f000 f861 	bl	8007128 <HAL_PWREx_SMPS_GetEffectiveMode>
 8007066:	4603      	mov	r3, r0
 8007068:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800706c:	d101      	bne.n	8007072 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e03e      	b.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8007072:	4b21      	ldr	r3, [pc, #132]	@ (80070f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800707a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800707e:	d101      	bne.n	8007084 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e035      	b.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8007084:	68ba      	ldr	r2, [r7, #8]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	429a      	cmp	r2, r3
 800708a:	d101      	bne.n	8007090 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 800708c:	2300      	movs	r3, #0
 800708e:	e02f      	b.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007090:	4b19      	ldr	r3, [pc, #100]	@ (80070f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8007098:	4917      	ldr	r1, [pc, #92]	@ (80070f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4313      	orrs	r3, r2
 800709e:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 80070a0:	4b16      	ldr	r3, [pc, #88]	@ (80070fc <HAL_PWREx_ControlVoltageScaling+0xac>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	095b      	lsrs	r3, r3, #5
 80070a6:	4a16      	ldr	r2, [pc, #88]	@ (8007100 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80070a8:	fba2 2303 	umull	r2, r3, r2, r3
 80070ac:	09db      	lsrs	r3, r3, #7
 80070ae:	2232      	movs	r2, #50	@ 0x32
 80070b0:	fb02 f303 	mul.w	r3, r2, r3
 80070b4:	4a13      	ldr	r2, [pc, #76]	@ (8007104 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80070b6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ba:	08db      	lsrs	r3, r3, #3
 80070bc:	3301      	adds	r3, #1
 80070be:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070c0:	e002      	b.n	80070c8 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	3b01      	subs	r3, #1
 80070c6:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070c8:	4b0b      	ldr	r3, [pc, #44]	@ (80070f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80070ca:	695b      	ldr	r3, [r3, #20]
 80070cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070d4:	d102      	bne.n	80070dc <HAL_PWREx_ControlVoltageScaling+0x8c>
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1f2      	bne.n	80070c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80070dc:	4b06      	ldr	r3, [pc, #24]	@ (80070f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070e8:	d101      	bne.n	80070ee <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 80070ea:	2303      	movs	r3, #3
 80070ec:	e000      	b.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	40007000 	.word	0x40007000
 80070fc:	20000000 	.word	0x20000000
 8007100:	0a7c5ac5 	.word	0x0a7c5ac5
 8007104:	cccccccd 	.word	0xcccccccd

08007108 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8007108:	b480      	push	{r7}
 800710a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800710c:	4b05      	ldr	r3, [pc, #20]	@ (8007124 <HAL_PWREx_EnableVddIO2+0x1c>)
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	4a04      	ldr	r2, [pc, #16]	@ (8007124 <HAL_PWREx_EnableVddIO2+0x1c>)
 8007112:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007116:	6053      	str	r3, [r2, #4]
}
 8007118:	bf00      	nop
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	40007000 	.word	0x40007000

08007128 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 800712e:	4b0f      	ldr	r3, [pc, #60]	@ (800716c <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 800713e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007142:	607b      	str	r3, [r7, #4]
 8007144:	e00a      	b.n	800715c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800714c:	2b00      	cmp	r3, #0
 800714e:	d103      	bne.n	8007158 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8007150:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007154:	607b      	str	r3, [r7, #4]
 8007156:	e001      	b.n	800715c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8007158:	2300      	movs	r3, #0
 800715a:	607b      	str	r3, [r7, #4]
  }

  return mode;
 800715c:	687b      	ldr	r3, [r7, #4]
}
 800715e:	4618      	mov	r0, r3
 8007160:	370c      	adds	r7, #12
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop
 800716c:	40007000 	.word	0x40007000

08007170 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b088      	sub	sp, #32
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d102      	bne.n	8007184 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	f000 bcc2 	b.w	8007b08 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007184:	4b99      	ldr	r3, [pc, #612]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	f003 030c 	and.w	r3, r3, #12
 800718c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800718e:	4b97      	ldr	r3, [pc, #604]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	f003 0303 	and.w	r3, r3, #3
 8007196:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f000 80e9 	beq.w	8007378 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d006      	beq.n	80071ba <HAL_RCC_OscConfig+0x4a>
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	2b0c      	cmp	r3, #12
 80071b0:	f040 8083 	bne.w	80072ba <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d17f      	bne.n	80072ba <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80071ba:	4b8c      	ldr	r3, [pc, #560]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 0302 	and.w	r3, r3, #2
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d006      	beq.n	80071d4 <HAL_RCC_OscConfig+0x64>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d102      	bne.n	80071d4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	f000 bc9a 	b.w	8007b08 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071d8:	4b84      	ldr	r3, [pc, #528]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0308 	and.w	r3, r3, #8
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d004      	beq.n	80071ee <HAL_RCC_OscConfig+0x7e>
 80071e4:	4b81      	ldr	r3, [pc, #516]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071ec:	e005      	b.n	80071fa <HAL_RCC_OscConfig+0x8a>
 80071ee:	4b7f      	ldr	r3, [pc, #508]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80071f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80071f4:	091b      	lsrs	r3, r3, #4
 80071f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d224      	bcs.n	8007248 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007202:	4618      	mov	r0, r3
 8007204:	f000 fe9c 	bl	8007f40 <RCC_SetFlashLatencyFromMSIRange>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d002      	beq.n	8007214 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	f000 bc7a 	b.w	8007b08 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007214:	4b75      	ldr	r3, [pc, #468]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a74      	ldr	r2, [pc, #464]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 800721a:	f043 0308 	orr.w	r3, r3, #8
 800721e:	6013      	str	r3, [r2, #0]
 8007220:	4b72      	ldr	r3, [pc, #456]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800722c:	496f      	ldr	r1, [pc, #444]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 800722e:	4313      	orrs	r3, r2
 8007230:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007232:	4b6e      	ldr	r3, [pc, #440]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a1b      	ldr	r3, [r3, #32]
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	496a      	ldr	r1, [pc, #424]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007242:	4313      	orrs	r3, r2
 8007244:	604b      	str	r3, [r1, #4]
 8007246:	e026      	b.n	8007296 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007248:	4b68      	ldr	r3, [pc, #416]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a67      	ldr	r2, [pc, #412]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 800724e:	f043 0308 	orr.w	r3, r3, #8
 8007252:	6013      	str	r3, [r2, #0]
 8007254:	4b65      	ldr	r3, [pc, #404]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007260:	4962      	ldr	r1, [pc, #392]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007262:	4313      	orrs	r3, r2
 8007264:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007266:	4b61      	ldr	r3, [pc, #388]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a1b      	ldr	r3, [r3, #32]
 8007272:	021b      	lsls	r3, r3, #8
 8007274:	495d      	ldr	r1, [pc, #372]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007276:	4313      	orrs	r3, r2
 8007278:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800727a:	69bb      	ldr	r3, [r7, #24]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d10a      	bne.n	8007296 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007284:	4618      	mov	r0, r3
 8007286:	f000 fe5b 	bl	8007f40 <RCC_SetFlashLatencyFromMSIRange>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d002      	beq.n	8007296 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	f000 bc39 	b.w	8007b08 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007296:	f000 fe17 	bl	8007ec8 <HAL_RCC_GetHCLKFreq>
 800729a:	4603      	mov	r3, r0
 800729c:	4a54      	ldr	r2, [pc, #336]	@ (80073f0 <HAL_RCC_OscConfig+0x280>)
 800729e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80072a0:	4b54      	ldr	r3, [pc, #336]	@ (80073f4 <HAL_RCC_OscConfig+0x284>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7fd fc83 	bl	8004bb0 <HAL_InitTick>
 80072aa:	4603      	mov	r3, r0
 80072ac:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80072ae:	7bfb      	ldrb	r3, [r7, #15]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d060      	beq.n	8007376 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80072b4:	7bfb      	ldrb	r3, [r7, #15]
 80072b6:	f000 bc27 	b.w	8007b08 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	69db      	ldr	r3, [r3, #28]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d039      	beq.n	8007336 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80072c2:	4b4a      	ldr	r3, [pc, #296]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a49      	ldr	r2, [pc, #292]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80072c8:	f043 0301 	orr.w	r3, r3, #1
 80072cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80072ce:	f7fd fcbf 	bl	8004c50 <HAL_GetTick>
 80072d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072d4:	e00f      	b.n	80072f6 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80072d6:	f7fd fcbb 	bl	8004c50 <HAL_GetTick>
 80072da:	4602      	mov	r2, r0
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	2b02      	cmp	r3, #2
 80072e2:	d908      	bls.n	80072f6 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072e4:	4b41      	ldr	r3, [pc, #260]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0302 	and.w	r3, r3, #2
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d102      	bne.n	80072f6 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 80072f0:	2303      	movs	r3, #3
 80072f2:	f000 bc09 	b.w	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072f6:	4b3d      	ldr	r3, [pc, #244]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0302 	and.w	r3, r3, #2
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d0e9      	beq.n	80072d6 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007302:	4b3a      	ldr	r3, [pc, #232]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a39      	ldr	r2, [pc, #228]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007308:	f043 0308 	orr.w	r3, r3, #8
 800730c:	6013      	str	r3, [r2, #0]
 800730e:	4b37      	ldr	r3, [pc, #220]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731a:	4934      	ldr	r1, [pc, #208]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 800731c:	4313      	orrs	r3, r2
 800731e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007320:	4b32      	ldr	r3, [pc, #200]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a1b      	ldr	r3, [r3, #32]
 800732c:	021b      	lsls	r3, r3, #8
 800732e:	492f      	ldr	r1, [pc, #188]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007330:	4313      	orrs	r3, r2
 8007332:	604b      	str	r3, [r1, #4]
 8007334:	e020      	b.n	8007378 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007336:	4b2d      	ldr	r3, [pc, #180]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a2c      	ldr	r2, [pc, #176]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 800733c:	f023 0301 	bic.w	r3, r3, #1
 8007340:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007342:	f7fd fc85 	bl	8004c50 <HAL_GetTick>
 8007346:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007348:	e00e      	b.n	8007368 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800734a:	f7fd fc81 	bl	8004c50 <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	2b02      	cmp	r3, #2
 8007356:	d907      	bls.n	8007368 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007358:	4b24      	ldr	r3, [pc, #144]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 0302 	and.w	r3, r3, #2
 8007360:	2b00      	cmp	r3, #0
 8007362:	d001      	beq.n	8007368 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e3cf      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007368:	4b20      	ldr	r3, [pc, #128]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 0302 	and.w	r3, r3, #2
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1ea      	bne.n	800734a <HAL_RCC_OscConfig+0x1da>
 8007374:	e000      	b.n	8007378 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007376:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 0301 	and.w	r3, r3, #1
 8007380:	2b00      	cmp	r3, #0
 8007382:	d07e      	beq.n	8007482 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	2b08      	cmp	r3, #8
 8007388:	d005      	beq.n	8007396 <HAL_RCC_OscConfig+0x226>
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	2b0c      	cmp	r3, #12
 800738e:	d10e      	bne.n	80073ae <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	2b03      	cmp	r3, #3
 8007394:	d10b      	bne.n	80073ae <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007396:	4b15      	ldr	r3, [pc, #84]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d06e      	beq.n	8007480 <HAL_RCC_OscConfig+0x310>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d16a      	bne.n	8007480 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e3ac      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073b6:	d106      	bne.n	80073c6 <HAL_RCC_OscConfig+0x256>
 80073b8:	4b0c      	ldr	r3, [pc, #48]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a0b      	ldr	r2, [pc, #44]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80073be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073c2:	6013      	str	r3, [r2, #0]
 80073c4:	e024      	b.n	8007410 <HAL_RCC_OscConfig+0x2a0>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073ce:	d113      	bne.n	80073f8 <HAL_RCC_OscConfig+0x288>
 80073d0:	4b06      	ldr	r3, [pc, #24]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a05      	ldr	r2, [pc, #20]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80073d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80073da:	6013      	str	r3, [r2, #0]
 80073dc:	4b03      	ldr	r3, [pc, #12]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a02      	ldr	r2, [pc, #8]	@ (80073ec <HAL_RCC_OscConfig+0x27c>)
 80073e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073e6:	6013      	str	r3, [r2, #0]
 80073e8:	e012      	b.n	8007410 <HAL_RCC_OscConfig+0x2a0>
 80073ea:	bf00      	nop
 80073ec:	40021000 	.word	0x40021000
 80073f0:	20000000 	.word	0x20000000
 80073f4:	20000004 	.word	0x20000004
 80073f8:	4b8b      	ldr	r3, [pc, #556]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a8a      	ldr	r2, [pc, #552]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80073fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007402:	6013      	str	r3, [r2, #0]
 8007404:	4b88      	ldr	r3, [pc, #544]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a87      	ldr	r2, [pc, #540]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 800740a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800740e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d019      	beq.n	800744c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007418:	f7fd fc1a 	bl	8004c50 <HAL_GetTick>
 800741c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800741e:	e00e      	b.n	800743e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007420:	f7fd fc16 	bl	8004c50 <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	2b64      	cmp	r3, #100	@ 0x64
 800742c:	d907      	bls.n	800743e <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800742e:	4b7e      	ldr	r3, [pc, #504]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d101      	bne.n	800743e <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	e364      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800743e:	4b7a      	ldr	r3, [pc, #488]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007446:	2b00      	cmp	r3, #0
 8007448:	d0ea      	beq.n	8007420 <HAL_RCC_OscConfig+0x2b0>
 800744a:	e01a      	b.n	8007482 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800744c:	f7fd fc00 	bl	8004c50 <HAL_GetTick>
 8007450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007452:	e00e      	b.n	8007472 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007454:	f7fd fbfc 	bl	8004c50 <HAL_GetTick>
 8007458:	4602      	mov	r2, r0
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	1ad3      	subs	r3, r2, r3
 800745e:	2b64      	cmp	r3, #100	@ 0x64
 8007460:	d907      	bls.n	8007472 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007462:	4b71      	ldr	r3, [pc, #452]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800746a:	2b00      	cmp	r3, #0
 800746c:	d001      	beq.n	8007472 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e34a      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007472:	4b6d      	ldr	r3, [pc, #436]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1ea      	bne.n	8007454 <HAL_RCC_OscConfig+0x2e4>
 800747e:	e000      	b.n	8007482 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d06c      	beq.n	8007568 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	2b04      	cmp	r3, #4
 8007492:	d005      	beq.n	80074a0 <HAL_RCC_OscConfig+0x330>
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	2b0c      	cmp	r3, #12
 8007498:	d119      	bne.n	80074ce <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	2b02      	cmp	r3, #2
 800749e:	d116      	bne.n	80074ce <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80074a0:	4b61      	ldr	r3, [pc, #388]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d005      	beq.n	80074b8 <HAL_RCC_OscConfig+0x348>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	68db      	ldr	r3, [r3, #12]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d101      	bne.n	80074b8 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e327      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074b8:	4b5b      	ldr	r3, [pc, #364]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	061b      	lsls	r3, r3, #24
 80074c6:	4958      	ldr	r1, [pc, #352]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80074c8:	4313      	orrs	r3, r2
 80074ca:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80074cc:	e04c      	b.n	8007568 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d029      	beq.n	800752a <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074d6:	4b54      	ldr	r3, [pc, #336]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a53      	ldr	r2, [pc, #332]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80074dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e2:	f7fd fbb5 	bl	8004c50 <HAL_GetTick>
 80074e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074e8:	e00e      	b.n	8007508 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074ea:	f7fd fbb1 	bl	8004c50 <HAL_GetTick>
 80074ee:	4602      	mov	r2, r0
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d907      	bls.n	8007508 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074f8:	4b4b      	ldr	r3, [pc, #300]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e2ff      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007508:	4b47      	ldr	r3, [pc, #284]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007510:	2b00      	cmp	r3, #0
 8007512:	d0ea      	beq.n	80074ea <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007514:	4b44      	ldr	r3, [pc, #272]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	061b      	lsls	r3, r3, #24
 8007522:	4941      	ldr	r1, [pc, #260]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007524:	4313      	orrs	r3, r2
 8007526:	604b      	str	r3, [r1, #4]
 8007528:	e01e      	b.n	8007568 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800752a:	4b3f      	ldr	r3, [pc, #252]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a3e      	ldr	r2, [pc, #248]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007536:	f7fd fb8b 	bl	8004c50 <HAL_GetTick>
 800753a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800753c:	e00e      	b.n	800755c <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800753e:	f7fd fb87 	bl	8004c50 <HAL_GetTick>
 8007542:	4602      	mov	r2, r0
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	2b02      	cmp	r3, #2
 800754a:	d907      	bls.n	800755c <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800754c:	4b36      	ldr	r3, [pc, #216]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007554:	2b00      	cmp	r3, #0
 8007556:	d001      	beq.n	800755c <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	e2d5      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800755c:	4b32      	ldr	r3, [pc, #200]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1ea      	bne.n	800753e <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f003 0308 	and.w	r3, r3, #8
 8007570:	2b00      	cmp	r3, #0
 8007572:	d062      	beq.n	800763a <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	695b      	ldr	r3, [r3, #20]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d038      	beq.n	80075ee <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d108      	bne.n	8007596 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8007584:	4b28      	ldr	r3, [pc, #160]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800758a:	4a27      	ldr	r2, [pc, #156]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 800758c:	f023 0310 	bic.w	r3, r3, #16
 8007590:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007594:	e007      	b.n	80075a6 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8007596:	4b24      	ldr	r3, [pc, #144]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007598:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800759c:	4a22      	ldr	r2, [pc, #136]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 800759e:	f043 0310 	orr.w	r3, r3, #16
 80075a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075a6:	4b20      	ldr	r3, [pc, #128]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80075a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ac:	4a1e      	ldr	r2, [pc, #120]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80075ae:	f043 0301 	orr.w	r3, r3, #1
 80075b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075b6:	f7fd fb4b 	bl	8004c50 <HAL_GetTick>
 80075ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80075bc:	e00f      	b.n	80075de <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075be:	f7fd fb47 	bl	8004c50 <HAL_GetTick>
 80075c2:	4602      	mov	r2, r0
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	2b07      	cmp	r3, #7
 80075ca:	d908      	bls.n	80075de <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80075cc:	4b16      	ldr	r3, [pc, #88]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80075ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075d2:	f003 0302 	and.w	r3, r3, #2
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e294      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80075de:	4b12      	ldr	r3, [pc, #72]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80075e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075e4:	f003 0302 	and.w	r3, r3, #2
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d0e8      	beq.n	80075be <HAL_RCC_OscConfig+0x44e>
 80075ec:	e025      	b.n	800763a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80075f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075f4:	4a0c      	ldr	r2, [pc, #48]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 80075f6:	f023 0301 	bic.w	r3, r3, #1
 80075fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075fe:	f7fd fb27 	bl	8004c50 <HAL_GetTick>
 8007602:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007604:	e012      	b.n	800762c <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007606:	f7fd fb23 	bl	8004c50 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	2b07      	cmp	r3, #7
 8007612:	d90b      	bls.n	800762c <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007614:	4b04      	ldr	r3, [pc, #16]	@ (8007628 <HAL_RCC_OscConfig+0x4b8>)
 8007616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800761a:	f003 0302 	and.w	r3, r3, #2
 800761e:	2b00      	cmp	r3, #0
 8007620:	d004      	beq.n	800762c <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e270      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
 8007626:	bf00      	nop
 8007628:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800762c:	4ba8      	ldr	r3, [pc, #672]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800762e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007632:	f003 0302 	and.w	r3, r3, #2
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1e5      	bne.n	8007606 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 0304 	and.w	r3, r3, #4
 8007642:	2b00      	cmp	r3, #0
 8007644:	f000 812d 	beq.w	80078a2 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007648:	2300      	movs	r3, #0
 800764a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800764c:	4ba0      	ldr	r3, [pc, #640]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800764e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d10d      	bne.n	8007674 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007658:	4b9d      	ldr	r3, [pc, #628]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800765a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800765c:	4a9c      	ldr	r2, [pc, #624]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800765e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007662:	6593      	str	r3, [r2, #88]	@ 0x58
 8007664:	4b9a      	ldr	r3, [pc, #616]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800766c:	60bb      	str	r3, [r7, #8]
 800766e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007670:	2301      	movs	r3, #1
 8007672:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007674:	4b97      	ldr	r3, [pc, #604]	@ (80078d4 <HAL_RCC_OscConfig+0x764>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800767c:	2b00      	cmp	r3, #0
 800767e:	d11e      	bne.n	80076be <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007680:	4b94      	ldr	r3, [pc, #592]	@ (80078d4 <HAL_RCC_OscConfig+0x764>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a93      	ldr	r2, [pc, #588]	@ (80078d4 <HAL_RCC_OscConfig+0x764>)
 8007686:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800768a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800768c:	f7fd fae0 	bl	8004c50 <HAL_GetTick>
 8007690:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007692:	e00e      	b.n	80076b2 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007694:	f7fd fadc 	bl	8004c50 <HAL_GetTick>
 8007698:	4602      	mov	r2, r0
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d907      	bls.n	80076b2 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076a2:	4b8c      	ldr	r3, [pc, #560]	@ (80078d4 <HAL_RCC_OscConfig+0x764>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d101      	bne.n	80076b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80076ae:	2303      	movs	r3, #3
 80076b0:	e22a      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076b2:	4b88      	ldr	r3, [pc, #544]	@ (80078d4 <HAL_RCC_OscConfig+0x764>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d0ea      	beq.n	8007694 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d01f      	beq.n	800770a <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f003 0304 	and.w	r3, r3, #4
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d010      	beq.n	80076f8 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80076d6:	4b7e      	ldr	r3, [pc, #504]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80076d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076dc:	4a7c      	ldr	r2, [pc, #496]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80076de:	f043 0304 	orr.w	r3, r3, #4
 80076e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80076e6:	4b7a      	ldr	r3, [pc, #488]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80076e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076ec:	4a78      	ldr	r2, [pc, #480]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80076ee:	f043 0301 	orr.w	r3, r3, #1
 80076f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80076f6:	e018      	b.n	800772a <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80076f8:	4b75      	ldr	r3, [pc, #468]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80076fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076fe:	4a74      	ldr	r2, [pc, #464]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007700:	f043 0301 	orr.w	r3, r3, #1
 8007704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007708:	e00f      	b.n	800772a <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800770a:	4b71      	ldr	r3, [pc, #452]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800770c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007710:	4a6f      	ldr	r2, [pc, #444]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007712:	f023 0301 	bic.w	r3, r3, #1
 8007716:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800771a:	4b6d      	ldr	r3, [pc, #436]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800771c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007720:	4a6b      	ldr	r2, [pc, #428]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007722:	f023 0304 	bic.w	r3, r3, #4
 8007726:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d068      	beq.n	8007804 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007732:	f7fd fa8d 	bl	8004c50 <HAL_GetTick>
 8007736:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007738:	e011      	b.n	800775e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800773a:	f7fd fa89 	bl	8004c50 <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007748:	4293      	cmp	r3, r2
 800774a:	d908      	bls.n	800775e <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800774c:	4b60      	ldr	r3, [pc, #384]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800774e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007752:	f003 0302 	and.w	r3, r3, #2
 8007756:	2b00      	cmp	r3, #0
 8007758:	d101      	bne.n	800775e <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 800775a:	2303      	movs	r3, #3
 800775c:	e1d4      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800775e:	4b5c      	ldr	r3, [pc, #368]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007760:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007764:	f003 0302 	and.w	r3, r3, #2
 8007768:	2b00      	cmp	r3, #0
 800776a:	d0e6      	beq.n	800773a <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007774:	2b00      	cmp	r3, #0
 8007776:	d022      	beq.n	80077be <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007778:	4b55      	ldr	r3, [pc, #340]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800777a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800777e:	4a54      	ldr	r2, [pc, #336]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007780:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007788:	e011      	b.n	80077ae <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800778a:	f7fd fa61 	bl	8004c50 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007798:	4293      	cmp	r3, r2
 800779a:	d908      	bls.n	80077ae <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800779c:	4b4c      	ldr	r3, [pc, #304]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800779e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d101      	bne.n	80077ae <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 80077aa:	2303      	movs	r3, #3
 80077ac:	e1ac      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80077ae:	4b48      	ldr	r3, [pc, #288]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80077b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d0e6      	beq.n	800778a <HAL_RCC_OscConfig+0x61a>
 80077bc:	e068      	b.n	8007890 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80077be:	4b44      	ldr	r3, [pc, #272]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80077c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077c4:	4a42      	ldr	r2, [pc, #264]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80077c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80077ce:	e011      	b.n	80077f4 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077d0:	f7fd fa3e 	bl	8004c50 <HAL_GetTick>
 80077d4:	4602      	mov	r2, r0
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077de:	4293      	cmp	r3, r2
 80077e0:	d908      	bls.n	80077f4 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80077e2:	4b3b      	ldr	r3, [pc, #236]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80077e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d001      	beq.n	80077f4 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e189      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80077f4:	4b36      	ldr	r3, [pc, #216]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80077f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d1e6      	bne.n	80077d0 <HAL_RCC_OscConfig+0x660>
 8007802:	e045      	b.n	8007890 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007804:	f7fd fa24 	bl	8004c50 <HAL_GetTick>
 8007808:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800780a:	e011      	b.n	8007830 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800780c:	f7fd fa20 	bl	8004c50 <HAL_GetTick>
 8007810:	4602      	mov	r2, r0
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	1ad3      	subs	r3, r2, r3
 8007816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800781a:	4293      	cmp	r3, r2
 800781c:	d908      	bls.n	8007830 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800781e:	4b2c      	ldr	r3, [pc, #176]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007824:	f003 0302 	and.w	r3, r3, #2
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e16b      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007830:	4b27      	ldr	r3, [pc, #156]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007836:	f003 0302 	and.w	r3, r3, #2
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1e6      	bne.n	800780c <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800783e:	4b24      	ldr	r3, [pc, #144]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007848:	2b00      	cmp	r3, #0
 800784a:	d021      	beq.n	8007890 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800784c:	4b20      	ldr	r3, [pc, #128]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800784e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007852:	4a1f      	ldr	r2, [pc, #124]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007854:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800785c:	e011      	b.n	8007882 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800785e:	f7fd f9f7 	bl	8004c50 <HAL_GetTick>
 8007862:	4602      	mov	r2, r0
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	1ad3      	subs	r3, r2, r3
 8007868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800786c:	4293      	cmp	r3, r2
 800786e:	d908      	bls.n	8007882 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007870:	4b17      	ldr	r3, [pc, #92]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800787a:	2b00      	cmp	r3, #0
 800787c:	d001      	beq.n	8007882 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e142      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007882:	4b13      	ldr	r3, [pc, #76]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1e6      	bne.n	800785e <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007890:	7ffb      	ldrb	r3, [r7, #31]
 8007892:	2b01      	cmp	r3, #1
 8007894:	d105      	bne.n	80078a2 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007896:	4b0e      	ldr	r3, [pc, #56]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 8007898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800789a:	4a0d      	ldr	r2, [pc, #52]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 800789c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 0320 	and.w	r3, r3, #32
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d04f      	beq.n	800794e <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d028      	beq.n	8007908 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80078b6:	4b06      	ldr	r3, [pc, #24]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80078b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078bc:	4a04      	ldr	r2, [pc, #16]	@ (80078d0 <HAL_RCC_OscConfig+0x760>)
 80078be:	f043 0301 	orr.w	r3, r3, #1
 80078c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078c6:	f7fd f9c3 	bl	8004c50 <HAL_GetTick>
 80078ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80078cc:	e014      	b.n	80078f8 <HAL_RCC_OscConfig+0x788>
 80078ce:	bf00      	nop
 80078d0:	40021000 	.word	0x40021000
 80078d4:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80078d8:	f7fd f9ba 	bl	8004c50 <HAL_GetTick>
 80078dc:	4602      	mov	r2, r0
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	1ad3      	subs	r3, r2, r3
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d908      	bls.n	80078f8 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80078e6:	4b8a      	ldr	r3, [pc, #552]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 80078e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078ec:	f003 0302 	and.w	r3, r3, #2
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d101      	bne.n	80078f8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80078f4:	2303      	movs	r3, #3
 80078f6:	e107      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80078f8:	4b85      	ldr	r3, [pc, #532]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 80078fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078fe:	f003 0302 	and.w	r3, r3, #2
 8007902:	2b00      	cmp	r3, #0
 8007904:	d0e8      	beq.n	80078d8 <HAL_RCC_OscConfig+0x768>
 8007906:	e022      	b.n	800794e <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007908:	4b81      	ldr	r3, [pc, #516]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 800790a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800790e:	4a80      	ldr	r2, [pc, #512]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007910:	f023 0301 	bic.w	r3, r3, #1
 8007914:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007918:	f7fd f99a 	bl	8004c50 <HAL_GetTick>
 800791c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800791e:	e00f      	b.n	8007940 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007920:	f7fd f996 	bl	8004c50 <HAL_GetTick>
 8007924:	4602      	mov	r2, r0
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	2b02      	cmp	r3, #2
 800792c:	d908      	bls.n	8007940 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800792e:	4b78      	ldr	r3, [pc, #480]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007930:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007934:	f003 0302 	and.w	r3, r3, #2
 8007938:	2b00      	cmp	r3, #0
 800793a:	d001      	beq.n	8007940 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 800793c:	2303      	movs	r3, #3
 800793e:	e0e3      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007940:	4b73      	ldr	r3, [pc, #460]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007942:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007946:	f003 0302 	and.w	r3, r3, #2
 800794a:	2b00      	cmp	r3, #0
 800794c:	d1e8      	bne.n	8007920 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007952:	2b00      	cmp	r3, #0
 8007954:	f000 80d7 	beq.w	8007b06 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007958:	4b6d      	ldr	r3, [pc, #436]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	f003 030c 	and.w	r3, r3, #12
 8007960:	2b0c      	cmp	r3, #12
 8007962:	f000 8091 	beq.w	8007a88 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796a:	2b02      	cmp	r3, #2
 800796c:	d166      	bne.n	8007a3c <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800796e:	4b68      	ldr	r3, [pc, #416]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a67      	ldr	r2, [pc, #412]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007974:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800797a:	f7fd f969 	bl	8004c50 <HAL_GetTick>
 800797e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007980:	e00e      	b.n	80079a0 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007982:	f7fd f965 	bl	8004c50 <HAL_GetTick>
 8007986:	4602      	mov	r2, r0
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	1ad3      	subs	r3, r2, r3
 800798c:	2b02      	cmp	r3, #2
 800798e:	d907      	bls.n	80079a0 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007990:	4b5f      	ldr	r3, [pc, #380]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007998:	2b00      	cmp	r3, #0
 800799a:	d001      	beq.n	80079a0 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e0b3      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079a0:	4b5b      	ldr	r3, [pc, #364]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1ea      	bne.n	8007982 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80079ac:	4b58      	ldr	r3, [pc, #352]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 80079ae:	68da      	ldr	r2, [r3, #12]
 80079b0:	4b58      	ldr	r3, [pc, #352]	@ (8007b14 <HAL_RCC_OscConfig+0x9a4>)
 80079b2:	4013      	ands	r3, r2
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80079bc:	3a01      	subs	r2, #1
 80079be:	0112      	lsls	r2, r2, #4
 80079c0:	4311      	orrs	r1, r2
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80079c6:	0212      	lsls	r2, r2, #8
 80079c8:	4311      	orrs	r1, r2
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80079ce:	0852      	lsrs	r2, r2, #1
 80079d0:	3a01      	subs	r2, #1
 80079d2:	0552      	lsls	r2, r2, #21
 80079d4:	4311      	orrs	r1, r2
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80079da:	0852      	lsrs	r2, r2, #1
 80079dc:	3a01      	subs	r2, #1
 80079de:	0652      	lsls	r2, r2, #25
 80079e0:	4311      	orrs	r1, r2
 80079e2:	687a      	ldr	r2, [r7, #4]
 80079e4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80079e6:	06d2      	lsls	r2, r2, #27
 80079e8:	430a      	orrs	r2, r1
 80079ea:	4949      	ldr	r1, [pc, #292]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 80079ec:	4313      	orrs	r3, r2
 80079ee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079f0:	4b47      	ldr	r3, [pc, #284]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a46      	ldr	r2, [pc, #280]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 80079f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079fa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80079fc:	4b44      	ldr	r3, [pc, #272]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	4a43      	ldr	r2, [pc, #268]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a08:	f7fd f922 	bl	8004c50 <HAL_GetTick>
 8007a0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a0e:	e00e      	b.n	8007a2e <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a10:	f7fd f91e 	bl	8004c50 <HAL_GetTick>
 8007a14:	4602      	mov	r2, r0
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d907      	bls.n	8007a2e <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a1e:	4b3c      	ldr	r3, [pc, #240]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d101      	bne.n	8007a2e <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e06c      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a2e:	4b38      	ldr	r3, [pc, #224]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d0ea      	beq.n	8007a10 <HAL_RCC_OscConfig+0x8a0>
 8007a3a:	e064      	b.n	8007b06 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a3c:	4b34      	ldr	r3, [pc, #208]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a33      	ldr	r2, [pc, #204]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a48:	f7fd f902 	bl	8004c50 <HAL_GetTick>
 8007a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a4e:	e00e      	b.n	8007a6e <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a50:	f7fd f8fe 	bl	8004c50 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d907      	bls.n	8007a6e <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e04c      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a6e:	4b28      	ldr	r3, [pc, #160]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1ea      	bne.n	8007a50 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007a7a:	4b25      	ldr	r3, [pc, #148]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a7c:	68da      	ldr	r2, [r3, #12]
 8007a7e:	4924      	ldr	r1, [pc, #144]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a80:	4b25      	ldr	r3, [pc, #148]	@ (8007b18 <HAL_RCC_OscConfig+0x9a8>)
 8007a82:	4013      	ands	r3, r2
 8007a84:	60cb      	str	r3, [r1, #12]
 8007a86:	e03e      	b.n	8007b06 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d101      	bne.n	8007a94 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	e039      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8007a94:	4b1e      	ldr	r3, [pc, #120]	@ (8007b10 <HAL_RCC_OscConfig+0x9a0>)
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f003 0203 	and.w	r2, r3, #3
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d12c      	bne.n	8007b02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d123      	bne.n	8007b02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac4:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d11b      	bne.n	8007b02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ad4:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d113      	bne.n	8007b02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ae4:	085b      	lsrs	r3, r3, #1
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d109      	bne.n	8007b02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007af8:	085b      	lsrs	r3, r3, #1
 8007afa:	3b01      	subs	r3, #1
 8007afc:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d001      	beq.n	8007b06 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e000      	b.n	8007b08 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3720      	adds	r7, #32
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	40021000 	.word	0x40021000
 8007b14:	019f800c 	.word	0x019f800c
 8007b18:	feeefffc 	.word	0xfeeefffc

08007b1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b086      	sub	sp, #24
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
 8007b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007b26:	2300      	movs	r3, #0
 8007b28:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d101      	bne.n	8007b34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e11c      	b.n	8007d6e <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b34:	4b90      	ldr	r3, [pc, #576]	@ (8007d78 <HAL_RCC_ClockConfig+0x25c>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 030f 	and.w	r3, r3, #15
 8007b3c:	683a      	ldr	r2, [r7, #0]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d910      	bls.n	8007b64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b42:	4b8d      	ldr	r3, [pc, #564]	@ (8007d78 <HAL_RCC_ClockConfig+0x25c>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f023 020f 	bic.w	r2, r3, #15
 8007b4a:	498b      	ldr	r1, [pc, #556]	@ (8007d78 <HAL_RCC_ClockConfig+0x25c>)
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b52:	4b89      	ldr	r3, [pc, #548]	@ (8007d78 <HAL_RCC_ClockConfig+0x25c>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 030f 	and.w	r3, r3, #15
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d001      	beq.n	8007b64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e104      	b.n	8007d6e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 0302 	and.w	r3, r3, #2
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d010      	beq.n	8007b92 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	689a      	ldr	r2, [r3, #8]
 8007b74:	4b81      	ldr	r3, [pc, #516]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d908      	bls.n	8007b92 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b80:	4b7e      	ldr	r3, [pc, #504]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	497b      	ldr	r1, [pc, #492]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 0301 	and.w	r3, r3, #1
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f000 8085 	beq.w	8007caa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	2b03      	cmp	r3, #3
 8007ba6:	d11f      	bne.n	8007be8 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ba8:	4b74      	ldr	r3, [pc, #464]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d101      	bne.n	8007bb8 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e0da      	b.n	8007d6e <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007bb8:	f000 fa26 	bl	8008008 <RCC_GetSysClockFreqFromPLLSource>
 8007bbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	4a6f      	ldr	r2, [pc, #444]	@ (8007d80 <HAL_RCC_ClockConfig+0x264>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d947      	bls.n	8007c56 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007bc6:	4b6d      	ldr	r3, [pc, #436]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d141      	bne.n	8007c56 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007bd2:	4b6a      	ldr	r3, [pc, #424]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bda:	4a68      	ldr	r2, [pc, #416]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007bdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007be0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007be2:	2380      	movs	r3, #128	@ 0x80
 8007be4:	617b      	str	r3, [r7, #20]
 8007be6:	e036      	b.n	8007c56 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	2b02      	cmp	r3, #2
 8007bee:	d107      	bne.n	8007c00 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007bf0:	4b62      	ldr	r3, [pc, #392]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d115      	bne.n	8007c28 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e0b6      	b.n	8007d6e <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d107      	bne.n	8007c18 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007c08:	4b5c      	ldr	r3, [pc, #368]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 0302 	and.w	r3, r3, #2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d109      	bne.n	8007c28 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	e0aa      	b.n	8007d6e <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c18:	4b58      	ldr	r3, [pc, #352]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d101      	bne.n	8007c28 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	e0a2      	b.n	8007d6e <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007c28:	f000 f8b0 	bl	8007d8c <HAL_RCC_GetSysClockFreq>
 8007c2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	4a53      	ldr	r2, [pc, #332]	@ (8007d80 <HAL_RCC_ClockConfig+0x264>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d90f      	bls.n	8007c56 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007c36:	4b51      	ldr	r3, [pc, #324]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d109      	bne.n	8007c56 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007c42:	4b4e      	ldr	r3, [pc, #312]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c4a:	4a4c      	ldr	r2, [pc, #304]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007c52:	2380      	movs	r3, #128	@ 0x80
 8007c54:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c56:	4b49      	ldr	r3, [pc, #292]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f023 0203 	bic.w	r2, r3, #3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	4946      	ldr	r1, [pc, #280]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c68:	f7fc fff2 	bl	8004c50 <HAL_GetTick>
 8007c6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c6e:	e013      	b.n	8007c98 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c70:	f7fc ffee 	bl	8004c50 <HAL_GetTick>
 8007c74:	4602      	mov	r2, r0
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d90a      	bls.n	8007c98 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c82:	4b3e      	ldr	r3, [pc, #248]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	f003 020c 	and.w	r2, r3, #12
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d001      	beq.n	8007c98 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8007c94:	2303      	movs	r3, #3
 8007c96:	e06a      	b.n	8007d6e <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c98:	4b38      	ldr	r3, [pc, #224]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	f003 020c 	and.w	r2, r3, #12
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d1e2      	bne.n	8007c70 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2b80      	cmp	r3, #128	@ 0x80
 8007cae:	d105      	bne.n	8007cbc <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007cb0:	4b32      	ldr	r3, [pc, #200]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	4a31      	ldr	r2, [pc, #196]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007cb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cba:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f003 0302 	and.w	r3, r3, #2
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d010      	beq.n	8007cea <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	689a      	ldr	r2, [r3, #8]
 8007ccc:	4b2b      	ldr	r3, [pc, #172]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d208      	bcs.n	8007cea <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cd8:	4b28      	ldr	r3, [pc, #160]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	4925      	ldr	r1, [pc, #148]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007cea:	4b23      	ldr	r3, [pc, #140]	@ (8007d78 <HAL_RCC_ClockConfig+0x25c>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f003 030f 	and.w	r3, r3, #15
 8007cf2:	683a      	ldr	r2, [r7, #0]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d210      	bcs.n	8007d1a <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8007d78 <HAL_RCC_ClockConfig+0x25c>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f023 020f 	bic.w	r2, r3, #15
 8007d00:	491d      	ldr	r1, [pc, #116]	@ (8007d78 <HAL_RCC_ClockConfig+0x25c>)
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d08:	4b1b      	ldr	r3, [pc, #108]	@ (8007d78 <HAL_RCC_ClockConfig+0x25c>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f003 030f 	and.w	r3, r3, #15
 8007d10:	683a      	ldr	r2, [r7, #0]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d001      	beq.n	8007d1a <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e029      	b.n	8007d6e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 0304 	and.w	r3, r3, #4
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d008      	beq.n	8007d38 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d26:	4b15      	ldr	r3, [pc, #84]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	4912      	ldr	r1, [pc, #72]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007d34:	4313      	orrs	r3, r2
 8007d36:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f003 0308 	and.w	r3, r3, #8
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d009      	beq.n	8007d58 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d44:	4b0d      	ldr	r3, [pc, #52]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	691b      	ldr	r3, [r3, #16]
 8007d50:	00db      	lsls	r3, r3, #3
 8007d52:	490a      	ldr	r1, [pc, #40]	@ (8007d7c <HAL_RCC_ClockConfig+0x260>)
 8007d54:	4313      	orrs	r3, r2
 8007d56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007d58:	f000 f8b6 	bl	8007ec8 <HAL_RCC_GetHCLKFreq>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	4a09      	ldr	r2, [pc, #36]	@ (8007d84 <HAL_RCC_ClockConfig+0x268>)
 8007d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007d62:	4b09      	ldr	r3, [pc, #36]	@ (8007d88 <HAL_RCC_ClockConfig+0x26c>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7fc ff22 	bl	8004bb0 <HAL_InitTick>
 8007d6c:	4603      	mov	r3, r0
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3718      	adds	r7, #24
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	40022000 	.word	0x40022000
 8007d7c:	40021000 	.word	0x40021000
 8007d80:	04c4b400 	.word	0x04c4b400
 8007d84:	20000000 	.word	0x20000000
 8007d88:	20000004 	.word	0x20000004

08007d8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b089      	sub	sp, #36	@ 0x24
 8007d90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007d92:	2300      	movs	r3, #0
 8007d94:	61fb      	str	r3, [r7, #28]
 8007d96:	2300      	movs	r3, #0
 8007d98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d9a:	4b47      	ldr	r3, [pc, #284]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	f003 030c 	and.w	r3, r3, #12
 8007da2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007da4:	4b44      	ldr	r3, [pc, #272]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	f003 0303 	and.w	r3, r3, #3
 8007dac:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d005      	beq.n	8007dc0 <HAL_RCC_GetSysClockFreq+0x34>
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	2b0c      	cmp	r3, #12
 8007db8:	d121      	bne.n	8007dfe <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d11e      	bne.n	8007dfe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007dc0:	4b3d      	ldr	r3, [pc, #244]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0308 	and.w	r3, r3, #8
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d107      	bne.n	8007ddc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007dcc:	4b3a      	ldr	r3, [pc, #232]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dd2:	0a1b      	lsrs	r3, r3, #8
 8007dd4:	f003 030f 	and.w	r3, r3, #15
 8007dd8:	61fb      	str	r3, [r7, #28]
 8007dda:	e005      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007ddc:	4b36      	ldr	r3, [pc, #216]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	091b      	lsrs	r3, r3, #4
 8007de2:	f003 030f 	and.w	r3, r3, #15
 8007de6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8007de8:	4a34      	ldr	r2, [pc, #208]	@ (8007ebc <HAL_RCC_GetSysClockFreq+0x130>)
 8007dea:	69fb      	ldr	r3, [r7, #28]
 8007dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007df0:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d10d      	bne.n	8007e14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007df8:	69fb      	ldr	r3, [r7, #28]
 8007dfa:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007dfc:	e00a      	b.n	8007e14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	2b04      	cmp	r3, #4
 8007e02:	d102      	bne.n	8007e0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007e04:	4b2e      	ldr	r3, [pc, #184]	@ (8007ec0 <HAL_RCC_GetSysClockFreq+0x134>)
 8007e06:	61bb      	str	r3, [r7, #24]
 8007e08:	e004      	b.n	8007e14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	2b08      	cmp	r3, #8
 8007e0e:	d101      	bne.n	8007e14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007e10:	4b2c      	ldr	r3, [pc, #176]	@ (8007ec4 <HAL_RCC_GetSysClockFreq+0x138>)
 8007e12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	2b0c      	cmp	r3, #12
 8007e18:	d146      	bne.n	8007ea8 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8007e1a:	4b27      	ldr	r3, [pc, #156]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007e1c:	68db      	ldr	r3, [r3, #12]
 8007e1e:	f003 0303 	and.w	r3, r3, #3
 8007e22:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007e24:	4b24      	ldr	r3, [pc, #144]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	091b      	lsrs	r3, r3, #4
 8007e2a:	f003 030f 	and.w	r3, r3, #15
 8007e2e:	3301      	adds	r3, #1
 8007e30:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	2b02      	cmp	r3, #2
 8007e36:	d003      	beq.n	8007e40 <HAL_RCC_GetSysClockFreq+0xb4>
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	2b03      	cmp	r3, #3
 8007e3c:	d00d      	beq.n	8007e5a <HAL_RCC_GetSysClockFreq+0xce>
 8007e3e:	e019      	b.n	8007e74 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e40:	4a1f      	ldr	r2, [pc, #124]	@ (8007ec0 <HAL_RCC_GetSysClockFreq+0x134>)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e48:	4a1b      	ldr	r2, [pc, #108]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007e4a:	68d2      	ldr	r2, [r2, #12]
 8007e4c:	0a12      	lsrs	r2, r2, #8
 8007e4e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007e52:	fb02 f303 	mul.w	r3, r2, r3
 8007e56:	617b      	str	r3, [r7, #20]
        break;
 8007e58:	e019      	b.n	8007e8e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ec4 <HAL_RCC_GetSysClockFreq+0x138>)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e62:	4a15      	ldr	r2, [pc, #84]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007e64:	68d2      	ldr	r2, [r2, #12]
 8007e66:	0a12      	lsrs	r2, r2, #8
 8007e68:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007e6c:	fb02 f303 	mul.w	r3, r2, r3
 8007e70:	617b      	str	r3, [r7, #20]
        break;
 8007e72:	e00c      	b.n	8007e8e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e74:	69fa      	ldr	r2, [r7, #28]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e7c:	4a0e      	ldr	r2, [pc, #56]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007e7e:	68d2      	ldr	r2, [r2, #12]
 8007e80:	0a12      	lsrs	r2, r2, #8
 8007e82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007e86:	fb02 f303 	mul.w	r3, r2, r3
 8007e8a:	617b      	str	r3, [r7, #20]
        break;
 8007e8c:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8007e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8007eb8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	0e5b      	lsrs	r3, r3, #25
 8007e94:	f003 0303 	and.w	r3, r3, #3
 8007e98:	3301      	adds	r3, #1
 8007e9a:	005b      	lsls	r3, r3, #1
 8007e9c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007e9e:	697a      	ldr	r2, [r7, #20]
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ea6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007ea8:	69bb      	ldr	r3, [r7, #24]
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3724      	adds	r7, #36	@ 0x24
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop
 8007eb8:	40021000 	.word	0x40021000
 8007ebc:	0800cab8 	.word	0x0800cab8
 8007ec0:	00f42400 	.word	0x00f42400
 8007ec4:	007a1200 	.word	0x007a1200

08007ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8007ecc:	f7ff ff5e 	bl	8007d8c <HAL_RCC_GetSysClockFreq>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	4b05      	ldr	r3, [pc, #20]	@ (8007ee8 <HAL_RCC_GetHCLKFreq+0x20>)
 8007ed4:	689b      	ldr	r3, [r3, #8]
 8007ed6:	091b      	lsrs	r3, r3, #4
 8007ed8:	f003 030f 	and.w	r3, r3, #15
 8007edc:	4903      	ldr	r1, [pc, #12]	@ (8007eec <HAL_RCC_GetHCLKFreq+0x24>)
 8007ede:	5ccb      	ldrb	r3, [r1, r3]
 8007ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	40021000 	.word	0x40021000
 8007eec:	0800caa0 	.word	0x0800caa0

08007ef0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ef4:	f7ff ffe8 	bl	8007ec8 <HAL_RCC_GetHCLKFreq>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	4b05      	ldr	r3, [pc, #20]	@ (8007f10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	0a1b      	lsrs	r3, r3, #8
 8007f00:	f003 0307 	and.w	r3, r3, #7
 8007f04:	4903      	ldr	r1, [pc, #12]	@ (8007f14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f06:	5ccb      	ldrb	r3, [r1, r3]
 8007f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	40021000 	.word	0x40021000
 8007f14:	0800cab0 	.word	0x0800cab0

08007f18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007f1c:	f7ff ffd4 	bl	8007ec8 <HAL_RCC_GetHCLKFreq>
 8007f20:	4602      	mov	r2, r0
 8007f22:	4b05      	ldr	r3, [pc, #20]	@ (8007f38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	0adb      	lsrs	r3, r3, #11
 8007f28:	f003 0307 	and.w	r3, r3, #7
 8007f2c:	4903      	ldr	r1, [pc, #12]	@ (8007f3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f2e:	5ccb      	ldrb	r3, [r1, r3]
 8007f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	40021000 	.word	0x40021000
 8007f3c:	0800cab0 	.word	0x0800cab0

08007f40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b086      	sub	sp, #24
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007f48:	2300      	movs	r3, #0
 8007f4a:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007f4c:	4b2c      	ldr	r3, [pc, #176]	@ (8008000 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8007f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d003      	beq.n	8007f60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007f58:	f7ff f86c 	bl	8007034 <HAL_PWREx_GetVoltageRange>
 8007f5c:	6138      	str	r0, [r7, #16]
 8007f5e:	e014      	b.n	8007f8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007f60:	4b27      	ldr	r3, [pc, #156]	@ (8008000 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8007f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f64:	4a26      	ldr	r2, [pc, #152]	@ (8008000 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8007f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f6c:	4b24      	ldr	r3, [pc, #144]	@ (8008000 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8007f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f74:	60fb      	str	r3, [r7, #12]
 8007f76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007f78:	f7ff f85c 	bl	8007034 <HAL_PWREx_GetVoltageRange>
 8007f7c:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007f7e:	4b20      	ldr	r3, [pc, #128]	@ (8008000 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8007f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f82:	4a1f      	ldr	r2, [pc, #124]	@ (8008000 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8007f84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f88:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d003      	beq.n	8007f98 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f96:	d10b      	bne.n	8007fb0 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2b80      	cmp	r3, #128	@ 0x80
 8007f9c:	d919      	bls.n	8007fd2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2ba0      	cmp	r3, #160	@ 0xa0
 8007fa2:	d902      	bls.n	8007faa <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8007fa8:	e013      	b.n	8007fd2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007faa:	2301      	movs	r3, #1
 8007fac:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8007fae:	e010      	b.n	8007fd2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2b80      	cmp	r3, #128	@ 0x80
 8007fb4:	d902      	bls.n	8007fbc <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	e00a      	b.n	8007fd2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b80      	cmp	r3, #128	@ 0x80
 8007fc0:	d102      	bne.n	8007fc8 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007fc2:	2302      	movs	r3, #2
 8007fc4:	617b      	str	r3, [r7, #20]
 8007fc6:	e004      	b.n	8007fd2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2b70      	cmp	r3, #112	@ 0x70
 8007fcc:	d101      	bne.n	8007fd2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007fce:	2301      	movs	r3, #1
 8007fd0:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8008004 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f023 020f 	bic.w	r2, r3, #15
 8007fda:	490a      	ldr	r1, [pc, #40]	@ (8008004 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007fe2:	4b08      	ldr	r3, [pc, #32]	@ (8008004 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f003 030f 	and.w	r3, r3, #15
 8007fea:	697a      	ldr	r2, [r7, #20]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d001      	beq.n	8007ff4 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e000      	b.n	8007ff6 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3718      	adds	r7, #24
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	40021000 	.word	0x40021000
 8008004:	40022000 	.word	0x40022000

08008008 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008008:	b480      	push	{r7}
 800800a:	b087      	sub	sp, #28
 800800c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800800e:	4b31      	ldr	r3, [pc, #196]	@ (80080d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8008010:	68db      	ldr	r3, [r3, #12]
 8008012:	f003 0303 	and.w	r3, r3, #3
 8008016:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008018:	4b2e      	ldr	r3, [pc, #184]	@ (80080d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	091b      	lsrs	r3, r3, #4
 800801e:	f003 030f 	and.w	r3, r3, #15
 8008022:	3301      	adds	r3, #1
 8008024:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2b03      	cmp	r3, #3
 800802a:	d015      	beq.n	8008058 <RCC_GetSysClockFreqFromPLLSource+0x50>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2b03      	cmp	r3, #3
 8008030:	d839      	bhi.n	80080a6 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2b01      	cmp	r3, #1
 8008036:	d01c      	beq.n	8008072 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2b02      	cmp	r3, #2
 800803c:	d133      	bne.n	80080a6 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800803e:	4a26      	ldr	r2, [pc, #152]	@ (80080d8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	fbb2 f3f3 	udiv	r3, r2, r3
 8008046:	4a23      	ldr	r2, [pc, #140]	@ (80080d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8008048:	68d2      	ldr	r2, [r2, #12]
 800804a:	0a12      	lsrs	r2, r2, #8
 800804c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008050:	fb02 f303 	mul.w	r3, r2, r3
 8008054:	613b      	str	r3, [r7, #16]
      break;
 8008056:	e029      	b.n	80080ac <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008058:	4a20      	ldr	r2, [pc, #128]	@ (80080dc <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008060:	4a1c      	ldr	r2, [pc, #112]	@ (80080d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8008062:	68d2      	ldr	r2, [r2, #12]
 8008064:	0a12      	lsrs	r2, r2, #8
 8008066:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800806a:	fb02 f303 	mul.w	r3, r2, r3
 800806e:	613b      	str	r3, [r7, #16]
      break;
 8008070:	e01c      	b.n	80080ac <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008072:	4b18      	ldr	r3, [pc, #96]	@ (80080d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0308 	and.w	r3, r3, #8
 800807a:	2b00      	cmp	r3, #0
 800807c:	d107      	bne.n	800808e <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800807e:	4b15      	ldr	r3, [pc, #84]	@ (80080d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8008080:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008084:	0a1b      	lsrs	r3, r3, #8
 8008086:	f003 030f 	and.w	r3, r3, #15
 800808a:	617b      	str	r3, [r7, #20]
 800808c:	e005      	b.n	800809a <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800808e:	4b11      	ldr	r3, [pc, #68]	@ (80080d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	091b      	lsrs	r3, r3, #4
 8008094:	f003 030f 	and.w	r3, r3, #15
 8008098:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 800809a:	4a11      	ldr	r2, [pc, #68]	@ (80080e0 <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080a2:	613b      	str	r3, [r7, #16]
        break;
 80080a4:	e002      	b.n	80080ac <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 80080a6:	2300      	movs	r3, #0
 80080a8:	613b      	str	r3, [r7, #16]
      break;
 80080aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80080ac:	4b09      	ldr	r3, [pc, #36]	@ (80080d4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	0e5b      	lsrs	r3, r3, #25
 80080b2:	f003 0303 	and.w	r3, r3, #3
 80080b6:	3301      	adds	r3, #1
 80080b8:	005b      	lsls	r3, r3, #1
 80080ba:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80080bc:	693a      	ldr	r2, [r7, #16]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80080c4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80080c6:	683b      	ldr	r3, [r7, #0]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	371c      	adds	r7, #28
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr
 80080d4:	40021000 	.word	0x40021000
 80080d8:	00f42400 	.word	0x00f42400
 80080dc:	007a1200 	.word	0x007a1200
 80080e0:	0800cab8 	.word	0x0800cab8

080080e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b088      	sub	sp, #32
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80080ec:	2300      	movs	r3, #0
 80080ee:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80080f0:	2300      	movs	r3, #0
 80080f2:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d040      	beq.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008104:	2b80      	cmp	r3, #128	@ 0x80
 8008106:	d02a      	beq.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008108:	2b80      	cmp	r3, #128	@ 0x80
 800810a:	d825      	bhi.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800810c:	2b60      	cmp	r3, #96	@ 0x60
 800810e:	d026      	beq.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008110:	2b60      	cmp	r3, #96	@ 0x60
 8008112:	d821      	bhi.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8008114:	2b40      	cmp	r3, #64	@ 0x40
 8008116:	d006      	beq.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8008118:	2b40      	cmp	r3, #64	@ 0x40
 800811a:	d81d      	bhi.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800811c:	2b00      	cmp	r3, #0
 800811e:	d009      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8008120:	2b20      	cmp	r3, #32
 8008122:	d010      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8008124:	e018      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008126:	4b8f      	ldr	r3, [pc, #572]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	4a8e      	ldr	r2, [pc, #568]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800812c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008130:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008132:	e015      	b.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	3304      	adds	r3, #4
 8008138:	2100      	movs	r1, #0
 800813a:	4618      	mov	r0, r3
 800813c:	f000 fb56 	bl	80087ec <RCCEx_PLLSAI1_Config>
 8008140:	4603      	mov	r3, r0
 8008142:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008144:	e00c      	b.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	3320      	adds	r3, #32
 800814a:	2100      	movs	r1, #0
 800814c:	4618      	mov	r0, r3
 800814e:	f000 fc33 	bl	80089b8 <RCCEx_PLLSAI2_Config>
 8008152:	4603      	mov	r3, r0
 8008154:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008156:	e003      	b.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	77fb      	strb	r3, [r7, #31]
        break;
 800815c:	e000      	b.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 800815e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008160:	7ffb      	ldrb	r3, [r7, #31]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d10b      	bne.n	800817e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008166:	4b7f      	ldr	r3, [pc, #508]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008168:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800816c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008174:	497b      	ldr	r1, [pc, #492]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008176:	4313      	orrs	r3, r2
 8008178:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800817c:	e001      	b.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800817e:	7ffb      	ldrb	r3, [r7, #31]
 8008180:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800818a:	2b00      	cmp	r3, #0
 800818c:	d047      	beq.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008192:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008196:	d030      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8008198:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800819c:	d82a      	bhi.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800819e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081a2:	d02a      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x116>
 80081a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081a8:	d824      	bhi.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80081aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081ae:	d008      	beq.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80081b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081b4:	d81e      	bhi.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00a      	beq.n	80081d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80081ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081be:	d010      	beq.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80081c0:	e018      	b.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80081c2:	4b68      	ldr	r3, [pc, #416]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	4a67      	ldr	r2, [pc, #412]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80081cc:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80081ce:	e015      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	3304      	adds	r3, #4
 80081d4:	2100      	movs	r1, #0
 80081d6:	4618      	mov	r0, r3
 80081d8:	f000 fb08 	bl	80087ec <RCCEx_PLLSAI1_Config>
 80081dc:	4603      	mov	r3, r0
 80081de:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80081e0:	e00c      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	3320      	adds	r3, #32
 80081e6:	2100      	movs	r1, #0
 80081e8:	4618      	mov	r0, r3
 80081ea:	f000 fbe5 	bl	80089b8 <RCCEx_PLLSAI2_Config>
 80081ee:	4603      	mov	r3, r0
 80081f0:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80081f2:	e003      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	77fb      	strb	r3, [r7, #31]
        break;
 80081f8:	e000      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 80081fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081fc:	7ffb      	ldrb	r3, [r7, #31]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d10b      	bne.n	800821a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008202:	4b58      	ldr	r3, [pc, #352]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008204:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008208:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008210:	4954      	ldr	r1, [pc, #336]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008212:	4313      	orrs	r3, r2
 8008214:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8008218:	e001      	b.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800821a:	7ffb      	ldrb	r3, [r7, #31]
 800821c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008226:	2b00      	cmp	r3, #0
 8008228:	f000 80ab 	beq.w	8008382 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800822c:	2300      	movs	r3, #0
 800822e:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008230:	4b4c      	ldr	r3, [pc, #304]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008238:	2b00      	cmp	r3, #0
 800823a:	d10d      	bne.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800823c:	4b49      	ldr	r3, [pc, #292]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800823e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008240:	4a48      	ldr	r2, [pc, #288]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008242:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008246:	6593      	str	r3, [r2, #88]	@ 0x58
 8008248:	4b46      	ldr	r3, [pc, #280]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800824a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800824c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008250:	60fb      	str	r3, [r7, #12]
 8008252:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008254:	2301      	movs	r3, #1
 8008256:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008258:	4b43      	ldr	r3, [pc, #268]	@ (8008368 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a42      	ldr	r2, [pc, #264]	@ (8008368 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800825e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008262:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008264:	f7fc fcf4 	bl	8004c50 <HAL_GetTick>
 8008268:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800826a:	e00f      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800826c:	f7fc fcf0 	bl	8004c50 <HAL_GetTick>
 8008270:	4602      	mov	r2, r0
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	1ad3      	subs	r3, r2, r3
 8008276:	2b02      	cmp	r3, #2
 8008278:	d908      	bls.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800827a:	4b3b      	ldr	r3, [pc, #236]	@ (8008368 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008282:	2b00      	cmp	r3, #0
 8008284:	d109      	bne.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8008286:	2303      	movs	r3, #3
 8008288:	77fb      	strb	r3, [r7, #31]
        }
        break;
 800828a:	e006      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800828c:	4b36      	ldr	r3, [pc, #216]	@ (8008368 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008294:	2b00      	cmp	r3, #0
 8008296:	d0e9      	beq.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x188>
 8008298:	e000      	b.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 800829a:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 800829c:	7ffb      	ldrb	r3, [r7, #31]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d164      	bne.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80082a2:	4b30      	ldr	r3, [pc, #192]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082ac:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d01f      	beq.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082ba:	69ba      	ldr	r2, [r7, #24]
 80082bc:	429a      	cmp	r2, r3
 80082be:	d019      	beq.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80082c0:	4b28      	ldr	r3, [pc, #160]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082ca:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80082cc:	4b25      	ldr	r3, [pc, #148]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082d2:	4a24      	ldr	r2, [pc, #144]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80082dc:	4b21      	ldr	r3, [pc, #132]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082e2:	4a20      	ldr	r2, [pc, #128]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80082ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	f003 0301 	and.w	r3, r3, #1
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d01f      	beq.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082fe:	f7fc fca7 	bl	8004c50 <HAL_GetTick>
 8008302:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008304:	e012      	b.n	800832c <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008306:	f7fc fca3 	bl	8004c50 <HAL_GetTick>
 800830a:	4602      	mov	r2, r0
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	1ad3      	subs	r3, r2, r3
 8008310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008314:	4293      	cmp	r3, r2
 8008316:	d909      	bls.n	800832c <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008318:	4b12      	ldr	r3, [pc, #72]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800831a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800831e:	f003 0302 	and.w	r3, r3, #2
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10a      	bne.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8008326:	2303      	movs	r3, #3
 8008328:	77fb      	strb	r3, [r7, #31]
            }
            break;
 800832a:	e007      	b.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800832c:	4b0d      	ldr	r3, [pc, #52]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800832e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008332:	f003 0302 	and.w	r3, r3, #2
 8008336:	2b00      	cmp	r3, #0
 8008338:	d0e5      	beq.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800833a:	e000      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 800833c:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 800833e:	7ffb      	ldrb	r3, [r7, #31]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d10c      	bne.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008344:	4b07      	ldr	r3, [pc, #28]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008346:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800834a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008354:	4903      	ldr	r1, [pc, #12]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008356:	4313      	orrs	r3, r2
 8008358:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800835c:	e008      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800835e:	7ffb      	ldrb	r3, [r7, #31]
 8008360:	77bb      	strb	r3, [r7, #30]
 8008362:	e005      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8008364:	40021000 	.word	0x40021000
 8008368:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800836c:	7ffb      	ldrb	r3, [r7, #31]
 800836e:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	2b01      	cmp	r3, #1
 8008374:	d105      	bne.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008376:	4b9c      	ldr	r3, [pc, #624]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800837a:	4a9b      	ldr	r2, [pc, #620]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800837c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008380:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 0301 	and.w	r3, r3, #1
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00a      	beq.n	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800838e:	4b96      	ldr	r3, [pc, #600]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008394:	f023 0203 	bic.w	r2, r3, #3
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800839c:	4992      	ldr	r1, [pc, #584]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800839e:	4313      	orrs	r3, r2
 80083a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 0302 	and.w	r3, r3, #2
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d00a      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80083b0:	4b8d      	ldr	r3, [pc, #564]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80083b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083b6:	f023 020c 	bic.w	r2, r3, #12
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083be:	498a      	ldr	r1, [pc, #552]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80083c0:	4313      	orrs	r3, r2
 80083c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f003 0304 	and.w	r3, r3, #4
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00a      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80083d2:	4b85      	ldr	r3, [pc, #532]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80083d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083e0:	4981      	ldr	r1, [pc, #516]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80083e2:	4313      	orrs	r3, r2
 80083e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 0308 	and.w	r3, r3, #8
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d00a      	beq.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80083f4:	4b7c      	ldr	r3, [pc, #496]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80083f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008402:	4979      	ldr	r1, [pc, #484]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008404:	4313      	orrs	r3, r2
 8008406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f003 0310 	and.w	r3, r3, #16
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00a      	beq.n	800842c <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008416:	4b74      	ldr	r3, [pc, #464]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800841c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008424:	4970      	ldr	r1, [pc, #448]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008426:	4313      	orrs	r3, r2
 8008428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f003 0320 	and.w	r3, r3, #32
 8008434:	2b00      	cmp	r3, #0
 8008436:	d00a      	beq.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008438:	4b6b      	ldr	r3, [pc, #428]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800843a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800843e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008446:	4968      	ldr	r1, [pc, #416]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008448:	4313      	orrs	r3, r2
 800844a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008456:	2b00      	cmp	r3, #0
 8008458:	d00a      	beq.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800845a:	4b63      	ldr	r3, [pc, #396]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800845c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008460:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008468:	495f      	ldr	r1, [pc, #380]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800846a:	4313      	orrs	r3, r2
 800846c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008478:	2b00      	cmp	r3, #0
 800847a:	d00a      	beq.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800847c:	4b5a      	ldr	r3, [pc, #360]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800847e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008482:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800848a:	4957      	ldr	r1, [pc, #348]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800848c:	4313      	orrs	r3, r2
 800848e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800849a:	2b00      	cmp	r3, #0
 800849c:	d00a      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800849e:	4b52      	ldr	r3, [pc, #328]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80084a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084a4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80084ac:	494e      	ldr	r1, [pc, #312]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80084ae:	4313      	orrs	r3, r2
 80084b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d031      	beq.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80084c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084c8:	d00e      	beq.n	80084e8 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80084ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084ce:	d814      	bhi.n	80084fa <HAL_RCCEx_PeriphCLKConfig+0x416>
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d015      	beq.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80084d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80084d8:	d10f      	bne.n	80084fa <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084da:	4b43      	ldr	r3, [pc, #268]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	4a42      	ldr	r2, [pc, #264]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80084e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084e4:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80084e6:	e00c      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	3304      	adds	r3, #4
 80084ec:	2100      	movs	r1, #0
 80084ee:	4618      	mov	r0, r3
 80084f0:	f000 f97c 	bl	80087ec <RCCEx_PLLSAI1_Config>
 80084f4:	4603      	mov	r3, r0
 80084f6:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80084f8:	e003      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	77fb      	strb	r3, [r7, #31]
        break;
 80084fe:	e000      	b.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8008500:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008502:	7ffb      	ldrb	r3, [r7, #31]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d10b      	bne.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008508:	4b37      	ldr	r3, [pc, #220]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800850a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800850e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008516:	4934      	ldr	r1, [pc, #208]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008518:	4313      	orrs	r3, r2
 800851a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800851e:	e001      	b.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008520:	7ffb      	ldrb	r3, [r7, #31]
 8008522:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800852c:	2b00      	cmp	r3, #0
 800852e:	d00a      	beq.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008530:	4b2d      	ldr	r3, [pc, #180]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008536:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800853e:	492a      	ldr	r1, [pc, #168]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008540:	4313      	orrs	r3, r2
 8008542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00a      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008552:	4b25      	ldr	r3, [pc, #148]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008558:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008560:	4921      	ldr	r1, [pc, #132]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008562:	4313      	orrs	r3, r2
 8008564:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008570:	2b00      	cmp	r3, #0
 8008572:	d00a      	beq.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008574:	4b1c      	ldr	r3, [pc, #112]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800857a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008582:	4919      	ldr	r1, [pc, #100]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008584:	4313      	orrs	r3, r2
 8008586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00a      	beq.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008596:	4b14      	ldr	r3, [pc, #80]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8008598:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800859c:	f023 0203 	bic.w	r2, r3, #3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085a4:	4910      	ldr	r1, [pc, #64]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80085a6:	4313      	orrs	r3, r2
 80085a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d02b      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80085b8:	4b0b      	ldr	r3, [pc, #44]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80085ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085c6:	4908      	ldr	r1, [pc, #32]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80085c8:	4313      	orrs	r3, r2
 80085ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085d6:	d109      	bne.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80085d8:	4b03      	ldr	r3, [pc, #12]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	4a02      	ldr	r2, [pc, #8]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80085de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085e2:	60d3      	str	r3, [r2, #12]
 80085e4:	e014      	b.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80085e6:	bf00      	nop
 80085e8:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80085f4:	d10c      	bne.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	3304      	adds	r3, #4
 80085fa:	2101      	movs	r1, #1
 80085fc:	4618      	mov	r0, r3
 80085fe:	f000 f8f5 	bl	80087ec <RCCEx_PLLSAI1_Config>
 8008602:	4603      	mov	r3, r0
 8008604:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8008606:	7ffb      	ldrb	r3, [r7, #31]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d001      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 800860c:	7ffb      	ldrb	r3, [r7, #31]
 800860e:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d04a      	beq.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008620:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008624:	d108      	bne.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8008626:	4b70      	ldr	r3, [pc, #448]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8008628:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800862c:	4a6e      	ldr	r2, [pc, #440]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800862e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008632:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8008636:	e012      	b.n	800865e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8008638:	4b6b      	ldr	r3, [pc, #428]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800863a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800863e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008646:	4968      	ldr	r1, [pc, #416]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8008648:	4313      	orrs	r3, r2
 800864a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800864e:	4b66      	ldr	r3, [pc, #408]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8008650:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008654:	4a64      	ldr	r2, [pc, #400]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8008656:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800865a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008662:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008666:	d10d      	bne.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	3304      	adds	r3, #4
 800866c:	2101      	movs	r1, #1
 800866e:	4618      	mov	r0, r3
 8008670:	f000 f8bc 	bl	80087ec <RCCEx_PLLSAI1_Config>
 8008674:	4603      	mov	r3, r0
 8008676:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8008678:	7ffb      	ldrb	r3, [r7, #31]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d019      	beq.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 800867e:	7ffb      	ldrb	r3, [r7, #31]
 8008680:	77bb      	strb	r3, [r7, #30]
 8008682:	e016      	b.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008688:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800868c:	d106      	bne.n	800869c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800868e:	4b56      	ldr	r3, [pc, #344]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8008690:	68db      	ldr	r3, [r3, #12]
 8008692:	4a55      	ldr	r2, [pc, #340]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8008694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008698:	60d3      	str	r3, [r2, #12]
 800869a:	e00a      	b.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80086a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086a4:	d105      	bne.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80086a6:	4b50      	ldr	r3, [pc, #320]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80086a8:	68db      	ldr	r3, [r3, #12]
 80086aa:	4a4f      	ldr	r2, [pc, #316]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80086ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086b0:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d028      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80086be:	4b4a      	ldr	r3, [pc, #296]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80086c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086cc:	4946      	ldr	r1, [pc, #280]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80086ce:	4313      	orrs	r3, r2
 80086d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086dc:	d106      	bne.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086de:	4b42      	ldr	r3, [pc, #264]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80086e0:	68db      	ldr	r3, [r3, #12]
 80086e2:	4a41      	ldr	r2, [pc, #260]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80086e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086e8:	60d3      	str	r3, [r2, #12]
 80086ea:	e011      	b.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086f4:	d10c      	bne.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	3304      	adds	r3, #4
 80086fa:	2101      	movs	r1, #1
 80086fc:	4618      	mov	r0, r3
 80086fe:	f000 f875 	bl	80087ec <RCCEx_PLLSAI1_Config>
 8008702:	4603      	mov	r3, r0
 8008704:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8008706:	7ffb      	ldrb	r3, [r7, #31]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d001      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 800870c:	7ffb      	ldrb	r3, [r7, #31]
 800870e:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008718:	2b00      	cmp	r3, #0
 800871a:	d01e      	beq.n	800875a <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800871c:	4b32      	ldr	r3, [pc, #200]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800871e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008722:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800872c:	492e      	ldr	r1, [pc, #184]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800872e:	4313      	orrs	r3, r2
 8008730:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800873a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800873e:	d10c      	bne.n	800875a <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	3304      	adds	r3, #4
 8008744:	2102      	movs	r1, #2
 8008746:	4618      	mov	r0, r3
 8008748:	f000 f850 	bl	80087ec <RCCEx_PLLSAI1_Config>
 800874c:	4603      	mov	r3, r0
 800874e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8008750:	7ffb      	ldrb	r3, [r7, #31]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d001      	beq.n	800875a <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8008756:	7ffb      	ldrb	r3, [r7, #31]
 8008758:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00b      	beq.n	800877e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008766:	4b20      	ldr	r3, [pc, #128]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8008768:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800876c:	f023 0204 	bic.w	r2, r3, #4
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008776:	491c      	ldr	r1, [pc, #112]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8008778:	4313      	orrs	r3, r2
 800877a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008786:	2b00      	cmp	r3, #0
 8008788:	d00b      	beq.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800878a:	4b17      	ldr	r3, [pc, #92]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800878c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008790:	f023 0218 	bic.w	r2, r3, #24
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800879a:	4913      	ldr	r1, [pc, #76]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800879c:	4313      	orrs	r3, r2
 800879e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d017      	beq.n	80087de <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80087ae:	4b0e      	ldr	r3, [pc, #56]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80087b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80087b4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087be:	490a      	ldr	r1, [pc, #40]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80087c0:	4313      	orrs	r3, r2
 80087c2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80087d0:	d105      	bne.n	80087de <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087d2:	4b05      	ldr	r3, [pc, #20]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	4a04      	ldr	r2, [pc, #16]	@ (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80087d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087dc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80087de:	7fbb      	ldrb	r3, [r7, #30]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3720      	adds	r7, #32
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	40021000 	.word	0x40021000

080087ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087f6:	2300      	movs	r3, #0
 80087f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2b03      	cmp	r3, #3
 8008800:	d018      	beq.n	8008834 <RCCEx_PLLSAI1_Config+0x48>
 8008802:	2b03      	cmp	r3, #3
 8008804:	d81f      	bhi.n	8008846 <RCCEx_PLLSAI1_Config+0x5a>
 8008806:	2b01      	cmp	r3, #1
 8008808:	d002      	beq.n	8008810 <RCCEx_PLLSAI1_Config+0x24>
 800880a:	2b02      	cmp	r3, #2
 800880c:	d009      	beq.n	8008822 <RCCEx_PLLSAI1_Config+0x36>
 800880e:	e01a      	b.n	8008846 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008810:	4b65      	ldr	r3, [pc, #404]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f003 0302 	and.w	r3, r3, #2
 8008818:	2b00      	cmp	r3, #0
 800881a:	d117      	bne.n	800884c <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 800881c:	2301      	movs	r3, #1
 800881e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008820:	e014      	b.n	800884c <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008822:	4b61      	ldr	r3, [pc, #388]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800882a:	2b00      	cmp	r3, #0
 800882c:	d110      	bne.n	8008850 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008832:	e00d      	b.n	8008850 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8008834:	4b5c      	ldr	r3, [pc, #368]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800883c:	2b00      	cmp	r3, #0
 800883e:	d109      	bne.n	8008854 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8008840:	2301      	movs	r3, #1
 8008842:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008844:	e006      	b.n	8008854 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	73fb      	strb	r3, [r7, #15]
      break;
 800884a:	e004      	b.n	8008856 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 800884c:	bf00      	nop
 800884e:	e002      	b.n	8008856 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8008850:	bf00      	nop
 8008852:	e000      	b.n	8008856 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8008854:	bf00      	nop
  }

  if (status == HAL_OK)
 8008856:	7bfb      	ldrb	r3, [r7, #15]
 8008858:	2b00      	cmp	r3, #0
 800885a:	f040 809f 	bne.w	800899c <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800885e:	4b52      	ldr	r3, [pc, #328]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a51      	ldr	r2, [pc, #324]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008864:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008868:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800886a:	f7fc f9f1 	bl	8004c50 <HAL_GetTick>
 800886e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008870:	e00f      	b.n	8008892 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008872:	f7fc f9ed 	bl	8004c50 <HAL_GetTick>
 8008876:	4602      	mov	r2, r0
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	1ad3      	subs	r3, r2, r3
 800887c:	2b02      	cmp	r3, #2
 800887e:	d908      	bls.n	8008892 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008880:	4b49      	ldr	r3, [pc, #292]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008888:	2b00      	cmp	r3, #0
 800888a:	d009      	beq.n	80088a0 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 800888c:	2303      	movs	r3, #3
 800888e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008890:	e006      	b.n	80088a0 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008892:	4b45      	ldr	r3, [pc, #276]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1e9      	bne.n	8008872 <RCCEx_PLLSAI1_Config+0x86>
 800889e:	e000      	b.n	80088a2 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 80088a0:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 80088a2:	7bfb      	ldrb	r3, [r7, #15]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d179      	bne.n	800899c <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d116      	bne.n	80088dc <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80088ae:	4b3e      	ldr	r3, [pc, #248]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 80088b0:	691a      	ldr	r2, [r3, #16]
 80088b2:	4b3e      	ldr	r3, [pc, #248]	@ (80089ac <RCCEx_PLLSAI1_Config+0x1c0>)
 80088b4:	4013      	ands	r3, r2
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	6892      	ldr	r2, [r2, #8]
 80088ba:	0211      	lsls	r1, r2, #8
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	68d2      	ldr	r2, [r2, #12]
 80088c0:	06d2      	lsls	r2, r2, #27
 80088c2:	4311      	orrs	r1, r2
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	6852      	ldr	r2, [r2, #4]
 80088c8:	3a01      	subs	r2, #1
 80088ca:	0112      	lsls	r2, r2, #4
 80088cc:	4311      	orrs	r1, r2
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	6812      	ldr	r2, [r2, #0]
 80088d2:	430a      	orrs	r2, r1
 80088d4:	4934      	ldr	r1, [pc, #208]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 80088d6:	4313      	orrs	r3, r2
 80088d8:	610b      	str	r3, [r1, #16]
 80088da:	e033      	b.n	8008944 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d118      	bne.n	8008914 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80088e2:	4b31      	ldr	r3, [pc, #196]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 80088e4:	691a      	ldr	r2, [r3, #16]
 80088e6:	4b32      	ldr	r3, [pc, #200]	@ (80089b0 <RCCEx_PLLSAI1_Config+0x1c4>)
 80088e8:	4013      	ands	r3, r2
 80088ea:	687a      	ldr	r2, [r7, #4]
 80088ec:	6892      	ldr	r2, [r2, #8]
 80088ee:	0211      	lsls	r1, r2, #8
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	6912      	ldr	r2, [r2, #16]
 80088f4:	0852      	lsrs	r2, r2, #1
 80088f6:	3a01      	subs	r2, #1
 80088f8:	0552      	lsls	r2, r2, #21
 80088fa:	4311      	orrs	r1, r2
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	6852      	ldr	r2, [r2, #4]
 8008900:	3a01      	subs	r2, #1
 8008902:	0112      	lsls	r2, r2, #4
 8008904:	4311      	orrs	r1, r2
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	6812      	ldr	r2, [r2, #0]
 800890a:	430a      	orrs	r2, r1
 800890c:	4926      	ldr	r1, [pc, #152]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 800890e:	4313      	orrs	r3, r2
 8008910:	610b      	str	r3, [r1, #16]
 8008912:	e017      	b.n	8008944 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008914:	4b24      	ldr	r3, [pc, #144]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008916:	691a      	ldr	r2, [r3, #16]
 8008918:	4b26      	ldr	r3, [pc, #152]	@ (80089b4 <RCCEx_PLLSAI1_Config+0x1c8>)
 800891a:	4013      	ands	r3, r2
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	6892      	ldr	r2, [r2, #8]
 8008920:	0211      	lsls	r1, r2, #8
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	6952      	ldr	r2, [r2, #20]
 8008926:	0852      	lsrs	r2, r2, #1
 8008928:	3a01      	subs	r2, #1
 800892a:	0652      	lsls	r2, r2, #25
 800892c:	4311      	orrs	r1, r2
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	6852      	ldr	r2, [r2, #4]
 8008932:	3a01      	subs	r2, #1
 8008934:	0112      	lsls	r2, r2, #4
 8008936:	4311      	orrs	r1, r2
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	6812      	ldr	r2, [r2, #0]
 800893c:	430a      	orrs	r2, r1
 800893e:	491a      	ldr	r1, [pc, #104]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008940:	4313      	orrs	r3, r2
 8008942:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008944:	4b18      	ldr	r3, [pc, #96]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a17      	ldr	r2, [pc, #92]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 800894a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800894e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008950:	f7fc f97e 	bl	8004c50 <HAL_GetTick>
 8008954:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008956:	e00f      	b.n	8008978 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008958:	f7fc f97a 	bl	8004c50 <HAL_GetTick>
 800895c:	4602      	mov	r2, r0
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	1ad3      	subs	r3, r2, r3
 8008962:	2b02      	cmp	r3, #2
 8008964:	d908      	bls.n	8008978 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008966:	4b10      	ldr	r3, [pc, #64]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d109      	bne.n	8008986 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8008972:	2303      	movs	r3, #3
 8008974:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8008976:	e006      	b.n	8008986 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008978:	4b0b      	ldr	r3, [pc, #44]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008980:	2b00      	cmp	r3, #0
 8008982:	d0e9      	beq.n	8008958 <RCCEx_PLLSAI1_Config+0x16c>
 8008984:	e000      	b.n	8008988 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8008986:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8008988:	7bfb      	ldrb	r3, [r7, #15]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d106      	bne.n	800899c <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 800898e:	4b06      	ldr	r3, [pc, #24]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008990:	691a      	ldr	r2, [r3, #16]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	699b      	ldr	r3, [r3, #24]
 8008996:	4904      	ldr	r1, [pc, #16]	@ (80089a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 8008998:	4313      	orrs	r3, r2
 800899a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800899c:	7bfb      	ldrb	r3, [r7, #15]
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3710      	adds	r7, #16
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
 80089a6:	bf00      	nop
 80089a8:	40021000 	.word	0x40021000
 80089ac:	07ff800c 	.word	0x07ff800c
 80089b0:	ff9f800c 	.word	0xff9f800c
 80089b4:	f9ff800c 	.word	0xf9ff800c

080089b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089c2:	2300      	movs	r3, #0
 80089c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2b03      	cmp	r3, #3
 80089cc:	d018      	beq.n	8008a00 <RCCEx_PLLSAI2_Config+0x48>
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	d81f      	bhi.n	8008a12 <RCCEx_PLLSAI2_Config+0x5a>
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d002      	beq.n	80089dc <RCCEx_PLLSAI2_Config+0x24>
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d009      	beq.n	80089ee <RCCEx_PLLSAI2_Config+0x36>
 80089da:	e01a      	b.n	8008a12 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80089dc:	4b4a      	ldr	r3, [pc, #296]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f003 0302 	and.w	r3, r3, #2
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d117      	bne.n	8008a18 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089ec:	e014      	b.n	8008a18 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80089ee:	4b46      	ldr	r3, [pc, #280]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d110      	bne.n	8008a1c <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089fe:	e00d      	b.n	8008a1c <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8008a00:	4b41      	ldr	r3, [pc, #260]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d109      	bne.n	8008a20 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a10:	e006      	b.n	8008a20 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	73fb      	strb	r3, [r7, #15]
      break;
 8008a16:	e004      	b.n	8008a22 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8008a18:	bf00      	nop
 8008a1a:	e002      	b.n	8008a22 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8008a1c:	bf00      	nop
 8008a1e:	e000      	b.n	8008a22 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8008a20:	bf00      	nop
  }

  if (status == HAL_OK)
 8008a22:	7bfb      	ldrb	r3, [r7, #15]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d169      	bne.n	8008afc <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008a28:	4b37      	ldr	r3, [pc, #220]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a36      	ldr	r2, [pc, #216]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008a2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a34:	f7fc f90c 	bl	8004c50 <HAL_GetTick>
 8008a38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008a3a:	e00f      	b.n	8008a5c <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008a3c:	f7fc f908 	bl	8004c50 <HAL_GetTick>
 8008a40:	4602      	mov	r2, r0
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	1ad3      	subs	r3, r2, r3
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d908      	bls.n	8008a5c <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d009      	beq.n	8008a6a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008a5a:	e006      	b.n	8008a6a <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d1e9      	bne.n	8008a3c <RCCEx_PLLSAI2_Config+0x84>
 8008a68:	e000      	b.n	8008a6c <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8008a6a:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d144      	bne.n	8008afc <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d115      	bne.n	8008aa4 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008a78:	4b23      	ldr	r3, [pc, #140]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008a7a:	695a      	ldr	r2, [r3, #20]
 8008a7c:	4b23      	ldr	r3, [pc, #140]	@ (8008b0c <RCCEx_PLLSAI2_Config+0x154>)
 8008a7e:	4013      	ands	r3, r2
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	6892      	ldr	r2, [r2, #8]
 8008a84:	0211      	lsls	r1, r2, #8
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	68d2      	ldr	r2, [r2, #12]
 8008a8a:	06d2      	lsls	r2, r2, #27
 8008a8c:	4311      	orrs	r1, r2
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	6852      	ldr	r2, [r2, #4]
 8008a92:	3a01      	subs	r2, #1
 8008a94:	0112      	lsls	r2, r2, #4
 8008a96:	4311      	orrs	r1, r2
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	6812      	ldr	r2, [r2, #0]
 8008a9c:	430a      	orrs	r2, r1
 8008a9e:	491a      	ldr	r1, [pc, #104]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008aa4:	4b18      	ldr	r3, [pc, #96]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a17      	ldr	r2, [pc, #92]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008aaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008aae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ab0:	f7fc f8ce 	bl	8004c50 <HAL_GetTick>
 8008ab4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008ab6:	e00f      	b.n	8008ad8 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008ab8:	f7fc f8ca 	bl	8004c50 <HAL_GetTick>
 8008abc:	4602      	mov	r2, r0
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d908      	bls.n	8008ad8 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008ac6:	4b10      	ldr	r3, [pc, #64]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d109      	bne.n	8008ae6 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8008ad2:	2303      	movs	r3, #3
 8008ad4:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8008ad6:	e006      	b.n	8008ae6 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d0e9      	beq.n	8008ab8 <RCCEx_PLLSAI2_Config+0x100>
 8008ae4:	e000      	b.n	8008ae8 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8008ae6:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8008ae8:	7bfb      	ldrb	r3, [r7, #15]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d106      	bne.n	8008afc <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8008aee:	4b06      	ldr	r3, [pc, #24]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008af0:	695a      	ldr	r2, [r3, #20]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	4904      	ldr	r1, [pc, #16]	@ (8008b08 <RCCEx_PLLSAI2_Config+0x150>)
 8008af8:	4313      	orrs	r3, r2
 8008afa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	40021000 	.word	0x40021000
 8008b0c:	07ff800c 	.word	0x07ff800c

08008b10 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b084      	sub	sp, #16
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d066      	beq.n	8008bf0 <HAL_RTC_Init+0xe0>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d106      	bne.n	8008b3c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f7fb fa36 	bl	8003fa8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2202      	movs	r2, #2
 8008b40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	f003 0310 	and.w	r3, r3, #16
 8008b4e:	2b10      	cmp	r3, #16
 8008b50:	d045      	beq.n	8008bde <HAL_RTC_Init+0xce>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b52:	4b2a      	ldr	r3, [pc, #168]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008b54:	22ca      	movs	r2, #202	@ 0xca
 8008b56:	625a      	str	r2, [r3, #36]	@ 0x24
 8008b58:	4b28      	ldr	r3, [pc, #160]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008b5a:	2253      	movs	r2, #83	@ 0x53
 8008b5c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 f872 	bl	8008c48 <RTC_EnterInitMode>
 8008b64:	4603      	mov	r3, r0
 8008b66:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8008b68:	7bfb      	ldrb	r3, [r7, #15]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d121      	bne.n	8008bb2 <HAL_RTC_Init+0xa2>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8008b6e:	4b23      	ldr	r3, [pc, #140]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	4a22      	ldr	r2, [pc, #136]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008b74:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8008b78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b7c:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8008b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008b80:	699a      	ldr	r2, [r3, #24]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6859      	ldr	r1, [r3, #4]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	4319      	orrs	r1, r3
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	699b      	ldr	r3, [r3, #24]
 8008b90:	430b      	orrs	r3, r1
 8008b92:	491a      	ldr	r1, [pc, #104]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008b94:	4313      	orrs	r3, r2
 8008b96:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	68da      	ldr	r2, [r3, #12]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	041b      	lsls	r3, r3, #16
 8008ba2:	4916      	ldr	r1, [pc, #88]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	610b      	str	r3, [r1, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 f881 	bl	8008cb0 <RTC_ExitInitMode>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 8008bb2:	7bfb      	ldrb	r3, [r7, #15]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d10e      	bne.n	8008bd6 <HAL_RTC_Init+0xc6>
      {
        MODIFY_REG(RTC->CR, \
 8008bb8:	4b10      	ldr	r3, [pc, #64]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008bba:	699b      	ldr	r3, [r3, #24]
 8008bbc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6a19      	ldr	r1, [r3, #32]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	69db      	ldr	r3, [r3, #28]
 8008bc8:	4319      	orrs	r1, r3
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	695b      	ldr	r3, [r3, #20]
 8008bce:	430b      	orrs	r3, r1
 8008bd0:	490a      	ldr	r1, [pc, #40]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }


    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bd6:	4b09      	ldr	r3, [pc, #36]	@ (8008bfc <HAL_RTC_Init+0xec>)
 8008bd8:	22ff      	movs	r2, #255	@ 0xff
 8008bda:	625a      	str	r2, [r3, #36]	@ 0x24
 8008bdc:	e001      	b.n	8008be2 <HAL_RTC_Init+0xd2>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8008bde:	2300      	movs	r3, #0
 8008be0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008be2:	7bfb      	ldrb	r3, [r7, #15]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d103      	bne.n	8008bf0 <HAL_RTC_Init+0xe0>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8008bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3710      	adds	r7, #16
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	40002800 	.word	0x40002800

08008c00 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  WRITE_REG(RTC->ICSR, ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK)));
 8008c08:	4b0d      	ldr	r3, [pc, #52]	@ (8008c40 <HAL_RTC_WaitForSynchro+0x40>)
 8008c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8008c44 <HAL_RTC_WaitForSynchro+0x44>)
 8008c0c:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008c0e:	f7fc f81f 	bl	8004c50 <HAL_GetTick>
 8008c12:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008c14:	e009      	b.n	8008c2a <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c16:	f7fc f81b 	bl	8004c50 <HAL_GetTick>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	1ad3      	subs	r3, r2, r3
 8008c20:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c24:	d901      	bls.n	8008c2a <HAL_RTC_WaitForSynchro+0x2a>
    {
      return HAL_TIMEOUT;
 8008c26:	2303      	movs	r3, #3
 8008c28:	e006      	b.n	8008c38 <HAL_RTC_WaitForSynchro+0x38>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008c2a:	4b05      	ldr	r3, [pc, #20]	@ (8008c40 <HAL_RTC_WaitForSynchro+0x40>)
 8008c2c:	68db      	ldr	r3, [r3, #12]
 8008c2e:	f003 0320 	and.w	r3, r3, #32
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0ef      	beq.n	8008c16 <HAL_RTC_WaitForSynchro+0x16>
    }
  }

  return HAL_OK;
 8008c36:	2300      	movs	r3, #0
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3710      	adds	r7, #16
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}
 8008c40:	40002800 	.word	0x40002800
 8008c44:	0001005c 	.word	0x0001005c

08008c48 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008c50:	2300      	movs	r3, #0
 8008c52:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c54:	4b15      	ldr	r3, [pc, #84]	@ (8008cac <RTC_EnterInitMode+0x64>)
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d120      	bne.n	8008ca2 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008c60:	4b12      	ldr	r3, [pc, #72]	@ (8008cac <RTC_EnterInitMode+0x64>)
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	4a11      	ldr	r2, [pc, #68]	@ (8008cac <RTC_EnterInitMode+0x64>)
 8008c66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c6a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8008c6c:	f7fb fff0 	bl	8004c50 <HAL_GetTick>
 8008c70:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008c72:	e00d      	b.n	8008c90 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008c74:	f7fb ffec 	bl	8004c50 <HAL_GetTick>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	1ad3      	subs	r3, r2, r3
 8008c7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c82:	d905      	bls.n	8008c90 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2203      	movs	r2, #3
 8008c8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008c90:	4b06      	ldr	r3, [pc, #24]	@ (8008cac <RTC_EnterInitMode+0x64>)
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d102      	bne.n	8008ca2 <RTC_EnterInitMode+0x5a>
 8008c9c:	7bfb      	ldrb	r3, [r7, #15]
 8008c9e:	2b03      	cmp	r3, #3
 8008ca0:	d1e8      	bne.n	8008c74 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}
 8008cac:	40002800 	.word	0x40002800

08008cb0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8008d28 <RTC_ExitInitMode+0x78>)
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	4a19      	ldr	r2, [pc, #100]	@ (8008d28 <RTC_ExitInitMode+0x78>)
 8008cc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cc6:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008cc8:	4b17      	ldr	r3, [pc, #92]	@ (8008d28 <RTC_ExitInitMode+0x78>)
 8008cca:	699b      	ldr	r3, [r3, #24]
 8008ccc:	f003 0320 	and.w	r3, r3, #32
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d10c      	bne.n	8008cee <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f7ff ff93 	bl	8008c00 <HAL_RTC_WaitForSynchro>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d01e      	beq.n	8008d1e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2203      	movs	r2, #3
 8008ce4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8008ce8:	2303      	movs	r3, #3
 8008cea:	73fb      	strb	r3, [r7, #15]
 8008cec:	e017      	b.n	8008d1e <RTC_ExitInitMode+0x6e>
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32L552xx STM32L562xx Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008cee:	4b0e      	ldr	r3, [pc, #56]	@ (8008d28 <RTC_ExitInitMode+0x78>)
 8008cf0:	699b      	ldr	r3, [r3, #24]
 8008cf2:	4a0d      	ldr	r2, [pc, #52]	@ (8008d28 <RTC_ExitInitMode+0x78>)
 8008cf4:	f023 0320 	bic.w	r3, r3, #32
 8008cf8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f7ff ff80 	bl	8008c00 <HAL_RTC_WaitForSynchro>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d005      	beq.n	8008d12 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2203      	movs	r2, #3
 8008d0a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8008d0e:	2303      	movs	r3, #3
 8008d10:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008d12:	4b05      	ldr	r3, [pc, #20]	@ (8008d28 <RTC_ExitInitMode+0x78>)
 8008d14:	699b      	ldr	r3, [r3, #24]
 8008d16:	4a04      	ldr	r2, [pc, #16]	@ (8008d28 <RTC_ExitInitMode+0x78>)
 8008d18:	f043 0320 	orr.w	r3, r3, #32
 8008d1c:	6193      	str	r3, [r2, #24]
  }

  return status;
 8008d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3710      	adds	r7, #16
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}
 8008d28:	40002800 	.word	0x40002800

08008d2c <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b083      	sub	sp, #12
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	490f      	ldr	r1, [pc, #60]	@ (8008d7c <HAL_RTCEx_PrivilegeModeSet+0x50>)
 8008d40:	4313      	orrs	r3, r2
 8008d42:	61cb      	str	r3, [r1, #28]

  /* TAMP and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	689a      	ldr	r2, [r3, #8]
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	490c      	ldr	r1, [pc, #48]	@ (8008d80 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	624b      	str	r3, [r1, #36]	@ 0x24

  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SMCR,
 8008d52:	4b0b      	ldr	r3, [pc, #44]	@ (8008d80 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8008d54:	6a1b      	ldr	r3, [r3, #32]
 8008d56:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	6919      	ldr	r1, [r3, #16]
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	695b      	ldr	r3, [r3, #20]
 8008d62:	041b      	lsls	r3, r3, #16
 8008d64:	430b      	orrs	r3, r1
 8008d66:	4906      	ldr	r1, [pc, #24]	@ (8008d80 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	620b      	str	r3, [r1, #32]
             (TAMP_SMCR_BKPRWDPROT | TAMP_SMCR_BKPWDPROT),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SMCR_BKPRWDPROT_Pos) | (privilegeState->backupRegisterStartZone3 << TAMP_SMCR_BKPWDPROT_Pos)));

  return HAL_OK;
 8008d6c:	2300      	movs	r3, #0
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	370c      	adds	r7, #12
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr
 8008d7a:	bf00      	nop
 8008d7c:	40002800 	.word	0x40002800
 8008d80:	40003400 	.word	0x40003400

08008d84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b082      	sub	sp, #8
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d101      	bne.n	8008d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	e042      	b.n	8008e1c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d106      	bne.n	8008dae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f7fb f89d 	bl	8003ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2224      	movs	r2, #36	@ 0x24
 8008db2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f022 0201 	bic.w	r2, r2, #1
 8008dc4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d002      	beq.n	8008dd4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 fb28 	bl	8009424 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 f825 	bl	8008e24 <UART_SetConfig>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d101      	bne.n	8008de4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	e01b      	b.n	8008e1c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	685a      	ldr	r2, [r3, #4]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008df2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f042 0201 	orr.w	r2, r2, #1
 8008e12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f000 fba7 	bl	8009568 <UART_CheckIdleState>
 8008e1a:	4603      	mov	r3, r0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3708      	adds	r7, #8
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}

08008e24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e28:	b08c      	sub	sp, #48	@ 0x30
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	689a      	ldr	r2, [r3, #8]
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	691b      	ldr	r3, [r3, #16]
 8008e3c:	431a      	orrs	r2, r3
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	695b      	ldr	r3, [r3, #20]
 8008e42:	431a      	orrs	r2, r3
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	69db      	ldr	r3, [r3, #28]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	4baa      	ldr	r3, [pc, #680]	@ (80090fc <UART_SetConfig+0x2d8>)
 8008e54:	4013      	ands	r3, r2
 8008e56:	697a      	ldr	r2, [r7, #20]
 8008e58:	6812      	ldr	r2, [r2, #0]
 8008e5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e5c:	430b      	orrs	r3, r1
 8008e5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	68da      	ldr	r2, [r3, #12]
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	430a      	orrs	r2, r1
 8008e74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	699b      	ldr	r3, [r3, #24]
 8008e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a9f      	ldr	r2, [pc, #636]	@ (8009100 <UART_SetConfig+0x2dc>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d004      	beq.n	8008e90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	6a1b      	ldr	r3, [r3, #32]
 8008e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008e9a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	6812      	ldr	r2, [r2, #0]
 8008ea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ea4:	430b      	orrs	r3, r1
 8008ea6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eae:	f023 010f 	bic.w	r1, r3, #15
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	430a      	orrs	r2, r1
 8008ebc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a90      	ldr	r2, [pc, #576]	@ (8009104 <UART_SetConfig+0x2e0>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d125      	bne.n	8008f14 <UART_SetConfig+0xf0>
 8008ec8:	4b8f      	ldr	r3, [pc, #572]	@ (8009108 <UART_SetConfig+0x2e4>)
 8008eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ece:	f003 0303 	and.w	r3, r3, #3
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	d81a      	bhi.n	8008f0c <UART_SetConfig+0xe8>
 8008ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8008edc <UART_SetConfig+0xb8>)
 8008ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008edc:	08008eed 	.word	0x08008eed
 8008ee0:	08008efd 	.word	0x08008efd
 8008ee4:	08008ef5 	.word	0x08008ef5
 8008ee8:	08008f05 	.word	0x08008f05
 8008eec:	2301      	movs	r3, #1
 8008eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ef2:	e116      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008ef4:	2302      	movs	r3, #2
 8008ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008efa:	e112      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008efc:	2304      	movs	r3, #4
 8008efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f02:	e10e      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008f04:	2308      	movs	r3, #8
 8008f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f0a:	e10a      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008f0c:	2310      	movs	r3, #16
 8008f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f12:	e106      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a7c      	ldr	r2, [pc, #496]	@ (800910c <UART_SetConfig+0x2e8>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d138      	bne.n	8008f90 <UART_SetConfig+0x16c>
 8008f1e:	4b7a      	ldr	r3, [pc, #488]	@ (8009108 <UART_SetConfig+0x2e4>)
 8008f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f24:	f003 030c 	and.w	r3, r3, #12
 8008f28:	2b0c      	cmp	r3, #12
 8008f2a:	d82d      	bhi.n	8008f88 <UART_SetConfig+0x164>
 8008f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f34 <UART_SetConfig+0x110>)
 8008f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f32:	bf00      	nop
 8008f34:	08008f69 	.word	0x08008f69
 8008f38:	08008f89 	.word	0x08008f89
 8008f3c:	08008f89 	.word	0x08008f89
 8008f40:	08008f89 	.word	0x08008f89
 8008f44:	08008f79 	.word	0x08008f79
 8008f48:	08008f89 	.word	0x08008f89
 8008f4c:	08008f89 	.word	0x08008f89
 8008f50:	08008f89 	.word	0x08008f89
 8008f54:	08008f71 	.word	0x08008f71
 8008f58:	08008f89 	.word	0x08008f89
 8008f5c:	08008f89 	.word	0x08008f89
 8008f60:	08008f89 	.word	0x08008f89
 8008f64:	08008f81 	.word	0x08008f81
 8008f68:	2300      	movs	r3, #0
 8008f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f6e:	e0d8      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008f70:	2302      	movs	r3, #2
 8008f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f76:	e0d4      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008f78:	2304      	movs	r3, #4
 8008f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f7e:	e0d0      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008f80:	2308      	movs	r3, #8
 8008f82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f86:	e0cc      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008f88:	2310      	movs	r3, #16
 8008f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f8e:	e0c8      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a5e      	ldr	r2, [pc, #376]	@ (8009110 <UART_SetConfig+0x2ec>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d125      	bne.n	8008fe6 <UART_SetConfig+0x1c2>
 8008f9a:	4b5b      	ldr	r3, [pc, #364]	@ (8009108 <UART_SetConfig+0x2e4>)
 8008f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fa0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008fa4:	2b30      	cmp	r3, #48	@ 0x30
 8008fa6:	d016      	beq.n	8008fd6 <UART_SetConfig+0x1b2>
 8008fa8:	2b30      	cmp	r3, #48	@ 0x30
 8008faa:	d818      	bhi.n	8008fde <UART_SetConfig+0x1ba>
 8008fac:	2b20      	cmp	r3, #32
 8008fae:	d00a      	beq.n	8008fc6 <UART_SetConfig+0x1a2>
 8008fb0:	2b20      	cmp	r3, #32
 8008fb2:	d814      	bhi.n	8008fde <UART_SetConfig+0x1ba>
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d002      	beq.n	8008fbe <UART_SetConfig+0x19a>
 8008fb8:	2b10      	cmp	r3, #16
 8008fba:	d008      	beq.n	8008fce <UART_SetConfig+0x1aa>
 8008fbc:	e00f      	b.n	8008fde <UART_SetConfig+0x1ba>
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fc4:	e0ad      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008fc6:	2302      	movs	r3, #2
 8008fc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fcc:	e0a9      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008fce:	2304      	movs	r3, #4
 8008fd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fd4:	e0a5      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008fd6:	2308      	movs	r3, #8
 8008fd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fdc:	e0a1      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008fde:	2310      	movs	r3, #16
 8008fe0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fe4:	e09d      	b.n	8009122 <UART_SetConfig+0x2fe>
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a4a      	ldr	r2, [pc, #296]	@ (8009114 <UART_SetConfig+0x2f0>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d125      	bne.n	800903c <UART_SetConfig+0x218>
 8008ff0:	4b45      	ldr	r3, [pc, #276]	@ (8009108 <UART_SetConfig+0x2e4>)
 8008ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ff6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008ffa:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ffc:	d016      	beq.n	800902c <UART_SetConfig+0x208>
 8008ffe:	2bc0      	cmp	r3, #192	@ 0xc0
 8009000:	d818      	bhi.n	8009034 <UART_SetConfig+0x210>
 8009002:	2b80      	cmp	r3, #128	@ 0x80
 8009004:	d00a      	beq.n	800901c <UART_SetConfig+0x1f8>
 8009006:	2b80      	cmp	r3, #128	@ 0x80
 8009008:	d814      	bhi.n	8009034 <UART_SetConfig+0x210>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d002      	beq.n	8009014 <UART_SetConfig+0x1f0>
 800900e:	2b40      	cmp	r3, #64	@ 0x40
 8009010:	d008      	beq.n	8009024 <UART_SetConfig+0x200>
 8009012:	e00f      	b.n	8009034 <UART_SetConfig+0x210>
 8009014:	2300      	movs	r3, #0
 8009016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800901a:	e082      	b.n	8009122 <UART_SetConfig+0x2fe>
 800901c:	2302      	movs	r3, #2
 800901e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009022:	e07e      	b.n	8009122 <UART_SetConfig+0x2fe>
 8009024:	2304      	movs	r3, #4
 8009026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800902a:	e07a      	b.n	8009122 <UART_SetConfig+0x2fe>
 800902c:	2308      	movs	r3, #8
 800902e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009032:	e076      	b.n	8009122 <UART_SetConfig+0x2fe>
 8009034:	2310      	movs	r3, #16
 8009036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800903a:	e072      	b.n	8009122 <UART_SetConfig+0x2fe>
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a35      	ldr	r2, [pc, #212]	@ (8009118 <UART_SetConfig+0x2f4>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d12a      	bne.n	800909c <UART_SetConfig+0x278>
 8009046:	4b30      	ldr	r3, [pc, #192]	@ (8009108 <UART_SetConfig+0x2e4>)
 8009048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800904c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009050:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009054:	d01a      	beq.n	800908c <UART_SetConfig+0x268>
 8009056:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800905a:	d81b      	bhi.n	8009094 <UART_SetConfig+0x270>
 800905c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009060:	d00c      	beq.n	800907c <UART_SetConfig+0x258>
 8009062:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009066:	d815      	bhi.n	8009094 <UART_SetConfig+0x270>
 8009068:	2b00      	cmp	r3, #0
 800906a:	d003      	beq.n	8009074 <UART_SetConfig+0x250>
 800906c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009070:	d008      	beq.n	8009084 <UART_SetConfig+0x260>
 8009072:	e00f      	b.n	8009094 <UART_SetConfig+0x270>
 8009074:	2300      	movs	r3, #0
 8009076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800907a:	e052      	b.n	8009122 <UART_SetConfig+0x2fe>
 800907c:	2302      	movs	r3, #2
 800907e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009082:	e04e      	b.n	8009122 <UART_SetConfig+0x2fe>
 8009084:	2304      	movs	r3, #4
 8009086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800908a:	e04a      	b.n	8009122 <UART_SetConfig+0x2fe>
 800908c:	2308      	movs	r3, #8
 800908e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009092:	e046      	b.n	8009122 <UART_SetConfig+0x2fe>
 8009094:	2310      	movs	r3, #16
 8009096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800909a:	e042      	b.n	8009122 <UART_SetConfig+0x2fe>
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a17      	ldr	r2, [pc, #92]	@ (8009100 <UART_SetConfig+0x2dc>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d13a      	bne.n	800911c <UART_SetConfig+0x2f8>
 80090a6:	4b18      	ldr	r3, [pc, #96]	@ (8009108 <UART_SetConfig+0x2e4>)
 80090a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80090b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090b4:	d01a      	beq.n	80090ec <UART_SetConfig+0x2c8>
 80090b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090ba:	d81b      	bhi.n	80090f4 <UART_SetConfig+0x2d0>
 80090bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090c0:	d00c      	beq.n	80090dc <UART_SetConfig+0x2b8>
 80090c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090c6:	d815      	bhi.n	80090f4 <UART_SetConfig+0x2d0>
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d003      	beq.n	80090d4 <UART_SetConfig+0x2b0>
 80090cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090d0:	d008      	beq.n	80090e4 <UART_SetConfig+0x2c0>
 80090d2:	e00f      	b.n	80090f4 <UART_SetConfig+0x2d0>
 80090d4:	2300      	movs	r3, #0
 80090d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090da:	e022      	b.n	8009122 <UART_SetConfig+0x2fe>
 80090dc:	2302      	movs	r3, #2
 80090de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090e2:	e01e      	b.n	8009122 <UART_SetConfig+0x2fe>
 80090e4:	2304      	movs	r3, #4
 80090e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ea:	e01a      	b.n	8009122 <UART_SetConfig+0x2fe>
 80090ec:	2308      	movs	r3, #8
 80090ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090f2:	e016      	b.n	8009122 <UART_SetConfig+0x2fe>
 80090f4:	2310      	movs	r3, #16
 80090f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090fa:	e012      	b.n	8009122 <UART_SetConfig+0x2fe>
 80090fc:	cfff69f3 	.word	0xcfff69f3
 8009100:	40008000 	.word	0x40008000
 8009104:	40013800 	.word	0x40013800
 8009108:	40021000 	.word	0x40021000
 800910c:	40004400 	.word	0x40004400
 8009110:	40004800 	.word	0x40004800
 8009114:	40004c00 	.word	0x40004c00
 8009118:	40005000 	.word	0x40005000
 800911c:	2310      	movs	r3, #16
 800911e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4ab0      	ldr	r2, [pc, #704]	@ (80093e8 <UART_SetConfig+0x5c4>)
 8009128:	4293      	cmp	r3, r2
 800912a:	f040 809b 	bne.w	8009264 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800912e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009132:	2b08      	cmp	r3, #8
 8009134:	d827      	bhi.n	8009186 <UART_SetConfig+0x362>
 8009136:	a201      	add	r2, pc, #4	@ (adr r2, 800913c <UART_SetConfig+0x318>)
 8009138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800913c:	08009161 	.word	0x08009161
 8009140:	08009169 	.word	0x08009169
 8009144:	08009171 	.word	0x08009171
 8009148:	08009187 	.word	0x08009187
 800914c:	08009177 	.word	0x08009177
 8009150:	08009187 	.word	0x08009187
 8009154:	08009187 	.word	0x08009187
 8009158:	08009187 	.word	0x08009187
 800915c:	0800917f 	.word	0x0800917f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009160:	f7fe fec6 	bl	8007ef0 <HAL_RCC_GetPCLK1Freq>
 8009164:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009166:	e014      	b.n	8009192 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009168:	f7fe fed6 	bl	8007f18 <HAL_RCC_GetPCLK2Freq>
 800916c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800916e:	e010      	b.n	8009192 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009170:	4b9e      	ldr	r3, [pc, #632]	@ (80093ec <UART_SetConfig+0x5c8>)
 8009172:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009174:	e00d      	b.n	8009192 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009176:	f7fe fe09 	bl	8007d8c <HAL_RCC_GetSysClockFreq>
 800917a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800917c:	e009      	b.n	8009192 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800917e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009182:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009184:	e005      	b.n	8009192 <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8009186:	2300      	movs	r3, #0
 8009188:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800918a:	2301      	movs	r3, #1
 800918c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009190:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009194:	2b00      	cmp	r3, #0
 8009196:	f000 8130 	beq.w	80093fa <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800919e:	4a94      	ldr	r2, [pc, #592]	@ (80093f0 <UART_SetConfig+0x5cc>)
 80091a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091a4:	461a      	mov	r2, r3
 80091a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80091ac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	685a      	ldr	r2, [r3, #4]
 80091b2:	4613      	mov	r3, r2
 80091b4:	005b      	lsls	r3, r3, #1
 80091b6:	4413      	add	r3, r2
 80091b8:	69ba      	ldr	r2, [r7, #24]
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d305      	bcc.n	80091ca <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	685b      	ldr	r3, [r3, #4]
 80091c2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80091c4:	69ba      	ldr	r2, [r7, #24]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d903      	bls.n	80091d2 <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091d0:	e113      	b.n	80093fa <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d4:	2200      	movs	r2, #0
 80091d6:	60bb      	str	r3, [r7, #8]
 80091d8:	60fa      	str	r2, [r7, #12]
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091de:	4a84      	ldr	r2, [pc, #528]	@ (80093f0 <UART_SetConfig+0x5cc>)
 80091e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	2200      	movs	r2, #0
 80091e8:	603b      	str	r3, [r7, #0]
 80091ea:	607a      	str	r2, [r7, #4]
 80091ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80091f4:	f7f7 fcbc 	bl	8000b70 <__aeabi_uldivmod>
 80091f8:	4602      	mov	r2, r0
 80091fa:	460b      	mov	r3, r1
 80091fc:	4610      	mov	r0, r2
 80091fe:	4619      	mov	r1, r3
 8009200:	f04f 0200 	mov.w	r2, #0
 8009204:	f04f 0300 	mov.w	r3, #0
 8009208:	020b      	lsls	r3, r1, #8
 800920a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800920e:	0202      	lsls	r2, r0, #8
 8009210:	6979      	ldr	r1, [r7, #20]
 8009212:	6849      	ldr	r1, [r1, #4]
 8009214:	0849      	lsrs	r1, r1, #1
 8009216:	2000      	movs	r0, #0
 8009218:	460c      	mov	r4, r1
 800921a:	4605      	mov	r5, r0
 800921c:	eb12 0804 	adds.w	r8, r2, r4
 8009220:	eb43 0905 	adc.w	r9, r3, r5
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	2200      	movs	r2, #0
 800922a:	469a      	mov	sl, r3
 800922c:	4693      	mov	fp, r2
 800922e:	4652      	mov	r2, sl
 8009230:	465b      	mov	r3, fp
 8009232:	4640      	mov	r0, r8
 8009234:	4649      	mov	r1, r9
 8009236:	f7f7 fc9b 	bl	8000b70 <__aeabi_uldivmod>
 800923a:	4602      	mov	r2, r0
 800923c:	460b      	mov	r3, r1
 800923e:	4613      	mov	r3, r2
 8009240:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009242:	6a3b      	ldr	r3, [r7, #32]
 8009244:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009248:	d308      	bcc.n	800925c <UART_SetConfig+0x438>
 800924a:	6a3b      	ldr	r3, [r7, #32]
 800924c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009250:	d204      	bcs.n	800925c <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	6a3a      	ldr	r2, [r7, #32]
 8009258:	60da      	str	r2, [r3, #12]
 800925a:	e0ce      	b.n	80093fa <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 800925c:	2301      	movs	r3, #1
 800925e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009262:	e0ca      	b.n	80093fa <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	69db      	ldr	r3, [r3, #28]
 8009268:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800926c:	d166      	bne.n	800933c <UART_SetConfig+0x518>
  {
    switch (clocksource)
 800926e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009272:	2b08      	cmp	r3, #8
 8009274:	d827      	bhi.n	80092c6 <UART_SetConfig+0x4a2>
 8009276:	a201      	add	r2, pc, #4	@ (adr r2, 800927c <UART_SetConfig+0x458>)
 8009278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800927c:	080092a1 	.word	0x080092a1
 8009280:	080092a9 	.word	0x080092a9
 8009284:	080092b1 	.word	0x080092b1
 8009288:	080092c7 	.word	0x080092c7
 800928c:	080092b7 	.word	0x080092b7
 8009290:	080092c7 	.word	0x080092c7
 8009294:	080092c7 	.word	0x080092c7
 8009298:	080092c7 	.word	0x080092c7
 800929c:	080092bf 	.word	0x080092bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092a0:	f7fe fe26 	bl	8007ef0 <HAL_RCC_GetPCLK1Freq>
 80092a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092a6:	e014      	b.n	80092d2 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092a8:	f7fe fe36 	bl	8007f18 <HAL_RCC_GetPCLK2Freq>
 80092ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092ae:	e010      	b.n	80092d2 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092b0:	4b4e      	ldr	r3, [pc, #312]	@ (80093ec <UART_SetConfig+0x5c8>)
 80092b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092b4:	e00d      	b.n	80092d2 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092b6:	f7fe fd69 	bl	8007d8c <HAL_RCC_GetSysClockFreq>
 80092ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092bc:	e009      	b.n	80092d2 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092c4:	e005      	b.n	80092d2 <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 80092c6:	2300      	movs	r3, #0
 80092c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80092ca:	2301      	movs	r3, #1
 80092cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80092d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80092d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f000 8090 	beq.w	80093fa <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092de:	4a44      	ldr	r2, [pc, #272]	@ (80093f0 <UART_SetConfig+0x5cc>)
 80092e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092e4:	461a      	mov	r2, r3
 80092e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80092ec:	005a      	lsls	r2, r3, #1
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	085b      	lsrs	r3, r3, #1
 80092f4:	441a      	add	r2, r3
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80092fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009300:	6a3b      	ldr	r3, [r7, #32]
 8009302:	2b0f      	cmp	r3, #15
 8009304:	d916      	bls.n	8009334 <UART_SetConfig+0x510>
 8009306:	6a3b      	ldr	r3, [r7, #32]
 8009308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800930c:	d212      	bcs.n	8009334 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800930e:	6a3b      	ldr	r3, [r7, #32]
 8009310:	b29b      	uxth	r3, r3
 8009312:	f023 030f 	bic.w	r3, r3, #15
 8009316:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009318:	6a3b      	ldr	r3, [r7, #32]
 800931a:	085b      	lsrs	r3, r3, #1
 800931c:	b29b      	uxth	r3, r3
 800931e:	f003 0307 	and.w	r3, r3, #7
 8009322:	b29a      	uxth	r2, r3
 8009324:	8bfb      	ldrh	r3, [r7, #30]
 8009326:	4313      	orrs	r3, r2
 8009328:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	8bfa      	ldrh	r2, [r7, #30]
 8009330:	60da      	str	r2, [r3, #12]
 8009332:	e062      	b.n	80093fa <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800933a:	e05e      	b.n	80093fa <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800933c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009340:	2b08      	cmp	r3, #8
 8009342:	d828      	bhi.n	8009396 <UART_SetConfig+0x572>
 8009344:	a201      	add	r2, pc, #4	@ (adr r2, 800934c <UART_SetConfig+0x528>)
 8009346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800934a:	bf00      	nop
 800934c:	08009371 	.word	0x08009371
 8009350:	08009379 	.word	0x08009379
 8009354:	08009381 	.word	0x08009381
 8009358:	08009397 	.word	0x08009397
 800935c:	08009387 	.word	0x08009387
 8009360:	08009397 	.word	0x08009397
 8009364:	08009397 	.word	0x08009397
 8009368:	08009397 	.word	0x08009397
 800936c:	0800938f 	.word	0x0800938f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009370:	f7fe fdbe 	bl	8007ef0 <HAL_RCC_GetPCLK1Freq>
 8009374:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009376:	e014      	b.n	80093a2 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009378:	f7fe fdce 	bl	8007f18 <HAL_RCC_GetPCLK2Freq>
 800937c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800937e:	e010      	b.n	80093a2 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009380:	4b1a      	ldr	r3, [pc, #104]	@ (80093ec <UART_SetConfig+0x5c8>)
 8009382:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009384:	e00d      	b.n	80093a2 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009386:	f7fe fd01 	bl	8007d8c <HAL_RCC_GetSysClockFreq>
 800938a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800938c:	e009      	b.n	80093a2 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800938e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009392:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009394:	e005      	b.n	80093a2 <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8009396:	2300      	movs	r3, #0
 8009398:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80093a0:	bf00      	nop
    }

    if (pclk != 0U)
 80093a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d028      	beq.n	80093fa <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ac:	4a10      	ldr	r2, [pc, #64]	@ (80093f0 <UART_SetConfig+0x5cc>)
 80093ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093b2:	461a      	mov	r2, r3
 80093b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	085b      	lsrs	r3, r3, #1
 80093c0:	441a      	add	r2, r3
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80093ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093cc:	6a3b      	ldr	r3, [r7, #32]
 80093ce:	2b0f      	cmp	r3, #15
 80093d0:	d910      	bls.n	80093f4 <UART_SetConfig+0x5d0>
 80093d2:	6a3b      	ldr	r3, [r7, #32]
 80093d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093d8:	d20c      	bcs.n	80093f4 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80093da:	6a3b      	ldr	r3, [r7, #32]
 80093dc:	b29a      	uxth	r2, r3
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	60da      	str	r2, [r3, #12]
 80093e4:	e009      	b.n	80093fa <UART_SetConfig+0x5d6>
 80093e6:	bf00      	nop
 80093e8:	40008000 	.word	0x40008000
 80093ec:	00f42400 	.word	0x00f42400
 80093f0:	0800cb08 	.word	0x0800cb08
      }
      else
      {
        ret = HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	2201      	movs	r2, #1
 80093fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2201      	movs	r2, #1
 8009406:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	2200      	movs	r2, #0
 800940e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	2200      	movs	r2, #0
 8009414:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009416:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800941a:	4618      	mov	r0, r3
 800941c:	3730      	adds	r7, #48	@ 0x30
 800941e:	46bd      	mov	sp, r7
 8009420:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009424 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009430:	f003 0308 	and.w	r3, r3, #8
 8009434:	2b00      	cmp	r3, #0
 8009436:	d00a      	beq.n	800944e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	430a      	orrs	r2, r1
 800944c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b00      	cmp	r3, #0
 8009458:	d00a      	beq.n	8009470 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	430a      	orrs	r2, r1
 800946e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009474:	f003 0302 	and.w	r3, r3, #2
 8009478:	2b00      	cmp	r3, #0
 800947a:	d00a      	beq.n	8009492 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	685b      	ldr	r3, [r3, #4]
 8009482:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	430a      	orrs	r2, r1
 8009490:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009496:	f003 0304 	and.w	r3, r3, #4
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00a      	beq.n	80094b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	430a      	orrs	r2, r1
 80094b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094b8:	f003 0310 	and.w	r3, r3, #16
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d00a      	beq.n	80094d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	430a      	orrs	r2, r1
 80094d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094da:	f003 0320 	and.w	r3, r3, #32
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00a      	beq.n	80094f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	689b      	ldr	r3, [r3, #8]
 80094e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	430a      	orrs	r2, r1
 80094f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009500:	2b00      	cmp	r3, #0
 8009502:	d01a      	beq.n	800953a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	430a      	orrs	r2, r1
 8009518:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800951e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009522:	d10a      	bne.n	800953a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	430a      	orrs	r2, r1
 8009538:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800953e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009542:	2b00      	cmp	r3, #0
 8009544:	d00a      	beq.n	800955c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	685b      	ldr	r3, [r3, #4]
 800954c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	430a      	orrs	r2, r1
 800955a:	605a      	str	r2, [r3, #4]
  }
}
 800955c:	bf00      	nop
 800955e:	370c      	adds	r7, #12
 8009560:	46bd      	mov	sp, r7
 8009562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009566:	4770      	bx	lr

08009568 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b098      	sub	sp, #96	@ 0x60
 800956c:	af02      	add	r7, sp, #8
 800956e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009578:	f7fb fb6a 	bl	8004c50 <HAL_GetTick>
 800957c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f003 0308 	and.w	r3, r3, #8
 8009588:	2b08      	cmp	r3, #8
 800958a:	d12f      	bne.n	80095ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800958c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009590:	9300      	str	r3, [sp, #0]
 8009592:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009594:	2200      	movs	r2, #0
 8009596:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 f88e 	bl	80096bc <UART_WaitOnFlagUntilTimeout>
 80095a0:	4603      	mov	r3, r0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d022      	beq.n	80095ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ae:	e853 3f00 	ldrex	r3, [r3]
 80095b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	461a      	mov	r2, r3
 80095c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80095c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095cc:	e841 2300 	strex	r3, r2, [r1]
 80095d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d1e6      	bne.n	80095a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2220      	movs	r2, #32
 80095dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2200      	movs	r2, #0
 80095e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095e8:	2303      	movs	r3, #3
 80095ea:	e063      	b.n	80096b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f003 0304 	and.w	r3, r3, #4
 80095f6:	2b04      	cmp	r3, #4
 80095f8:	d149      	bne.n	800968e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009602:	2200      	movs	r2, #0
 8009604:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f000 f857 	bl	80096bc <UART_WaitOnFlagUntilTimeout>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d03c      	beq.n	800968e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961c:	e853 3f00 	ldrex	r3, [r3]
 8009620:	623b      	str	r3, [r7, #32]
   return(result);
 8009622:	6a3b      	ldr	r3, [r7, #32]
 8009624:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009628:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	461a      	mov	r2, r3
 8009630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009632:	633b      	str	r3, [r7, #48]	@ 0x30
 8009634:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009636:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009638:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800963a:	e841 2300 	strex	r3, r2, [r1]
 800963e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009642:	2b00      	cmp	r3, #0
 8009644:	d1e6      	bne.n	8009614 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	3308      	adds	r3, #8
 800964c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	e853 3f00 	ldrex	r3, [r3]
 8009654:	60fb      	str	r3, [r7, #12]
   return(result);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f023 0301 	bic.w	r3, r3, #1
 800965c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	3308      	adds	r3, #8
 8009664:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009666:	61fa      	str	r2, [r7, #28]
 8009668:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966a:	69b9      	ldr	r1, [r7, #24]
 800966c:	69fa      	ldr	r2, [r7, #28]
 800966e:	e841 2300 	strex	r3, r2, [r1]
 8009672:	617b      	str	r3, [r7, #20]
   return(result);
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d1e5      	bne.n	8009646 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2220      	movs	r2, #32
 800967e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800968a:	2303      	movs	r3, #3
 800968c:	e012      	b.n	80096b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2220      	movs	r2, #32
 8009692:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2220      	movs	r2, #32
 800969a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2200      	movs	r2, #0
 80096a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3758      	adds	r7, #88	@ 0x58
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b084      	sub	sp, #16
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	603b      	str	r3, [r7, #0]
 80096c8:	4613      	mov	r3, r2
 80096ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096cc:	e04f      	b.n	800976e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d4:	d04b      	beq.n	800976e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096d6:	f7fb fabb 	bl	8004c50 <HAL_GetTick>
 80096da:	4602      	mov	r2, r0
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	1ad3      	subs	r3, r2, r3
 80096e0:	69ba      	ldr	r2, [r7, #24]
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d302      	bcc.n	80096ec <UART_WaitOnFlagUntilTimeout+0x30>
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d101      	bne.n	80096f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096ec:	2303      	movs	r3, #3
 80096ee:	e04e      	b.n	800978e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f003 0304 	and.w	r3, r3, #4
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d037      	beq.n	800976e <UART_WaitOnFlagUntilTimeout+0xb2>
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	2b80      	cmp	r3, #128	@ 0x80
 8009702:	d034      	beq.n	800976e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	2b40      	cmp	r3, #64	@ 0x40
 8009708:	d031      	beq.n	800976e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	69db      	ldr	r3, [r3, #28]
 8009710:	f003 0308 	and.w	r3, r3, #8
 8009714:	2b08      	cmp	r3, #8
 8009716:	d110      	bne.n	800973a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	2208      	movs	r2, #8
 800971e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009720:	68f8      	ldr	r0, [r7, #12]
 8009722:	f000 f838 	bl	8009796 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2208      	movs	r2, #8
 800972a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2200      	movs	r2, #0
 8009732:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009736:	2301      	movs	r3, #1
 8009738:	e029      	b.n	800978e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	69db      	ldr	r3, [r3, #28]
 8009740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009748:	d111      	bne.n	800976e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009752:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009754:	68f8      	ldr	r0, [r7, #12]
 8009756:	f000 f81e 	bl	8009796 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2220      	movs	r2, #32
 800975e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2200      	movs	r2, #0
 8009766:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800976a:	2303      	movs	r3, #3
 800976c:	e00f      	b.n	800978e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	69da      	ldr	r2, [r3, #28]
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	4013      	ands	r3, r2
 8009778:	68ba      	ldr	r2, [r7, #8]
 800977a:	429a      	cmp	r2, r3
 800977c:	bf0c      	ite	eq
 800977e:	2301      	moveq	r3, #1
 8009780:	2300      	movne	r3, #0
 8009782:	b2db      	uxtb	r3, r3
 8009784:	461a      	mov	r2, r3
 8009786:	79fb      	ldrb	r3, [r7, #7]
 8009788:	429a      	cmp	r2, r3
 800978a:	d0a0      	beq.n	80096ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	3710      	adds	r7, #16
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}

08009796 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009796:	b480      	push	{r7}
 8009798:	b095      	sub	sp, #84	@ 0x54
 800979a:	af00      	add	r7, sp, #0
 800979c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097a6:	e853 3f00 	ldrex	r3, [r3]
 80097aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80097ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	461a      	mov	r2, r3
 80097ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80097be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80097c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80097c4:	e841 2300 	strex	r3, r2, [r1]
 80097c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1e6      	bne.n	800979e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	3308      	adds	r3, #8
 80097d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d8:	6a3b      	ldr	r3, [r7, #32]
 80097da:	e853 3f00 	ldrex	r3, [r3]
 80097de:	61fb      	str	r3, [r7, #28]
   return(result);
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80097e6:	f023 0301 	bic.w	r3, r3, #1
 80097ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	3308      	adds	r3, #8
 80097f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097fc:	e841 2300 	strex	r3, r2, [r1]
 8009800:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009804:	2b00      	cmp	r3, #0
 8009806:	d1e3      	bne.n	80097d0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800980c:	2b01      	cmp	r3, #1
 800980e:	d118      	bne.n	8009842 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	e853 3f00 	ldrex	r3, [r3]
 800981c:	60bb      	str	r3, [r7, #8]
   return(result);
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	f023 0310 	bic.w	r3, r3, #16
 8009824:	647b      	str	r3, [r7, #68]	@ 0x44
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	461a      	mov	r2, r3
 800982c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800982e:	61bb      	str	r3, [r7, #24]
 8009830:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009832:	6979      	ldr	r1, [r7, #20]
 8009834:	69ba      	ldr	r2, [r7, #24]
 8009836:	e841 2300 	strex	r3, r2, [r1]
 800983a:	613b      	str	r3, [r7, #16]
   return(result);
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d1e6      	bne.n	8009810 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2220      	movs	r2, #32
 8009846:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2200      	movs	r2, #0
 8009854:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009856:	bf00      	nop
 8009858:	3754      	adds	r7, #84	@ 0x54
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr

08009862 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009862:	b480      	push	{r7}
 8009864:	b085      	sub	sp, #20
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009870:	2b01      	cmp	r3, #1
 8009872:	d101      	bne.n	8009878 <HAL_UARTEx_DisableFifoMode+0x16>
 8009874:	2302      	movs	r3, #2
 8009876:	e027      	b.n	80098c8 <HAL_UARTEx_DisableFifoMode+0x66>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2201      	movs	r2, #1
 800987c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2224      	movs	r2, #36	@ 0x24
 8009884:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681a      	ldr	r2, [r3, #0]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f022 0201 	bic.w	r2, r2, #1
 800989e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80098a6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2200      	movs	r2, #0
 80098ac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	68fa      	ldr	r2, [r7, #12]
 80098b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2220      	movs	r2, #32
 80098ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80098c6:	2300      	movs	r3, #0
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3714      	adds	r7, #20
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b084      	sub	sp, #16
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d101      	bne.n	80098ec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80098e8:	2302      	movs	r3, #2
 80098ea:	e02d      	b.n	8009948 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2201      	movs	r2, #1
 80098f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2224      	movs	r2, #36	@ 0x24
 80098f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f022 0201 	bic.w	r2, r2, #1
 8009912:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	689b      	ldr	r3, [r3, #8]
 800991a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	683a      	ldr	r2, [r7, #0]
 8009924:	430a      	orrs	r2, r1
 8009926:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 f84f 	bl	80099cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	68fa      	ldr	r2, [r7, #12]
 8009934:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2220      	movs	r2, #32
 800993a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009946:	2300      	movs	r3, #0
}
 8009948:	4618      	mov	r0, r3
 800994a:	3710      	adds	r7, #16
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009960:	2b01      	cmp	r3, #1
 8009962:	d101      	bne.n	8009968 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009964:	2302      	movs	r3, #2
 8009966:	e02d      	b.n	80099c4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2224      	movs	r2, #36	@ 0x24
 8009974:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681a      	ldr	r2, [r3, #0]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f022 0201 	bic.w	r2, r2, #1
 800998e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	683a      	ldr	r2, [r7, #0]
 80099a0:	430a      	orrs	r2, r1
 80099a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 f811 	bl	80099cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2220      	movs	r2, #32
 80099b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2200      	movs	r2, #0
 80099be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099c2:	2300      	movs	r3, #0
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3710      	adds	r7, #16
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b085      	sub	sp, #20
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d108      	bne.n	80099ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2201      	movs	r2, #1
 80099e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2201      	movs	r2, #1
 80099e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80099ec:	e031      	b.n	8009a52 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80099ee:	2308      	movs	r3, #8
 80099f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80099f2:	2308      	movs	r3, #8
 80099f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	689b      	ldr	r3, [r3, #8]
 80099fc:	0e5b      	lsrs	r3, r3, #25
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	f003 0307 	and.w	r3, r3, #7
 8009a04:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	0f5b      	lsrs	r3, r3, #29
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	f003 0307 	and.w	r3, r3, #7
 8009a14:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a16:	7bbb      	ldrb	r3, [r7, #14]
 8009a18:	7b3a      	ldrb	r2, [r7, #12]
 8009a1a:	4911      	ldr	r1, [pc, #68]	@ (8009a60 <UARTEx_SetNbDataToProcess+0x94>)
 8009a1c:	5c8a      	ldrb	r2, [r1, r2]
 8009a1e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a22:	7b3a      	ldrb	r2, [r7, #12]
 8009a24:	490f      	ldr	r1, [pc, #60]	@ (8009a64 <UARTEx_SetNbDataToProcess+0x98>)
 8009a26:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a28:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a2c:	b29a      	uxth	r2, r3
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a34:	7bfb      	ldrb	r3, [r7, #15]
 8009a36:	7b7a      	ldrb	r2, [r7, #13]
 8009a38:	4909      	ldr	r1, [pc, #36]	@ (8009a60 <UARTEx_SetNbDataToProcess+0x94>)
 8009a3a:	5c8a      	ldrb	r2, [r1, r2]
 8009a3c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a40:	7b7a      	ldrb	r2, [r7, #13]
 8009a42:	4908      	ldr	r1, [pc, #32]	@ (8009a64 <UARTEx_SetNbDataToProcess+0x98>)
 8009a44:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a46:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a4a:	b29a      	uxth	r2, r3
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009a52:	bf00      	nop
 8009a54:	3714      	adds	r7, #20
 8009a56:	46bd      	mov	sp, r7
 8009a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5c:	4770      	bx	lr
 8009a5e:	bf00      	nop
 8009a60:	0800cb20 	.word	0x0800cb20
 8009a64:	0800cb28 	.word	0x0800cb28

08009a68 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b08b      	sub	sp, #44	@ 0x2c
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681a      	ldr	r2, [r3, #0]
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	fa93 f3a3 	rbit	r3, r3
 8009a82:	613b      	str	r3, [r7, #16]
  return result;
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d101      	bne.n	8009a92 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8009a8e:	2320      	movs	r3, #32
 8009a90:	e003      	b.n	8009a9a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	fab3 f383 	clz	r3, r3
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	005b      	lsls	r3, r3, #1
 8009a9c:	2103      	movs	r1, #3
 8009a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8009aa2:	43db      	mvns	r3, r3
 8009aa4:	401a      	ands	r2, r3
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009aaa:	6a3b      	ldr	r3, [r7, #32]
 8009aac:	fa93 f3a3 	rbit	r3, r3
 8009ab0:	61fb      	str	r3, [r7, #28]
  return result;
 8009ab2:	69fb      	ldr	r3, [r7, #28]
 8009ab4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d101      	bne.n	8009ac0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8009abc:	2320      	movs	r3, #32
 8009abe:	e003      	b.n	8009ac8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8009ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac2:	fab3 f383 	clz	r3, r3
 8009ac6:	b2db      	uxtb	r3, r3
 8009ac8:	005b      	lsls	r3, r3, #1
 8009aca:	6879      	ldr	r1, [r7, #4]
 8009acc:	fa01 f303 	lsl.w	r3, r1, r3
 8009ad0:	431a      	orrs	r2, r3
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	601a      	str	r2, [r3, #0]
}
 8009ad6:	bf00      	nop
 8009ad8:	372c      	adds	r7, #44	@ 0x2c
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr

08009ae2 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8009ae2:	b480      	push	{r7}
 8009ae4:	b085      	sub	sp, #20
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	60f8      	str	r0, [r7, #12]
 8009aea:	60b9      	str	r1, [r7, #8]
 8009aec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	685a      	ldr	r2, [r3, #4]
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	43db      	mvns	r3, r3
 8009af6:	401a      	ands	r2, r3
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	6879      	ldr	r1, [r7, #4]
 8009afc:	fb01 f303 	mul.w	r3, r1, r3
 8009b00:	431a      	orrs	r2, r3
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	605a      	str	r2, [r3, #4]
}
 8009b06:	bf00      	nop
 8009b08:	3714      	adds	r7, #20
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr

08009b12 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8009b12:	b480      	push	{r7}
 8009b14:	b08b      	sub	sp, #44	@ 0x2c
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	60f8      	str	r0, [r7, #12]
 8009b1a:	60b9      	str	r1, [r7, #8]
 8009b1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	689a      	ldr	r2, [r3, #8]
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	fa93 f3a3 	rbit	r3, r3
 8009b2c:	613b      	str	r3, [r7, #16]
  return result;
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d101      	bne.n	8009b3c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8009b38:	2320      	movs	r3, #32
 8009b3a:	e003      	b.n	8009b44 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	fab3 f383 	clz	r3, r3
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	005b      	lsls	r3, r3, #1
 8009b46:	2103      	movs	r1, #3
 8009b48:	fa01 f303 	lsl.w	r3, r1, r3
 8009b4c:	43db      	mvns	r3, r3
 8009b4e:	401a      	ands	r2, r3
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b54:	6a3b      	ldr	r3, [r7, #32]
 8009b56:	fa93 f3a3 	rbit	r3, r3
 8009b5a:	61fb      	str	r3, [r7, #28]
  return result;
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d101      	bne.n	8009b6a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8009b66:	2320      	movs	r3, #32
 8009b68:	e003      	b.n	8009b72 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8009b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6c:	fab3 f383 	clz	r3, r3
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	005b      	lsls	r3, r3, #1
 8009b74:	6879      	ldr	r1, [r7, #4]
 8009b76:	fa01 f303 	lsl.w	r3, r1, r3
 8009b7a:	431a      	orrs	r2, r3
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8009b80:	bf00      	nop
 8009b82:	372c      	adds	r7, #44	@ 0x2c
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr

08009b8c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b08b      	sub	sp, #44	@ 0x2c
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	68da      	ldr	r2, [r3, #12]
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	fa93 f3a3 	rbit	r3, r3
 8009ba6:	613b      	str	r3, [r7, #16]
  return result;
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009bac:	69bb      	ldr	r3, [r7, #24]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d101      	bne.n	8009bb6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8009bb2:	2320      	movs	r3, #32
 8009bb4:	e003      	b.n	8009bbe <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	fab3 f383 	clz	r3, r3
 8009bbc:	b2db      	uxtb	r3, r3
 8009bbe:	005b      	lsls	r3, r3, #1
 8009bc0:	2103      	movs	r1, #3
 8009bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8009bc6:	43db      	mvns	r3, r3
 8009bc8:	401a      	ands	r2, r3
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bce:	6a3b      	ldr	r3, [r7, #32]
 8009bd0:	fa93 f3a3 	rbit	r3, r3
 8009bd4:	61fb      	str	r3, [r7, #28]
  return result;
 8009bd6:	69fb      	ldr	r3, [r7, #28]
 8009bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d101      	bne.n	8009be4 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8009be0:	2320      	movs	r3, #32
 8009be2:	e003      	b.n	8009bec <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8009be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be6:	fab3 f383 	clz	r3, r3
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	005b      	lsls	r3, r3, #1
 8009bee:	6879      	ldr	r1, [r7, #4]
 8009bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8009bf4:	431a      	orrs	r2, r3
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	60da      	str	r2, [r3, #12]
}
 8009bfa:	bf00      	nop
 8009bfc:	372c      	adds	r7, #44	@ 0x2c
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c04:	4770      	bx	lr

08009c06 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8009c06:	b480      	push	{r7}
 8009c08:	b08b      	sub	sp, #44	@ 0x2c
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	60f8      	str	r0, [r7, #12]
 8009c0e:	60b9      	str	r1, [r7, #8]
 8009c10:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	6a1a      	ldr	r2, [r3, #32]
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	fa93 f3a3 	rbit	r3, r3
 8009c20:	613b      	str	r3, [r7, #16]
  return result;
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009c26:	69bb      	ldr	r3, [r7, #24]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d101      	bne.n	8009c30 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8009c2c:	2320      	movs	r3, #32
 8009c2e:	e003      	b.n	8009c38 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8009c30:	69bb      	ldr	r3, [r7, #24]
 8009c32:	fab3 f383 	clz	r3, r3
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	210f      	movs	r1, #15
 8009c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8009c40:	43db      	mvns	r3, r3
 8009c42:	401a      	ands	r2, r3
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c48:	6a3b      	ldr	r3, [r7, #32]
 8009c4a:	fa93 f3a3 	rbit	r3, r3
 8009c4e:	61fb      	str	r3, [r7, #28]
  return result;
 8009c50:	69fb      	ldr	r3, [r7, #28]
 8009c52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d101      	bne.n	8009c5e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8009c5a:	2320      	movs	r3, #32
 8009c5c:	e003      	b.n	8009c66 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8009c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c60:	fab3 f383 	clz	r3, r3
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	6879      	ldr	r1, [r7, #4]
 8009c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8009c6e:	431a      	orrs	r2, r3
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8009c74:	bf00      	nop
 8009c76:	372c      	adds	r7, #44	@ 0x2c
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b08b      	sub	sp, #44	@ 0x2c
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	60f8      	str	r0, [r7, #12]
 8009c88:	60b9      	str	r1, [r7, #8]
 8009c8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	0a1b      	lsrs	r3, r3, #8
 8009c94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	fa93 f3a3 	rbit	r3, r3
 8009c9c:	613b      	str	r3, [r7, #16]
  return result;
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009ca2:	69bb      	ldr	r3, [r7, #24]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d101      	bne.n	8009cac <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8009ca8:	2320      	movs	r3, #32
 8009caa:	e003      	b.n	8009cb4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8009cac:	69bb      	ldr	r3, [r7, #24]
 8009cae:	fab3 f383 	clz	r3, r3
 8009cb2:	b2db      	uxtb	r3, r3
 8009cb4:	009b      	lsls	r3, r3, #2
 8009cb6:	210f      	movs	r1, #15
 8009cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8009cbc:	43db      	mvns	r3, r3
 8009cbe:	401a      	ands	r2, r3
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	0a1b      	lsrs	r3, r3, #8
 8009cc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cc6:	6a3b      	ldr	r3, [r7, #32]
 8009cc8:	fa93 f3a3 	rbit	r3, r3
 8009ccc:	61fb      	str	r3, [r7, #28]
  return result;
 8009cce:	69fb      	ldr	r3, [r7, #28]
 8009cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d101      	bne.n	8009cdc <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8009cd8:	2320      	movs	r3, #32
 8009cda:	e003      	b.n	8009ce4 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8009cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cde:	fab3 f383 	clz	r3, r3
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	009b      	lsls	r3, r3, #2
 8009ce6:	6879      	ldr	r1, [r7, #4]
 8009ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8009cec:	431a      	orrs	r2, r3
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8009cf2:	bf00      	nop
 8009cf4:	372c      	adds	r7, #44	@ 0x2c
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr

08009cfe <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b088      	sub	sp, #32
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
 8009d06:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	fa93 f3a3 	rbit	r3, r3
 8009d14:	60fb      	str	r3, [r7, #12]
  return result;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d101      	bne.n	8009d24 <LL_GPIO_Init+0x26>
    return 32U;
 8009d20:	2320      	movs	r3, #32
 8009d22:	e003      	b.n	8009d2c <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	fab3 f383 	clz	r3, r3
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009d2e:	e047      	b.n	8009dc0 <LL_GPIO_Init+0xc2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	681a      	ldr	r2, [r3, #0]
 8009d34:	2101      	movs	r1, #1
 8009d36:	69fb      	ldr	r3, [r7, #28]
 8009d38:	fa01 f303 	lsl.w	r3, r1, r3
 8009d3c:	4013      	ands	r3, r2
 8009d3e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0U)
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d039      	beq.n	8009dba <LL_GPIO_Init+0xbc>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	685b      	ldr	r3, [r3, #4]
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d003      	beq.n	8009d56 <LL_GPIO_Init+0x58>
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	2b02      	cmp	r3, #2
 8009d54:	d10d      	bne.n	8009d72 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	69b9      	ldr	r1, [r7, #24]
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f7ff fed7 	bl	8009b12 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	68db      	ldr	r3, [r3, #12]
 8009d68:	461a      	mov	r2, r3
 8009d6a:	69b9      	ldr	r1, [r7, #24]
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f7ff feb8 	bl	8009ae2 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	691b      	ldr	r3, [r3, #16]
 8009d76:	461a      	mov	r2, r3
 8009d78:	69b9      	ldr	r1, [r7, #24]
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f7ff ff06 	bl	8009b8c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	d111      	bne.n	8009dac <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8009d88:	69bb      	ldr	r3, [r7, #24]
 8009d8a:	2bff      	cmp	r3, #255	@ 0xff
 8009d8c:	d807      	bhi.n	8009d9e <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	695b      	ldr	r3, [r3, #20]
 8009d92:	461a      	mov	r2, r3
 8009d94:	69b9      	ldr	r1, [r7, #24]
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f7ff ff35 	bl	8009c06 <LL_GPIO_SetAFPin_0_7>
 8009d9c:	e006      	b.n	8009dac <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	695b      	ldr	r3, [r3, #20]
 8009da2:	461a      	mov	r2, r3
 8009da4:	69b9      	ldr	r1, [r7, #24]
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f7ff ff6a 	bl	8009c80 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	461a      	mov	r2, r3
 8009db2:	69b9      	ldr	r1, [r7, #24]
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f7ff fe57 	bl	8009a68 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8009dba:	69fb      	ldr	r3, [r7, #28]
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	69fb      	ldr	r3, [r7, #28]
 8009dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d1b0      	bne.n	8009d30 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8009dce:	2300      	movs	r3, #0
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	3720      	adds	r7, #32
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	bd80      	pop	{r7, pc}

08009dd8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b085      	sub	sp, #20
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009de0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009de4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009dec:	b29a      	uxth	r2, r3
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	b29b      	uxth	r3, r3
 8009df2:	43db      	mvns	r3, r3
 8009df4:	b29b      	uxth	r3, r3
 8009df6:	4013      	ands	r3, r2
 8009df8:	b29a      	uxth	r2, r3
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009e00:	2300      	movs	r3, #0
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3714      	adds	r7, #20
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009e0e:	b480      	push	{r7}
 8009e10:	b085      	sub	sp, #20
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	60f8      	str	r0, [r7, #12]
 8009e16:	1d3b      	adds	r3, r7, #4
 8009e18:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2200      	movs	r2, #0
 8009e28:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	2200      	movs	r2, #0
 8009e38:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009e3c:	2300      	movs	r3, #0
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3714      	adds	r7, #20
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <__cvt>:
 8009e4a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e4e:	ec57 6b10 	vmov	r6, r7, d0
 8009e52:	2f00      	cmp	r7, #0
 8009e54:	460c      	mov	r4, r1
 8009e56:	4619      	mov	r1, r3
 8009e58:	463b      	mov	r3, r7
 8009e5a:	bfb4      	ite	lt
 8009e5c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009e60:	2300      	movge	r3, #0
 8009e62:	4691      	mov	r9, r2
 8009e64:	bfbf      	itttt	lt
 8009e66:	4632      	movlt	r2, r6
 8009e68:	461f      	movlt	r7, r3
 8009e6a:	232d      	movlt	r3, #45	@ 0x2d
 8009e6c:	4616      	movlt	r6, r2
 8009e6e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009e72:	700b      	strb	r3, [r1, #0]
 8009e74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e76:	f023 0820 	bic.w	r8, r3, #32
 8009e7a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009e7e:	d005      	beq.n	8009e8c <__cvt+0x42>
 8009e80:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009e84:	d100      	bne.n	8009e88 <__cvt+0x3e>
 8009e86:	3401      	adds	r4, #1
 8009e88:	2102      	movs	r1, #2
 8009e8a:	e000      	b.n	8009e8e <__cvt+0x44>
 8009e8c:	2103      	movs	r1, #3
 8009e8e:	ab03      	add	r3, sp, #12
 8009e90:	4622      	mov	r2, r4
 8009e92:	9301      	str	r3, [sp, #4]
 8009e94:	ab02      	add	r3, sp, #8
 8009e96:	ec47 6b10 	vmov	d0, r6, r7
 8009e9a:	9300      	str	r3, [sp, #0]
 8009e9c:	4653      	mov	r3, sl
 8009e9e:	f000 ff8b 	bl	800adb8 <_dtoa_r>
 8009ea2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009ea6:	4605      	mov	r5, r0
 8009ea8:	d119      	bne.n	8009ede <__cvt+0x94>
 8009eaa:	f019 0f01 	tst.w	r9, #1
 8009eae:	d00e      	beq.n	8009ece <__cvt+0x84>
 8009eb0:	eb00 0904 	add.w	r9, r0, r4
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	4630      	mov	r0, r6
 8009eba:	4639      	mov	r1, r7
 8009ebc:	f7f6 fde8 	bl	8000a90 <__aeabi_dcmpeq>
 8009ec0:	b108      	cbz	r0, 8009ec6 <__cvt+0x7c>
 8009ec2:	f8cd 900c 	str.w	r9, [sp, #12]
 8009ec6:	2230      	movs	r2, #48	@ 0x30
 8009ec8:	9b03      	ldr	r3, [sp, #12]
 8009eca:	454b      	cmp	r3, r9
 8009ecc:	d31e      	bcc.n	8009f0c <__cvt+0xc2>
 8009ece:	9b03      	ldr	r3, [sp, #12]
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ed4:	1b5b      	subs	r3, r3, r5
 8009ed6:	6013      	str	r3, [r2, #0]
 8009ed8:	b004      	add	sp, #16
 8009eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ede:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ee2:	eb00 0904 	add.w	r9, r0, r4
 8009ee6:	d1e5      	bne.n	8009eb4 <__cvt+0x6a>
 8009ee8:	7803      	ldrb	r3, [r0, #0]
 8009eea:	2b30      	cmp	r3, #48	@ 0x30
 8009eec:	d10a      	bne.n	8009f04 <__cvt+0xba>
 8009eee:	2200      	movs	r2, #0
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	4630      	mov	r0, r6
 8009ef4:	4639      	mov	r1, r7
 8009ef6:	f7f6 fdcb 	bl	8000a90 <__aeabi_dcmpeq>
 8009efa:	b918      	cbnz	r0, 8009f04 <__cvt+0xba>
 8009efc:	f1c4 0401 	rsb	r4, r4, #1
 8009f00:	f8ca 4000 	str.w	r4, [sl]
 8009f04:	f8da 3000 	ldr.w	r3, [sl]
 8009f08:	4499      	add	r9, r3
 8009f0a:	e7d3      	b.n	8009eb4 <__cvt+0x6a>
 8009f0c:	1c59      	adds	r1, r3, #1
 8009f0e:	9103      	str	r1, [sp, #12]
 8009f10:	701a      	strb	r2, [r3, #0]
 8009f12:	e7d9      	b.n	8009ec8 <__cvt+0x7e>

08009f14 <__exponent>:
 8009f14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f16:	2900      	cmp	r1, #0
 8009f18:	7002      	strb	r2, [r0, #0]
 8009f1a:	bfba      	itte	lt
 8009f1c:	4249      	neglt	r1, r1
 8009f1e:	232d      	movlt	r3, #45	@ 0x2d
 8009f20:	232b      	movge	r3, #43	@ 0x2b
 8009f22:	2909      	cmp	r1, #9
 8009f24:	7043      	strb	r3, [r0, #1]
 8009f26:	dd28      	ble.n	8009f7a <__exponent+0x66>
 8009f28:	f10d 0307 	add.w	r3, sp, #7
 8009f2c:	270a      	movs	r7, #10
 8009f2e:	461d      	mov	r5, r3
 8009f30:	461a      	mov	r2, r3
 8009f32:	3b01      	subs	r3, #1
 8009f34:	fbb1 f6f7 	udiv	r6, r1, r7
 8009f38:	fb07 1416 	mls	r4, r7, r6, r1
 8009f3c:	3430      	adds	r4, #48	@ 0x30
 8009f3e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009f42:	460c      	mov	r4, r1
 8009f44:	4631      	mov	r1, r6
 8009f46:	2c63      	cmp	r4, #99	@ 0x63
 8009f48:	dcf2      	bgt.n	8009f30 <__exponent+0x1c>
 8009f4a:	3130      	adds	r1, #48	@ 0x30
 8009f4c:	1e94      	subs	r4, r2, #2
 8009f4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009f52:	1c41      	adds	r1, r0, #1
 8009f54:	4623      	mov	r3, r4
 8009f56:	42ab      	cmp	r3, r5
 8009f58:	d30a      	bcc.n	8009f70 <__exponent+0x5c>
 8009f5a:	f10d 0309 	add.w	r3, sp, #9
 8009f5e:	1a9b      	subs	r3, r3, r2
 8009f60:	42ac      	cmp	r4, r5
 8009f62:	bf88      	it	hi
 8009f64:	2300      	movhi	r3, #0
 8009f66:	3302      	adds	r3, #2
 8009f68:	4403      	add	r3, r0
 8009f6a:	1a18      	subs	r0, r3, r0
 8009f6c:	b003      	add	sp, #12
 8009f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009f74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009f78:	e7ed      	b.n	8009f56 <__exponent+0x42>
 8009f7a:	2330      	movs	r3, #48	@ 0x30
 8009f7c:	3130      	adds	r1, #48	@ 0x30
 8009f7e:	7083      	strb	r3, [r0, #2]
 8009f80:	1d03      	adds	r3, r0, #4
 8009f82:	70c1      	strb	r1, [r0, #3]
 8009f84:	e7f1      	b.n	8009f6a <__exponent+0x56>
	...

08009f88 <_printf_float>:
 8009f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f8c:	b08d      	sub	sp, #52	@ 0x34
 8009f8e:	460c      	mov	r4, r1
 8009f90:	4616      	mov	r6, r2
 8009f92:	461f      	mov	r7, r3
 8009f94:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009f98:	4605      	mov	r5, r0
 8009f9a:	f000 fdeb 	bl	800ab74 <_localeconv_r>
 8009f9e:	6803      	ldr	r3, [r0, #0]
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	9304      	str	r3, [sp, #16]
 8009fa4:	f7f6 f948 	bl	8000238 <strlen>
 8009fa8:	2300      	movs	r3, #0
 8009faa:	9005      	str	r0, [sp, #20]
 8009fac:	930a      	str	r3, [sp, #40]	@ 0x28
 8009fae:	f8d8 3000 	ldr.w	r3, [r8]
 8009fb2:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009fb6:	3307      	adds	r3, #7
 8009fb8:	f8d4 b000 	ldr.w	fp, [r4]
 8009fbc:	f023 0307 	bic.w	r3, r3, #7
 8009fc0:	f103 0208 	add.w	r2, r3, #8
 8009fc4:	f8c8 2000 	str.w	r2, [r8]
 8009fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8009fcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009fd0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009fd4:	f8cd 8018 	str.w	r8, [sp, #24]
 8009fd8:	9307      	str	r3, [sp, #28]
 8009fda:	4b9d      	ldr	r3, [pc, #628]	@ (800a250 <_printf_float+0x2c8>)
 8009fdc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fe0:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009fe4:	f7f6 fd86 	bl	8000af4 <__aeabi_dcmpun>
 8009fe8:	bb70      	cbnz	r0, 800a048 <_printf_float+0xc0>
 8009fea:	f04f 32ff 	mov.w	r2, #4294967295
 8009fee:	4b98      	ldr	r3, [pc, #608]	@ (800a250 <_printf_float+0x2c8>)
 8009ff0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ff4:	f7f6 fd60 	bl	8000ab8 <__aeabi_dcmple>
 8009ff8:	bb30      	cbnz	r0, 800a048 <_printf_float+0xc0>
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	4640      	mov	r0, r8
 800a000:	4649      	mov	r1, r9
 800a002:	f7f6 fd4f 	bl	8000aa4 <__aeabi_dcmplt>
 800a006:	b110      	cbz	r0, 800a00e <_printf_float+0x86>
 800a008:	232d      	movs	r3, #45	@ 0x2d
 800a00a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a00e:	4a91      	ldr	r2, [pc, #580]	@ (800a254 <_printf_float+0x2cc>)
 800a010:	4b91      	ldr	r3, [pc, #580]	@ (800a258 <_printf_float+0x2d0>)
 800a012:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a016:	bf94      	ite	ls
 800a018:	4690      	movls	r8, r2
 800a01a:	4698      	movhi	r8, r3
 800a01c:	2303      	movs	r3, #3
 800a01e:	f04f 0900 	mov.w	r9, #0
 800a022:	6123      	str	r3, [r4, #16]
 800a024:	f02b 0304 	bic.w	r3, fp, #4
 800a028:	6023      	str	r3, [r4, #0]
 800a02a:	4633      	mov	r3, r6
 800a02c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a02e:	4621      	mov	r1, r4
 800a030:	4628      	mov	r0, r5
 800a032:	9700      	str	r7, [sp, #0]
 800a034:	f000 f9d2 	bl	800a3dc <_printf_common>
 800a038:	3001      	adds	r0, #1
 800a03a:	f040 808d 	bne.w	800a158 <_printf_float+0x1d0>
 800a03e:	f04f 30ff 	mov.w	r0, #4294967295
 800a042:	b00d      	add	sp, #52	@ 0x34
 800a044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a048:	4642      	mov	r2, r8
 800a04a:	464b      	mov	r3, r9
 800a04c:	4640      	mov	r0, r8
 800a04e:	4649      	mov	r1, r9
 800a050:	f7f6 fd50 	bl	8000af4 <__aeabi_dcmpun>
 800a054:	b140      	cbz	r0, 800a068 <_printf_float+0xe0>
 800a056:	464b      	mov	r3, r9
 800a058:	4a80      	ldr	r2, [pc, #512]	@ (800a25c <_printf_float+0x2d4>)
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	bfbc      	itt	lt
 800a05e:	232d      	movlt	r3, #45	@ 0x2d
 800a060:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a064:	4b7e      	ldr	r3, [pc, #504]	@ (800a260 <_printf_float+0x2d8>)
 800a066:	e7d4      	b.n	800a012 <_printf_float+0x8a>
 800a068:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a06c:	6863      	ldr	r3, [r4, #4]
 800a06e:	9206      	str	r2, [sp, #24]
 800a070:	1c5a      	adds	r2, r3, #1
 800a072:	d13b      	bne.n	800a0ec <_printf_float+0x164>
 800a074:	2306      	movs	r3, #6
 800a076:	6063      	str	r3, [r4, #4]
 800a078:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a07c:	2300      	movs	r3, #0
 800a07e:	4628      	mov	r0, r5
 800a080:	6022      	str	r2, [r4, #0]
 800a082:	9303      	str	r3, [sp, #12]
 800a084:	ab0a      	add	r3, sp, #40	@ 0x28
 800a086:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a08a:	ab09      	add	r3, sp, #36	@ 0x24
 800a08c:	ec49 8b10 	vmov	d0, r8, r9
 800a090:	9300      	str	r3, [sp, #0]
 800a092:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a096:	6861      	ldr	r1, [r4, #4]
 800a098:	f7ff fed7 	bl	8009e4a <__cvt>
 800a09c:	9b06      	ldr	r3, [sp, #24]
 800a09e:	4680      	mov	r8, r0
 800a0a0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a0a2:	2b47      	cmp	r3, #71	@ 0x47
 800a0a4:	d129      	bne.n	800a0fa <_printf_float+0x172>
 800a0a6:	1cc8      	adds	r0, r1, #3
 800a0a8:	db02      	blt.n	800a0b0 <_printf_float+0x128>
 800a0aa:	6863      	ldr	r3, [r4, #4]
 800a0ac:	4299      	cmp	r1, r3
 800a0ae:	dd41      	ble.n	800a134 <_printf_float+0x1ac>
 800a0b0:	f1aa 0a02 	sub.w	sl, sl, #2
 800a0b4:	fa5f fa8a 	uxtb.w	sl, sl
 800a0b8:	3901      	subs	r1, #1
 800a0ba:	4652      	mov	r2, sl
 800a0bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a0c0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a0c2:	f7ff ff27 	bl	8009f14 <__exponent>
 800a0c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0c8:	4681      	mov	r9, r0
 800a0ca:	1813      	adds	r3, r2, r0
 800a0cc:	2a01      	cmp	r2, #1
 800a0ce:	6123      	str	r3, [r4, #16]
 800a0d0:	dc02      	bgt.n	800a0d8 <_printf_float+0x150>
 800a0d2:	6822      	ldr	r2, [r4, #0]
 800a0d4:	07d2      	lsls	r2, r2, #31
 800a0d6:	d501      	bpl.n	800a0dc <_printf_float+0x154>
 800a0d8:	3301      	adds	r3, #1
 800a0da:	6123      	str	r3, [r4, #16]
 800a0dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d0a2      	beq.n	800a02a <_printf_float+0xa2>
 800a0e4:	232d      	movs	r3, #45	@ 0x2d
 800a0e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0ea:	e79e      	b.n	800a02a <_printf_float+0xa2>
 800a0ec:	9a06      	ldr	r2, [sp, #24]
 800a0ee:	2a47      	cmp	r2, #71	@ 0x47
 800a0f0:	d1c2      	bne.n	800a078 <_printf_float+0xf0>
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1c0      	bne.n	800a078 <_printf_float+0xf0>
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	e7bd      	b.n	800a076 <_printf_float+0xee>
 800a0fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a0fe:	d9db      	bls.n	800a0b8 <_printf_float+0x130>
 800a100:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a104:	d118      	bne.n	800a138 <_printf_float+0x1b0>
 800a106:	2900      	cmp	r1, #0
 800a108:	6863      	ldr	r3, [r4, #4]
 800a10a:	dd0b      	ble.n	800a124 <_printf_float+0x19c>
 800a10c:	6121      	str	r1, [r4, #16]
 800a10e:	b913      	cbnz	r3, 800a116 <_printf_float+0x18e>
 800a110:	6822      	ldr	r2, [r4, #0]
 800a112:	07d0      	lsls	r0, r2, #31
 800a114:	d502      	bpl.n	800a11c <_printf_float+0x194>
 800a116:	3301      	adds	r3, #1
 800a118:	440b      	add	r3, r1
 800a11a:	6123      	str	r3, [r4, #16]
 800a11c:	f04f 0900 	mov.w	r9, #0
 800a120:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a122:	e7db      	b.n	800a0dc <_printf_float+0x154>
 800a124:	b913      	cbnz	r3, 800a12c <_printf_float+0x1a4>
 800a126:	6822      	ldr	r2, [r4, #0]
 800a128:	07d2      	lsls	r2, r2, #31
 800a12a:	d501      	bpl.n	800a130 <_printf_float+0x1a8>
 800a12c:	3302      	adds	r3, #2
 800a12e:	e7f4      	b.n	800a11a <_printf_float+0x192>
 800a130:	2301      	movs	r3, #1
 800a132:	e7f2      	b.n	800a11a <_printf_float+0x192>
 800a134:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a13a:	4299      	cmp	r1, r3
 800a13c:	db05      	blt.n	800a14a <_printf_float+0x1c2>
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	6121      	str	r1, [r4, #16]
 800a142:	07d8      	lsls	r0, r3, #31
 800a144:	d5ea      	bpl.n	800a11c <_printf_float+0x194>
 800a146:	1c4b      	adds	r3, r1, #1
 800a148:	e7e7      	b.n	800a11a <_printf_float+0x192>
 800a14a:	2900      	cmp	r1, #0
 800a14c:	bfd4      	ite	le
 800a14e:	f1c1 0202 	rsble	r2, r1, #2
 800a152:	2201      	movgt	r2, #1
 800a154:	4413      	add	r3, r2
 800a156:	e7e0      	b.n	800a11a <_printf_float+0x192>
 800a158:	6823      	ldr	r3, [r4, #0]
 800a15a:	055a      	lsls	r2, r3, #21
 800a15c:	d407      	bmi.n	800a16e <_printf_float+0x1e6>
 800a15e:	6923      	ldr	r3, [r4, #16]
 800a160:	4642      	mov	r2, r8
 800a162:	4631      	mov	r1, r6
 800a164:	4628      	mov	r0, r5
 800a166:	47b8      	blx	r7
 800a168:	3001      	adds	r0, #1
 800a16a:	d12b      	bne.n	800a1c4 <_printf_float+0x23c>
 800a16c:	e767      	b.n	800a03e <_printf_float+0xb6>
 800a16e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a172:	f240 80dd 	bls.w	800a330 <_printf_float+0x3a8>
 800a176:	2200      	movs	r2, #0
 800a178:	2300      	movs	r3, #0
 800a17a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a17e:	f7f6 fc87 	bl	8000a90 <__aeabi_dcmpeq>
 800a182:	2800      	cmp	r0, #0
 800a184:	d033      	beq.n	800a1ee <_printf_float+0x266>
 800a186:	2301      	movs	r3, #1
 800a188:	4a36      	ldr	r2, [pc, #216]	@ (800a264 <_printf_float+0x2dc>)
 800a18a:	4631      	mov	r1, r6
 800a18c:	4628      	mov	r0, r5
 800a18e:	47b8      	blx	r7
 800a190:	3001      	adds	r0, #1
 800a192:	f43f af54 	beq.w	800a03e <_printf_float+0xb6>
 800a196:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a19a:	4543      	cmp	r3, r8
 800a19c:	db02      	blt.n	800a1a4 <_printf_float+0x21c>
 800a19e:	6823      	ldr	r3, [r4, #0]
 800a1a0:	07d8      	lsls	r0, r3, #31
 800a1a2:	d50f      	bpl.n	800a1c4 <_printf_float+0x23c>
 800a1a4:	4631      	mov	r1, r6
 800a1a6:	4628      	mov	r0, r5
 800a1a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1ac:	47b8      	blx	r7
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	f43f af45 	beq.w	800a03e <_printf_float+0xb6>
 800a1b4:	f04f 0900 	mov.w	r9, #0
 800a1b8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a1bc:	f104 0a1a 	add.w	sl, r4, #26
 800a1c0:	45c8      	cmp	r8, r9
 800a1c2:	dc09      	bgt.n	800a1d8 <_printf_float+0x250>
 800a1c4:	6823      	ldr	r3, [r4, #0]
 800a1c6:	079b      	lsls	r3, r3, #30
 800a1c8:	f100 8103 	bmi.w	800a3d2 <_printf_float+0x44a>
 800a1cc:	68e0      	ldr	r0, [r4, #12]
 800a1ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1d0:	4298      	cmp	r0, r3
 800a1d2:	bfb8      	it	lt
 800a1d4:	4618      	movlt	r0, r3
 800a1d6:	e734      	b.n	800a042 <_printf_float+0xba>
 800a1d8:	2301      	movs	r3, #1
 800a1da:	4652      	mov	r2, sl
 800a1dc:	4631      	mov	r1, r6
 800a1de:	4628      	mov	r0, r5
 800a1e0:	47b8      	blx	r7
 800a1e2:	3001      	adds	r0, #1
 800a1e4:	f43f af2b 	beq.w	800a03e <_printf_float+0xb6>
 800a1e8:	f109 0901 	add.w	r9, r9, #1
 800a1ec:	e7e8      	b.n	800a1c0 <_printf_float+0x238>
 800a1ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	dc39      	bgt.n	800a268 <_printf_float+0x2e0>
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	4a1b      	ldr	r2, [pc, #108]	@ (800a264 <_printf_float+0x2dc>)
 800a1f8:	4631      	mov	r1, r6
 800a1fa:	4628      	mov	r0, r5
 800a1fc:	47b8      	blx	r7
 800a1fe:	3001      	adds	r0, #1
 800a200:	f43f af1d 	beq.w	800a03e <_printf_float+0xb6>
 800a204:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a208:	ea59 0303 	orrs.w	r3, r9, r3
 800a20c:	d102      	bne.n	800a214 <_printf_float+0x28c>
 800a20e:	6823      	ldr	r3, [r4, #0]
 800a210:	07d9      	lsls	r1, r3, #31
 800a212:	d5d7      	bpl.n	800a1c4 <_printf_float+0x23c>
 800a214:	4631      	mov	r1, r6
 800a216:	4628      	mov	r0, r5
 800a218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a21c:	47b8      	blx	r7
 800a21e:	3001      	adds	r0, #1
 800a220:	f43f af0d 	beq.w	800a03e <_printf_float+0xb6>
 800a224:	f04f 0a00 	mov.w	sl, #0
 800a228:	f104 0b1a 	add.w	fp, r4, #26
 800a22c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a22e:	425b      	negs	r3, r3
 800a230:	4553      	cmp	r3, sl
 800a232:	dc01      	bgt.n	800a238 <_printf_float+0x2b0>
 800a234:	464b      	mov	r3, r9
 800a236:	e793      	b.n	800a160 <_printf_float+0x1d8>
 800a238:	2301      	movs	r3, #1
 800a23a:	465a      	mov	r2, fp
 800a23c:	4631      	mov	r1, r6
 800a23e:	4628      	mov	r0, r5
 800a240:	47b8      	blx	r7
 800a242:	3001      	adds	r0, #1
 800a244:	f43f aefb 	beq.w	800a03e <_printf_float+0xb6>
 800a248:	f10a 0a01 	add.w	sl, sl, #1
 800a24c:	e7ee      	b.n	800a22c <_printf_float+0x2a4>
 800a24e:	bf00      	nop
 800a250:	7fefffff 	.word	0x7fefffff
 800a254:	0800cb30 	.word	0x0800cb30
 800a258:	0800cb34 	.word	0x0800cb34
 800a25c:	0800cb38 	.word	0x0800cb38
 800a260:	0800cb3c 	.word	0x0800cb3c
 800a264:	0800cb40 	.word	0x0800cb40
 800a268:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a26a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a26e:	4553      	cmp	r3, sl
 800a270:	bfa8      	it	ge
 800a272:	4653      	movge	r3, sl
 800a274:	2b00      	cmp	r3, #0
 800a276:	4699      	mov	r9, r3
 800a278:	dc36      	bgt.n	800a2e8 <_printf_float+0x360>
 800a27a:	f04f 0b00 	mov.w	fp, #0
 800a27e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a282:	f104 021a 	add.w	r2, r4, #26
 800a286:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a288:	9306      	str	r3, [sp, #24]
 800a28a:	eba3 0309 	sub.w	r3, r3, r9
 800a28e:	455b      	cmp	r3, fp
 800a290:	dc31      	bgt.n	800a2f6 <_printf_float+0x36e>
 800a292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a294:	459a      	cmp	sl, r3
 800a296:	dc3a      	bgt.n	800a30e <_printf_float+0x386>
 800a298:	6823      	ldr	r3, [r4, #0]
 800a29a:	07da      	lsls	r2, r3, #31
 800a29c:	d437      	bmi.n	800a30e <_printf_float+0x386>
 800a29e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2a0:	ebaa 0903 	sub.w	r9, sl, r3
 800a2a4:	9b06      	ldr	r3, [sp, #24]
 800a2a6:	ebaa 0303 	sub.w	r3, sl, r3
 800a2aa:	4599      	cmp	r9, r3
 800a2ac:	bfa8      	it	ge
 800a2ae:	4699      	movge	r9, r3
 800a2b0:	f1b9 0f00 	cmp.w	r9, #0
 800a2b4:	dc33      	bgt.n	800a31e <_printf_float+0x396>
 800a2b6:	f04f 0800 	mov.w	r8, #0
 800a2ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2be:	f104 0b1a 	add.w	fp, r4, #26
 800a2c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c4:	ebaa 0303 	sub.w	r3, sl, r3
 800a2c8:	eba3 0309 	sub.w	r3, r3, r9
 800a2cc:	4543      	cmp	r3, r8
 800a2ce:	f77f af79 	ble.w	800a1c4 <_printf_float+0x23c>
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	465a      	mov	r2, fp
 800a2d6:	4631      	mov	r1, r6
 800a2d8:	4628      	mov	r0, r5
 800a2da:	47b8      	blx	r7
 800a2dc:	3001      	adds	r0, #1
 800a2de:	f43f aeae 	beq.w	800a03e <_printf_float+0xb6>
 800a2e2:	f108 0801 	add.w	r8, r8, #1
 800a2e6:	e7ec      	b.n	800a2c2 <_printf_float+0x33a>
 800a2e8:	4642      	mov	r2, r8
 800a2ea:	4631      	mov	r1, r6
 800a2ec:	4628      	mov	r0, r5
 800a2ee:	47b8      	blx	r7
 800a2f0:	3001      	adds	r0, #1
 800a2f2:	d1c2      	bne.n	800a27a <_printf_float+0x2f2>
 800a2f4:	e6a3      	b.n	800a03e <_printf_float+0xb6>
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	4631      	mov	r1, r6
 800a2fa:	4628      	mov	r0, r5
 800a2fc:	9206      	str	r2, [sp, #24]
 800a2fe:	47b8      	blx	r7
 800a300:	3001      	adds	r0, #1
 800a302:	f43f ae9c 	beq.w	800a03e <_printf_float+0xb6>
 800a306:	f10b 0b01 	add.w	fp, fp, #1
 800a30a:	9a06      	ldr	r2, [sp, #24]
 800a30c:	e7bb      	b.n	800a286 <_printf_float+0x2fe>
 800a30e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a312:	4631      	mov	r1, r6
 800a314:	4628      	mov	r0, r5
 800a316:	47b8      	blx	r7
 800a318:	3001      	adds	r0, #1
 800a31a:	d1c0      	bne.n	800a29e <_printf_float+0x316>
 800a31c:	e68f      	b.n	800a03e <_printf_float+0xb6>
 800a31e:	9a06      	ldr	r2, [sp, #24]
 800a320:	464b      	mov	r3, r9
 800a322:	4631      	mov	r1, r6
 800a324:	4628      	mov	r0, r5
 800a326:	4442      	add	r2, r8
 800a328:	47b8      	blx	r7
 800a32a:	3001      	adds	r0, #1
 800a32c:	d1c3      	bne.n	800a2b6 <_printf_float+0x32e>
 800a32e:	e686      	b.n	800a03e <_printf_float+0xb6>
 800a330:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a334:	f1ba 0f01 	cmp.w	sl, #1
 800a338:	dc01      	bgt.n	800a33e <_printf_float+0x3b6>
 800a33a:	07db      	lsls	r3, r3, #31
 800a33c:	d536      	bpl.n	800a3ac <_printf_float+0x424>
 800a33e:	2301      	movs	r3, #1
 800a340:	4642      	mov	r2, r8
 800a342:	4631      	mov	r1, r6
 800a344:	4628      	mov	r0, r5
 800a346:	47b8      	blx	r7
 800a348:	3001      	adds	r0, #1
 800a34a:	f43f ae78 	beq.w	800a03e <_printf_float+0xb6>
 800a34e:	4631      	mov	r1, r6
 800a350:	4628      	mov	r0, r5
 800a352:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a356:	47b8      	blx	r7
 800a358:	3001      	adds	r0, #1
 800a35a:	f43f ae70 	beq.w	800a03e <_printf_float+0xb6>
 800a35e:	2200      	movs	r2, #0
 800a360:	2300      	movs	r3, #0
 800a362:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a366:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a36a:	f7f6 fb91 	bl	8000a90 <__aeabi_dcmpeq>
 800a36e:	b9c0      	cbnz	r0, 800a3a2 <_printf_float+0x41a>
 800a370:	4653      	mov	r3, sl
 800a372:	f108 0201 	add.w	r2, r8, #1
 800a376:	4631      	mov	r1, r6
 800a378:	4628      	mov	r0, r5
 800a37a:	47b8      	blx	r7
 800a37c:	3001      	adds	r0, #1
 800a37e:	d10c      	bne.n	800a39a <_printf_float+0x412>
 800a380:	e65d      	b.n	800a03e <_printf_float+0xb6>
 800a382:	2301      	movs	r3, #1
 800a384:	465a      	mov	r2, fp
 800a386:	4631      	mov	r1, r6
 800a388:	4628      	mov	r0, r5
 800a38a:	47b8      	blx	r7
 800a38c:	3001      	adds	r0, #1
 800a38e:	f43f ae56 	beq.w	800a03e <_printf_float+0xb6>
 800a392:	f108 0801 	add.w	r8, r8, #1
 800a396:	45d0      	cmp	r8, sl
 800a398:	dbf3      	blt.n	800a382 <_printf_float+0x3fa>
 800a39a:	464b      	mov	r3, r9
 800a39c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a3a0:	e6df      	b.n	800a162 <_printf_float+0x1da>
 800a3a2:	f04f 0800 	mov.w	r8, #0
 800a3a6:	f104 0b1a 	add.w	fp, r4, #26
 800a3aa:	e7f4      	b.n	800a396 <_printf_float+0x40e>
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	4642      	mov	r2, r8
 800a3b0:	e7e1      	b.n	800a376 <_printf_float+0x3ee>
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	464a      	mov	r2, r9
 800a3b6:	4631      	mov	r1, r6
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	47b8      	blx	r7
 800a3bc:	3001      	adds	r0, #1
 800a3be:	f43f ae3e 	beq.w	800a03e <_printf_float+0xb6>
 800a3c2:	f108 0801 	add.w	r8, r8, #1
 800a3c6:	68e3      	ldr	r3, [r4, #12]
 800a3c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3ca:	1a5b      	subs	r3, r3, r1
 800a3cc:	4543      	cmp	r3, r8
 800a3ce:	dcf0      	bgt.n	800a3b2 <_printf_float+0x42a>
 800a3d0:	e6fc      	b.n	800a1cc <_printf_float+0x244>
 800a3d2:	f04f 0800 	mov.w	r8, #0
 800a3d6:	f104 0919 	add.w	r9, r4, #25
 800a3da:	e7f4      	b.n	800a3c6 <_printf_float+0x43e>

0800a3dc <_printf_common>:
 800a3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e0:	4616      	mov	r6, r2
 800a3e2:	4698      	mov	r8, r3
 800a3e4:	688a      	ldr	r2, [r1, #8]
 800a3e6:	4607      	mov	r7, r0
 800a3e8:	690b      	ldr	r3, [r1, #16]
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	bfb8      	it	lt
 800a3f4:	4613      	movlt	r3, r2
 800a3f6:	6033      	str	r3, [r6, #0]
 800a3f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a3fc:	b10a      	cbz	r2, 800a402 <_printf_common+0x26>
 800a3fe:	3301      	adds	r3, #1
 800a400:	6033      	str	r3, [r6, #0]
 800a402:	6823      	ldr	r3, [r4, #0]
 800a404:	0699      	lsls	r1, r3, #26
 800a406:	bf42      	ittt	mi
 800a408:	6833      	ldrmi	r3, [r6, #0]
 800a40a:	3302      	addmi	r3, #2
 800a40c:	6033      	strmi	r3, [r6, #0]
 800a40e:	6825      	ldr	r5, [r4, #0]
 800a410:	f015 0506 	ands.w	r5, r5, #6
 800a414:	d106      	bne.n	800a424 <_printf_common+0x48>
 800a416:	f104 0a19 	add.w	sl, r4, #25
 800a41a:	68e3      	ldr	r3, [r4, #12]
 800a41c:	6832      	ldr	r2, [r6, #0]
 800a41e:	1a9b      	subs	r3, r3, r2
 800a420:	42ab      	cmp	r3, r5
 800a422:	dc2b      	bgt.n	800a47c <_printf_common+0xa0>
 800a424:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a428:	6822      	ldr	r2, [r4, #0]
 800a42a:	3b00      	subs	r3, #0
 800a42c:	bf18      	it	ne
 800a42e:	2301      	movne	r3, #1
 800a430:	0692      	lsls	r2, r2, #26
 800a432:	d430      	bmi.n	800a496 <_printf_common+0xba>
 800a434:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a438:	4641      	mov	r1, r8
 800a43a:	4638      	mov	r0, r7
 800a43c:	47c8      	blx	r9
 800a43e:	3001      	adds	r0, #1
 800a440:	d023      	beq.n	800a48a <_printf_common+0xae>
 800a442:	6823      	ldr	r3, [r4, #0]
 800a444:	341a      	adds	r4, #26
 800a446:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800a44a:	f003 0306 	and.w	r3, r3, #6
 800a44e:	2b04      	cmp	r3, #4
 800a450:	bf0a      	itet	eq
 800a452:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800a456:	2500      	movne	r5, #0
 800a458:	6833      	ldreq	r3, [r6, #0]
 800a45a:	f04f 0600 	mov.w	r6, #0
 800a45e:	bf08      	it	eq
 800a460:	1aed      	subeq	r5, r5, r3
 800a462:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a466:	bf08      	it	eq
 800a468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a46c:	4293      	cmp	r3, r2
 800a46e:	bfc4      	itt	gt
 800a470:	1a9b      	subgt	r3, r3, r2
 800a472:	18ed      	addgt	r5, r5, r3
 800a474:	42b5      	cmp	r5, r6
 800a476:	d11a      	bne.n	800a4ae <_printf_common+0xd2>
 800a478:	2000      	movs	r0, #0
 800a47a:	e008      	b.n	800a48e <_printf_common+0xb2>
 800a47c:	2301      	movs	r3, #1
 800a47e:	4652      	mov	r2, sl
 800a480:	4641      	mov	r1, r8
 800a482:	4638      	mov	r0, r7
 800a484:	47c8      	blx	r9
 800a486:	3001      	adds	r0, #1
 800a488:	d103      	bne.n	800a492 <_printf_common+0xb6>
 800a48a:	f04f 30ff 	mov.w	r0, #4294967295
 800a48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a492:	3501      	adds	r5, #1
 800a494:	e7c1      	b.n	800a41a <_printf_common+0x3e>
 800a496:	18e1      	adds	r1, r4, r3
 800a498:	1c5a      	adds	r2, r3, #1
 800a49a:	2030      	movs	r0, #48	@ 0x30
 800a49c:	3302      	adds	r3, #2
 800a49e:	4422      	add	r2, r4
 800a4a0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a4a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a4a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a4ac:	e7c2      	b.n	800a434 <_printf_common+0x58>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	4622      	mov	r2, r4
 800a4b2:	4641      	mov	r1, r8
 800a4b4:	4638      	mov	r0, r7
 800a4b6:	47c8      	blx	r9
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	d0e6      	beq.n	800a48a <_printf_common+0xae>
 800a4bc:	3601      	adds	r6, #1
 800a4be:	e7d9      	b.n	800a474 <_printf_common+0x98>

0800a4c0 <_printf_i>:
 800a4c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4c4:	7e0f      	ldrb	r7, [r1, #24]
 800a4c6:	4691      	mov	r9, r2
 800a4c8:	4680      	mov	r8, r0
 800a4ca:	460c      	mov	r4, r1
 800a4cc:	2f78      	cmp	r7, #120	@ 0x78
 800a4ce:	469a      	mov	sl, r3
 800a4d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a4d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a4d6:	d807      	bhi.n	800a4e8 <_printf_i+0x28>
 800a4d8:	2f62      	cmp	r7, #98	@ 0x62
 800a4da:	d80a      	bhi.n	800a4f2 <_printf_i+0x32>
 800a4dc:	2f00      	cmp	r7, #0
 800a4de:	f000 80d2 	beq.w	800a686 <_printf_i+0x1c6>
 800a4e2:	2f58      	cmp	r7, #88	@ 0x58
 800a4e4:	f000 80b9 	beq.w	800a65a <_printf_i+0x19a>
 800a4e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a4ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a4f0:	e03a      	b.n	800a568 <_printf_i+0xa8>
 800a4f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a4f6:	2b15      	cmp	r3, #21
 800a4f8:	d8f6      	bhi.n	800a4e8 <_printf_i+0x28>
 800a4fa:	a101      	add	r1, pc, #4	@ (adr r1, 800a500 <_printf_i+0x40>)
 800a4fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a500:	0800a559 	.word	0x0800a559
 800a504:	0800a56d 	.word	0x0800a56d
 800a508:	0800a4e9 	.word	0x0800a4e9
 800a50c:	0800a4e9 	.word	0x0800a4e9
 800a510:	0800a4e9 	.word	0x0800a4e9
 800a514:	0800a4e9 	.word	0x0800a4e9
 800a518:	0800a56d 	.word	0x0800a56d
 800a51c:	0800a4e9 	.word	0x0800a4e9
 800a520:	0800a4e9 	.word	0x0800a4e9
 800a524:	0800a4e9 	.word	0x0800a4e9
 800a528:	0800a4e9 	.word	0x0800a4e9
 800a52c:	0800a66d 	.word	0x0800a66d
 800a530:	0800a597 	.word	0x0800a597
 800a534:	0800a627 	.word	0x0800a627
 800a538:	0800a4e9 	.word	0x0800a4e9
 800a53c:	0800a4e9 	.word	0x0800a4e9
 800a540:	0800a68f 	.word	0x0800a68f
 800a544:	0800a4e9 	.word	0x0800a4e9
 800a548:	0800a597 	.word	0x0800a597
 800a54c:	0800a4e9 	.word	0x0800a4e9
 800a550:	0800a4e9 	.word	0x0800a4e9
 800a554:	0800a62f 	.word	0x0800a62f
 800a558:	6833      	ldr	r3, [r6, #0]
 800a55a:	1d1a      	adds	r2, r3, #4
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	6032      	str	r2, [r6, #0]
 800a560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a564:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a568:	2301      	movs	r3, #1
 800a56a:	e09d      	b.n	800a6a8 <_printf_i+0x1e8>
 800a56c:	6833      	ldr	r3, [r6, #0]
 800a56e:	6820      	ldr	r0, [r4, #0]
 800a570:	1d19      	adds	r1, r3, #4
 800a572:	6031      	str	r1, [r6, #0]
 800a574:	0606      	lsls	r6, r0, #24
 800a576:	d501      	bpl.n	800a57c <_printf_i+0xbc>
 800a578:	681d      	ldr	r5, [r3, #0]
 800a57a:	e003      	b.n	800a584 <_printf_i+0xc4>
 800a57c:	0645      	lsls	r5, r0, #25
 800a57e:	d5fb      	bpl.n	800a578 <_printf_i+0xb8>
 800a580:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a584:	2d00      	cmp	r5, #0
 800a586:	da03      	bge.n	800a590 <_printf_i+0xd0>
 800a588:	232d      	movs	r3, #45	@ 0x2d
 800a58a:	426d      	negs	r5, r5
 800a58c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a590:	4859      	ldr	r0, [pc, #356]	@ (800a6f8 <_printf_i+0x238>)
 800a592:	230a      	movs	r3, #10
 800a594:	e011      	b.n	800a5ba <_printf_i+0xfa>
 800a596:	6821      	ldr	r1, [r4, #0]
 800a598:	6833      	ldr	r3, [r6, #0]
 800a59a:	0608      	lsls	r0, r1, #24
 800a59c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a5a0:	d402      	bmi.n	800a5a8 <_printf_i+0xe8>
 800a5a2:	0649      	lsls	r1, r1, #25
 800a5a4:	bf48      	it	mi
 800a5a6:	b2ad      	uxthmi	r5, r5
 800a5a8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a5aa:	6033      	str	r3, [r6, #0]
 800a5ac:	4852      	ldr	r0, [pc, #328]	@ (800a6f8 <_printf_i+0x238>)
 800a5ae:	bf14      	ite	ne
 800a5b0:	230a      	movne	r3, #10
 800a5b2:	2308      	moveq	r3, #8
 800a5b4:	2100      	movs	r1, #0
 800a5b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a5ba:	6866      	ldr	r6, [r4, #4]
 800a5bc:	2e00      	cmp	r6, #0
 800a5be:	60a6      	str	r6, [r4, #8]
 800a5c0:	bfa2      	ittt	ge
 800a5c2:	6821      	ldrge	r1, [r4, #0]
 800a5c4:	f021 0104 	bicge.w	r1, r1, #4
 800a5c8:	6021      	strge	r1, [r4, #0]
 800a5ca:	b90d      	cbnz	r5, 800a5d0 <_printf_i+0x110>
 800a5cc:	2e00      	cmp	r6, #0
 800a5ce:	d04b      	beq.n	800a668 <_printf_i+0x1a8>
 800a5d0:	4616      	mov	r6, r2
 800a5d2:	fbb5 f1f3 	udiv	r1, r5, r3
 800a5d6:	fb03 5711 	mls	r7, r3, r1, r5
 800a5da:	5dc7      	ldrb	r7, [r0, r7]
 800a5dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a5e0:	462f      	mov	r7, r5
 800a5e2:	460d      	mov	r5, r1
 800a5e4:	42bb      	cmp	r3, r7
 800a5e6:	d9f4      	bls.n	800a5d2 <_printf_i+0x112>
 800a5e8:	2b08      	cmp	r3, #8
 800a5ea:	d10b      	bne.n	800a604 <_printf_i+0x144>
 800a5ec:	6823      	ldr	r3, [r4, #0]
 800a5ee:	07df      	lsls	r7, r3, #31
 800a5f0:	d508      	bpl.n	800a604 <_printf_i+0x144>
 800a5f2:	6923      	ldr	r3, [r4, #16]
 800a5f4:	6861      	ldr	r1, [r4, #4]
 800a5f6:	4299      	cmp	r1, r3
 800a5f8:	bfde      	ittt	le
 800a5fa:	2330      	movle	r3, #48	@ 0x30
 800a5fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a600:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a604:	1b92      	subs	r2, r2, r6
 800a606:	6122      	str	r2, [r4, #16]
 800a608:	464b      	mov	r3, r9
 800a60a:	aa03      	add	r2, sp, #12
 800a60c:	4621      	mov	r1, r4
 800a60e:	4640      	mov	r0, r8
 800a610:	f8cd a000 	str.w	sl, [sp]
 800a614:	f7ff fee2 	bl	800a3dc <_printf_common>
 800a618:	3001      	adds	r0, #1
 800a61a:	d14a      	bne.n	800a6b2 <_printf_i+0x1f2>
 800a61c:	f04f 30ff 	mov.w	r0, #4294967295
 800a620:	b004      	add	sp, #16
 800a622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a626:	6823      	ldr	r3, [r4, #0]
 800a628:	f043 0320 	orr.w	r3, r3, #32
 800a62c:	6023      	str	r3, [r4, #0]
 800a62e:	2778      	movs	r7, #120	@ 0x78
 800a630:	4832      	ldr	r0, [pc, #200]	@ (800a6fc <_printf_i+0x23c>)
 800a632:	6823      	ldr	r3, [r4, #0]
 800a634:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a638:	061f      	lsls	r7, r3, #24
 800a63a:	6831      	ldr	r1, [r6, #0]
 800a63c:	f851 5b04 	ldr.w	r5, [r1], #4
 800a640:	d402      	bmi.n	800a648 <_printf_i+0x188>
 800a642:	065f      	lsls	r7, r3, #25
 800a644:	bf48      	it	mi
 800a646:	b2ad      	uxthmi	r5, r5
 800a648:	6031      	str	r1, [r6, #0]
 800a64a:	07d9      	lsls	r1, r3, #31
 800a64c:	bf44      	itt	mi
 800a64e:	f043 0320 	orrmi.w	r3, r3, #32
 800a652:	6023      	strmi	r3, [r4, #0]
 800a654:	b11d      	cbz	r5, 800a65e <_printf_i+0x19e>
 800a656:	2310      	movs	r3, #16
 800a658:	e7ac      	b.n	800a5b4 <_printf_i+0xf4>
 800a65a:	4827      	ldr	r0, [pc, #156]	@ (800a6f8 <_printf_i+0x238>)
 800a65c:	e7e9      	b.n	800a632 <_printf_i+0x172>
 800a65e:	6823      	ldr	r3, [r4, #0]
 800a660:	f023 0320 	bic.w	r3, r3, #32
 800a664:	6023      	str	r3, [r4, #0]
 800a666:	e7f6      	b.n	800a656 <_printf_i+0x196>
 800a668:	4616      	mov	r6, r2
 800a66a:	e7bd      	b.n	800a5e8 <_printf_i+0x128>
 800a66c:	6833      	ldr	r3, [r6, #0]
 800a66e:	6825      	ldr	r5, [r4, #0]
 800a670:	1d18      	adds	r0, r3, #4
 800a672:	6961      	ldr	r1, [r4, #20]
 800a674:	6030      	str	r0, [r6, #0]
 800a676:	062e      	lsls	r6, r5, #24
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	d501      	bpl.n	800a680 <_printf_i+0x1c0>
 800a67c:	6019      	str	r1, [r3, #0]
 800a67e:	e002      	b.n	800a686 <_printf_i+0x1c6>
 800a680:	0668      	lsls	r0, r5, #25
 800a682:	d5fb      	bpl.n	800a67c <_printf_i+0x1bc>
 800a684:	8019      	strh	r1, [r3, #0]
 800a686:	2300      	movs	r3, #0
 800a688:	4616      	mov	r6, r2
 800a68a:	6123      	str	r3, [r4, #16]
 800a68c:	e7bc      	b.n	800a608 <_printf_i+0x148>
 800a68e:	6833      	ldr	r3, [r6, #0]
 800a690:	2100      	movs	r1, #0
 800a692:	1d1a      	adds	r2, r3, #4
 800a694:	6032      	str	r2, [r6, #0]
 800a696:	681e      	ldr	r6, [r3, #0]
 800a698:	6862      	ldr	r2, [r4, #4]
 800a69a:	4630      	mov	r0, r6
 800a69c:	f000 fae1 	bl	800ac62 <memchr>
 800a6a0:	b108      	cbz	r0, 800a6a6 <_printf_i+0x1e6>
 800a6a2:	1b80      	subs	r0, r0, r6
 800a6a4:	6060      	str	r0, [r4, #4]
 800a6a6:	6863      	ldr	r3, [r4, #4]
 800a6a8:	6123      	str	r3, [r4, #16]
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6b0:	e7aa      	b.n	800a608 <_printf_i+0x148>
 800a6b2:	6923      	ldr	r3, [r4, #16]
 800a6b4:	4632      	mov	r2, r6
 800a6b6:	4649      	mov	r1, r9
 800a6b8:	4640      	mov	r0, r8
 800a6ba:	47d0      	blx	sl
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d0ad      	beq.n	800a61c <_printf_i+0x15c>
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	079b      	lsls	r3, r3, #30
 800a6c4:	d413      	bmi.n	800a6ee <_printf_i+0x22e>
 800a6c6:	68e0      	ldr	r0, [r4, #12]
 800a6c8:	9b03      	ldr	r3, [sp, #12]
 800a6ca:	4298      	cmp	r0, r3
 800a6cc:	bfb8      	it	lt
 800a6ce:	4618      	movlt	r0, r3
 800a6d0:	e7a6      	b.n	800a620 <_printf_i+0x160>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	4632      	mov	r2, r6
 800a6d6:	4649      	mov	r1, r9
 800a6d8:	4640      	mov	r0, r8
 800a6da:	47d0      	blx	sl
 800a6dc:	3001      	adds	r0, #1
 800a6de:	d09d      	beq.n	800a61c <_printf_i+0x15c>
 800a6e0:	3501      	adds	r5, #1
 800a6e2:	68e3      	ldr	r3, [r4, #12]
 800a6e4:	9903      	ldr	r1, [sp, #12]
 800a6e6:	1a5b      	subs	r3, r3, r1
 800a6e8:	42ab      	cmp	r3, r5
 800a6ea:	dcf2      	bgt.n	800a6d2 <_printf_i+0x212>
 800a6ec:	e7eb      	b.n	800a6c6 <_printf_i+0x206>
 800a6ee:	2500      	movs	r5, #0
 800a6f0:	f104 0619 	add.w	r6, r4, #25
 800a6f4:	e7f5      	b.n	800a6e2 <_printf_i+0x222>
 800a6f6:	bf00      	nop
 800a6f8:	0800cb42 	.word	0x0800cb42
 800a6fc:	0800cb53 	.word	0x0800cb53

0800a700 <std>:
 800a700:	2300      	movs	r3, #0
 800a702:	b510      	push	{r4, lr}
 800a704:	4604      	mov	r4, r0
 800a706:	6083      	str	r3, [r0, #8]
 800a708:	8181      	strh	r1, [r0, #12]
 800a70a:	4619      	mov	r1, r3
 800a70c:	6643      	str	r3, [r0, #100]	@ 0x64
 800a70e:	81c2      	strh	r2, [r0, #14]
 800a710:	2208      	movs	r2, #8
 800a712:	6183      	str	r3, [r0, #24]
 800a714:	e9c0 3300 	strd	r3, r3, [r0]
 800a718:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a71c:	305c      	adds	r0, #92	@ 0x5c
 800a71e:	f000 fa01 	bl	800ab24 <memset>
 800a722:	4b0d      	ldr	r3, [pc, #52]	@ (800a758 <std+0x58>)
 800a724:	6224      	str	r4, [r4, #32]
 800a726:	6263      	str	r3, [r4, #36]	@ 0x24
 800a728:	4b0c      	ldr	r3, [pc, #48]	@ (800a75c <std+0x5c>)
 800a72a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a72c:	4b0c      	ldr	r3, [pc, #48]	@ (800a760 <std+0x60>)
 800a72e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a730:	4b0c      	ldr	r3, [pc, #48]	@ (800a764 <std+0x64>)
 800a732:	6323      	str	r3, [r4, #48]	@ 0x30
 800a734:	4b0c      	ldr	r3, [pc, #48]	@ (800a768 <std+0x68>)
 800a736:	429c      	cmp	r4, r3
 800a738:	d006      	beq.n	800a748 <std+0x48>
 800a73a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a73e:	4294      	cmp	r4, r2
 800a740:	d002      	beq.n	800a748 <std+0x48>
 800a742:	33d0      	adds	r3, #208	@ 0xd0
 800a744:	429c      	cmp	r4, r3
 800a746:	d105      	bne.n	800a754 <std+0x54>
 800a748:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a74c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a750:	f000 ba84 	b.w	800ac5c <__retarget_lock_init_recursive>
 800a754:	bd10      	pop	{r4, pc}
 800a756:	bf00      	nop
 800a758:	0800a975 	.word	0x0800a975
 800a75c:	0800a997 	.word	0x0800a997
 800a760:	0800a9cf 	.word	0x0800a9cf
 800a764:	0800a9f3 	.word	0x0800a9f3
 800a768:	20000a98 	.word	0x20000a98

0800a76c <stdio_exit_handler>:
 800a76c:	4a02      	ldr	r2, [pc, #8]	@ (800a778 <stdio_exit_handler+0xc>)
 800a76e:	4903      	ldr	r1, [pc, #12]	@ (800a77c <stdio_exit_handler+0x10>)
 800a770:	4803      	ldr	r0, [pc, #12]	@ (800a780 <stdio_exit_handler+0x14>)
 800a772:	f000 b869 	b.w	800a848 <_fwalk_sglue>
 800a776:	bf00      	nop
 800a778:	2000000c 	.word	0x2000000c
 800a77c:	0800c5dd 	.word	0x0800c5dd
 800a780:	2000001c 	.word	0x2000001c

0800a784 <cleanup_stdio>:
 800a784:	6841      	ldr	r1, [r0, #4]
 800a786:	4b0c      	ldr	r3, [pc, #48]	@ (800a7b8 <cleanup_stdio+0x34>)
 800a788:	4299      	cmp	r1, r3
 800a78a:	b510      	push	{r4, lr}
 800a78c:	4604      	mov	r4, r0
 800a78e:	d001      	beq.n	800a794 <cleanup_stdio+0x10>
 800a790:	f001 ff24 	bl	800c5dc <_fflush_r>
 800a794:	68a1      	ldr	r1, [r4, #8]
 800a796:	4b09      	ldr	r3, [pc, #36]	@ (800a7bc <cleanup_stdio+0x38>)
 800a798:	4299      	cmp	r1, r3
 800a79a:	d002      	beq.n	800a7a2 <cleanup_stdio+0x1e>
 800a79c:	4620      	mov	r0, r4
 800a79e:	f001 ff1d 	bl	800c5dc <_fflush_r>
 800a7a2:	68e1      	ldr	r1, [r4, #12]
 800a7a4:	4b06      	ldr	r3, [pc, #24]	@ (800a7c0 <cleanup_stdio+0x3c>)
 800a7a6:	4299      	cmp	r1, r3
 800a7a8:	d004      	beq.n	800a7b4 <cleanup_stdio+0x30>
 800a7aa:	4620      	mov	r0, r4
 800a7ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7b0:	f001 bf14 	b.w	800c5dc <_fflush_r>
 800a7b4:	bd10      	pop	{r4, pc}
 800a7b6:	bf00      	nop
 800a7b8:	20000a98 	.word	0x20000a98
 800a7bc:	20000b00 	.word	0x20000b00
 800a7c0:	20000b68 	.word	0x20000b68

0800a7c4 <global_stdio_init.part.0>:
 800a7c4:	b510      	push	{r4, lr}
 800a7c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a7f4 <global_stdio_init.part.0+0x30>)
 800a7c8:	2104      	movs	r1, #4
 800a7ca:	4c0b      	ldr	r4, [pc, #44]	@ (800a7f8 <global_stdio_init.part.0+0x34>)
 800a7cc:	4a0b      	ldr	r2, [pc, #44]	@ (800a7fc <global_stdio_init.part.0+0x38>)
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	601a      	str	r2, [r3, #0]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f7ff ff94 	bl	800a700 <std>
 800a7d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a7dc:	2201      	movs	r2, #1
 800a7de:	2109      	movs	r1, #9
 800a7e0:	f7ff ff8e 	bl	800a700 <std>
 800a7e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a7e8:	2202      	movs	r2, #2
 800a7ea:	2112      	movs	r1, #18
 800a7ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7f0:	f7ff bf86 	b.w	800a700 <std>
 800a7f4:	20000bd0 	.word	0x20000bd0
 800a7f8:	20000a98 	.word	0x20000a98
 800a7fc:	0800a76d 	.word	0x0800a76d

0800a800 <__sfp_lock_acquire>:
 800a800:	4801      	ldr	r0, [pc, #4]	@ (800a808 <__sfp_lock_acquire+0x8>)
 800a802:	f000 ba2c 	b.w	800ac5e <__retarget_lock_acquire_recursive>
 800a806:	bf00      	nop
 800a808:	20000bd9 	.word	0x20000bd9

0800a80c <__sfp_lock_release>:
 800a80c:	4801      	ldr	r0, [pc, #4]	@ (800a814 <__sfp_lock_release+0x8>)
 800a80e:	f000 ba27 	b.w	800ac60 <__retarget_lock_release_recursive>
 800a812:	bf00      	nop
 800a814:	20000bd9 	.word	0x20000bd9

0800a818 <__sinit>:
 800a818:	b510      	push	{r4, lr}
 800a81a:	4604      	mov	r4, r0
 800a81c:	f7ff fff0 	bl	800a800 <__sfp_lock_acquire>
 800a820:	6a23      	ldr	r3, [r4, #32]
 800a822:	b11b      	cbz	r3, 800a82c <__sinit+0x14>
 800a824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a828:	f7ff bff0 	b.w	800a80c <__sfp_lock_release>
 800a82c:	4b04      	ldr	r3, [pc, #16]	@ (800a840 <__sinit+0x28>)
 800a82e:	6223      	str	r3, [r4, #32]
 800a830:	4b04      	ldr	r3, [pc, #16]	@ (800a844 <__sinit+0x2c>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d1f5      	bne.n	800a824 <__sinit+0xc>
 800a838:	f7ff ffc4 	bl	800a7c4 <global_stdio_init.part.0>
 800a83c:	e7f2      	b.n	800a824 <__sinit+0xc>
 800a83e:	bf00      	nop
 800a840:	0800a785 	.word	0x0800a785
 800a844:	20000bd0 	.word	0x20000bd0

0800a848 <_fwalk_sglue>:
 800a848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a84c:	4607      	mov	r7, r0
 800a84e:	4688      	mov	r8, r1
 800a850:	4614      	mov	r4, r2
 800a852:	2600      	movs	r6, #0
 800a854:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a858:	f1b9 0901 	subs.w	r9, r9, #1
 800a85c:	d505      	bpl.n	800a86a <_fwalk_sglue+0x22>
 800a85e:	6824      	ldr	r4, [r4, #0]
 800a860:	2c00      	cmp	r4, #0
 800a862:	d1f7      	bne.n	800a854 <_fwalk_sglue+0xc>
 800a864:	4630      	mov	r0, r6
 800a866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a86a:	89ab      	ldrh	r3, [r5, #12]
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d907      	bls.n	800a880 <_fwalk_sglue+0x38>
 800a870:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a874:	3301      	adds	r3, #1
 800a876:	d003      	beq.n	800a880 <_fwalk_sglue+0x38>
 800a878:	4629      	mov	r1, r5
 800a87a:	4638      	mov	r0, r7
 800a87c:	47c0      	blx	r8
 800a87e:	4306      	orrs	r6, r0
 800a880:	3568      	adds	r5, #104	@ 0x68
 800a882:	e7e9      	b.n	800a858 <_fwalk_sglue+0x10>

0800a884 <iprintf>:
 800a884:	b40f      	push	{r0, r1, r2, r3}
 800a886:	b507      	push	{r0, r1, r2, lr}
 800a888:	4906      	ldr	r1, [pc, #24]	@ (800a8a4 <iprintf+0x20>)
 800a88a:	ab04      	add	r3, sp, #16
 800a88c:	6808      	ldr	r0, [r1, #0]
 800a88e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a892:	6881      	ldr	r1, [r0, #8]
 800a894:	9301      	str	r3, [sp, #4]
 800a896:	f001 fd05 	bl	800c2a4 <_vfiprintf_r>
 800a89a:	b003      	add	sp, #12
 800a89c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8a0:	b004      	add	sp, #16
 800a8a2:	4770      	bx	lr
 800a8a4:	20000018 	.word	0x20000018

0800a8a8 <putchar>:
 800a8a8:	4b02      	ldr	r3, [pc, #8]	@ (800a8b4 <putchar+0xc>)
 800a8aa:	4601      	mov	r1, r0
 800a8ac:	6818      	ldr	r0, [r3, #0]
 800a8ae:	6882      	ldr	r2, [r0, #8]
 800a8b0:	f001 bf1d 	b.w	800c6ee <_putc_r>
 800a8b4:	20000018 	.word	0x20000018

0800a8b8 <_puts_r>:
 800a8b8:	6a03      	ldr	r3, [r0, #32]
 800a8ba:	b570      	push	{r4, r5, r6, lr}
 800a8bc:	4605      	mov	r5, r0
 800a8be:	460e      	mov	r6, r1
 800a8c0:	6884      	ldr	r4, [r0, #8]
 800a8c2:	b90b      	cbnz	r3, 800a8c8 <_puts_r+0x10>
 800a8c4:	f7ff ffa8 	bl	800a818 <__sinit>
 800a8c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8ca:	07db      	lsls	r3, r3, #31
 800a8cc:	d405      	bmi.n	800a8da <_puts_r+0x22>
 800a8ce:	89a3      	ldrh	r3, [r4, #12]
 800a8d0:	0598      	lsls	r0, r3, #22
 800a8d2:	d402      	bmi.n	800a8da <_puts_r+0x22>
 800a8d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8d6:	f000 f9c2 	bl	800ac5e <__retarget_lock_acquire_recursive>
 800a8da:	89a3      	ldrh	r3, [r4, #12]
 800a8dc:	0719      	lsls	r1, r3, #28
 800a8de:	d502      	bpl.n	800a8e6 <_puts_r+0x2e>
 800a8e0:	6923      	ldr	r3, [r4, #16]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d135      	bne.n	800a952 <_puts_r+0x9a>
 800a8e6:	4621      	mov	r1, r4
 800a8e8:	4628      	mov	r0, r5
 800a8ea:	f000 f8c5 	bl	800aa78 <__swsetup_r>
 800a8ee:	b380      	cbz	r0, 800a952 <_puts_r+0x9a>
 800a8f0:	f04f 35ff 	mov.w	r5, #4294967295
 800a8f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8f6:	07da      	lsls	r2, r3, #31
 800a8f8:	d405      	bmi.n	800a906 <_puts_r+0x4e>
 800a8fa:	89a3      	ldrh	r3, [r4, #12]
 800a8fc:	059b      	lsls	r3, r3, #22
 800a8fe:	d402      	bmi.n	800a906 <_puts_r+0x4e>
 800a900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a902:	f000 f9ad 	bl	800ac60 <__retarget_lock_release_recursive>
 800a906:	4628      	mov	r0, r5
 800a908:	bd70      	pop	{r4, r5, r6, pc}
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	da04      	bge.n	800a918 <_puts_r+0x60>
 800a90e:	69a2      	ldr	r2, [r4, #24]
 800a910:	429a      	cmp	r2, r3
 800a912:	dc17      	bgt.n	800a944 <_puts_r+0x8c>
 800a914:	290a      	cmp	r1, #10
 800a916:	d015      	beq.n	800a944 <_puts_r+0x8c>
 800a918:	6823      	ldr	r3, [r4, #0]
 800a91a:	1c5a      	adds	r2, r3, #1
 800a91c:	6022      	str	r2, [r4, #0]
 800a91e:	7019      	strb	r1, [r3, #0]
 800a920:	68a3      	ldr	r3, [r4, #8]
 800a922:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a926:	3b01      	subs	r3, #1
 800a928:	60a3      	str	r3, [r4, #8]
 800a92a:	2900      	cmp	r1, #0
 800a92c:	d1ed      	bne.n	800a90a <_puts_r+0x52>
 800a92e:	2b00      	cmp	r3, #0
 800a930:	da11      	bge.n	800a956 <_puts_r+0x9e>
 800a932:	4622      	mov	r2, r4
 800a934:	210a      	movs	r1, #10
 800a936:	4628      	mov	r0, r5
 800a938:	f000 f85f 	bl	800a9fa <__swbuf_r>
 800a93c:	3001      	adds	r0, #1
 800a93e:	d0d7      	beq.n	800a8f0 <_puts_r+0x38>
 800a940:	250a      	movs	r5, #10
 800a942:	e7d7      	b.n	800a8f4 <_puts_r+0x3c>
 800a944:	4622      	mov	r2, r4
 800a946:	4628      	mov	r0, r5
 800a948:	f000 f857 	bl	800a9fa <__swbuf_r>
 800a94c:	3001      	adds	r0, #1
 800a94e:	d1e7      	bne.n	800a920 <_puts_r+0x68>
 800a950:	e7ce      	b.n	800a8f0 <_puts_r+0x38>
 800a952:	3e01      	subs	r6, #1
 800a954:	e7e4      	b.n	800a920 <_puts_r+0x68>
 800a956:	6823      	ldr	r3, [r4, #0]
 800a958:	1c5a      	adds	r2, r3, #1
 800a95a:	6022      	str	r2, [r4, #0]
 800a95c:	220a      	movs	r2, #10
 800a95e:	701a      	strb	r2, [r3, #0]
 800a960:	e7ee      	b.n	800a940 <_puts_r+0x88>
	...

0800a964 <puts>:
 800a964:	4b02      	ldr	r3, [pc, #8]	@ (800a970 <puts+0xc>)
 800a966:	4601      	mov	r1, r0
 800a968:	6818      	ldr	r0, [r3, #0]
 800a96a:	f7ff bfa5 	b.w	800a8b8 <_puts_r>
 800a96e:	bf00      	nop
 800a970:	20000018 	.word	0x20000018

0800a974 <__sread>:
 800a974:	b510      	push	{r4, lr}
 800a976:	460c      	mov	r4, r1
 800a978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a97c:	f000 f920 	bl	800abc0 <_read_r>
 800a980:	2800      	cmp	r0, #0
 800a982:	bfab      	itete	ge
 800a984:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a986:	89a3      	ldrhlt	r3, [r4, #12]
 800a988:	181b      	addge	r3, r3, r0
 800a98a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a98e:	bfac      	ite	ge
 800a990:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a992:	81a3      	strhlt	r3, [r4, #12]
 800a994:	bd10      	pop	{r4, pc}

0800a996 <__swrite>:
 800a996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a99a:	461f      	mov	r7, r3
 800a99c:	898b      	ldrh	r3, [r1, #12]
 800a99e:	4605      	mov	r5, r0
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	05db      	lsls	r3, r3, #23
 800a9a4:	4616      	mov	r6, r2
 800a9a6:	d505      	bpl.n	800a9b4 <__swrite+0x1e>
 800a9a8:	2302      	movs	r3, #2
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b0:	f000 f8f4 	bl	800ab9c <_lseek_r>
 800a9b4:	89a3      	ldrh	r3, [r4, #12]
 800a9b6:	4632      	mov	r2, r6
 800a9b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9bc:	4628      	mov	r0, r5
 800a9be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a9c2:	81a3      	strh	r3, [r4, #12]
 800a9c4:	463b      	mov	r3, r7
 800a9c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9ca:	f000 b90b 	b.w	800abe4 <_write_r>

0800a9ce <__sseek>:
 800a9ce:	b510      	push	{r4, lr}
 800a9d0:	460c      	mov	r4, r1
 800a9d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9d6:	f000 f8e1 	bl	800ab9c <_lseek_r>
 800a9da:	1c43      	adds	r3, r0, #1
 800a9dc:	89a3      	ldrh	r3, [r4, #12]
 800a9de:	bf15      	itete	ne
 800a9e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a9e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a9e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a9ea:	81a3      	strheq	r3, [r4, #12]
 800a9ec:	bf18      	it	ne
 800a9ee:	81a3      	strhne	r3, [r4, #12]
 800a9f0:	bd10      	pop	{r4, pc}

0800a9f2 <__sclose>:
 800a9f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9f6:	f000 b8c1 	b.w	800ab7c <_close_r>

0800a9fa <__swbuf_r>:
 800a9fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9fc:	460e      	mov	r6, r1
 800a9fe:	4614      	mov	r4, r2
 800aa00:	4605      	mov	r5, r0
 800aa02:	b118      	cbz	r0, 800aa0c <__swbuf_r+0x12>
 800aa04:	6a03      	ldr	r3, [r0, #32]
 800aa06:	b90b      	cbnz	r3, 800aa0c <__swbuf_r+0x12>
 800aa08:	f7ff ff06 	bl	800a818 <__sinit>
 800aa0c:	69a3      	ldr	r3, [r4, #24]
 800aa0e:	60a3      	str	r3, [r4, #8]
 800aa10:	89a3      	ldrh	r3, [r4, #12]
 800aa12:	071a      	lsls	r2, r3, #28
 800aa14:	d501      	bpl.n	800aa1a <__swbuf_r+0x20>
 800aa16:	6923      	ldr	r3, [r4, #16]
 800aa18:	b943      	cbnz	r3, 800aa2c <__swbuf_r+0x32>
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	4628      	mov	r0, r5
 800aa1e:	f000 f82b 	bl	800aa78 <__swsetup_r>
 800aa22:	b118      	cbz	r0, 800aa2c <__swbuf_r+0x32>
 800aa24:	f04f 37ff 	mov.w	r7, #4294967295
 800aa28:	4638      	mov	r0, r7
 800aa2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa2c:	6823      	ldr	r3, [r4, #0]
 800aa2e:	b2f6      	uxtb	r6, r6
 800aa30:	6922      	ldr	r2, [r4, #16]
 800aa32:	4637      	mov	r7, r6
 800aa34:	1a98      	subs	r0, r3, r2
 800aa36:	6963      	ldr	r3, [r4, #20]
 800aa38:	4283      	cmp	r3, r0
 800aa3a:	dc05      	bgt.n	800aa48 <__swbuf_r+0x4e>
 800aa3c:	4621      	mov	r1, r4
 800aa3e:	4628      	mov	r0, r5
 800aa40:	f001 fdcc 	bl	800c5dc <_fflush_r>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	d1ed      	bne.n	800aa24 <__swbuf_r+0x2a>
 800aa48:	68a3      	ldr	r3, [r4, #8]
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	60a3      	str	r3, [r4, #8]
 800aa4e:	6823      	ldr	r3, [r4, #0]
 800aa50:	1c5a      	adds	r2, r3, #1
 800aa52:	6022      	str	r2, [r4, #0]
 800aa54:	701e      	strb	r6, [r3, #0]
 800aa56:	1c43      	adds	r3, r0, #1
 800aa58:	6962      	ldr	r2, [r4, #20]
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	d004      	beq.n	800aa68 <__swbuf_r+0x6e>
 800aa5e:	89a3      	ldrh	r3, [r4, #12]
 800aa60:	07db      	lsls	r3, r3, #31
 800aa62:	d5e1      	bpl.n	800aa28 <__swbuf_r+0x2e>
 800aa64:	2e0a      	cmp	r6, #10
 800aa66:	d1df      	bne.n	800aa28 <__swbuf_r+0x2e>
 800aa68:	4621      	mov	r1, r4
 800aa6a:	4628      	mov	r0, r5
 800aa6c:	f001 fdb6 	bl	800c5dc <_fflush_r>
 800aa70:	2800      	cmp	r0, #0
 800aa72:	d0d9      	beq.n	800aa28 <__swbuf_r+0x2e>
 800aa74:	e7d6      	b.n	800aa24 <__swbuf_r+0x2a>
	...

0800aa78 <__swsetup_r>:
 800aa78:	b538      	push	{r3, r4, r5, lr}
 800aa7a:	4b29      	ldr	r3, [pc, #164]	@ (800ab20 <__swsetup_r+0xa8>)
 800aa7c:	4605      	mov	r5, r0
 800aa7e:	460c      	mov	r4, r1
 800aa80:	6818      	ldr	r0, [r3, #0]
 800aa82:	b118      	cbz	r0, 800aa8c <__swsetup_r+0x14>
 800aa84:	6a03      	ldr	r3, [r0, #32]
 800aa86:	b90b      	cbnz	r3, 800aa8c <__swsetup_r+0x14>
 800aa88:	f7ff fec6 	bl	800a818 <__sinit>
 800aa8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa90:	0719      	lsls	r1, r3, #28
 800aa92:	d422      	bmi.n	800aada <__swsetup_r+0x62>
 800aa94:	06da      	lsls	r2, r3, #27
 800aa96:	d407      	bmi.n	800aaa8 <__swsetup_r+0x30>
 800aa98:	2209      	movs	r2, #9
 800aa9a:	602a      	str	r2, [r5, #0]
 800aa9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaa0:	f04f 30ff 	mov.w	r0, #4294967295
 800aaa4:	81a3      	strh	r3, [r4, #12]
 800aaa6:	e033      	b.n	800ab10 <__swsetup_r+0x98>
 800aaa8:	0758      	lsls	r0, r3, #29
 800aaaa:	d512      	bpl.n	800aad2 <__swsetup_r+0x5a>
 800aaac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aaae:	b141      	cbz	r1, 800aac2 <__swsetup_r+0x4a>
 800aab0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aab4:	4299      	cmp	r1, r3
 800aab6:	d002      	beq.n	800aabe <__swsetup_r+0x46>
 800aab8:	4628      	mov	r0, r5
 800aaba:	f000 ff41 	bl	800b940 <_free_r>
 800aabe:	2300      	movs	r3, #0
 800aac0:	6363      	str	r3, [r4, #52]	@ 0x34
 800aac2:	89a3      	ldrh	r3, [r4, #12]
 800aac4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aac8:	81a3      	strh	r3, [r4, #12]
 800aaca:	2300      	movs	r3, #0
 800aacc:	6063      	str	r3, [r4, #4]
 800aace:	6923      	ldr	r3, [r4, #16]
 800aad0:	6023      	str	r3, [r4, #0]
 800aad2:	89a3      	ldrh	r3, [r4, #12]
 800aad4:	f043 0308 	orr.w	r3, r3, #8
 800aad8:	81a3      	strh	r3, [r4, #12]
 800aada:	6923      	ldr	r3, [r4, #16]
 800aadc:	b94b      	cbnz	r3, 800aaf2 <__swsetup_r+0x7a>
 800aade:	89a3      	ldrh	r3, [r4, #12]
 800aae0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aae8:	d003      	beq.n	800aaf2 <__swsetup_r+0x7a>
 800aaea:	4621      	mov	r1, r4
 800aaec:	4628      	mov	r0, r5
 800aaee:	f001 fdc2 	bl	800c676 <__smakebuf_r>
 800aaf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aaf6:	f013 0201 	ands.w	r2, r3, #1
 800aafa:	d00a      	beq.n	800ab12 <__swsetup_r+0x9a>
 800aafc:	2200      	movs	r2, #0
 800aafe:	60a2      	str	r2, [r4, #8]
 800ab00:	6962      	ldr	r2, [r4, #20]
 800ab02:	4252      	negs	r2, r2
 800ab04:	61a2      	str	r2, [r4, #24]
 800ab06:	6922      	ldr	r2, [r4, #16]
 800ab08:	b942      	cbnz	r2, 800ab1c <__swsetup_r+0xa4>
 800ab0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ab0e:	d1c5      	bne.n	800aa9c <__swsetup_r+0x24>
 800ab10:	bd38      	pop	{r3, r4, r5, pc}
 800ab12:	0799      	lsls	r1, r3, #30
 800ab14:	bf58      	it	pl
 800ab16:	6962      	ldrpl	r2, [r4, #20]
 800ab18:	60a2      	str	r2, [r4, #8]
 800ab1a:	e7f4      	b.n	800ab06 <__swsetup_r+0x8e>
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	e7f7      	b.n	800ab10 <__swsetup_r+0x98>
 800ab20:	20000018 	.word	0x20000018

0800ab24 <memset>:
 800ab24:	4402      	add	r2, r0
 800ab26:	4603      	mov	r3, r0
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d100      	bne.n	800ab2e <memset+0xa>
 800ab2c:	4770      	bx	lr
 800ab2e:	f803 1b01 	strb.w	r1, [r3], #1
 800ab32:	e7f9      	b.n	800ab28 <memset+0x4>

0800ab34 <strncpy>:
 800ab34:	3901      	subs	r1, #1
 800ab36:	4603      	mov	r3, r0
 800ab38:	b510      	push	{r4, lr}
 800ab3a:	b132      	cbz	r2, 800ab4a <strncpy+0x16>
 800ab3c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ab40:	3a01      	subs	r2, #1
 800ab42:	f803 4b01 	strb.w	r4, [r3], #1
 800ab46:	2c00      	cmp	r4, #0
 800ab48:	d1f7      	bne.n	800ab3a <strncpy+0x6>
 800ab4a:	441a      	add	r2, r3
 800ab4c:	2100      	movs	r1, #0
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d100      	bne.n	800ab54 <strncpy+0x20>
 800ab52:	bd10      	pop	{r4, pc}
 800ab54:	f803 1b01 	strb.w	r1, [r3], #1
 800ab58:	e7f9      	b.n	800ab4e <strncpy+0x1a>

0800ab5a <strnlen>:
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	4401      	add	r1, r0
 800ab5e:	b510      	push	{r4, lr}
 800ab60:	428a      	cmp	r2, r1
 800ab62:	4613      	mov	r3, r2
 800ab64:	d003      	beq.n	800ab6e <strnlen+0x14>
 800ab66:	781c      	ldrb	r4, [r3, #0]
 800ab68:	3201      	adds	r2, #1
 800ab6a:	2c00      	cmp	r4, #0
 800ab6c:	d1f8      	bne.n	800ab60 <strnlen+0x6>
 800ab6e:	1a18      	subs	r0, r3, r0
 800ab70:	bd10      	pop	{r4, pc}
	...

0800ab74 <_localeconv_r>:
 800ab74:	4800      	ldr	r0, [pc, #0]	@ (800ab78 <_localeconv_r+0x4>)
 800ab76:	4770      	bx	lr
 800ab78:	20000158 	.word	0x20000158

0800ab7c <_close_r>:
 800ab7c:	b538      	push	{r3, r4, r5, lr}
 800ab7e:	2300      	movs	r3, #0
 800ab80:	4d05      	ldr	r5, [pc, #20]	@ (800ab98 <_close_r+0x1c>)
 800ab82:	4604      	mov	r4, r0
 800ab84:	4608      	mov	r0, r1
 800ab86:	602b      	str	r3, [r5, #0]
 800ab88:	f7f9 fb42 	bl	8004210 <_close>
 800ab8c:	1c43      	adds	r3, r0, #1
 800ab8e:	d102      	bne.n	800ab96 <_close_r+0x1a>
 800ab90:	682b      	ldr	r3, [r5, #0]
 800ab92:	b103      	cbz	r3, 800ab96 <_close_r+0x1a>
 800ab94:	6023      	str	r3, [r4, #0]
 800ab96:	bd38      	pop	{r3, r4, r5, pc}
 800ab98:	20000bd4 	.word	0x20000bd4

0800ab9c <_lseek_r>:
 800ab9c:	b538      	push	{r3, r4, r5, lr}
 800ab9e:	4604      	mov	r4, r0
 800aba0:	4d06      	ldr	r5, [pc, #24]	@ (800abbc <_lseek_r+0x20>)
 800aba2:	4608      	mov	r0, r1
 800aba4:	4611      	mov	r1, r2
 800aba6:	2200      	movs	r2, #0
 800aba8:	602a      	str	r2, [r5, #0]
 800abaa:	461a      	mov	r2, r3
 800abac:	f7f9 fb57 	bl	800425e <_lseek>
 800abb0:	1c43      	adds	r3, r0, #1
 800abb2:	d102      	bne.n	800abba <_lseek_r+0x1e>
 800abb4:	682b      	ldr	r3, [r5, #0]
 800abb6:	b103      	cbz	r3, 800abba <_lseek_r+0x1e>
 800abb8:	6023      	str	r3, [r4, #0]
 800abba:	bd38      	pop	{r3, r4, r5, pc}
 800abbc:	20000bd4 	.word	0x20000bd4

0800abc0 <_read_r>:
 800abc0:	b538      	push	{r3, r4, r5, lr}
 800abc2:	4604      	mov	r4, r0
 800abc4:	4d06      	ldr	r5, [pc, #24]	@ (800abe0 <_read_r+0x20>)
 800abc6:	4608      	mov	r0, r1
 800abc8:	4611      	mov	r1, r2
 800abca:	2200      	movs	r2, #0
 800abcc:	602a      	str	r2, [r5, #0]
 800abce:	461a      	mov	r2, r3
 800abd0:	f7f9 fae5 	bl	800419e <_read>
 800abd4:	1c43      	adds	r3, r0, #1
 800abd6:	d102      	bne.n	800abde <_read_r+0x1e>
 800abd8:	682b      	ldr	r3, [r5, #0]
 800abda:	b103      	cbz	r3, 800abde <_read_r+0x1e>
 800abdc:	6023      	str	r3, [r4, #0]
 800abde:	bd38      	pop	{r3, r4, r5, pc}
 800abe0:	20000bd4 	.word	0x20000bd4

0800abe4 <_write_r>:
 800abe4:	b538      	push	{r3, r4, r5, lr}
 800abe6:	4604      	mov	r4, r0
 800abe8:	4d06      	ldr	r5, [pc, #24]	@ (800ac04 <_write_r+0x20>)
 800abea:	4608      	mov	r0, r1
 800abec:	4611      	mov	r1, r2
 800abee:	2200      	movs	r2, #0
 800abf0:	602a      	str	r2, [r5, #0]
 800abf2:	461a      	mov	r2, r3
 800abf4:	f7f9 faf0 	bl	80041d8 <_write>
 800abf8:	1c43      	adds	r3, r0, #1
 800abfa:	d102      	bne.n	800ac02 <_write_r+0x1e>
 800abfc:	682b      	ldr	r3, [r5, #0]
 800abfe:	b103      	cbz	r3, 800ac02 <_write_r+0x1e>
 800ac00:	6023      	str	r3, [r4, #0]
 800ac02:	bd38      	pop	{r3, r4, r5, pc}
 800ac04:	20000bd4 	.word	0x20000bd4

0800ac08 <__errno>:
 800ac08:	4b01      	ldr	r3, [pc, #4]	@ (800ac10 <__errno+0x8>)
 800ac0a:	6818      	ldr	r0, [r3, #0]
 800ac0c:	4770      	bx	lr
 800ac0e:	bf00      	nop
 800ac10:	20000018 	.word	0x20000018

0800ac14 <__libc_init_array>:
 800ac14:	b570      	push	{r4, r5, r6, lr}
 800ac16:	4d0d      	ldr	r5, [pc, #52]	@ (800ac4c <__libc_init_array+0x38>)
 800ac18:	2600      	movs	r6, #0
 800ac1a:	4c0d      	ldr	r4, [pc, #52]	@ (800ac50 <__libc_init_array+0x3c>)
 800ac1c:	1b64      	subs	r4, r4, r5
 800ac1e:	10a4      	asrs	r4, r4, #2
 800ac20:	42a6      	cmp	r6, r4
 800ac22:	d109      	bne.n	800ac38 <__libc_init_array+0x24>
 800ac24:	4d0b      	ldr	r5, [pc, #44]	@ (800ac54 <__libc_init_array+0x40>)
 800ac26:	2600      	movs	r6, #0
 800ac28:	4c0b      	ldr	r4, [pc, #44]	@ (800ac58 <__libc_init_array+0x44>)
 800ac2a:	f001 fe77 	bl	800c91c <_init>
 800ac2e:	1b64      	subs	r4, r4, r5
 800ac30:	10a4      	asrs	r4, r4, #2
 800ac32:	42a6      	cmp	r6, r4
 800ac34:	d105      	bne.n	800ac42 <__libc_init_array+0x2e>
 800ac36:	bd70      	pop	{r4, r5, r6, pc}
 800ac38:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac3c:	3601      	adds	r6, #1
 800ac3e:	4798      	blx	r3
 800ac40:	e7ee      	b.n	800ac20 <__libc_init_array+0xc>
 800ac42:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac46:	3601      	adds	r6, #1
 800ac48:	4798      	blx	r3
 800ac4a:	e7f2      	b.n	800ac32 <__libc_init_array+0x1e>
 800ac4c:	0800cea8 	.word	0x0800cea8
 800ac50:	0800cea8 	.word	0x0800cea8
 800ac54:	0800cea8 	.word	0x0800cea8
 800ac58:	0800ceac 	.word	0x0800ceac

0800ac5c <__retarget_lock_init_recursive>:
 800ac5c:	4770      	bx	lr

0800ac5e <__retarget_lock_acquire_recursive>:
 800ac5e:	4770      	bx	lr

0800ac60 <__retarget_lock_release_recursive>:
 800ac60:	4770      	bx	lr

0800ac62 <memchr>:
 800ac62:	b2c9      	uxtb	r1, r1
 800ac64:	4603      	mov	r3, r0
 800ac66:	4402      	add	r2, r0
 800ac68:	b510      	push	{r4, lr}
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	d101      	bne.n	800ac74 <memchr+0x12>
 800ac70:	2000      	movs	r0, #0
 800ac72:	e003      	b.n	800ac7c <memchr+0x1a>
 800ac74:	7804      	ldrb	r4, [r0, #0]
 800ac76:	3301      	adds	r3, #1
 800ac78:	428c      	cmp	r4, r1
 800ac7a:	d1f6      	bne.n	800ac6a <memchr+0x8>
 800ac7c:	bd10      	pop	{r4, pc}

0800ac7e <memcpy>:
 800ac7e:	440a      	add	r2, r1
 800ac80:	1e43      	subs	r3, r0, #1
 800ac82:	4291      	cmp	r1, r2
 800ac84:	d100      	bne.n	800ac88 <memcpy+0xa>
 800ac86:	4770      	bx	lr
 800ac88:	b510      	push	{r4, lr}
 800ac8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac8e:	4291      	cmp	r1, r2
 800ac90:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac94:	d1f9      	bne.n	800ac8a <memcpy+0xc>
 800ac96:	bd10      	pop	{r4, pc}

0800ac98 <quorem>:
 800ac98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac9c:	6903      	ldr	r3, [r0, #16]
 800ac9e:	4607      	mov	r7, r0
 800aca0:	690c      	ldr	r4, [r1, #16]
 800aca2:	42a3      	cmp	r3, r4
 800aca4:	f2c0 8083 	blt.w	800adae <quorem+0x116>
 800aca8:	3c01      	subs	r4, #1
 800acaa:	f100 0514 	add.w	r5, r0, #20
 800acae:	f101 0814 	add.w	r8, r1, #20
 800acb2:	00a3      	lsls	r3, r4, #2
 800acb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800acb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800acbc:	9300      	str	r3, [sp, #0]
 800acbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800acc2:	9301      	str	r3, [sp, #4]
 800acc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800acc8:	3301      	adds	r3, #1
 800acca:	429a      	cmp	r2, r3
 800accc:	fbb2 f6f3 	udiv	r6, r2, r3
 800acd0:	d331      	bcc.n	800ad36 <quorem+0x9e>
 800acd2:	f04f 0a00 	mov.w	sl, #0
 800acd6:	46c4      	mov	ip, r8
 800acd8:	46ae      	mov	lr, r5
 800acda:	46d3      	mov	fp, sl
 800acdc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ace0:	b298      	uxth	r0, r3
 800ace2:	45e1      	cmp	r9, ip
 800ace4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800ace8:	fb06 a000 	mla	r0, r6, r0, sl
 800acec:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800acf0:	b280      	uxth	r0, r0
 800acf2:	fb06 2303 	mla	r3, r6, r3, r2
 800acf6:	f8de 2000 	ldr.w	r2, [lr]
 800acfa:	b292      	uxth	r2, r2
 800acfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad00:	eba2 0200 	sub.w	r2, r2, r0
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	f8de 0000 	ldr.w	r0, [lr]
 800ad0a:	445a      	add	r2, fp
 800ad0c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ad10:	b292      	uxth	r2, r2
 800ad12:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ad16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ad1a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ad1e:	f84e 2b04 	str.w	r2, [lr], #4
 800ad22:	d2db      	bcs.n	800acdc <quorem+0x44>
 800ad24:	9b00      	ldr	r3, [sp, #0]
 800ad26:	58eb      	ldr	r3, [r5, r3]
 800ad28:	b92b      	cbnz	r3, 800ad36 <quorem+0x9e>
 800ad2a:	9b01      	ldr	r3, [sp, #4]
 800ad2c:	3b04      	subs	r3, #4
 800ad2e:	429d      	cmp	r5, r3
 800ad30:	461a      	mov	r2, r3
 800ad32:	d330      	bcc.n	800ad96 <quorem+0xfe>
 800ad34:	613c      	str	r4, [r7, #16]
 800ad36:	4638      	mov	r0, r7
 800ad38:	f001 f97e 	bl	800c038 <__mcmp>
 800ad3c:	2800      	cmp	r0, #0
 800ad3e:	db26      	blt.n	800ad8e <quorem+0xf6>
 800ad40:	4629      	mov	r1, r5
 800ad42:	2000      	movs	r0, #0
 800ad44:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad48:	f8d1 c000 	ldr.w	ip, [r1]
 800ad4c:	fa1f fe82 	uxth.w	lr, r2
 800ad50:	45c1      	cmp	r9, r8
 800ad52:	fa1f f38c 	uxth.w	r3, ip
 800ad56:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800ad5a:	eba3 030e 	sub.w	r3, r3, lr
 800ad5e:	4403      	add	r3, r0
 800ad60:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ad64:	b29b      	uxth	r3, r3
 800ad66:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ad6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad6e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ad72:	f841 3b04 	str.w	r3, [r1], #4
 800ad76:	d2e5      	bcs.n	800ad44 <quorem+0xac>
 800ad78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad80:	b922      	cbnz	r2, 800ad8c <quorem+0xf4>
 800ad82:	3b04      	subs	r3, #4
 800ad84:	429d      	cmp	r5, r3
 800ad86:	461a      	mov	r2, r3
 800ad88:	d30b      	bcc.n	800ada2 <quorem+0x10a>
 800ad8a:	613c      	str	r4, [r7, #16]
 800ad8c:	3601      	adds	r6, #1
 800ad8e:	4630      	mov	r0, r6
 800ad90:	b003      	add	sp, #12
 800ad92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad96:	6812      	ldr	r2, [r2, #0]
 800ad98:	3b04      	subs	r3, #4
 800ad9a:	2a00      	cmp	r2, #0
 800ad9c:	d1ca      	bne.n	800ad34 <quorem+0x9c>
 800ad9e:	3c01      	subs	r4, #1
 800ada0:	e7c5      	b.n	800ad2e <quorem+0x96>
 800ada2:	6812      	ldr	r2, [r2, #0]
 800ada4:	3b04      	subs	r3, #4
 800ada6:	2a00      	cmp	r2, #0
 800ada8:	d1ef      	bne.n	800ad8a <quorem+0xf2>
 800adaa:	3c01      	subs	r4, #1
 800adac:	e7ea      	b.n	800ad84 <quorem+0xec>
 800adae:	2000      	movs	r0, #0
 800adb0:	e7ee      	b.n	800ad90 <quorem+0xf8>
 800adb2:	0000      	movs	r0, r0
 800adb4:	0000      	movs	r0, r0
	...

0800adb8 <_dtoa_r>:
 800adb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adbc:	69c7      	ldr	r7, [r0, #28]
 800adbe:	b099      	sub	sp, #100	@ 0x64
 800adc0:	4683      	mov	fp, r0
 800adc2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800adc4:	9109      	str	r1, [sp, #36]	@ 0x24
 800adc6:	920e      	str	r2, [sp, #56]	@ 0x38
 800adc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800adca:	ec55 4b10 	vmov	r4, r5, d0
 800adce:	ed8d 0b02 	vstr	d0, [sp, #8]
 800add2:	b97f      	cbnz	r7, 800adf4 <_dtoa_r+0x3c>
 800add4:	2010      	movs	r0, #16
 800add6:	f000 fdfd 	bl	800b9d4 <malloc>
 800adda:	4602      	mov	r2, r0
 800addc:	f8cb 001c 	str.w	r0, [fp, #28]
 800ade0:	b920      	cbnz	r0, 800adec <_dtoa_r+0x34>
 800ade2:	4ba7      	ldr	r3, [pc, #668]	@ (800b080 <_dtoa_r+0x2c8>)
 800ade4:	21ef      	movs	r1, #239	@ 0xef
 800ade6:	48a7      	ldr	r0, [pc, #668]	@ (800b084 <_dtoa_r+0x2cc>)
 800ade8:	f001 fce8 	bl	800c7bc <__assert_func>
 800adec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800adf0:	6007      	str	r7, [r0, #0]
 800adf2:	60c7      	str	r7, [r0, #12]
 800adf4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800adf8:	6819      	ldr	r1, [r3, #0]
 800adfa:	b159      	cbz	r1, 800ae14 <_dtoa_r+0x5c>
 800adfc:	685a      	ldr	r2, [r3, #4]
 800adfe:	2301      	movs	r3, #1
 800ae00:	4658      	mov	r0, fp
 800ae02:	4093      	lsls	r3, r2
 800ae04:	604a      	str	r2, [r1, #4]
 800ae06:	608b      	str	r3, [r1, #8]
 800ae08:	f000 feda 	bl	800bbc0 <_Bfree>
 800ae0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ae10:	2200      	movs	r2, #0
 800ae12:	601a      	str	r2, [r3, #0]
 800ae14:	1e2b      	subs	r3, r5, #0
 800ae16:	bfb7      	itett	lt
 800ae18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ae1c:	2300      	movge	r3, #0
 800ae1e:	2201      	movlt	r2, #1
 800ae20:	9303      	strlt	r3, [sp, #12]
 800ae22:	bfa8      	it	ge
 800ae24:	6033      	strge	r3, [r6, #0]
 800ae26:	9f03      	ldr	r7, [sp, #12]
 800ae28:	4b97      	ldr	r3, [pc, #604]	@ (800b088 <_dtoa_r+0x2d0>)
 800ae2a:	bfb8      	it	lt
 800ae2c:	6032      	strlt	r2, [r6, #0]
 800ae2e:	43bb      	bics	r3, r7
 800ae30:	d112      	bne.n	800ae58 <_dtoa_r+0xa0>
 800ae32:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ae36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ae38:	6013      	str	r3, [r2, #0]
 800ae3a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ae3e:	4323      	orrs	r3, r4
 800ae40:	f000 854c 	beq.w	800b8dc <_dtoa_r+0xb24>
 800ae44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ae46:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b09c <_dtoa_r+0x2e4>
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	f000 854e 	beq.w	800b8ec <_dtoa_r+0xb34>
 800ae50:	f10a 0303 	add.w	r3, sl, #3
 800ae54:	f000 bd48 	b.w	800b8e8 <_dtoa_r+0xb30>
 800ae58:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	2300      	movs	r3, #0
 800ae60:	ec51 0b17 	vmov	r0, r1, d7
 800ae64:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ae68:	f7f5 fe12 	bl	8000a90 <__aeabi_dcmpeq>
 800ae6c:	4680      	mov	r8, r0
 800ae6e:	b158      	cbz	r0, 800ae88 <_dtoa_r+0xd0>
 800ae70:	2301      	movs	r3, #1
 800ae72:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ae74:	6013      	str	r3, [r2, #0]
 800ae76:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ae78:	b113      	cbz	r3, 800ae80 <_dtoa_r+0xc8>
 800ae7a:	4b84      	ldr	r3, [pc, #528]	@ (800b08c <_dtoa_r+0x2d4>)
 800ae7c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ae7e:	6013      	str	r3, [r2, #0]
 800ae80:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800b0a0 <_dtoa_r+0x2e8>
 800ae84:	f000 bd32 	b.w	800b8ec <_dtoa_r+0xb34>
 800ae88:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ae8c:	aa16      	add	r2, sp, #88	@ 0x58
 800ae8e:	a917      	add	r1, sp, #92	@ 0x5c
 800ae90:	4658      	mov	r0, fp
 800ae92:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ae96:	f001 f983 	bl	800c1a0 <__d2b>
 800ae9a:	4681      	mov	r9, r0
 800ae9c:	2e00      	cmp	r6, #0
 800ae9e:	d075      	beq.n	800af8c <_dtoa_r+0x1d4>
 800aea0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aea2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aea6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800aeaa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aeae:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aeb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aeb6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aeba:	4619      	mov	r1, r3
 800aebc:	2200      	movs	r2, #0
 800aebe:	4b74      	ldr	r3, [pc, #464]	@ (800b090 <_dtoa_r+0x2d8>)
 800aec0:	f7f5 f9c6 	bl	8000250 <__aeabi_dsub>
 800aec4:	a368      	add	r3, pc, #416	@ (adr r3, 800b068 <_dtoa_r+0x2b0>)
 800aec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeca:	f7f5 fb79 	bl	80005c0 <__aeabi_dmul>
 800aece:	a368      	add	r3, pc, #416	@ (adr r3, 800b070 <_dtoa_r+0x2b8>)
 800aed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed4:	f7f5 f9be 	bl	8000254 <__adddf3>
 800aed8:	4604      	mov	r4, r0
 800aeda:	460d      	mov	r5, r1
 800aedc:	4630      	mov	r0, r6
 800aede:	f7f5 fb05 	bl	80004ec <__aeabi_i2d>
 800aee2:	a365      	add	r3, pc, #404	@ (adr r3, 800b078 <_dtoa_r+0x2c0>)
 800aee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee8:	f7f5 fb6a 	bl	80005c0 <__aeabi_dmul>
 800aeec:	4602      	mov	r2, r0
 800aeee:	460b      	mov	r3, r1
 800aef0:	4620      	mov	r0, r4
 800aef2:	4629      	mov	r1, r5
 800aef4:	f7f5 f9ae 	bl	8000254 <__adddf3>
 800aef8:	4604      	mov	r4, r0
 800aefa:	460d      	mov	r5, r1
 800aefc:	f7f5 fe10 	bl	8000b20 <__aeabi_d2iz>
 800af00:	2200      	movs	r2, #0
 800af02:	4607      	mov	r7, r0
 800af04:	2300      	movs	r3, #0
 800af06:	4620      	mov	r0, r4
 800af08:	4629      	mov	r1, r5
 800af0a:	f7f5 fdcb 	bl	8000aa4 <__aeabi_dcmplt>
 800af0e:	b140      	cbz	r0, 800af22 <_dtoa_r+0x16a>
 800af10:	4638      	mov	r0, r7
 800af12:	f7f5 faeb 	bl	80004ec <__aeabi_i2d>
 800af16:	4622      	mov	r2, r4
 800af18:	462b      	mov	r3, r5
 800af1a:	f7f5 fdb9 	bl	8000a90 <__aeabi_dcmpeq>
 800af1e:	b900      	cbnz	r0, 800af22 <_dtoa_r+0x16a>
 800af20:	3f01      	subs	r7, #1
 800af22:	2f16      	cmp	r7, #22
 800af24:	d851      	bhi.n	800afca <_dtoa_r+0x212>
 800af26:	4b5b      	ldr	r3, [pc, #364]	@ (800b094 <_dtoa_r+0x2dc>)
 800af28:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af34:	f7f5 fdb6 	bl	8000aa4 <__aeabi_dcmplt>
 800af38:	2800      	cmp	r0, #0
 800af3a:	d048      	beq.n	800afce <_dtoa_r+0x216>
 800af3c:	3f01      	subs	r7, #1
 800af3e:	2300      	movs	r3, #0
 800af40:	9312      	str	r3, [sp, #72]	@ 0x48
 800af42:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800af44:	1b9b      	subs	r3, r3, r6
 800af46:	1e5a      	subs	r2, r3, #1
 800af48:	bf46      	itte	mi
 800af4a:	f1c3 0801 	rsbmi	r8, r3, #1
 800af4e:	2300      	movmi	r3, #0
 800af50:	f04f 0800 	movpl.w	r8, #0
 800af54:	9208      	str	r2, [sp, #32]
 800af56:	bf48      	it	mi
 800af58:	9308      	strmi	r3, [sp, #32]
 800af5a:	2f00      	cmp	r7, #0
 800af5c:	db39      	blt.n	800afd2 <_dtoa_r+0x21a>
 800af5e:	9b08      	ldr	r3, [sp, #32]
 800af60:	970f      	str	r7, [sp, #60]	@ 0x3c
 800af62:	443b      	add	r3, r7
 800af64:	9308      	str	r3, [sp, #32]
 800af66:	2300      	movs	r3, #0
 800af68:	930a      	str	r3, [sp, #40]	@ 0x28
 800af6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af6c:	2b09      	cmp	r3, #9
 800af6e:	d864      	bhi.n	800b03a <_dtoa_r+0x282>
 800af70:	2b05      	cmp	r3, #5
 800af72:	bfc5      	ittet	gt
 800af74:	3b04      	subgt	r3, #4
 800af76:	2400      	movgt	r4, #0
 800af78:	2401      	movle	r4, #1
 800af7a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800af7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af7e:	3b02      	subs	r3, #2
 800af80:	2b03      	cmp	r3, #3
 800af82:	d865      	bhi.n	800b050 <_dtoa_r+0x298>
 800af84:	e8df f003 	tbb	[pc, r3]
 800af88:	5737392c 	.word	0x5737392c
 800af8c:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800af90:	441e      	add	r6, r3
 800af92:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800af96:	2b20      	cmp	r3, #32
 800af98:	bfc9      	itett	gt
 800af9a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800af9e:	f1c3 0320 	rsble	r3, r3, #32
 800afa2:	409f      	lslgt	r7, r3
 800afa4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800afa8:	bfd8      	it	le
 800afaa:	fa04 f003 	lslle.w	r0, r4, r3
 800afae:	f106 36ff 	add.w	r6, r6, #4294967295
 800afb2:	bfc4      	itt	gt
 800afb4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800afb8:	ea47 0003 	orrgt.w	r0, r7, r3
 800afbc:	f7f5 fa86 	bl	80004cc <__aeabi_ui2d>
 800afc0:	2201      	movs	r2, #1
 800afc2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800afc6:	9214      	str	r2, [sp, #80]	@ 0x50
 800afc8:	e777      	b.n	800aeba <_dtoa_r+0x102>
 800afca:	2301      	movs	r3, #1
 800afcc:	e7b8      	b.n	800af40 <_dtoa_r+0x188>
 800afce:	9012      	str	r0, [sp, #72]	@ 0x48
 800afd0:	e7b7      	b.n	800af42 <_dtoa_r+0x18a>
 800afd2:	427b      	negs	r3, r7
 800afd4:	eba8 0807 	sub.w	r8, r8, r7
 800afd8:	930a      	str	r3, [sp, #40]	@ 0x28
 800afda:	2300      	movs	r3, #0
 800afdc:	930f      	str	r3, [sp, #60]	@ 0x3c
 800afde:	e7c4      	b.n	800af6a <_dtoa_r+0x1b2>
 800afe0:	2300      	movs	r3, #0
 800afe2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800afe4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	dc35      	bgt.n	800b056 <_dtoa_r+0x29e>
 800afea:	2301      	movs	r3, #1
 800afec:	461a      	mov	r2, r3
 800afee:	9300      	str	r3, [sp, #0]
 800aff0:	9307      	str	r3, [sp, #28]
 800aff2:	920e      	str	r2, [sp, #56]	@ 0x38
 800aff4:	e00b      	b.n	800b00e <_dtoa_r+0x256>
 800aff6:	2301      	movs	r3, #1
 800aff8:	e7f3      	b.n	800afe2 <_dtoa_r+0x22a>
 800affa:	2300      	movs	r3, #0
 800affc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800affe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b000:	18fb      	adds	r3, r7, r3
 800b002:	9300      	str	r3, [sp, #0]
 800b004:	3301      	adds	r3, #1
 800b006:	2b01      	cmp	r3, #1
 800b008:	9307      	str	r3, [sp, #28]
 800b00a:	bfb8      	it	lt
 800b00c:	2301      	movlt	r3, #1
 800b00e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b012:	2100      	movs	r1, #0
 800b014:	2204      	movs	r2, #4
 800b016:	f102 0514 	add.w	r5, r2, #20
 800b01a:	429d      	cmp	r5, r3
 800b01c:	d91f      	bls.n	800b05e <_dtoa_r+0x2a6>
 800b01e:	6041      	str	r1, [r0, #4]
 800b020:	4658      	mov	r0, fp
 800b022:	f000 fd8d 	bl	800bb40 <_Balloc>
 800b026:	4682      	mov	sl, r0
 800b028:	2800      	cmp	r0, #0
 800b02a:	d13b      	bne.n	800b0a4 <_dtoa_r+0x2ec>
 800b02c:	4b1a      	ldr	r3, [pc, #104]	@ (800b098 <_dtoa_r+0x2e0>)
 800b02e:	4602      	mov	r2, r0
 800b030:	f240 11af 	movw	r1, #431	@ 0x1af
 800b034:	e6d7      	b.n	800ade6 <_dtoa_r+0x2e>
 800b036:	2301      	movs	r3, #1
 800b038:	e7e0      	b.n	800affc <_dtoa_r+0x244>
 800b03a:	2401      	movs	r4, #1
 800b03c:	2300      	movs	r3, #0
 800b03e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b040:	9309      	str	r3, [sp, #36]	@ 0x24
 800b042:	f04f 33ff 	mov.w	r3, #4294967295
 800b046:	2200      	movs	r2, #0
 800b048:	9300      	str	r3, [sp, #0]
 800b04a:	9307      	str	r3, [sp, #28]
 800b04c:	2312      	movs	r3, #18
 800b04e:	e7d0      	b.n	800aff2 <_dtoa_r+0x23a>
 800b050:	2301      	movs	r3, #1
 800b052:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b054:	e7f5      	b.n	800b042 <_dtoa_r+0x28a>
 800b056:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b058:	9300      	str	r3, [sp, #0]
 800b05a:	9307      	str	r3, [sp, #28]
 800b05c:	e7d7      	b.n	800b00e <_dtoa_r+0x256>
 800b05e:	3101      	adds	r1, #1
 800b060:	0052      	lsls	r2, r2, #1
 800b062:	e7d8      	b.n	800b016 <_dtoa_r+0x25e>
 800b064:	f3af 8000 	nop.w
 800b068:	636f4361 	.word	0x636f4361
 800b06c:	3fd287a7 	.word	0x3fd287a7
 800b070:	8b60c8b3 	.word	0x8b60c8b3
 800b074:	3fc68a28 	.word	0x3fc68a28
 800b078:	509f79fb 	.word	0x509f79fb
 800b07c:	3fd34413 	.word	0x3fd34413
 800b080:	0800cb71 	.word	0x0800cb71
 800b084:	0800cb88 	.word	0x0800cb88
 800b088:	7ff00000 	.word	0x7ff00000
 800b08c:	0800cb41 	.word	0x0800cb41
 800b090:	3ff80000 	.word	0x3ff80000
 800b094:	0800cc80 	.word	0x0800cc80
 800b098:	0800cbe0 	.word	0x0800cbe0
 800b09c:	0800cb6d 	.word	0x0800cb6d
 800b0a0:	0800cb40 	.word	0x0800cb40
 800b0a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b0a8:	6018      	str	r0, [r3, #0]
 800b0aa:	9b07      	ldr	r3, [sp, #28]
 800b0ac:	2b0e      	cmp	r3, #14
 800b0ae:	f200 80a4 	bhi.w	800b1fa <_dtoa_r+0x442>
 800b0b2:	2c00      	cmp	r4, #0
 800b0b4:	f000 80a1 	beq.w	800b1fa <_dtoa_r+0x442>
 800b0b8:	2f00      	cmp	r7, #0
 800b0ba:	dd33      	ble.n	800b124 <_dtoa_r+0x36c>
 800b0bc:	f007 020f 	and.w	r2, r7, #15
 800b0c0:	4bac      	ldr	r3, [pc, #688]	@ (800b374 <_dtoa_r+0x5bc>)
 800b0c2:	05f8      	lsls	r0, r7, #23
 800b0c4:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b0c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0cc:	ed93 7b00 	vldr	d7, [r3]
 800b0d0:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b0d4:	d516      	bpl.n	800b104 <_dtoa_r+0x34c>
 800b0d6:	4ba8      	ldr	r3, [pc, #672]	@ (800b378 <_dtoa_r+0x5c0>)
 800b0d8:	f004 040f 	and.w	r4, r4, #15
 800b0dc:	2603      	movs	r6, #3
 800b0de:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b0e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0e6:	f7f5 fb95 	bl	8000814 <__aeabi_ddiv>
 800b0ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b0ee:	4da2      	ldr	r5, [pc, #648]	@ (800b378 <_dtoa_r+0x5c0>)
 800b0f0:	b954      	cbnz	r4, 800b108 <_dtoa_r+0x350>
 800b0f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0fa:	f7f5 fb8b 	bl	8000814 <__aeabi_ddiv>
 800b0fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b102:	e028      	b.n	800b156 <_dtoa_r+0x39e>
 800b104:	2602      	movs	r6, #2
 800b106:	e7f2      	b.n	800b0ee <_dtoa_r+0x336>
 800b108:	07e1      	lsls	r1, r4, #31
 800b10a:	d508      	bpl.n	800b11e <_dtoa_r+0x366>
 800b10c:	3601      	adds	r6, #1
 800b10e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b112:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b116:	f7f5 fa53 	bl	80005c0 <__aeabi_dmul>
 800b11a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b11e:	1064      	asrs	r4, r4, #1
 800b120:	3508      	adds	r5, #8
 800b122:	e7e5      	b.n	800b0f0 <_dtoa_r+0x338>
 800b124:	f000 80d2 	beq.w	800b2cc <_dtoa_r+0x514>
 800b128:	427c      	negs	r4, r7
 800b12a:	4b92      	ldr	r3, [pc, #584]	@ (800b374 <_dtoa_r+0x5bc>)
 800b12c:	4d92      	ldr	r5, [pc, #584]	@ (800b378 <_dtoa_r+0x5c0>)
 800b12e:	2602      	movs	r6, #2
 800b130:	f004 020f 	and.w	r2, r4, #15
 800b134:	1124      	asrs	r4, r4, #4
 800b136:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b13a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b142:	f7f5 fa3d 	bl	80005c0 <__aeabi_dmul>
 800b146:	2300      	movs	r3, #0
 800b148:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b14c:	2c00      	cmp	r4, #0
 800b14e:	f040 80b2 	bne.w	800b2b6 <_dtoa_r+0x4fe>
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1d3      	bne.n	800b0fe <_dtoa_r+0x346>
 800b156:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b158:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	f000 80b7 	beq.w	800b2d0 <_dtoa_r+0x518>
 800b162:	2200      	movs	r2, #0
 800b164:	4b85      	ldr	r3, [pc, #532]	@ (800b37c <_dtoa_r+0x5c4>)
 800b166:	4620      	mov	r0, r4
 800b168:	4629      	mov	r1, r5
 800b16a:	f7f5 fc9b 	bl	8000aa4 <__aeabi_dcmplt>
 800b16e:	2800      	cmp	r0, #0
 800b170:	f000 80ae 	beq.w	800b2d0 <_dtoa_r+0x518>
 800b174:	9b07      	ldr	r3, [sp, #28]
 800b176:	2b00      	cmp	r3, #0
 800b178:	f000 80aa 	beq.w	800b2d0 <_dtoa_r+0x518>
 800b17c:	9b00      	ldr	r3, [sp, #0]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	dd37      	ble.n	800b1f2 <_dtoa_r+0x43a>
 800b182:	1e7b      	subs	r3, r7, #1
 800b184:	4620      	mov	r0, r4
 800b186:	2200      	movs	r2, #0
 800b188:	4629      	mov	r1, r5
 800b18a:	9304      	str	r3, [sp, #16]
 800b18c:	3601      	adds	r6, #1
 800b18e:	4b7c      	ldr	r3, [pc, #496]	@ (800b380 <_dtoa_r+0x5c8>)
 800b190:	f7f5 fa16 	bl	80005c0 <__aeabi_dmul>
 800b194:	9c00      	ldr	r4, [sp, #0]
 800b196:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b19a:	4630      	mov	r0, r6
 800b19c:	f7f5 f9a6 	bl	80004ec <__aeabi_i2d>
 800b1a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1a4:	f7f5 fa0c 	bl	80005c0 <__aeabi_dmul>
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	4b76      	ldr	r3, [pc, #472]	@ (800b384 <_dtoa_r+0x5cc>)
 800b1ac:	f7f5 f852 	bl	8000254 <__adddf3>
 800b1b0:	4605      	mov	r5, r0
 800b1b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b1b6:	2c00      	cmp	r4, #0
 800b1b8:	f040 808d 	bne.w	800b2d6 <_dtoa_r+0x51e>
 800b1bc:	2200      	movs	r2, #0
 800b1be:	4b72      	ldr	r3, [pc, #456]	@ (800b388 <_dtoa_r+0x5d0>)
 800b1c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1c4:	f7f5 f844 	bl	8000250 <__aeabi_dsub>
 800b1c8:	4602      	mov	r2, r0
 800b1ca:	460b      	mov	r3, r1
 800b1cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b1d0:	462a      	mov	r2, r5
 800b1d2:	4633      	mov	r3, r6
 800b1d4:	f7f5 fc84 	bl	8000ae0 <__aeabi_dcmpgt>
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	f040 828b 	bne.w	800b6f4 <_dtoa_r+0x93c>
 800b1de:	462a      	mov	r2, r5
 800b1e0:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b1e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1e8:	f7f5 fc5c 	bl	8000aa4 <__aeabi_dcmplt>
 800b1ec:	2800      	cmp	r0, #0
 800b1ee:	f040 8128 	bne.w	800b442 <_dtoa_r+0x68a>
 800b1f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b1f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b1fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	f2c0 815a 	blt.w	800b4b6 <_dtoa_r+0x6fe>
 800b202:	2f0e      	cmp	r7, #14
 800b204:	f300 8157 	bgt.w	800b4b6 <_dtoa_r+0x6fe>
 800b208:	4b5a      	ldr	r3, [pc, #360]	@ (800b374 <_dtoa_r+0x5bc>)
 800b20a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b20e:	ed93 7b00 	vldr	d7, [r3]
 800b212:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b214:	2b00      	cmp	r3, #0
 800b216:	ed8d 7b00 	vstr	d7, [sp]
 800b21a:	da03      	bge.n	800b224 <_dtoa_r+0x46c>
 800b21c:	9b07      	ldr	r3, [sp, #28]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	f340 8101 	ble.w	800b426 <_dtoa_r+0x66e>
 800b224:	4656      	mov	r6, sl
 800b226:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b22a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b22e:	4620      	mov	r0, r4
 800b230:	4629      	mov	r1, r5
 800b232:	f7f5 faef 	bl	8000814 <__aeabi_ddiv>
 800b236:	f7f5 fc73 	bl	8000b20 <__aeabi_d2iz>
 800b23a:	4680      	mov	r8, r0
 800b23c:	f7f5 f956 	bl	80004ec <__aeabi_i2d>
 800b240:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b244:	f7f5 f9bc 	bl	80005c0 <__aeabi_dmul>
 800b248:	4602      	mov	r2, r0
 800b24a:	4620      	mov	r0, r4
 800b24c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b250:	460b      	mov	r3, r1
 800b252:	4629      	mov	r1, r5
 800b254:	f7f4 fffc 	bl	8000250 <__aeabi_dsub>
 800b258:	9d07      	ldr	r5, [sp, #28]
 800b25a:	f806 4b01 	strb.w	r4, [r6], #1
 800b25e:	eba6 040a 	sub.w	r4, r6, sl
 800b262:	4602      	mov	r2, r0
 800b264:	460b      	mov	r3, r1
 800b266:	42a5      	cmp	r5, r4
 800b268:	f040 8117 	bne.w	800b49a <_dtoa_r+0x6e2>
 800b26c:	f7f4 fff2 	bl	8000254 <__adddf3>
 800b270:	4604      	mov	r4, r0
 800b272:	460d      	mov	r5, r1
 800b274:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b278:	f7f5 fc32 	bl	8000ae0 <__aeabi_dcmpgt>
 800b27c:	2800      	cmp	r0, #0
 800b27e:	f040 80f9 	bne.w	800b474 <_dtoa_r+0x6bc>
 800b282:	4620      	mov	r0, r4
 800b284:	4629      	mov	r1, r5
 800b286:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b28a:	f7f5 fc01 	bl	8000a90 <__aeabi_dcmpeq>
 800b28e:	b118      	cbz	r0, 800b298 <_dtoa_r+0x4e0>
 800b290:	f018 0f01 	tst.w	r8, #1
 800b294:	f040 80ee 	bne.w	800b474 <_dtoa_r+0x6bc>
 800b298:	4649      	mov	r1, r9
 800b29a:	4658      	mov	r0, fp
 800b29c:	f000 fc90 	bl	800bbc0 <_Bfree>
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	3701      	adds	r7, #1
 800b2a4:	7033      	strb	r3, [r6, #0]
 800b2a6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b2a8:	601f      	str	r7, [r3, #0]
 800b2aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	f000 831d 	beq.w	800b8ec <_dtoa_r+0xb34>
 800b2b2:	601e      	str	r6, [r3, #0]
 800b2b4:	e31a      	b.n	800b8ec <_dtoa_r+0xb34>
 800b2b6:	07e2      	lsls	r2, r4, #31
 800b2b8:	d505      	bpl.n	800b2c6 <_dtoa_r+0x50e>
 800b2ba:	3601      	adds	r6, #1
 800b2bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b2c0:	f7f5 f97e 	bl	80005c0 <__aeabi_dmul>
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	1064      	asrs	r4, r4, #1
 800b2c8:	3508      	adds	r5, #8
 800b2ca:	e73f      	b.n	800b14c <_dtoa_r+0x394>
 800b2cc:	2602      	movs	r6, #2
 800b2ce:	e742      	b.n	800b156 <_dtoa_r+0x39e>
 800b2d0:	9c07      	ldr	r4, [sp, #28]
 800b2d2:	9704      	str	r7, [sp, #16]
 800b2d4:	e761      	b.n	800b19a <_dtoa_r+0x3e2>
 800b2d6:	4b27      	ldr	r3, [pc, #156]	@ (800b374 <_dtoa_r+0x5bc>)
 800b2d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b2da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b2de:	4454      	add	r4, sl
 800b2e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b2e4:	2900      	cmp	r1, #0
 800b2e6:	d053      	beq.n	800b390 <_dtoa_r+0x5d8>
 800b2e8:	2000      	movs	r0, #0
 800b2ea:	4928      	ldr	r1, [pc, #160]	@ (800b38c <_dtoa_r+0x5d4>)
 800b2ec:	f7f5 fa92 	bl	8000814 <__aeabi_ddiv>
 800b2f0:	4633      	mov	r3, r6
 800b2f2:	4656      	mov	r6, sl
 800b2f4:	462a      	mov	r2, r5
 800b2f6:	f7f4 ffab 	bl	8000250 <__aeabi_dsub>
 800b2fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b2fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b302:	f7f5 fc0d 	bl	8000b20 <__aeabi_d2iz>
 800b306:	4605      	mov	r5, r0
 800b308:	f7f5 f8f0 	bl	80004ec <__aeabi_i2d>
 800b30c:	4602      	mov	r2, r0
 800b30e:	460b      	mov	r3, r1
 800b310:	3530      	adds	r5, #48	@ 0x30
 800b312:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b316:	f7f4 ff9b 	bl	8000250 <__aeabi_dsub>
 800b31a:	4602      	mov	r2, r0
 800b31c:	460b      	mov	r3, r1
 800b31e:	f806 5b01 	strb.w	r5, [r6], #1
 800b322:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b326:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b32a:	f7f5 fbbb 	bl	8000aa4 <__aeabi_dcmplt>
 800b32e:	2800      	cmp	r0, #0
 800b330:	d171      	bne.n	800b416 <_dtoa_r+0x65e>
 800b332:	2000      	movs	r0, #0
 800b334:	4911      	ldr	r1, [pc, #68]	@ (800b37c <_dtoa_r+0x5c4>)
 800b336:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b33a:	f7f4 ff89 	bl	8000250 <__aeabi_dsub>
 800b33e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b342:	f7f5 fbaf 	bl	8000aa4 <__aeabi_dcmplt>
 800b346:	2800      	cmp	r0, #0
 800b348:	f040 8095 	bne.w	800b476 <_dtoa_r+0x6be>
 800b34c:	42a6      	cmp	r6, r4
 800b34e:	f43f af50 	beq.w	800b1f2 <_dtoa_r+0x43a>
 800b352:	2200      	movs	r2, #0
 800b354:	4b0a      	ldr	r3, [pc, #40]	@ (800b380 <_dtoa_r+0x5c8>)
 800b356:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b35a:	f7f5 f931 	bl	80005c0 <__aeabi_dmul>
 800b35e:	2200      	movs	r2, #0
 800b360:	4b07      	ldr	r3, [pc, #28]	@ (800b380 <_dtoa_r+0x5c8>)
 800b362:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b36a:	f7f5 f929 	bl	80005c0 <__aeabi_dmul>
 800b36e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b372:	e7c4      	b.n	800b2fe <_dtoa_r+0x546>
 800b374:	0800cc80 	.word	0x0800cc80
 800b378:	0800cc58 	.word	0x0800cc58
 800b37c:	3ff00000 	.word	0x3ff00000
 800b380:	40240000 	.word	0x40240000
 800b384:	401c0000 	.word	0x401c0000
 800b388:	40140000 	.word	0x40140000
 800b38c:	3fe00000 	.word	0x3fe00000
 800b390:	4631      	mov	r1, r6
 800b392:	4656      	mov	r6, sl
 800b394:	4628      	mov	r0, r5
 800b396:	f7f5 f913 	bl	80005c0 <__aeabi_dmul>
 800b39a:	9415      	str	r4, [sp, #84]	@ 0x54
 800b39c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b3a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3a4:	f7f5 fbbc 	bl	8000b20 <__aeabi_d2iz>
 800b3a8:	4605      	mov	r5, r0
 800b3aa:	f7f5 f89f 	bl	80004ec <__aeabi_i2d>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	3530      	adds	r5, #48	@ 0x30
 800b3b2:	460b      	mov	r3, r1
 800b3b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3b8:	f7f4 ff4a 	bl	8000250 <__aeabi_dsub>
 800b3bc:	f806 5b01 	strb.w	r5, [r6], #1
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	42a6      	cmp	r6, r4
 800b3c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b3ca:	f04f 0200 	mov.w	r2, #0
 800b3ce:	d124      	bne.n	800b41a <_dtoa_r+0x662>
 800b3d0:	4bac      	ldr	r3, [pc, #688]	@ (800b684 <_dtoa_r+0x8cc>)
 800b3d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b3d6:	f7f4 ff3d 	bl	8000254 <__adddf3>
 800b3da:	4602      	mov	r2, r0
 800b3dc:	460b      	mov	r3, r1
 800b3de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3e2:	f7f5 fb7d 	bl	8000ae0 <__aeabi_dcmpgt>
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d145      	bne.n	800b476 <_dtoa_r+0x6be>
 800b3ea:	2000      	movs	r0, #0
 800b3ec:	49a5      	ldr	r1, [pc, #660]	@ (800b684 <_dtoa_r+0x8cc>)
 800b3ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b3f2:	f7f4 ff2d 	bl	8000250 <__aeabi_dsub>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3fe:	f7f5 fb51 	bl	8000aa4 <__aeabi_dcmplt>
 800b402:	2800      	cmp	r0, #0
 800b404:	f43f aef5 	beq.w	800b1f2 <_dtoa_r+0x43a>
 800b408:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b40a:	1e73      	subs	r3, r6, #1
 800b40c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b40e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b412:	2b30      	cmp	r3, #48	@ 0x30
 800b414:	d0f8      	beq.n	800b408 <_dtoa_r+0x650>
 800b416:	9f04      	ldr	r7, [sp, #16]
 800b418:	e73e      	b.n	800b298 <_dtoa_r+0x4e0>
 800b41a:	4b9b      	ldr	r3, [pc, #620]	@ (800b688 <_dtoa_r+0x8d0>)
 800b41c:	f7f5 f8d0 	bl	80005c0 <__aeabi_dmul>
 800b420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b424:	e7bc      	b.n	800b3a0 <_dtoa_r+0x5e8>
 800b426:	d10c      	bne.n	800b442 <_dtoa_r+0x68a>
 800b428:	2200      	movs	r2, #0
 800b42a:	4b98      	ldr	r3, [pc, #608]	@ (800b68c <_dtoa_r+0x8d4>)
 800b42c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b430:	f7f5 f8c6 	bl	80005c0 <__aeabi_dmul>
 800b434:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b438:	f7f5 fb48 	bl	8000acc <__aeabi_dcmpge>
 800b43c:	2800      	cmp	r0, #0
 800b43e:	f000 8157 	beq.w	800b6f0 <_dtoa_r+0x938>
 800b442:	2400      	movs	r4, #0
 800b444:	4625      	mov	r5, r4
 800b446:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b448:	4656      	mov	r6, sl
 800b44a:	43db      	mvns	r3, r3
 800b44c:	9304      	str	r3, [sp, #16]
 800b44e:	2700      	movs	r7, #0
 800b450:	4621      	mov	r1, r4
 800b452:	4658      	mov	r0, fp
 800b454:	f000 fbb4 	bl	800bbc0 <_Bfree>
 800b458:	2d00      	cmp	r5, #0
 800b45a:	d0dc      	beq.n	800b416 <_dtoa_r+0x65e>
 800b45c:	b12f      	cbz	r7, 800b46a <_dtoa_r+0x6b2>
 800b45e:	42af      	cmp	r7, r5
 800b460:	d003      	beq.n	800b46a <_dtoa_r+0x6b2>
 800b462:	4639      	mov	r1, r7
 800b464:	4658      	mov	r0, fp
 800b466:	f000 fbab 	bl	800bbc0 <_Bfree>
 800b46a:	4629      	mov	r1, r5
 800b46c:	4658      	mov	r0, fp
 800b46e:	f000 fba7 	bl	800bbc0 <_Bfree>
 800b472:	e7d0      	b.n	800b416 <_dtoa_r+0x65e>
 800b474:	9704      	str	r7, [sp, #16]
 800b476:	4633      	mov	r3, r6
 800b478:	461e      	mov	r6, r3
 800b47a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b47e:	2a39      	cmp	r2, #57	@ 0x39
 800b480:	d107      	bne.n	800b492 <_dtoa_r+0x6da>
 800b482:	459a      	cmp	sl, r3
 800b484:	d1f8      	bne.n	800b478 <_dtoa_r+0x6c0>
 800b486:	9a04      	ldr	r2, [sp, #16]
 800b488:	3201      	adds	r2, #1
 800b48a:	9204      	str	r2, [sp, #16]
 800b48c:	2230      	movs	r2, #48	@ 0x30
 800b48e:	f88a 2000 	strb.w	r2, [sl]
 800b492:	781a      	ldrb	r2, [r3, #0]
 800b494:	3201      	adds	r2, #1
 800b496:	701a      	strb	r2, [r3, #0]
 800b498:	e7bd      	b.n	800b416 <_dtoa_r+0x65e>
 800b49a:	2200      	movs	r2, #0
 800b49c:	4b7a      	ldr	r3, [pc, #488]	@ (800b688 <_dtoa_r+0x8d0>)
 800b49e:	f7f5 f88f 	bl	80005c0 <__aeabi_dmul>
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	4604      	mov	r4, r0
 800b4a8:	460d      	mov	r5, r1
 800b4aa:	f7f5 faf1 	bl	8000a90 <__aeabi_dcmpeq>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	f43f aebb 	beq.w	800b22a <_dtoa_r+0x472>
 800b4b4:	e6f0      	b.n	800b298 <_dtoa_r+0x4e0>
 800b4b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b4b8:	2a00      	cmp	r2, #0
 800b4ba:	f000 80db 	beq.w	800b674 <_dtoa_r+0x8bc>
 800b4be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4c0:	2a01      	cmp	r2, #1
 800b4c2:	f300 80bf 	bgt.w	800b644 <_dtoa_r+0x88c>
 800b4c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b4c8:	2a00      	cmp	r2, #0
 800b4ca:	f000 80b7 	beq.w	800b63c <_dtoa_r+0x884>
 800b4ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b4d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b4d4:	4646      	mov	r6, r8
 800b4d6:	9a08      	ldr	r2, [sp, #32]
 800b4d8:	2101      	movs	r1, #1
 800b4da:	4658      	mov	r0, fp
 800b4dc:	4498      	add	r8, r3
 800b4de:	441a      	add	r2, r3
 800b4e0:	9208      	str	r2, [sp, #32]
 800b4e2:	f000 fc23 	bl	800bd2c <__i2b>
 800b4e6:	4605      	mov	r5, r0
 800b4e8:	b15e      	cbz	r6, 800b502 <_dtoa_r+0x74a>
 800b4ea:	9b08      	ldr	r3, [sp, #32]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	dd08      	ble.n	800b502 <_dtoa_r+0x74a>
 800b4f0:	42b3      	cmp	r3, r6
 800b4f2:	9a08      	ldr	r2, [sp, #32]
 800b4f4:	bfa8      	it	ge
 800b4f6:	4633      	movge	r3, r6
 800b4f8:	eba8 0803 	sub.w	r8, r8, r3
 800b4fc:	1af6      	subs	r6, r6, r3
 800b4fe:	1ad3      	subs	r3, r2, r3
 800b500:	9308      	str	r3, [sp, #32]
 800b502:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b504:	b1f3      	cbz	r3, 800b544 <_dtoa_r+0x78c>
 800b506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b508:	2b00      	cmp	r3, #0
 800b50a:	f000 80b7 	beq.w	800b67c <_dtoa_r+0x8c4>
 800b50e:	b18c      	cbz	r4, 800b534 <_dtoa_r+0x77c>
 800b510:	4629      	mov	r1, r5
 800b512:	4622      	mov	r2, r4
 800b514:	4658      	mov	r0, fp
 800b516:	f000 fcc9 	bl	800beac <__pow5mult>
 800b51a:	464a      	mov	r2, r9
 800b51c:	4601      	mov	r1, r0
 800b51e:	4605      	mov	r5, r0
 800b520:	4658      	mov	r0, fp
 800b522:	f000 fc19 	bl	800bd58 <__multiply>
 800b526:	4649      	mov	r1, r9
 800b528:	9004      	str	r0, [sp, #16]
 800b52a:	4658      	mov	r0, fp
 800b52c:	f000 fb48 	bl	800bbc0 <_Bfree>
 800b530:	9b04      	ldr	r3, [sp, #16]
 800b532:	4699      	mov	r9, r3
 800b534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b536:	1b1a      	subs	r2, r3, r4
 800b538:	d004      	beq.n	800b544 <_dtoa_r+0x78c>
 800b53a:	4649      	mov	r1, r9
 800b53c:	4658      	mov	r0, fp
 800b53e:	f000 fcb5 	bl	800beac <__pow5mult>
 800b542:	4681      	mov	r9, r0
 800b544:	2101      	movs	r1, #1
 800b546:	4658      	mov	r0, fp
 800b548:	f000 fbf0 	bl	800bd2c <__i2b>
 800b54c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b54e:	4604      	mov	r4, r0
 800b550:	2b00      	cmp	r3, #0
 800b552:	f000 81cf 	beq.w	800b8f4 <_dtoa_r+0xb3c>
 800b556:	461a      	mov	r2, r3
 800b558:	4601      	mov	r1, r0
 800b55a:	4658      	mov	r0, fp
 800b55c:	f000 fca6 	bl	800beac <__pow5mult>
 800b560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b562:	4604      	mov	r4, r0
 800b564:	2b01      	cmp	r3, #1
 800b566:	f300 8095 	bgt.w	800b694 <_dtoa_r+0x8dc>
 800b56a:	9b02      	ldr	r3, [sp, #8]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	f040 8087 	bne.w	800b680 <_dtoa_r+0x8c8>
 800b572:	9b03      	ldr	r3, [sp, #12]
 800b574:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b578:	2b00      	cmp	r3, #0
 800b57a:	f040 8089 	bne.w	800b690 <_dtoa_r+0x8d8>
 800b57e:	9b03      	ldr	r3, [sp, #12]
 800b580:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b584:	0d1b      	lsrs	r3, r3, #20
 800b586:	051b      	lsls	r3, r3, #20
 800b588:	b12b      	cbz	r3, 800b596 <_dtoa_r+0x7de>
 800b58a:	9b08      	ldr	r3, [sp, #32]
 800b58c:	f108 0801 	add.w	r8, r8, #1
 800b590:	3301      	adds	r3, #1
 800b592:	9308      	str	r3, [sp, #32]
 800b594:	2301      	movs	r3, #1
 800b596:	930a      	str	r3, [sp, #40]	@ 0x28
 800b598:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	f000 81b0 	beq.w	800b900 <_dtoa_r+0xb48>
 800b5a0:	6923      	ldr	r3, [r4, #16]
 800b5a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b5a6:	6918      	ldr	r0, [r3, #16]
 800b5a8:	f000 fb74 	bl	800bc94 <__hi0bits>
 800b5ac:	f1c0 0020 	rsb	r0, r0, #32
 800b5b0:	9b08      	ldr	r3, [sp, #32]
 800b5b2:	4418      	add	r0, r3
 800b5b4:	f010 001f 	ands.w	r0, r0, #31
 800b5b8:	d077      	beq.n	800b6aa <_dtoa_r+0x8f2>
 800b5ba:	f1c0 0320 	rsb	r3, r0, #32
 800b5be:	2b04      	cmp	r3, #4
 800b5c0:	dd6b      	ble.n	800b69a <_dtoa_r+0x8e2>
 800b5c2:	f1c0 001c 	rsb	r0, r0, #28
 800b5c6:	9b08      	ldr	r3, [sp, #32]
 800b5c8:	4480      	add	r8, r0
 800b5ca:	4403      	add	r3, r0
 800b5cc:	4406      	add	r6, r0
 800b5ce:	9308      	str	r3, [sp, #32]
 800b5d0:	f1b8 0f00 	cmp.w	r8, #0
 800b5d4:	dd05      	ble.n	800b5e2 <_dtoa_r+0x82a>
 800b5d6:	4649      	mov	r1, r9
 800b5d8:	4642      	mov	r2, r8
 800b5da:	4658      	mov	r0, fp
 800b5dc:	f000 fcc0 	bl	800bf60 <__lshift>
 800b5e0:	4681      	mov	r9, r0
 800b5e2:	9b08      	ldr	r3, [sp, #32]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	dd05      	ble.n	800b5f4 <_dtoa_r+0x83c>
 800b5e8:	4621      	mov	r1, r4
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	4658      	mov	r0, fp
 800b5ee:	f000 fcb7 	bl	800bf60 <__lshift>
 800b5f2:	4604      	mov	r4, r0
 800b5f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d059      	beq.n	800b6ae <_dtoa_r+0x8f6>
 800b5fa:	4621      	mov	r1, r4
 800b5fc:	4648      	mov	r0, r9
 800b5fe:	f000 fd1b 	bl	800c038 <__mcmp>
 800b602:	2800      	cmp	r0, #0
 800b604:	da53      	bge.n	800b6ae <_dtoa_r+0x8f6>
 800b606:	1e7b      	subs	r3, r7, #1
 800b608:	4649      	mov	r1, r9
 800b60a:	220a      	movs	r2, #10
 800b60c:	4658      	mov	r0, fp
 800b60e:	9304      	str	r3, [sp, #16]
 800b610:	2300      	movs	r3, #0
 800b612:	f000 faf7 	bl	800bc04 <__multadd>
 800b616:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b618:	4681      	mov	r9, r0
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	f000 8172 	beq.w	800b904 <_dtoa_r+0xb4c>
 800b620:	2300      	movs	r3, #0
 800b622:	4629      	mov	r1, r5
 800b624:	220a      	movs	r2, #10
 800b626:	4658      	mov	r0, fp
 800b628:	f000 faec 	bl	800bc04 <__multadd>
 800b62c:	9b00      	ldr	r3, [sp, #0]
 800b62e:	4605      	mov	r5, r0
 800b630:	2b00      	cmp	r3, #0
 800b632:	dc67      	bgt.n	800b704 <_dtoa_r+0x94c>
 800b634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b636:	2b02      	cmp	r3, #2
 800b638:	dc41      	bgt.n	800b6be <_dtoa_r+0x906>
 800b63a:	e063      	b.n	800b704 <_dtoa_r+0x94c>
 800b63c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b63e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b642:	e746      	b.n	800b4d2 <_dtoa_r+0x71a>
 800b644:	9b07      	ldr	r3, [sp, #28]
 800b646:	1e5c      	subs	r4, r3, #1
 800b648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b64a:	42a3      	cmp	r3, r4
 800b64c:	bfb7      	itett	lt
 800b64e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b650:	1b1c      	subge	r4, r3, r4
 800b652:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b654:	1ae3      	sublt	r3, r4, r3
 800b656:	bfbe      	ittt	lt
 800b658:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b65a:	2400      	movlt	r4, #0
 800b65c:	18d2      	addlt	r2, r2, r3
 800b65e:	9b07      	ldr	r3, [sp, #28]
 800b660:	bfb8      	it	lt
 800b662:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b664:	2b00      	cmp	r3, #0
 800b666:	bfb5      	itete	lt
 800b668:	eba8 0603 	sublt.w	r6, r8, r3
 800b66c:	4646      	movge	r6, r8
 800b66e:	2300      	movlt	r3, #0
 800b670:	9b07      	ldrge	r3, [sp, #28]
 800b672:	e730      	b.n	800b4d6 <_dtoa_r+0x71e>
 800b674:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b676:	4646      	mov	r6, r8
 800b678:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b67a:	e735      	b.n	800b4e8 <_dtoa_r+0x730>
 800b67c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b67e:	e75c      	b.n	800b53a <_dtoa_r+0x782>
 800b680:	2300      	movs	r3, #0
 800b682:	e788      	b.n	800b596 <_dtoa_r+0x7de>
 800b684:	3fe00000 	.word	0x3fe00000
 800b688:	40240000 	.word	0x40240000
 800b68c:	40140000 	.word	0x40140000
 800b690:	9b02      	ldr	r3, [sp, #8]
 800b692:	e780      	b.n	800b596 <_dtoa_r+0x7de>
 800b694:	2300      	movs	r3, #0
 800b696:	930a      	str	r3, [sp, #40]	@ 0x28
 800b698:	e782      	b.n	800b5a0 <_dtoa_r+0x7e8>
 800b69a:	d099      	beq.n	800b5d0 <_dtoa_r+0x818>
 800b69c:	331c      	adds	r3, #28
 800b69e:	9a08      	ldr	r2, [sp, #32]
 800b6a0:	441a      	add	r2, r3
 800b6a2:	4498      	add	r8, r3
 800b6a4:	441e      	add	r6, r3
 800b6a6:	9208      	str	r2, [sp, #32]
 800b6a8:	e792      	b.n	800b5d0 <_dtoa_r+0x818>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	e7f6      	b.n	800b69c <_dtoa_r+0x8e4>
 800b6ae:	9b07      	ldr	r3, [sp, #28]
 800b6b0:	9704      	str	r7, [sp, #16]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	dc20      	bgt.n	800b6f8 <_dtoa_r+0x940>
 800b6b6:	9300      	str	r3, [sp, #0]
 800b6b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6ba:	2b02      	cmp	r3, #2
 800b6bc:	dd1e      	ble.n	800b6fc <_dtoa_r+0x944>
 800b6be:	9b00      	ldr	r3, [sp, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	f47f aec0 	bne.w	800b446 <_dtoa_r+0x68e>
 800b6c6:	4621      	mov	r1, r4
 800b6c8:	2205      	movs	r2, #5
 800b6ca:	4658      	mov	r0, fp
 800b6cc:	f000 fa9a 	bl	800bc04 <__multadd>
 800b6d0:	4601      	mov	r1, r0
 800b6d2:	4604      	mov	r4, r0
 800b6d4:	4648      	mov	r0, r9
 800b6d6:	f000 fcaf 	bl	800c038 <__mcmp>
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	f77f aeb3 	ble.w	800b446 <_dtoa_r+0x68e>
 800b6e0:	2331      	movs	r3, #49	@ 0x31
 800b6e2:	4656      	mov	r6, sl
 800b6e4:	f806 3b01 	strb.w	r3, [r6], #1
 800b6e8:	9b04      	ldr	r3, [sp, #16]
 800b6ea:	3301      	adds	r3, #1
 800b6ec:	9304      	str	r3, [sp, #16]
 800b6ee:	e6ae      	b.n	800b44e <_dtoa_r+0x696>
 800b6f0:	9c07      	ldr	r4, [sp, #28]
 800b6f2:	9704      	str	r7, [sp, #16]
 800b6f4:	4625      	mov	r5, r4
 800b6f6:	e7f3      	b.n	800b6e0 <_dtoa_r+0x928>
 800b6f8:	9b07      	ldr	r3, [sp, #28]
 800b6fa:	9300      	str	r3, [sp, #0]
 800b6fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	f000 8104 	beq.w	800b90c <_dtoa_r+0xb54>
 800b704:	2e00      	cmp	r6, #0
 800b706:	dd05      	ble.n	800b714 <_dtoa_r+0x95c>
 800b708:	4629      	mov	r1, r5
 800b70a:	4632      	mov	r2, r6
 800b70c:	4658      	mov	r0, fp
 800b70e:	f000 fc27 	bl	800bf60 <__lshift>
 800b712:	4605      	mov	r5, r0
 800b714:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b716:	2b00      	cmp	r3, #0
 800b718:	d05a      	beq.n	800b7d0 <_dtoa_r+0xa18>
 800b71a:	6869      	ldr	r1, [r5, #4]
 800b71c:	4658      	mov	r0, fp
 800b71e:	f000 fa0f 	bl	800bb40 <_Balloc>
 800b722:	4606      	mov	r6, r0
 800b724:	b928      	cbnz	r0, 800b732 <_dtoa_r+0x97a>
 800b726:	4b84      	ldr	r3, [pc, #528]	@ (800b938 <_dtoa_r+0xb80>)
 800b728:	4602      	mov	r2, r0
 800b72a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b72e:	f7ff bb5a 	b.w	800ade6 <_dtoa_r+0x2e>
 800b732:	692a      	ldr	r2, [r5, #16]
 800b734:	f105 010c 	add.w	r1, r5, #12
 800b738:	300c      	adds	r0, #12
 800b73a:	3202      	adds	r2, #2
 800b73c:	0092      	lsls	r2, r2, #2
 800b73e:	f7ff fa9e 	bl	800ac7e <memcpy>
 800b742:	2201      	movs	r2, #1
 800b744:	4631      	mov	r1, r6
 800b746:	4658      	mov	r0, fp
 800b748:	f000 fc0a 	bl	800bf60 <__lshift>
 800b74c:	f10a 0301 	add.w	r3, sl, #1
 800b750:	462f      	mov	r7, r5
 800b752:	4605      	mov	r5, r0
 800b754:	9307      	str	r3, [sp, #28]
 800b756:	9b00      	ldr	r3, [sp, #0]
 800b758:	4453      	add	r3, sl
 800b75a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b75c:	9b02      	ldr	r3, [sp, #8]
 800b75e:	f003 0301 	and.w	r3, r3, #1
 800b762:	930a      	str	r3, [sp, #40]	@ 0x28
 800b764:	9b07      	ldr	r3, [sp, #28]
 800b766:	4621      	mov	r1, r4
 800b768:	4648      	mov	r0, r9
 800b76a:	3b01      	subs	r3, #1
 800b76c:	9300      	str	r3, [sp, #0]
 800b76e:	f7ff fa93 	bl	800ac98 <quorem>
 800b772:	4639      	mov	r1, r7
 800b774:	9002      	str	r0, [sp, #8]
 800b776:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b77a:	4648      	mov	r0, r9
 800b77c:	f000 fc5c 	bl	800c038 <__mcmp>
 800b780:	462a      	mov	r2, r5
 800b782:	9008      	str	r0, [sp, #32]
 800b784:	4621      	mov	r1, r4
 800b786:	4658      	mov	r0, fp
 800b788:	f000 fc72 	bl	800c070 <__mdiff>
 800b78c:	68c2      	ldr	r2, [r0, #12]
 800b78e:	4606      	mov	r6, r0
 800b790:	bb02      	cbnz	r2, 800b7d4 <_dtoa_r+0xa1c>
 800b792:	4601      	mov	r1, r0
 800b794:	4648      	mov	r0, r9
 800b796:	f000 fc4f 	bl	800c038 <__mcmp>
 800b79a:	4602      	mov	r2, r0
 800b79c:	4631      	mov	r1, r6
 800b79e:	4658      	mov	r0, fp
 800b7a0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b7a2:	f000 fa0d 	bl	800bbc0 <_Bfree>
 800b7a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b7aa:	9e07      	ldr	r6, [sp, #28]
 800b7ac:	ea43 0102 	orr.w	r1, r3, r2
 800b7b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7b2:	4319      	orrs	r1, r3
 800b7b4:	d110      	bne.n	800b7d8 <_dtoa_r+0xa20>
 800b7b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b7ba:	d029      	beq.n	800b810 <_dtoa_r+0xa58>
 800b7bc:	9b08      	ldr	r3, [sp, #32]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	dd02      	ble.n	800b7c8 <_dtoa_r+0xa10>
 800b7c2:	9b02      	ldr	r3, [sp, #8]
 800b7c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b7c8:	9b00      	ldr	r3, [sp, #0]
 800b7ca:	f883 8000 	strb.w	r8, [r3]
 800b7ce:	e63f      	b.n	800b450 <_dtoa_r+0x698>
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	e7bb      	b.n	800b74c <_dtoa_r+0x994>
 800b7d4:	2201      	movs	r2, #1
 800b7d6:	e7e1      	b.n	800b79c <_dtoa_r+0x9e4>
 800b7d8:	9b08      	ldr	r3, [sp, #32]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	db04      	blt.n	800b7e8 <_dtoa_r+0xa30>
 800b7de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b7e0:	430b      	orrs	r3, r1
 800b7e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b7e4:	430b      	orrs	r3, r1
 800b7e6:	d120      	bne.n	800b82a <_dtoa_r+0xa72>
 800b7e8:	2a00      	cmp	r2, #0
 800b7ea:	dded      	ble.n	800b7c8 <_dtoa_r+0xa10>
 800b7ec:	4649      	mov	r1, r9
 800b7ee:	2201      	movs	r2, #1
 800b7f0:	4658      	mov	r0, fp
 800b7f2:	f000 fbb5 	bl	800bf60 <__lshift>
 800b7f6:	4621      	mov	r1, r4
 800b7f8:	4681      	mov	r9, r0
 800b7fa:	f000 fc1d 	bl	800c038 <__mcmp>
 800b7fe:	2800      	cmp	r0, #0
 800b800:	dc03      	bgt.n	800b80a <_dtoa_r+0xa52>
 800b802:	d1e1      	bne.n	800b7c8 <_dtoa_r+0xa10>
 800b804:	f018 0f01 	tst.w	r8, #1
 800b808:	d0de      	beq.n	800b7c8 <_dtoa_r+0xa10>
 800b80a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b80e:	d1d8      	bne.n	800b7c2 <_dtoa_r+0xa0a>
 800b810:	2339      	movs	r3, #57	@ 0x39
 800b812:	9a00      	ldr	r2, [sp, #0]
 800b814:	7013      	strb	r3, [r2, #0]
 800b816:	4633      	mov	r3, r6
 800b818:	461e      	mov	r6, r3
 800b81a:	3b01      	subs	r3, #1
 800b81c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b820:	2a39      	cmp	r2, #57	@ 0x39
 800b822:	d052      	beq.n	800b8ca <_dtoa_r+0xb12>
 800b824:	3201      	adds	r2, #1
 800b826:	701a      	strb	r2, [r3, #0]
 800b828:	e612      	b.n	800b450 <_dtoa_r+0x698>
 800b82a:	2a00      	cmp	r2, #0
 800b82c:	dd07      	ble.n	800b83e <_dtoa_r+0xa86>
 800b82e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b832:	d0ed      	beq.n	800b810 <_dtoa_r+0xa58>
 800b834:	f108 0301 	add.w	r3, r8, #1
 800b838:	9a00      	ldr	r2, [sp, #0]
 800b83a:	7013      	strb	r3, [r2, #0]
 800b83c:	e608      	b.n	800b450 <_dtoa_r+0x698>
 800b83e:	9b07      	ldr	r3, [sp, #28]
 800b840:	9a07      	ldr	r2, [sp, #28]
 800b842:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b846:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b848:	4293      	cmp	r3, r2
 800b84a:	d028      	beq.n	800b89e <_dtoa_r+0xae6>
 800b84c:	4649      	mov	r1, r9
 800b84e:	2300      	movs	r3, #0
 800b850:	220a      	movs	r2, #10
 800b852:	4658      	mov	r0, fp
 800b854:	f000 f9d6 	bl	800bc04 <__multadd>
 800b858:	42af      	cmp	r7, r5
 800b85a:	4681      	mov	r9, r0
 800b85c:	f04f 0300 	mov.w	r3, #0
 800b860:	f04f 020a 	mov.w	r2, #10
 800b864:	4639      	mov	r1, r7
 800b866:	4658      	mov	r0, fp
 800b868:	d107      	bne.n	800b87a <_dtoa_r+0xac2>
 800b86a:	f000 f9cb 	bl	800bc04 <__multadd>
 800b86e:	4607      	mov	r7, r0
 800b870:	4605      	mov	r5, r0
 800b872:	9b07      	ldr	r3, [sp, #28]
 800b874:	3301      	adds	r3, #1
 800b876:	9307      	str	r3, [sp, #28]
 800b878:	e774      	b.n	800b764 <_dtoa_r+0x9ac>
 800b87a:	f000 f9c3 	bl	800bc04 <__multadd>
 800b87e:	4629      	mov	r1, r5
 800b880:	4607      	mov	r7, r0
 800b882:	2300      	movs	r3, #0
 800b884:	220a      	movs	r2, #10
 800b886:	4658      	mov	r0, fp
 800b888:	f000 f9bc 	bl	800bc04 <__multadd>
 800b88c:	4605      	mov	r5, r0
 800b88e:	e7f0      	b.n	800b872 <_dtoa_r+0xaba>
 800b890:	9b00      	ldr	r3, [sp, #0]
 800b892:	2700      	movs	r7, #0
 800b894:	2b00      	cmp	r3, #0
 800b896:	bfcc      	ite	gt
 800b898:	461e      	movgt	r6, r3
 800b89a:	2601      	movle	r6, #1
 800b89c:	4456      	add	r6, sl
 800b89e:	4649      	mov	r1, r9
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	4658      	mov	r0, fp
 800b8a4:	f000 fb5c 	bl	800bf60 <__lshift>
 800b8a8:	4621      	mov	r1, r4
 800b8aa:	4681      	mov	r9, r0
 800b8ac:	f000 fbc4 	bl	800c038 <__mcmp>
 800b8b0:	2800      	cmp	r0, #0
 800b8b2:	dcb0      	bgt.n	800b816 <_dtoa_r+0xa5e>
 800b8b4:	d102      	bne.n	800b8bc <_dtoa_r+0xb04>
 800b8b6:	f018 0f01 	tst.w	r8, #1
 800b8ba:	d1ac      	bne.n	800b816 <_dtoa_r+0xa5e>
 800b8bc:	4633      	mov	r3, r6
 800b8be:	461e      	mov	r6, r3
 800b8c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8c4:	2a30      	cmp	r2, #48	@ 0x30
 800b8c6:	d0fa      	beq.n	800b8be <_dtoa_r+0xb06>
 800b8c8:	e5c2      	b.n	800b450 <_dtoa_r+0x698>
 800b8ca:	459a      	cmp	sl, r3
 800b8cc:	d1a4      	bne.n	800b818 <_dtoa_r+0xa60>
 800b8ce:	9b04      	ldr	r3, [sp, #16]
 800b8d0:	3301      	adds	r3, #1
 800b8d2:	9304      	str	r3, [sp, #16]
 800b8d4:	2331      	movs	r3, #49	@ 0x31
 800b8d6:	f88a 3000 	strb.w	r3, [sl]
 800b8da:	e5b9      	b.n	800b450 <_dtoa_r+0x698>
 800b8dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b8de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b93c <_dtoa_r+0xb84>
 800b8e2:	b11b      	cbz	r3, 800b8ec <_dtoa_r+0xb34>
 800b8e4:	f10a 0308 	add.w	r3, sl, #8
 800b8e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b8ea:	6013      	str	r3, [r2, #0]
 800b8ec:	4650      	mov	r0, sl
 800b8ee:	b019      	add	sp, #100	@ 0x64
 800b8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8f6:	2b01      	cmp	r3, #1
 800b8f8:	f77f ae37 	ble.w	800b56a <_dtoa_r+0x7b2>
 800b8fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800b900:	2001      	movs	r0, #1
 800b902:	e655      	b.n	800b5b0 <_dtoa_r+0x7f8>
 800b904:	9b00      	ldr	r3, [sp, #0]
 800b906:	2b00      	cmp	r3, #0
 800b908:	f77f aed6 	ble.w	800b6b8 <_dtoa_r+0x900>
 800b90c:	4656      	mov	r6, sl
 800b90e:	4621      	mov	r1, r4
 800b910:	4648      	mov	r0, r9
 800b912:	f7ff f9c1 	bl	800ac98 <quorem>
 800b916:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b91a:	9b00      	ldr	r3, [sp, #0]
 800b91c:	f806 8b01 	strb.w	r8, [r6], #1
 800b920:	eba6 020a 	sub.w	r2, r6, sl
 800b924:	4293      	cmp	r3, r2
 800b926:	ddb3      	ble.n	800b890 <_dtoa_r+0xad8>
 800b928:	4649      	mov	r1, r9
 800b92a:	2300      	movs	r3, #0
 800b92c:	220a      	movs	r2, #10
 800b92e:	4658      	mov	r0, fp
 800b930:	f000 f968 	bl	800bc04 <__multadd>
 800b934:	4681      	mov	r9, r0
 800b936:	e7ea      	b.n	800b90e <_dtoa_r+0xb56>
 800b938:	0800cbe0 	.word	0x0800cbe0
 800b93c:	0800cb64 	.word	0x0800cb64

0800b940 <_free_r>:
 800b940:	b538      	push	{r3, r4, r5, lr}
 800b942:	4605      	mov	r5, r0
 800b944:	2900      	cmp	r1, #0
 800b946:	d041      	beq.n	800b9cc <_free_r+0x8c>
 800b948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b94c:	1f0c      	subs	r4, r1, #4
 800b94e:	2b00      	cmp	r3, #0
 800b950:	bfb8      	it	lt
 800b952:	18e4      	addlt	r4, r4, r3
 800b954:	f000 f8e8 	bl	800bb28 <__malloc_lock>
 800b958:	4a1d      	ldr	r2, [pc, #116]	@ (800b9d0 <_free_r+0x90>)
 800b95a:	6813      	ldr	r3, [r2, #0]
 800b95c:	b933      	cbnz	r3, 800b96c <_free_r+0x2c>
 800b95e:	6063      	str	r3, [r4, #4]
 800b960:	6014      	str	r4, [r2, #0]
 800b962:	4628      	mov	r0, r5
 800b964:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b968:	f000 b8e4 	b.w	800bb34 <__malloc_unlock>
 800b96c:	42a3      	cmp	r3, r4
 800b96e:	d908      	bls.n	800b982 <_free_r+0x42>
 800b970:	6820      	ldr	r0, [r4, #0]
 800b972:	1821      	adds	r1, r4, r0
 800b974:	428b      	cmp	r3, r1
 800b976:	bf01      	itttt	eq
 800b978:	6819      	ldreq	r1, [r3, #0]
 800b97a:	685b      	ldreq	r3, [r3, #4]
 800b97c:	1809      	addeq	r1, r1, r0
 800b97e:	6021      	streq	r1, [r4, #0]
 800b980:	e7ed      	b.n	800b95e <_free_r+0x1e>
 800b982:	461a      	mov	r2, r3
 800b984:	685b      	ldr	r3, [r3, #4]
 800b986:	b10b      	cbz	r3, 800b98c <_free_r+0x4c>
 800b988:	42a3      	cmp	r3, r4
 800b98a:	d9fa      	bls.n	800b982 <_free_r+0x42>
 800b98c:	6811      	ldr	r1, [r2, #0]
 800b98e:	1850      	adds	r0, r2, r1
 800b990:	42a0      	cmp	r0, r4
 800b992:	d10b      	bne.n	800b9ac <_free_r+0x6c>
 800b994:	6820      	ldr	r0, [r4, #0]
 800b996:	4401      	add	r1, r0
 800b998:	1850      	adds	r0, r2, r1
 800b99a:	6011      	str	r1, [r2, #0]
 800b99c:	4283      	cmp	r3, r0
 800b99e:	d1e0      	bne.n	800b962 <_free_r+0x22>
 800b9a0:	6818      	ldr	r0, [r3, #0]
 800b9a2:	685b      	ldr	r3, [r3, #4]
 800b9a4:	4408      	add	r0, r1
 800b9a6:	6053      	str	r3, [r2, #4]
 800b9a8:	6010      	str	r0, [r2, #0]
 800b9aa:	e7da      	b.n	800b962 <_free_r+0x22>
 800b9ac:	d902      	bls.n	800b9b4 <_free_r+0x74>
 800b9ae:	230c      	movs	r3, #12
 800b9b0:	602b      	str	r3, [r5, #0]
 800b9b2:	e7d6      	b.n	800b962 <_free_r+0x22>
 800b9b4:	6820      	ldr	r0, [r4, #0]
 800b9b6:	1821      	adds	r1, r4, r0
 800b9b8:	428b      	cmp	r3, r1
 800b9ba:	bf02      	ittt	eq
 800b9bc:	6819      	ldreq	r1, [r3, #0]
 800b9be:	685b      	ldreq	r3, [r3, #4]
 800b9c0:	1809      	addeq	r1, r1, r0
 800b9c2:	6063      	str	r3, [r4, #4]
 800b9c4:	bf08      	it	eq
 800b9c6:	6021      	streq	r1, [r4, #0]
 800b9c8:	6054      	str	r4, [r2, #4]
 800b9ca:	e7ca      	b.n	800b962 <_free_r+0x22>
 800b9cc:	bd38      	pop	{r3, r4, r5, pc}
 800b9ce:	bf00      	nop
 800b9d0:	20000be0 	.word	0x20000be0

0800b9d4 <malloc>:
 800b9d4:	4b02      	ldr	r3, [pc, #8]	@ (800b9e0 <malloc+0xc>)
 800b9d6:	4601      	mov	r1, r0
 800b9d8:	6818      	ldr	r0, [r3, #0]
 800b9da:	f000 b825 	b.w	800ba28 <_malloc_r>
 800b9de:	bf00      	nop
 800b9e0:	20000018 	.word	0x20000018

0800b9e4 <sbrk_aligned>:
 800b9e4:	b570      	push	{r4, r5, r6, lr}
 800b9e6:	4e0f      	ldr	r6, [pc, #60]	@ (800ba24 <sbrk_aligned+0x40>)
 800b9e8:	460c      	mov	r4, r1
 800b9ea:	4605      	mov	r5, r0
 800b9ec:	6831      	ldr	r1, [r6, #0]
 800b9ee:	b911      	cbnz	r1, 800b9f6 <sbrk_aligned+0x12>
 800b9f0:	f000 fed4 	bl	800c79c <_sbrk_r>
 800b9f4:	6030      	str	r0, [r6, #0]
 800b9f6:	4621      	mov	r1, r4
 800b9f8:	4628      	mov	r0, r5
 800b9fa:	f000 fecf 	bl	800c79c <_sbrk_r>
 800b9fe:	1c43      	adds	r3, r0, #1
 800ba00:	d103      	bne.n	800ba0a <sbrk_aligned+0x26>
 800ba02:	f04f 34ff 	mov.w	r4, #4294967295
 800ba06:	4620      	mov	r0, r4
 800ba08:	bd70      	pop	{r4, r5, r6, pc}
 800ba0a:	1cc4      	adds	r4, r0, #3
 800ba0c:	f024 0403 	bic.w	r4, r4, #3
 800ba10:	42a0      	cmp	r0, r4
 800ba12:	d0f8      	beq.n	800ba06 <sbrk_aligned+0x22>
 800ba14:	1a21      	subs	r1, r4, r0
 800ba16:	4628      	mov	r0, r5
 800ba18:	f000 fec0 	bl	800c79c <_sbrk_r>
 800ba1c:	3001      	adds	r0, #1
 800ba1e:	d1f2      	bne.n	800ba06 <sbrk_aligned+0x22>
 800ba20:	e7ef      	b.n	800ba02 <sbrk_aligned+0x1e>
 800ba22:	bf00      	nop
 800ba24:	20000bdc 	.word	0x20000bdc

0800ba28 <_malloc_r>:
 800ba28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba2c:	1ccd      	adds	r5, r1, #3
 800ba2e:	4606      	mov	r6, r0
 800ba30:	f025 0503 	bic.w	r5, r5, #3
 800ba34:	3508      	adds	r5, #8
 800ba36:	2d0c      	cmp	r5, #12
 800ba38:	bf38      	it	cc
 800ba3a:	250c      	movcc	r5, #12
 800ba3c:	2d00      	cmp	r5, #0
 800ba3e:	db01      	blt.n	800ba44 <_malloc_r+0x1c>
 800ba40:	42a9      	cmp	r1, r5
 800ba42:	d904      	bls.n	800ba4e <_malloc_r+0x26>
 800ba44:	230c      	movs	r3, #12
 800ba46:	6033      	str	r3, [r6, #0]
 800ba48:	2000      	movs	r0, #0
 800ba4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb24 <_malloc_r+0xfc>
 800ba52:	f000 f869 	bl	800bb28 <__malloc_lock>
 800ba56:	f8d8 3000 	ldr.w	r3, [r8]
 800ba5a:	461c      	mov	r4, r3
 800ba5c:	bb44      	cbnz	r4, 800bab0 <_malloc_r+0x88>
 800ba5e:	4629      	mov	r1, r5
 800ba60:	4630      	mov	r0, r6
 800ba62:	f7ff ffbf 	bl	800b9e4 <sbrk_aligned>
 800ba66:	1c43      	adds	r3, r0, #1
 800ba68:	4604      	mov	r4, r0
 800ba6a:	d158      	bne.n	800bb1e <_malloc_r+0xf6>
 800ba6c:	f8d8 4000 	ldr.w	r4, [r8]
 800ba70:	4627      	mov	r7, r4
 800ba72:	2f00      	cmp	r7, #0
 800ba74:	d143      	bne.n	800bafe <_malloc_r+0xd6>
 800ba76:	2c00      	cmp	r4, #0
 800ba78:	d04b      	beq.n	800bb12 <_malloc_r+0xea>
 800ba7a:	6823      	ldr	r3, [r4, #0]
 800ba7c:	4639      	mov	r1, r7
 800ba7e:	4630      	mov	r0, r6
 800ba80:	eb04 0903 	add.w	r9, r4, r3
 800ba84:	f000 fe8a 	bl	800c79c <_sbrk_r>
 800ba88:	4581      	cmp	r9, r0
 800ba8a:	d142      	bne.n	800bb12 <_malloc_r+0xea>
 800ba8c:	6821      	ldr	r1, [r4, #0]
 800ba8e:	4630      	mov	r0, r6
 800ba90:	1a6d      	subs	r5, r5, r1
 800ba92:	4629      	mov	r1, r5
 800ba94:	f7ff ffa6 	bl	800b9e4 <sbrk_aligned>
 800ba98:	3001      	adds	r0, #1
 800ba9a:	d03a      	beq.n	800bb12 <_malloc_r+0xea>
 800ba9c:	6823      	ldr	r3, [r4, #0]
 800ba9e:	442b      	add	r3, r5
 800baa0:	6023      	str	r3, [r4, #0]
 800baa2:	f8d8 3000 	ldr.w	r3, [r8]
 800baa6:	685a      	ldr	r2, [r3, #4]
 800baa8:	bb62      	cbnz	r2, 800bb04 <_malloc_r+0xdc>
 800baaa:	f8c8 7000 	str.w	r7, [r8]
 800baae:	e00f      	b.n	800bad0 <_malloc_r+0xa8>
 800bab0:	6822      	ldr	r2, [r4, #0]
 800bab2:	1b52      	subs	r2, r2, r5
 800bab4:	d420      	bmi.n	800baf8 <_malloc_r+0xd0>
 800bab6:	2a0b      	cmp	r2, #11
 800bab8:	d917      	bls.n	800baea <_malloc_r+0xc2>
 800baba:	1961      	adds	r1, r4, r5
 800babc:	42a3      	cmp	r3, r4
 800babe:	6025      	str	r5, [r4, #0]
 800bac0:	bf18      	it	ne
 800bac2:	6059      	strne	r1, [r3, #4]
 800bac4:	6863      	ldr	r3, [r4, #4]
 800bac6:	bf08      	it	eq
 800bac8:	f8c8 1000 	streq.w	r1, [r8]
 800bacc:	5162      	str	r2, [r4, r5]
 800bace:	604b      	str	r3, [r1, #4]
 800bad0:	4630      	mov	r0, r6
 800bad2:	f000 f82f 	bl	800bb34 <__malloc_unlock>
 800bad6:	f104 000b 	add.w	r0, r4, #11
 800bada:	1d23      	adds	r3, r4, #4
 800badc:	f020 0007 	bic.w	r0, r0, #7
 800bae0:	1ac2      	subs	r2, r0, r3
 800bae2:	bf1c      	itt	ne
 800bae4:	1a1b      	subne	r3, r3, r0
 800bae6:	50a3      	strne	r3, [r4, r2]
 800bae8:	e7af      	b.n	800ba4a <_malloc_r+0x22>
 800baea:	6862      	ldr	r2, [r4, #4]
 800baec:	42a3      	cmp	r3, r4
 800baee:	bf0c      	ite	eq
 800baf0:	f8c8 2000 	streq.w	r2, [r8]
 800baf4:	605a      	strne	r2, [r3, #4]
 800baf6:	e7eb      	b.n	800bad0 <_malloc_r+0xa8>
 800baf8:	4623      	mov	r3, r4
 800bafa:	6864      	ldr	r4, [r4, #4]
 800bafc:	e7ae      	b.n	800ba5c <_malloc_r+0x34>
 800bafe:	463c      	mov	r4, r7
 800bb00:	687f      	ldr	r7, [r7, #4]
 800bb02:	e7b6      	b.n	800ba72 <_malloc_r+0x4a>
 800bb04:	461a      	mov	r2, r3
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	42a3      	cmp	r3, r4
 800bb0a:	d1fb      	bne.n	800bb04 <_malloc_r+0xdc>
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	6053      	str	r3, [r2, #4]
 800bb10:	e7de      	b.n	800bad0 <_malloc_r+0xa8>
 800bb12:	230c      	movs	r3, #12
 800bb14:	4630      	mov	r0, r6
 800bb16:	6033      	str	r3, [r6, #0]
 800bb18:	f000 f80c 	bl	800bb34 <__malloc_unlock>
 800bb1c:	e794      	b.n	800ba48 <_malloc_r+0x20>
 800bb1e:	6005      	str	r5, [r0, #0]
 800bb20:	e7d6      	b.n	800bad0 <_malloc_r+0xa8>
 800bb22:	bf00      	nop
 800bb24:	20000be0 	.word	0x20000be0

0800bb28 <__malloc_lock>:
 800bb28:	4801      	ldr	r0, [pc, #4]	@ (800bb30 <__malloc_lock+0x8>)
 800bb2a:	f7ff b898 	b.w	800ac5e <__retarget_lock_acquire_recursive>
 800bb2e:	bf00      	nop
 800bb30:	20000bd8 	.word	0x20000bd8

0800bb34 <__malloc_unlock>:
 800bb34:	4801      	ldr	r0, [pc, #4]	@ (800bb3c <__malloc_unlock+0x8>)
 800bb36:	f7ff b893 	b.w	800ac60 <__retarget_lock_release_recursive>
 800bb3a:	bf00      	nop
 800bb3c:	20000bd8 	.word	0x20000bd8

0800bb40 <_Balloc>:
 800bb40:	b570      	push	{r4, r5, r6, lr}
 800bb42:	69c6      	ldr	r6, [r0, #28]
 800bb44:	4604      	mov	r4, r0
 800bb46:	460d      	mov	r5, r1
 800bb48:	b976      	cbnz	r6, 800bb68 <_Balloc+0x28>
 800bb4a:	2010      	movs	r0, #16
 800bb4c:	f7ff ff42 	bl	800b9d4 <malloc>
 800bb50:	4602      	mov	r2, r0
 800bb52:	61e0      	str	r0, [r4, #28]
 800bb54:	b920      	cbnz	r0, 800bb60 <_Balloc+0x20>
 800bb56:	4b18      	ldr	r3, [pc, #96]	@ (800bbb8 <_Balloc+0x78>)
 800bb58:	216b      	movs	r1, #107	@ 0x6b
 800bb5a:	4818      	ldr	r0, [pc, #96]	@ (800bbbc <_Balloc+0x7c>)
 800bb5c:	f000 fe2e 	bl	800c7bc <__assert_func>
 800bb60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb64:	6006      	str	r6, [r0, #0]
 800bb66:	60c6      	str	r6, [r0, #12]
 800bb68:	69e6      	ldr	r6, [r4, #28]
 800bb6a:	68f3      	ldr	r3, [r6, #12]
 800bb6c:	b183      	cbz	r3, 800bb90 <_Balloc+0x50>
 800bb6e:	69e3      	ldr	r3, [r4, #28]
 800bb70:	68db      	ldr	r3, [r3, #12]
 800bb72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bb76:	b9b8      	cbnz	r0, 800bba8 <_Balloc+0x68>
 800bb78:	2101      	movs	r1, #1
 800bb7a:	4620      	mov	r0, r4
 800bb7c:	fa01 f605 	lsl.w	r6, r1, r5
 800bb80:	1d72      	adds	r2, r6, #5
 800bb82:	0092      	lsls	r2, r2, #2
 800bb84:	f000 fe38 	bl	800c7f8 <_calloc_r>
 800bb88:	b160      	cbz	r0, 800bba4 <_Balloc+0x64>
 800bb8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bb8e:	e00e      	b.n	800bbae <_Balloc+0x6e>
 800bb90:	2221      	movs	r2, #33	@ 0x21
 800bb92:	2104      	movs	r1, #4
 800bb94:	4620      	mov	r0, r4
 800bb96:	f000 fe2f 	bl	800c7f8 <_calloc_r>
 800bb9a:	69e3      	ldr	r3, [r4, #28]
 800bb9c:	60f0      	str	r0, [r6, #12]
 800bb9e:	68db      	ldr	r3, [r3, #12]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d1e4      	bne.n	800bb6e <_Balloc+0x2e>
 800bba4:	2000      	movs	r0, #0
 800bba6:	bd70      	pop	{r4, r5, r6, pc}
 800bba8:	6802      	ldr	r2, [r0, #0]
 800bbaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bbae:	2300      	movs	r3, #0
 800bbb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bbb4:	e7f7      	b.n	800bba6 <_Balloc+0x66>
 800bbb6:	bf00      	nop
 800bbb8:	0800cb71 	.word	0x0800cb71
 800bbbc:	0800cbf1 	.word	0x0800cbf1

0800bbc0 <_Bfree>:
 800bbc0:	b570      	push	{r4, r5, r6, lr}
 800bbc2:	69c6      	ldr	r6, [r0, #28]
 800bbc4:	4605      	mov	r5, r0
 800bbc6:	460c      	mov	r4, r1
 800bbc8:	b976      	cbnz	r6, 800bbe8 <_Bfree+0x28>
 800bbca:	2010      	movs	r0, #16
 800bbcc:	f7ff ff02 	bl	800b9d4 <malloc>
 800bbd0:	4602      	mov	r2, r0
 800bbd2:	61e8      	str	r0, [r5, #28]
 800bbd4:	b920      	cbnz	r0, 800bbe0 <_Bfree+0x20>
 800bbd6:	4b09      	ldr	r3, [pc, #36]	@ (800bbfc <_Bfree+0x3c>)
 800bbd8:	218f      	movs	r1, #143	@ 0x8f
 800bbda:	4809      	ldr	r0, [pc, #36]	@ (800bc00 <_Bfree+0x40>)
 800bbdc:	f000 fdee 	bl	800c7bc <__assert_func>
 800bbe0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bbe4:	6006      	str	r6, [r0, #0]
 800bbe6:	60c6      	str	r6, [r0, #12]
 800bbe8:	b13c      	cbz	r4, 800bbfa <_Bfree+0x3a>
 800bbea:	69eb      	ldr	r3, [r5, #28]
 800bbec:	6862      	ldr	r2, [r4, #4]
 800bbee:	68db      	ldr	r3, [r3, #12]
 800bbf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bbf4:	6021      	str	r1, [r4, #0]
 800bbf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bbfa:	bd70      	pop	{r4, r5, r6, pc}
 800bbfc:	0800cb71 	.word	0x0800cb71
 800bc00:	0800cbf1 	.word	0x0800cbf1

0800bc04 <__multadd>:
 800bc04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc08:	f101 0c14 	add.w	ip, r1, #20
 800bc0c:	4607      	mov	r7, r0
 800bc0e:	460c      	mov	r4, r1
 800bc10:	461e      	mov	r6, r3
 800bc12:	690d      	ldr	r5, [r1, #16]
 800bc14:	2000      	movs	r0, #0
 800bc16:	f8dc 3000 	ldr.w	r3, [ip]
 800bc1a:	3001      	adds	r0, #1
 800bc1c:	b299      	uxth	r1, r3
 800bc1e:	4285      	cmp	r5, r0
 800bc20:	fb02 6101 	mla	r1, r2, r1, r6
 800bc24:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bc28:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800bc2c:	b289      	uxth	r1, r1
 800bc2e:	fb02 3306 	mla	r3, r2, r6, r3
 800bc32:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bc36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bc3a:	f84c 1b04 	str.w	r1, [ip], #4
 800bc3e:	dcea      	bgt.n	800bc16 <__multadd+0x12>
 800bc40:	b30e      	cbz	r6, 800bc86 <__multadd+0x82>
 800bc42:	68a3      	ldr	r3, [r4, #8]
 800bc44:	42ab      	cmp	r3, r5
 800bc46:	dc19      	bgt.n	800bc7c <__multadd+0x78>
 800bc48:	6861      	ldr	r1, [r4, #4]
 800bc4a:	4638      	mov	r0, r7
 800bc4c:	3101      	adds	r1, #1
 800bc4e:	f7ff ff77 	bl	800bb40 <_Balloc>
 800bc52:	4680      	mov	r8, r0
 800bc54:	b928      	cbnz	r0, 800bc62 <__multadd+0x5e>
 800bc56:	4602      	mov	r2, r0
 800bc58:	4b0c      	ldr	r3, [pc, #48]	@ (800bc8c <__multadd+0x88>)
 800bc5a:	21ba      	movs	r1, #186	@ 0xba
 800bc5c:	480c      	ldr	r0, [pc, #48]	@ (800bc90 <__multadd+0x8c>)
 800bc5e:	f000 fdad 	bl	800c7bc <__assert_func>
 800bc62:	6922      	ldr	r2, [r4, #16]
 800bc64:	f104 010c 	add.w	r1, r4, #12
 800bc68:	300c      	adds	r0, #12
 800bc6a:	3202      	adds	r2, #2
 800bc6c:	0092      	lsls	r2, r2, #2
 800bc6e:	f7ff f806 	bl	800ac7e <memcpy>
 800bc72:	4621      	mov	r1, r4
 800bc74:	4644      	mov	r4, r8
 800bc76:	4638      	mov	r0, r7
 800bc78:	f7ff ffa2 	bl	800bbc0 <_Bfree>
 800bc7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bc80:	3501      	adds	r5, #1
 800bc82:	615e      	str	r6, [r3, #20]
 800bc84:	6125      	str	r5, [r4, #16]
 800bc86:	4620      	mov	r0, r4
 800bc88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc8c:	0800cbe0 	.word	0x0800cbe0
 800bc90:	0800cbf1 	.word	0x0800cbf1

0800bc94 <__hi0bits>:
 800bc94:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bc98:	4603      	mov	r3, r0
 800bc9a:	bf36      	itet	cc
 800bc9c:	0403      	lslcc	r3, r0, #16
 800bc9e:	2000      	movcs	r0, #0
 800bca0:	2010      	movcc	r0, #16
 800bca2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bca6:	bf3c      	itt	cc
 800bca8:	021b      	lslcc	r3, r3, #8
 800bcaa:	3008      	addcc	r0, #8
 800bcac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bcb0:	bf3c      	itt	cc
 800bcb2:	011b      	lslcc	r3, r3, #4
 800bcb4:	3004      	addcc	r0, #4
 800bcb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcba:	bf3c      	itt	cc
 800bcbc:	009b      	lslcc	r3, r3, #2
 800bcbe:	3002      	addcc	r0, #2
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	db05      	blt.n	800bcd0 <__hi0bits+0x3c>
 800bcc4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bcc8:	f100 0001 	add.w	r0, r0, #1
 800bccc:	bf08      	it	eq
 800bcce:	2020      	moveq	r0, #32
 800bcd0:	4770      	bx	lr

0800bcd2 <__lo0bits>:
 800bcd2:	6803      	ldr	r3, [r0, #0]
 800bcd4:	4602      	mov	r2, r0
 800bcd6:	f013 0007 	ands.w	r0, r3, #7
 800bcda:	d00b      	beq.n	800bcf4 <__lo0bits+0x22>
 800bcdc:	07d9      	lsls	r1, r3, #31
 800bcde:	d421      	bmi.n	800bd24 <__lo0bits+0x52>
 800bce0:	0798      	lsls	r0, r3, #30
 800bce2:	bf47      	ittee	mi
 800bce4:	085b      	lsrmi	r3, r3, #1
 800bce6:	2001      	movmi	r0, #1
 800bce8:	089b      	lsrpl	r3, r3, #2
 800bcea:	2002      	movpl	r0, #2
 800bcec:	bf4c      	ite	mi
 800bcee:	6013      	strmi	r3, [r2, #0]
 800bcf0:	6013      	strpl	r3, [r2, #0]
 800bcf2:	4770      	bx	lr
 800bcf4:	b299      	uxth	r1, r3
 800bcf6:	b909      	cbnz	r1, 800bcfc <__lo0bits+0x2a>
 800bcf8:	0c1b      	lsrs	r3, r3, #16
 800bcfa:	2010      	movs	r0, #16
 800bcfc:	b2d9      	uxtb	r1, r3
 800bcfe:	b909      	cbnz	r1, 800bd04 <__lo0bits+0x32>
 800bd00:	3008      	adds	r0, #8
 800bd02:	0a1b      	lsrs	r3, r3, #8
 800bd04:	0719      	lsls	r1, r3, #28
 800bd06:	bf04      	itt	eq
 800bd08:	091b      	lsreq	r3, r3, #4
 800bd0a:	3004      	addeq	r0, #4
 800bd0c:	0799      	lsls	r1, r3, #30
 800bd0e:	bf04      	itt	eq
 800bd10:	089b      	lsreq	r3, r3, #2
 800bd12:	3002      	addeq	r0, #2
 800bd14:	07d9      	lsls	r1, r3, #31
 800bd16:	d403      	bmi.n	800bd20 <__lo0bits+0x4e>
 800bd18:	085b      	lsrs	r3, r3, #1
 800bd1a:	f100 0001 	add.w	r0, r0, #1
 800bd1e:	d003      	beq.n	800bd28 <__lo0bits+0x56>
 800bd20:	6013      	str	r3, [r2, #0]
 800bd22:	4770      	bx	lr
 800bd24:	2000      	movs	r0, #0
 800bd26:	4770      	bx	lr
 800bd28:	2020      	movs	r0, #32
 800bd2a:	4770      	bx	lr

0800bd2c <__i2b>:
 800bd2c:	b510      	push	{r4, lr}
 800bd2e:	460c      	mov	r4, r1
 800bd30:	2101      	movs	r1, #1
 800bd32:	f7ff ff05 	bl	800bb40 <_Balloc>
 800bd36:	4602      	mov	r2, r0
 800bd38:	b928      	cbnz	r0, 800bd46 <__i2b+0x1a>
 800bd3a:	4b05      	ldr	r3, [pc, #20]	@ (800bd50 <__i2b+0x24>)
 800bd3c:	f240 1145 	movw	r1, #325	@ 0x145
 800bd40:	4804      	ldr	r0, [pc, #16]	@ (800bd54 <__i2b+0x28>)
 800bd42:	f000 fd3b 	bl	800c7bc <__assert_func>
 800bd46:	2301      	movs	r3, #1
 800bd48:	6144      	str	r4, [r0, #20]
 800bd4a:	6103      	str	r3, [r0, #16]
 800bd4c:	bd10      	pop	{r4, pc}
 800bd4e:	bf00      	nop
 800bd50:	0800cbe0 	.word	0x0800cbe0
 800bd54:	0800cbf1 	.word	0x0800cbf1

0800bd58 <__multiply>:
 800bd58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd5c:	4614      	mov	r4, r2
 800bd5e:	690a      	ldr	r2, [r1, #16]
 800bd60:	460f      	mov	r7, r1
 800bd62:	b085      	sub	sp, #20
 800bd64:	6923      	ldr	r3, [r4, #16]
 800bd66:	429a      	cmp	r2, r3
 800bd68:	bfa2      	ittt	ge
 800bd6a:	4623      	movge	r3, r4
 800bd6c:	460c      	movge	r4, r1
 800bd6e:	461f      	movge	r7, r3
 800bd70:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bd74:	68a3      	ldr	r3, [r4, #8]
 800bd76:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bd7a:	6861      	ldr	r1, [r4, #4]
 800bd7c:	eb0a 0609 	add.w	r6, sl, r9
 800bd80:	42b3      	cmp	r3, r6
 800bd82:	bfb8      	it	lt
 800bd84:	3101      	addlt	r1, #1
 800bd86:	f7ff fedb 	bl	800bb40 <_Balloc>
 800bd8a:	b930      	cbnz	r0, 800bd9a <__multiply+0x42>
 800bd8c:	4602      	mov	r2, r0
 800bd8e:	4b45      	ldr	r3, [pc, #276]	@ (800bea4 <__multiply+0x14c>)
 800bd90:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bd94:	4844      	ldr	r0, [pc, #272]	@ (800bea8 <__multiply+0x150>)
 800bd96:	f000 fd11 	bl	800c7bc <__assert_func>
 800bd9a:	f100 0514 	add.w	r5, r0, #20
 800bd9e:	2200      	movs	r2, #0
 800bda0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bda4:	462b      	mov	r3, r5
 800bda6:	4543      	cmp	r3, r8
 800bda8:	d321      	bcc.n	800bdee <__multiply+0x96>
 800bdaa:	f107 0114 	add.w	r1, r7, #20
 800bdae:	f104 0214 	add.w	r2, r4, #20
 800bdb2:	f104 0715 	add.w	r7, r4, #21
 800bdb6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bdba:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bdbe:	9302      	str	r3, [sp, #8]
 800bdc0:	1b13      	subs	r3, r2, r4
 800bdc2:	3b15      	subs	r3, #21
 800bdc4:	f023 0303 	bic.w	r3, r3, #3
 800bdc8:	3304      	adds	r3, #4
 800bdca:	42ba      	cmp	r2, r7
 800bdcc:	bf38      	it	cc
 800bdce:	2304      	movcc	r3, #4
 800bdd0:	9301      	str	r3, [sp, #4]
 800bdd2:	9b02      	ldr	r3, [sp, #8]
 800bdd4:	9103      	str	r1, [sp, #12]
 800bdd6:	428b      	cmp	r3, r1
 800bdd8:	d80c      	bhi.n	800bdf4 <__multiply+0x9c>
 800bdda:	2e00      	cmp	r6, #0
 800bddc:	dd03      	ble.n	800bde6 <__multiply+0x8e>
 800bdde:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d05b      	beq.n	800be9e <__multiply+0x146>
 800bde6:	6106      	str	r6, [r0, #16]
 800bde8:	b005      	add	sp, #20
 800bdea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdee:	f843 2b04 	str.w	r2, [r3], #4
 800bdf2:	e7d8      	b.n	800bda6 <__multiply+0x4e>
 800bdf4:	f8b1 a000 	ldrh.w	sl, [r1]
 800bdf8:	f1ba 0f00 	cmp.w	sl, #0
 800bdfc:	d024      	beq.n	800be48 <__multiply+0xf0>
 800bdfe:	f104 0e14 	add.w	lr, r4, #20
 800be02:	46a9      	mov	r9, r5
 800be04:	f04f 0c00 	mov.w	ip, #0
 800be08:	f85e 7b04 	ldr.w	r7, [lr], #4
 800be0c:	f8d9 3000 	ldr.w	r3, [r9]
 800be10:	fa1f fb87 	uxth.w	fp, r7
 800be14:	4572      	cmp	r2, lr
 800be16:	b29b      	uxth	r3, r3
 800be18:	fb0a 330b 	mla	r3, sl, fp, r3
 800be1c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800be20:	f8d9 7000 	ldr.w	r7, [r9]
 800be24:	4463      	add	r3, ip
 800be26:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800be2a:	fb0a c70b 	mla	r7, sl, fp, ip
 800be2e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800be32:	b29b      	uxth	r3, r3
 800be34:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800be38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800be3c:	f849 3b04 	str.w	r3, [r9], #4
 800be40:	d8e2      	bhi.n	800be08 <__multiply+0xb0>
 800be42:	9b01      	ldr	r3, [sp, #4]
 800be44:	f845 c003 	str.w	ip, [r5, r3]
 800be48:	9b03      	ldr	r3, [sp, #12]
 800be4a:	3104      	adds	r1, #4
 800be4c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800be50:	f1b9 0f00 	cmp.w	r9, #0
 800be54:	d021      	beq.n	800be9a <__multiply+0x142>
 800be56:	682b      	ldr	r3, [r5, #0]
 800be58:	f104 0c14 	add.w	ip, r4, #20
 800be5c:	46ae      	mov	lr, r5
 800be5e:	f04f 0a00 	mov.w	sl, #0
 800be62:	f8bc b000 	ldrh.w	fp, [ip]
 800be66:	b29b      	uxth	r3, r3
 800be68:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800be6c:	fb09 770b 	mla	r7, r9, fp, r7
 800be70:	4457      	add	r7, sl
 800be72:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800be76:	f84e 3b04 	str.w	r3, [lr], #4
 800be7a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800be7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be82:	f8be 3000 	ldrh.w	r3, [lr]
 800be86:	4562      	cmp	r2, ip
 800be88:	fb09 330a 	mla	r3, r9, sl, r3
 800be8c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800be90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be94:	d8e5      	bhi.n	800be62 <__multiply+0x10a>
 800be96:	9f01      	ldr	r7, [sp, #4]
 800be98:	51eb      	str	r3, [r5, r7]
 800be9a:	3504      	adds	r5, #4
 800be9c:	e799      	b.n	800bdd2 <__multiply+0x7a>
 800be9e:	3e01      	subs	r6, #1
 800bea0:	e79b      	b.n	800bdda <__multiply+0x82>
 800bea2:	bf00      	nop
 800bea4:	0800cbe0 	.word	0x0800cbe0
 800bea8:	0800cbf1 	.word	0x0800cbf1

0800beac <__pow5mult>:
 800beac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800beb0:	4615      	mov	r5, r2
 800beb2:	f012 0203 	ands.w	r2, r2, #3
 800beb6:	4607      	mov	r7, r0
 800beb8:	460e      	mov	r6, r1
 800beba:	d007      	beq.n	800becc <__pow5mult+0x20>
 800bebc:	3a01      	subs	r2, #1
 800bebe:	4c25      	ldr	r4, [pc, #148]	@ (800bf54 <__pow5mult+0xa8>)
 800bec0:	2300      	movs	r3, #0
 800bec2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bec6:	f7ff fe9d 	bl	800bc04 <__multadd>
 800beca:	4606      	mov	r6, r0
 800becc:	10ad      	asrs	r5, r5, #2
 800bece:	d03d      	beq.n	800bf4c <__pow5mult+0xa0>
 800bed0:	69fc      	ldr	r4, [r7, #28]
 800bed2:	b97c      	cbnz	r4, 800bef4 <__pow5mult+0x48>
 800bed4:	2010      	movs	r0, #16
 800bed6:	f7ff fd7d 	bl	800b9d4 <malloc>
 800beda:	4602      	mov	r2, r0
 800bedc:	61f8      	str	r0, [r7, #28]
 800bede:	b928      	cbnz	r0, 800beec <__pow5mult+0x40>
 800bee0:	4b1d      	ldr	r3, [pc, #116]	@ (800bf58 <__pow5mult+0xac>)
 800bee2:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bee6:	481d      	ldr	r0, [pc, #116]	@ (800bf5c <__pow5mult+0xb0>)
 800bee8:	f000 fc68 	bl	800c7bc <__assert_func>
 800beec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bef0:	6004      	str	r4, [r0, #0]
 800bef2:	60c4      	str	r4, [r0, #12]
 800bef4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bef8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800befc:	b94c      	cbnz	r4, 800bf12 <__pow5mult+0x66>
 800befe:	f240 2171 	movw	r1, #625	@ 0x271
 800bf02:	4638      	mov	r0, r7
 800bf04:	f7ff ff12 	bl	800bd2c <__i2b>
 800bf08:	2300      	movs	r3, #0
 800bf0a:	4604      	mov	r4, r0
 800bf0c:	f8c8 0008 	str.w	r0, [r8, #8]
 800bf10:	6003      	str	r3, [r0, #0]
 800bf12:	f04f 0900 	mov.w	r9, #0
 800bf16:	07eb      	lsls	r3, r5, #31
 800bf18:	d50a      	bpl.n	800bf30 <__pow5mult+0x84>
 800bf1a:	4631      	mov	r1, r6
 800bf1c:	4622      	mov	r2, r4
 800bf1e:	4638      	mov	r0, r7
 800bf20:	f7ff ff1a 	bl	800bd58 <__multiply>
 800bf24:	4680      	mov	r8, r0
 800bf26:	4631      	mov	r1, r6
 800bf28:	4638      	mov	r0, r7
 800bf2a:	4646      	mov	r6, r8
 800bf2c:	f7ff fe48 	bl	800bbc0 <_Bfree>
 800bf30:	106d      	asrs	r5, r5, #1
 800bf32:	d00b      	beq.n	800bf4c <__pow5mult+0xa0>
 800bf34:	6820      	ldr	r0, [r4, #0]
 800bf36:	b938      	cbnz	r0, 800bf48 <__pow5mult+0x9c>
 800bf38:	4622      	mov	r2, r4
 800bf3a:	4621      	mov	r1, r4
 800bf3c:	4638      	mov	r0, r7
 800bf3e:	f7ff ff0b 	bl	800bd58 <__multiply>
 800bf42:	6020      	str	r0, [r4, #0]
 800bf44:	f8c0 9000 	str.w	r9, [r0]
 800bf48:	4604      	mov	r4, r0
 800bf4a:	e7e4      	b.n	800bf16 <__pow5mult+0x6a>
 800bf4c:	4630      	mov	r0, r6
 800bf4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf52:	bf00      	nop
 800bf54:	0800cc4c 	.word	0x0800cc4c
 800bf58:	0800cb71 	.word	0x0800cb71
 800bf5c:	0800cbf1 	.word	0x0800cbf1

0800bf60 <__lshift>:
 800bf60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf64:	460c      	mov	r4, r1
 800bf66:	4607      	mov	r7, r0
 800bf68:	4691      	mov	r9, r2
 800bf6a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bf6e:	6923      	ldr	r3, [r4, #16]
 800bf70:	6849      	ldr	r1, [r1, #4]
 800bf72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bf76:	68a3      	ldr	r3, [r4, #8]
 800bf78:	f108 0601 	add.w	r6, r8, #1
 800bf7c:	42b3      	cmp	r3, r6
 800bf7e:	db0b      	blt.n	800bf98 <__lshift+0x38>
 800bf80:	4638      	mov	r0, r7
 800bf82:	f7ff fddd 	bl	800bb40 <_Balloc>
 800bf86:	4605      	mov	r5, r0
 800bf88:	b948      	cbnz	r0, 800bf9e <__lshift+0x3e>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	4b28      	ldr	r3, [pc, #160]	@ (800c030 <__lshift+0xd0>)
 800bf8e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bf92:	4828      	ldr	r0, [pc, #160]	@ (800c034 <__lshift+0xd4>)
 800bf94:	f000 fc12 	bl	800c7bc <__assert_func>
 800bf98:	3101      	adds	r1, #1
 800bf9a:	005b      	lsls	r3, r3, #1
 800bf9c:	e7ee      	b.n	800bf7c <__lshift+0x1c>
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	f100 0114 	add.w	r1, r0, #20
 800bfa4:	f100 0210 	add.w	r2, r0, #16
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	4553      	cmp	r3, sl
 800bfac:	db33      	blt.n	800c016 <__lshift+0xb6>
 800bfae:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bfb2:	f104 0314 	add.w	r3, r4, #20
 800bfb6:	6920      	ldr	r0, [r4, #16]
 800bfb8:	f019 091f 	ands.w	r9, r9, #31
 800bfbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bfc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bfc4:	d02b      	beq.n	800c01e <__lshift+0xbe>
 800bfc6:	f1c9 0e20 	rsb	lr, r9, #32
 800bfca:	468a      	mov	sl, r1
 800bfcc:	2200      	movs	r2, #0
 800bfce:	6818      	ldr	r0, [r3, #0]
 800bfd0:	fa00 f009 	lsl.w	r0, r0, r9
 800bfd4:	4310      	orrs	r0, r2
 800bfd6:	f84a 0b04 	str.w	r0, [sl], #4
 800bfda:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfde:	459c      	cmp	ip, r3
 800bfe0:	fa22 f20e 	lsr.w	r2, r2, lr
 800bfe4:	d8f3      	bhi.n	800bfce <__lshift+0x6e>
 800bfe6:	ebac 0304 	sub.w	r3, ip, r4
 800bfea:	f104 0015 	add.w	r0, r4, #21
 800bfee:	3b15      	subs	r3, #21
 800bff0:	f023 0303 	bic.w	r3, r3, #3
 800bff4:	3304      	adds	r3, #4
 800bff6:	4584      	cmp	ip, r0
 800bff8:	bf38      	it	cc
 800bffa:	2304      	movcc	r3, #4
 800bffc:	50ca      	str	r2, [r1, r3]
 800bffe:	b10a      	cbz	r2, 800c004 <__lshift+0xa4>
 800c000:	f108 0602 	add.w	r6, r8, #2
 800c004:	3e01      	subs	r6, #1
 800c006:	4638      	mov	r0, r7
 800c008:	4621      	mov	r1, r4
 800c00a:	612e      	str	r6, [r5, #16]
 800c00c:	f7ff fdd8 	bl	800bbc0 <_Bfree>
 800c010:	4628      	mov	r0, r5
 800c012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c016:	3301      	adds	r3, #1
 800c018:	f842 0f04 	str.w	r0, [r2, #4]!
 800c01c:	e7c5      	b.n	800bfaa <__lshift+0x4a>
 800c01e:	3904      	subs	r1, #4
 800c020:	f853 2b04 	ldr.w	r2, [r3], #4
 800c024:	459c      	cmp	ip, r3
 800c026:	f841 2f04 	str.w	r2, [r1, #4]!
 800c02a:	d8f9      	bhi.n	800c020 <__lshift+0xc0>
 800c02c:	e7ea      	b.n	800c004 <__lshift+0xa4>
 800c02e:	bf00      	nop
 800c030:	0800cbe0 	.word	0x0800cbe0
 800c034:	0800cbf1 	.word	0x0800cbf1

0800c038 <__mcmp>:
 800c038:	4603      	mov	r3, r0
 800c03a:	690a      	ldr	r2, [r1, #16]
 800c03c:	6900      	ldr	r0, [r0, #16]
 800c03e:	1a80      	subs	r0, r0, r2
 800c040:	b530      	push	{r4, r5, lr}
 800c042:	d10e      	bne.n	800c062 <__mcmp+0x2a>
 800c044:	3314      	adds	r3, #20
 800c046:	3114      	adds	r1, #20
 800c048:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c04c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c050:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c054:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c058:	4295      	cmp	r5, r2
 800c05a:	d003      	beq.n	800c064 <__mcmp+0x2c>
 800c05c:	d205      	bcs.n	800c06a <__mcmp+0x32>
 800c05e:	f04f 30ff 	mov.w	r0, #4294967295
 800c062:	bd30      	pop	{r4, r5, pc}
 800c064:	42a3      	cmp	r3, r4
 800c066:	d3f3      	bcc.n	800c050 <__mcmp+0x18>
 800c068:	e7fb      	b.n	800c062 <__mcmp+0x2a>
 800c06a:	2001      	movs	r0, #1
 800c06c:	e7f9      	b.n	800c062 <__mcmp+0x2a>
	...

0800c070 <__mdiff>:
 800c070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c074:	4689      	mov	r9, r1
 800c076:	4606      	mov	r6, r0
 800c078:	4611      	mov	r1, r2
 800c07a:	4614      	mov	r4, r2
 800c07c:	4648      	mov	r0, r9
 800c07e:	f7ff ffdb 	bl	800c038 <__mcmp>
 800c082:	1e05      	subs	r5, r0, #0
 800c084:	d112      	bne.n	800c0ac <__mdiff+0x3c>
 800c086:	4629      	mov	r1, r5
 800c088:	4630      	mov	r0, r6
 800c08a:	f7ff fd59 	bl	800bb40 <_Balloc>
 800c08e:	4602      	mov	r2, r0
 800c090:	b928      	cbnz	r0, 800c09e <__mdiff+0x2e>
 800c092:	4b41      	ldr	r3, [pc, #260]	@ (800c198 <__mdiff+0x128>)
 800c094:	f240 2137 	movw	r1, #567	@ 0x237
 800c098:	4840      	ldr	r0, [pc, #256]	@ (800c19c <__mdiff+0x12c>)
 800c09a:	f000 fb8f 	bl	800c7bc <__assert_func>
 800c09e:	2301      	movs	r3, #1
 800c0a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c0a4:	4610      	mov	r0, r2
 800c0a6:	b003      	add	sp, #12
 800c0a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ac:	bfbc      	itt	lt
 800c0ae:	464b      	movlt	r3, r9
 800c0b0:	46a1      	movlt	r9, r4
 800c0b2:	4630      	mov	r0, r6
 800c0b4:	bfb8      	it	lt
 800c0b6:	2501      	movlt	r5, #1
 800c0b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c0bc:	bfb4      	ite	lt
 800c0be:	461c      	movlt	r4, r3
 800c0c0:	2500      	movge	r5, #0
 800c0c2:	f7ff fd3d 	bl	800bb40 <_Balloc>
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	b918      	cbnz	r0, 800c0d2 <__mdiff+0x62>
 800c0ca:	4b33      	ldr	r3, [pc, #204]	@ (800c198 <__mdiff+0x128>)
 800c0cc:	f240 2145 	movw	r1, #581	@ 0x245
 800c0d0:	e7e2      	b.n	800c098 <__mdiff+0x28>
 800c0d2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c0d6:	f104 0e14 	add.w	lr, r4, #20
 800c0da:	6926      	ldr	r6, [r4, #16]
 800c0dc:	f100 0b14 	add.w	fp, r0, #20
 800c0e0:	60c5      	str	r5, [r0, #12]
 800c0e2:	f109 0514 	add.w	r5, r9, #20
 800c0e6:	f109 0310 	add.w	r3, r9, #16
 800c0ea:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c0ee:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c0f2:	46d9      	mov	r9, fp
 800c0f4:	f04f 0c00 	mov.w	ip, #0
 800c0f8:	9301      	str	r3, [sp, #4]
 800c0fa:	9b01      	ldr	r3, [sp, #4]
 800c0fc:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c100:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c104:	4576      	cmp	r6, lr
 800c106:	9301      	str	r3, [sp, #4]
 800c108:	fa1f f38a 	uxth.w	r3, sl
 800c10c:	4619      	mov	r1, r3
 800c10e:	b283      	uxth	r3, r0
 800c110:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800c114:	eba1 0303 	sub.w	r3, r1, r3
 800c118:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c11c:	4463      	add	r3, ip
 800c11e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c122:	b29b      	uxth	r3, r3
 800c124:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c128:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c12c:	f849 3b04 	str.w	r3, [r9], #4
 800c130:	d8e3      	bhi.n	800c0fa <__mdiff+0x8a>
 800c132:	1b33      	subs	r3, r6, r4
 800c134:	3415      	adds	r4, #21
 800c136:	3b15      	subs	r3, #21
 800c138:	f023 0303 	bic.w	r3, r3, #3
 800c13c:	3304      	adds	r3, #4
 800c13e:	42a6      	cmp	r6, r4
 800c140:	bf38      	it	cc
 800c142:	2304      	movcc	r3, #4
 800c144:	441d      	add	r5, r3
 800c146:	445b      	add	r3, fp
 800c148:	462c      	mov	r4, r5
 800c14a:	461e      	mov	r6, r3
 800c14c:	4544      	cmp	r4, r8
 800c14e:	d30e      	bcc.n	800c16e <__mdiff+0xfe>
 800c150:	f108 0103 	add.w	r1, r8, #3
 800c154:	1b49      	subs	r1, r1, r5
 800c156:	3d03      	subs	r5, #3
 800c158:	f021 0103 	bic.w	r1, r1, #3
 800c15c:	45a8      	cmp	r8, r5
 800c15e:	bf38      	it	cc
 800c160:	2100      	movcc	r1, #0
 800c162:	440b      	add	r3, r1
 800c164:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c168:	b199      	cbz	r1, 800c192 <__mdiff+0x122>
 800c16a:	6117      	str	r7, [r2, #16]
 800c16c:	e79a      	b.n	800c0a4 <__mdiff+0x34>
 800c16e:	f854 1b04 	ldr.w	r1, [r4], #4
 800c172:	46e6      	mov	lr, ip
 800c174:	fa1f fc81 	uxth.w	ip, r1
 800c178:	0c08      	lsrs	r0, r1, #16
 800c17a:	4471      	add	r1, lr
 800c17c:	44f4      	add	ip, lr
 800c17e:	b289      	uxth	r1, r1
 800c180:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c184:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c188:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c18c:	f846 1b04 	str.w	r1, [r6], #4
 800c190:	e7dc      	b.n	800c14c <__mdiff+0xdc>
 800c192:	3f01      	subs	r7, #1
 800c194:	e7e6      	b.n	800c164 <__mdiff+0xf4>
 800c196:	bf00      	nop
 800c198:	0800cbe0 	.word	0x0800cbe0
 800c19c:	0800cbf1 	.word	0x0800cbf1

0800c1a0 <__d2b>:
 800c1a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c1a4:	460f      	mov	r7, r1
 800c1a6:	2101      	movs	r1, #1
 800c1a8:	4616      	mov	r6, r2
 800c1aa:	ec59 8b10 	vmov	r8, r9, d0
 800c1ae:	f7ff fcc7 	bl	800bb40 <_Balloc>
 800c1b2:	4604      	mov	r4, r0
 800c1b4:	b930      	cbnz	r0, 800c1c4 <__d2b+0x24>
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	4b23      	ldr	r3, [pc, #140]	@ (800c248 <__d2b+0xa8>)
 800c1ba:	f240 310f 	movw	r1, #783	@ 0x30f
 800c1be:	4823      	ldr	r0, [pc, #140]	@ (800c24c <__d2b+0xac>)
 800c1c0:	f000 fafc 	bl	800c7bc <__assert_func>
 800c1c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c1c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c1cc:	b10d      	cbz	r5, 800c1d2 <__d2b+0x32>
 800c1ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c1d2:	9301      	str	r3, [sp, #4]
 800c1d4:	f1b8 0300 	subs.w	r3, r8, #0
 800c1d8:	d023      	beq.n	800c222 <__d2b+0x82>
 800c1da:	4668      	mov	r0, sp
 800c1dc:	9300      	str	r3, [sp, #0]
 800c1de:	f7ff fd78 	bl	800bcd2 <__lo0bits>
 800c1e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c1e6:	b1d0      	cbz	r0, 800c21e <__d2b+0x7e>
 800c1e8:	f1c0 0320 	rsb	r3, r0, #32
 800c1ec:	fa02 f303 	lsl.w	r3, r2, r3
 800c1f0:	40c2      	lsrs	r2, r0
 800c1f2:	430b      	orrs	r3, r1
 800c1f4:	9201      	str	r2, [sp, #4]
 800c1f6:	6163      	str	r3, [r4, #20]
 800c1f8:	9b01      	ldr	r3, [sp, #4]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	61a3      	str	r3, [r4, #24]
 800c1fe:	bf0c      	ite	eq
 800c200:	2201      	moveq	r2, #1
 800c202:	2202      	movne	r2, #2
 800c204:	6122      	str	r2, [r4, #16]
 800c206:	b1a5      	cbz	r5, 800c232 <__d2b+0x92>
 800c208:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c20c:	4405      	add	r5, r0
 800c20e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c212:	603d      	str	r5, [r7, #0]
 800c214:	6030      	str	r0, [r6, #0]
 800c216:	4620      	mov	r0, r4
 800c218:	b003      	add	sp, #12
 800c21a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c21e:	6161      	str	r1, [r4, #20]
 800c220:	e7ea      	b.n	800c1f8 <__d2b+0x58>
 800c222:	a801      	add	r0, sp, #4
 800c224:	f7ff fd55 	bl	800bcd2 <__lo0bits>
 800c228:	9b01      	ldr	r3, [sp, #4]
 800c22a:	3020      	adds	r0, #32
 800c22c:	2201      	movs	r2, #1
 800c22e:	6163      	str	r3, [r4, #20]
 800c230:	e7e8      	b.n	800c204 <__d2b+0x64>
 800c232:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c236:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c23a:	6038      	str	r0, [r7, #0]
 800c23c:	6918      	ldr	r0, [r3, #16]
 800c23e:	f7ff fd29 	bl	800bc94 <__hi0bits>
 800c242:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c246:	e7e5      	b.n	800c214 <__d2b+0x74>
 800c248:	0800cbe0 	.word	0x0800cbe0
 800c24c:	0800cbf1 	.word	0x0800cbf1

0800c250 <__sfputc_r>:
 800c250:	6893      	ldr	r3, [r2, #8]
 800c252:	3b01      	subs	r3, #1
 800c254:	2b00      	cmp	r3, #0
 800c256:	6093      	str	r3, [r2, #8]
 800c258:	b410      	push	{r4}
 800c25a:	da08      	bge.n	800c26e <__sfputc_r+0x1e>
 800c25c:	6994      	ldr	r4, [r2, #24]
 800c25e:	42a3      	cmp	r3, r4
 800c260:	db01      	blt.n	800c266 <__sfputc_r+0x16>
 800c262:	290a      	cmp	r1, #10
 800c264:	d103      	bne.n	800c26e <__sfputc_r+0x1e>
 800c266:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c26a:	f7fe bbc6 	b.w	800a9fa <__swbuf_r>
 800c26e:	6813      	ldr	r3, [r2, #0]
 800c270:	1c58      	adds	r0, r3, #1
 800c272:	6010      	str	r0, [r2, #0]
 800c274:	4608      	mov	r0, r1
 800c276:	7019      	strb	r1, [r3, #0]
 800c278:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c27c:	4770      	bx	lr

0800c27e <__sfputs_r>:
 800c27e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c280:	4606      	mov	r6, r0
 800c282:	460f      	mov	r7, r1
 800c284:	4614      	mov	r4, r2
 800c286:	18d5      	adds	r5, r2, r3
 800c288:	42ac      	cmp	r4, r5
 800c28a:	d101      	bne.n	800c290 <__sfputs_r+0x12>
 800c28c:	2000      	movs	r0, #0
 800c28e:	e007      	b.n	800c2a0 <__sfputs_r+0x22>
 800c290:	463a      	mov	r2, r7
 800c292:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c296:	4630      	mov	r0, r6
 800c298:	f7ff ffda 	bl	800c250 <__sfputc_r>
 800c29c:	1c43      	adds	r3, r0, #1
 800c29e:	d1f3      	bne.n	800c288 <__sfputs_r+0xa>
 800c2a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c2a4 <_vfiprintf_r>:
 800c2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2a8:	460d      	mov	r5, r1
 800c2aa:	b09d      	sub	sp, #116	@ 0x74
 800c2ac:	4614      	mov	r4, r2
 800c2ae:	4698      	mov	r8, r3
 800c2b0:	4606      	mov	r6, r0
 800c2b2:	b118      	cbz	r0, 800c2bc <_vfiprintf_r+0x18>
 800c2b4:	6a03      	ldr	r3, [r0, #32]
 800c2b6:	b90b      	cbnz	r3, 800c2bc <_vfiprintf_r+0x18>
 800c2b8:	f7fe faae 	bl	800a818 <__sinit>
 800c2bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c2be:	07d9      	lsls	r1, r3, #31
 800c2c0:	d405      	bmi.n	800c2ce <_vfiprintf_r+0x2a>
 800c2c2:	89ab      	ldrh	r3, [r5, #12]
 800c2c4:	059a      	lsls	r2, r3, #22
 800c2c6:	d402      	bmi.n	800c2ce <_vfiprintf_r+0x2a>
 800c2c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c2ca:	f7fe fcc8 	bl	800ac5e <__retarget_lock_acquire_recursive>
 800c2ce:	89ab      	ldrh	r3, [r5, #12]
 800c2d0:	071b      	lsls	r3, r3, #28
 800c2d2:	d501      	bpl.n	800c2d8 <_vfiprintf_r+0x34>
 800c2d4:	692b      	ldr	r3, [r5, #16]
 800c2d6:	b99b      	cbnz	r3, 800c300 <_vfiprintf_r+0x5c>
 800c2d8:	4629      	mov	r1, r5
 800c2da:	4630      	mov	r0, r6
 800c2dc:	f7fe fbcc 	bl	800aa78 <__swsetup_r>
 800c2e0:	b170      	cbz	r0, 800c300 <_vfiprintf_r+0x5c>
 800c2e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c2e4:	07dc      	lsls	r4, r3, #31
 800c2e6:	d504      	bpl.n	800c2f2 <_vfiprintf_r+0x4e>
 800c2e8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2ec:	b01d      	add	sp, #116	@ 0x74
 800c2ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2f2:	89ab      	ldrh	r3, [r5, #12]
 800c2f4:	0598      	lsls	r0, r3, #22
 800c2f6:	d4f7      	bmi.n	800c2e8 <_vfiprintf_r+0x44>
 800c2f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c2fa:	f7fe fcb1 	bl	800ac60 <__retarget_lock_release_recursive>
 800c2fe:	e7f3      	b.n	800c2e8 <_vfiprintf_r+0x44>
 800c300:	2300      	movs	r3, #0
 800c302:	f8cd 800c 	str.w	r8, [sp, #12]
 800c306:	f04f 0901 	mov.w	r9, #1
 800c30a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800c4c0 <_vfiprintf_r+0x21c>
 800c30e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c310:	2320      	movs	r3, #32
 800c312:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c316:	2330      	movs	r3, #48	@ 0x30
 800c318:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c31c:	4623      	mov	r3, r4
 800c31e:	469a      	mov	sl, r3
 800c320:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c324:	b10a      	cbz	r2, 800c32a <_vfiprintf_r+0x86>
 800c326:	2a25      	cmp	r2, #37	@ 0x25
 800c328:	d1f9      	bne.n	800c31e <_vfiprintf_r+0x7a>
 800c32a:	ebba 0b04 	subs.w	fp, sl, r4
 800c32e:	d00b      	beq.n	800c348 <_vfiprintf_r+0xa4>
 800c330:	465b      	mov	r3, fp
 800c332:	4622      	mov	r2, r4
 800c334:	4629      	mov	r1, r5
 800c336:	4630      	mov	r0, r6
 800c338:	f7ff ffa1 	bl	800c27e <__sfputs_r>
 800c33c:	3001      	adds	r0, #1
 800c33e:	f000 80a7 	beq.w	800c490 <_vfiprintf_r+0x1ec>
 800c342:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c344:	445a      	add	r2, fp
 800c346:	9209      	str	r2, [sp, #36]	@ 0x24
 800c348:	f89a 3000 	ldrb.w	r3, [sl]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	f000 809f 	beq.w	800c490 <_vfiprintf_r+0x1ec>
 800c352:	2300      	movs	r3, #0
 800c354:	f04f 32ff 	mov.w	r2, #4294967295
 800c358:	f10a 0a01 	add.w	sl, sl, #1
 800c35c:	9304      	str	r3, [sp, #16]
 800c35e:	9307      	str	r3, [sp, #28]
 800c360:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c364:	931a      	str	r3, [sp, #104]	@ 0x68
 800c366:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c36a:	4654      	mov	r4, sl
 800c36c:	2205      	movs	r2, #5
 800c36e:	4854      	ldr	r0, [pc, #336]	@ (800c4c0 <_vfiprintf_r+0x21c>)
 800c370:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c374:	f7fe fc75 	bl	800ac62 <memchr>
 800c378:	9a04      	ldr	r2, [sp, #16]
 800c37a:	b9d8      	cbnz	r0, 800c3b4 <_vfiprintf_r+0x110>
 800c37c:	06d1      	lsls	r1, r2, #27
 800c37e:	bf44      	itt	mi
 800c380:	2320      	movmi	r3, #32
 800c382:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c386:	0713      	lsls	r3, r2, #28
 800c388:	bf44      	itt	mi
 800c38a:	232b      	movmi	r3, #43	@ 0x2b
 800c38c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c390:	f89a 3000 	ldrb.w	r3, [sl]
 800c394:	2b2a      	cmp	r3, #42	@ 0x2a
 800c396:	d015      	beq.n	800c3c4 <_vfiprintf_r+0x120>
 800c398:	9a07      	ldr	r2, [sp, #28]
 800c39a:	4654      	mov	r4, sl
 800c39c:	2000      	movs	r0, #0
 800c39e:	f04f 0c0a 	mov.w	ip, #10
 800c3a2:	4621      	mov	r1, r4
 800c3a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3a8:	3b30      	subs	r3, #48	@ 0x30
 800c3aa:	2b09      	cmp	r3, #9
 800c3ac:	d94b      	bls.n	800c446 <_vfiprintf_r+0x1a2>
 800c3ae:	b1b0      	cbz	r0, 800c3de <_vfiprintf_r+0x13a>
 800c3b0:	9207      	str	r2, [sp, #28]
 800c3b2:	e014      	b.n	800c3de <_vfiprintf_r+0x13a>
 800c3b4:	eba0 0308 	sub.w	r3, r0, r8
 800c3b8:	46a2      	mov	sl, r4
 800c3ba:	fa09 f303 	lsl.w	r3, r9, r3
 800c3be:	4313      	orrs	r3, r2
 800c3c0:	9304      	str	r3, [sp, #16]
 800c3c2:	e7d2      	b.n	800c36a <_vfiprintf_r+0xc6>
 800c3c4:	9b03      	ldr	r3, [sp, #12]
 800c3c6:	1d19      	adds	r1, r3, #4
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	9103      	str	r1, [sp, #12]
 800c3ce:	bfbb      	ittet	lt
 800c3d0:	425b      	neglt	r3, r3
 800c3d2:	f042 0202 	orrlt.w	r2, r2, #2
 800c3d6:	9307      	strge	r3, [sp, #28]
 800c3d8:	9307      	strlt	r3, [sp, #28]
 800c3da:	bfb8      	it	lt
 800c3dc:	9204      	strlt	r2, [sp, #16]
 800c3de:	7823      	ldrb	r3, [r4, #0]
 800c3e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800c3e2:	d10a      	bne.n	800c3fa <_vfiprintf_r+0x156>
 800c3e4:	7863      	ldrb	r3, [r4, #1]
 800c3e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3e8:	d132      	bne.n	800c450 <_vfiprintf_r+0x1ac>
 800c3ea:	9b03      	ldr	r3, [sp, #12]
 800c3ec:	3402      	adds	r4, #2
 800c3ee:	1d1a      	adds	r2, r3, #4
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c3f6:	9203      	str	r2, [sp, #12]
 800c3f8:	9305      	str	r3, [sp, #20]
 800c3fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c4d0 <_vfiprintf_r+0x22c>
 800c3fe:	2203      	movs	r2, #3
 800c400:	7821      	ldrb	r1, [r4, #0]
 800c402:	4650      	mov	r0, sl
 800c404:	f7fe fc2d 	bl	800ac62 <memchr>
 800c408:	b138      	cbz	r0, 800c41a <_vfiprintf_r+0x176>
 800c40a:	eba0 000a 	sub.w	r0, r0, sl
 800c40e:	2240      	movs	r2, #64	@ 0x40
 800c410:	9b04      	ldr	r3, [sp, #16]
 800c412:	3401      	adds	r4, #1
 800c414:	4082      	lsls	r2, r0
 800c416:	4313      	orrs	r3, r2
 800c418:	9304      	str	r3, [sp, #16]
 800c41a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c41e:	2206      	movs	r2, #6
 800c420:	4828      	ldr	r0, [pc, #160]	@ (800c4c4 <_vfiprintf_r+0x220>)
 800c422:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c426:	f7fe fc1c 	bl	800ac62 <memchr>
 800c42a:	2800      	cmp	r0, #0
 800c42c:	d03f      	beq.n	800c4ae <_vfiprintf_r+0x20a>
 800c42e:	4b26      	ldr	r3, [pc, #152]	@ (800c4c8 <_vfiprintf_r+0x224>)
 800c430:	bb1b      	cbnz	r3, 800c47a <_vfiprintf_r+0x1d6>
 800c432:	9b03      	ldr	r3, [sp, #12]
 800c434:	3307      	adds	r3, #7
 800c436:	f023 0307 	bic.w	r3, r3, #7
 800c43a:	3308      	adds	r3, #8
 800c43c:	9303      	str	r3, [sp, #12]
 800c43e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c440:	443b      	add	r3, r7
 800c442:	9309      	str	r3, [sp, #36]	@ 0x24
 800c444:	e76a      	b.n	800c31c <_vfiprintf_r+0x78>
 800c446:	fb0c 3202 	mla	r2, ip, r2, r3
 800c44a:	460c      	mov	r4, r1
 800c44c:	2001      	movs	r0, #1
 800c44e:	e7a8      	b.n	800c3a2 <_vfiprintf_r+0xfe>
 800c450:	2300      	movs	r3, #0
 800c452:	3401      	adds	r4, #1
 800c454:	f04f 0c0a 	mov.w	ip, #10
 800c458:	4619      	mov	r1, r3
 800c45a:	9305      	str	r3, [sp, #20]
 800c45c:	4620      	mov	r0, r4
 800c45e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c462:	3a30      	subs	r2, #48	@ 0x30
 800c464:	2a09      	cmp	r2, #9
 800c466:	d903      	bls.n	800c470 <_vfiprintf_r+0x1cc>
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d0c6      	beq.n	800c3fa <_vfiprintf_r+0x156>
 800c46c:	9105      	str	r1, [sp, #20]
 800c46e:	e7c4      	b.n	800c3fa <_vfiprintf_r+0x156>
 800c470:	fb0c 2101 	mla	r1, ip, r1, r2
 800c474:	4604      	mov	r4, r0
 800c476:	2301      	movs	r3, #1
 800c478:	e7f0      	b.n	800c45c <_vfiprintf_r+0x1b8>
 800c47a:	ab03      	add	r3, sp, #12
 800c47c:	462a      	mov	r2, r5
 800c47e:	a904      	add	r1, sp, #16
 800c480:	4630      	mov	r0, r6
 800c482:	9300      	str	r3, [sp, #0]
 800c484:	4b11      	ldr	r3, [pc, #68]	@ (800c4cc <_vfiprintf_r+0x228>)
 800c486:	f7fd fd7f 	bl	8009f88 <_printf_float>
 800c48a:	4607      	mov	r7, r0
 800c48c:	1c78      	adds	r0, r7, #1
 800c48e:	d1d6      	bne.n	800c43e <_vfiprintf_r+0x19a>
 800c490:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c492:	07d9      	lsls	r1, r3, #31
 800c494:	d405      	bmi.n	800c4a2 <_vfiprintf_r+0x1fe>
 800c496:	89ab      	ldrh	r3, [r5, #12]
 800c498:	059a      	lsls	r2, r3, #22
 800c49a:	d402      	bmi.n	800c4a2 <_vfiprintf_r+0x1fe>
 800c49c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c49e:	f7fe fbdf 	bl	800ac60 <__retarget_lock_release_recursive>
 800c4a2:	89ab      	ldrh	r3, [r5, #12]
 800c4a4:	065b      	lsls	r3, r3, #25
 800c4a6:	f53f af1f 	bmi.w	800c2e8 <_vfiprintf_r+0x44>
 800c4aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4ac:	e71e      	b.n	800c2ec <_vfiprintf_r+0x48>
 800c4ae:	ab03      	add	r3, sp, #12
 800c4b0:	462a      	mov	r2, r5
 800c4b2:	a904      	add	r1, sp, #16
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	4b04      	ldr	r3, [pc, #16]	@ (800c4cc <_vfiprintf_r+0x228>)
 800c4ba:	f7fe f801 	bl	800a4c0 <_printf_i>
 800c4be:	e7e4      	b.n	800c48a <_vfiprintf_r+0x1e6>
 800c4c0:	0800cd48 	.word	0x0800cd48
 800c4c4:	0800cd52 	.word	0x0800cd52
 800c4c8:	08009f89 	.word	0x08009f89
 800c4cc:	0800c27f 	.word	0x0800c27f
 800c4d0:	0800cd4e 	.word	0x0800cd4e

0800c4d4 <__sflush_r>:
 800c4d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4dc:	0716      	lsls	r6, r2, #28
 800c4de:	4605      	mov	r5, r0
 800c4e0:	460c      	mov	r4, r1
 800c4e2:	d454      	bmi.n	800c58e <__sflush_r+0xba>
 800c4e4:	684b      	ldr	r3, [r1, #4]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	dc02      	bgt.n	800c4f0 <__sflush_r+0x1c>
 800c4ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	dd48      	ble.n	800c582 <__sflush_r+0xae>
 800c4f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c4f2:	2e00      	cmp	r6, #0
 800c4f4:	d045      	beq.n	800c582 <__sflush_r+0xae>
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c4fc:	682f      	ldr	r7, [r5, #0]
 800c4fe:	6a21      	ldr	r1, [r4, #32]
 800c500:	602b      	str	r3, [r5, #0]
 800c502:	d030      	beq.n	800c566 <__sflush_r+0x92>
 800c504:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c506:	89a3      	ldrh	r3, [r4, #12]
 800c508:	0759      	lsls	r1, r3, #29
 800c50a:	d505      	bpl.n	800c518 <__sflush_r+0x44>
 800c50c:	6863      	ldr	r3, [r4, #4]
 800c50e:	1ad2      	subs	r2, r2, r3
 800c510:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c512:	b10b      	cbz	r3, 800c518 <__sflush_r+0x44>
 800c514:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c516:	1ad2      	subs	r2, r2, r3
 800c518:	2300      	movs	r3, #0
 800c51a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c51c:	6a21      	ldr	r1, [r4, #32]
 800c51e:	4628      	mov	r0, r5
 800c520:	47b0      	blx	r6
 800c522:	1c43      	adds	r3, r0, #1
 800c524:	89a3      	ldrh	r3, [r4, #12]
 800c526:	d106      	bne.n	800c536 <__sflush_r+0x62>
 800c528:	6829      	ldr	r1, [r5, #0]
 800c52a:	291d      	cmp	r1, #29
 800c52c:	d82b      	bhi.n	800c586 <__sflush_r+0xb2>
 800c52e:	4a2a      	ldr	r2, [pc, #168]	@ (800c5d8 <__sflush_r+0x104>)
 800c530:	410a      	asrs	r2, r1
 800c532:	07d6      	lsls	r6, r2, #31
 800c534:	d427      	bmi.n	800c586 <__sflush_r+0xb2>
 800c536:	2200      	movs	r2, #0
 800c538:	04d9      	lsls	r1, r3, #19
 800c53a:	6062      	str	r2, [r4, #4]
 800c53c:	6922      	ldr	r2, [r4, #16]
 800c53e:	6022      	str	r2, [r4, #0]
 800c540:	d504      	bpl.n	800c54c <__sflush_r+0x78>
 800c542:	1c42      	adds	r2, r0, #1
 800c544:	d101      	bne.n	800c54a <__sflush_r+0x76>
 800c546:	682b      	ldr	r3, [r5, #0]
 800c548:	b903      	cbnz	r3, 800c54c <__sflush_r+0x78>
 800c54a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c54c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c54e:	602f      	str	r7, [r5, #0]
 800c550:	b1b9      	cbz	r1, 800c582 <__sflush_r+0xae>
 800c552:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c556:	4299      	cmp	r1, r3
 800c558:	d002      	beq.n	800c560 <__sflush_r+0x8c>
 800c55a:	4628      	mov	r0, r5
 800c55c:	f7ff f9f0 	bl	800b940 <_free_r>
 800c560:	2300      	movs	r3, #0
 800c562:	6363      	str	r3, [r4, #52]	@ 0x34
 800c564:	e00d      	b.n	800c582 <__sflush_r+0xae>
 800c566:	2301      	movs	r3, #1
 800c568:	4628      	mov	r0, r5
 800c56a:	47b0      	blx	r6
 800c56c:	4602      	mov	r2, r0
 800c56e:	1c50      	adds	r0, r2, #1
 800c570:	d1c9      	bne.n	800c506 <__sflush_r+0x32>
 800c572:	682b      	ldr	r3, [r5, #0]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d0c6      	beq.n	800c506 <__sflush_r+0x32>
 800c578:	2b1d      	cmp	r3, #29
 800c57a:	d001      	beq.n	800c580 <__sflush_r+0xac>
 800c57c:	2b16      	cmp	r3, #22
 800c57e:	d11d      	bne.n	800c5bc <__sflush_r+0xe8>
 800c580:	602f      	str	r7, [r5, #0]
 800c582:	2000      	movs	r0, #0
 800c584:	e021      	b.n	800c5ca <__sflush_r+0xf6>
 800c586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c58a:	b21b      	sxth	r3, r3
 800c58c:	e01a      	b.n	800c5c4 <__sflush_r+0xf0>
 800c58e:	690f      	ldr	r7, [r1, #16]
 800c590:	2f00      	cmp	r7, #0
 800c592:	d0f6      	beq.n	800c582 <__sflush_r+0xae>
 800c594:	0793      	lsls	r3, r2, #30
 800c596:	680e      	ldr	r6, [r1, #0]
 800c598:	600f      	str	r7, [r1, #0]
 800c59a:	bf0c      	ite	eq
 800c59c:	694b      	ldreq	r3, [r1, #20]
 800c59e:	2300      	movne	r3, #0
 800c5a0:	eba6 0807 	sub.w	r8, r6, r7
 800c5a4:	608b      	str	r3, [r1, #8]
 800c5a6:	f1b8 0f00 	cmp.w	r8, #0
 800c5aa:	ddea      	ble.n	800c582 <__sflush_r+0xae>
 800c5ac:	4643      	mov	r3, r8
 800c5ae:	463a      	mov	r2, r7
 800c5b0:	6a21      	ldr	r1, [r4, #32]
 800c5b2:	4628      	mov	r0, r5
 800c5b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c5b6:	47b0      	blx	r6
 800c5b8:	2800      	cmp	r0, #0
 800c5ba:	dc08      	bgt.n	800c5ce <__sflush_r+0xfa>
 800c5bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c8:	81a3      	strh	r3, [r4, #12]
 800c5ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5ce:	4407      	add	r7, r0
 800c5d0:	eba8 0800 	sub.w	r8, r8, r0
 800c5d4:	e7e7      	b.n	800c5a6 <__sflush_r+0xd2>
 800c5d6:	bf00      	nop
 800c5d8:	dfbffffe 	.word	0xdfbffffe

0800c5dc <_fflush_r>:
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	690b      	ldr	r3, [r1, #16]
 800c5e0:	4605      	mov	r5, r0
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	b913      	cbnz	r3, 800c5ec <_fflush_r+0x10>
 800c5e6:	2500      	movs	r5, #0
 800c5e8:	4628      	mov	r0, r5
 800c5ea:	bd38      	pop	{r3, r4, r5, pc}
 800c5ec:	b118      	cbz	r0, 800c5f6 <_fflush_r+0x1a>
 800c5ee:	6a03      	ldr	r3, [r0, #32]
 800c5f0:	b90b      	cbnz	r3, 800c5f6 <_fflush_r+0x1a>
 800c5f2:	f7fe f911 	bl	800a818 <__sinit>
 800c5f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d0f3      	beq.n	800c5e6 <_fflush_r+0xa>
 800c5fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c600:	07d0      	lsls	r0, r2, #31
 800c602:	d404      	bmi.n	800c60e <_fflush_r+0x32>
 800c604:	0599      	lsls	r1, r3, #22
 800c606:	d402      	bmi.n	800c60e <_fflush_r+0x32>
 800c608:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c60a:	f7fe fb28 	bl	800ac5e <__retarget_lock_acquire_recursive>
 800c60e:	4628      	mov	r0, r5
 800c610:	4621      	mov	r1, r4
 800c612:	f7ff ff5f 	bl	800c4d4 <__sflush_r>
 800c616:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c618:	4605      	mov	r5, r0
 800c61a:	07da      	lsls	r2, r3, #31
 800c61c:	d4e4      	bmi.n	800c5e8 <_fflush_r+0xc>
 800c61e:	89a3      	ldrh	r3, [r4, #12]
 800c620:	059b      	lsls	r3, r3, #22
 800c622:	d4e1      	bmi.n	800c5e8 <_fflush_r+0xc>
 800c624:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c626:	f7fe fb1b 	bl	800ac60 <__retarget_lock_release_recursive>
 800c62a:	e7dd      	b.n	800c5e8 <_fflush_r+0xc>

0800c62c <__swhatbuf_r>:
 800c62c:	b570      	push	{r4, r5, r6, lr}
 800c62e:	460c      	mov	r4, r1
 800c630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c634:	b096      	sub	sp, #88	@ 0x58
 800c636:	4615      	mov	r5, r2
 800c638:	2900      	cmp	r1, #0
 800c63a:	461e      	mov	r6, r3
 800c63c:	da0c      	bge.n	800c658 <__swhatbuf_r+0x2c>
 800c63e:	89a3      	ldrh	r3, [r4, #12]
 800c640:	2100      	movs	r1, #0
 800c642:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c646:	bf14      	ite	ne
 800c648:	2340      	movne	r3, #64	@ 0x40
 800c64a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c64e:	2000      	movs	r0, #0
 800c650:	6031      	str	r1, [r6, #0]
 800c652:	602b      	str	r3, [r5, #0]
 800c654:	b016      	add	sp, #88	@ 0x58
 800c656:	bd70      	pop	{r4, r5, r6, pc}
 800c658:	466a      	mov	r2, sp
 800c65a:	f000 f87d 	bl	800c758 <_fstat_r>
 800c65e:	2800      	cmp	r0, #0
 800c660:	dbed      	blt.n	800c63e <__swhatbuf_r+0x12>
 800c662:	9901      	ldr	r1, [sp, #4]
 800c664:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c668:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c66c:	4259      	negs	r1, r3
 800c66e:	4159      	adcs	r1, r3
 800c670:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c674:	e7eb      	b.n	800c64e <__swhatbuf_r+0x22>

0800c676 <__smakebuf_r>:
 800c676:	898b      	ldrh	r3, [r1, #12]
 800c678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c67a:	079d      	lsls	r5, r3, #30
 800c67c:	4606      	mov	r6, r0
 800c67e:	460c      	mov	r4, r1
 800c680:	d507      	bpl.n	800c692 <__smakebuf_r+0x1c>
 800c682:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c686:	6023      	str	r3, [r4, #0]
 800c688:	6123      	str	r3, [r4, #16]
 800c68a:	2301      	movs	r3, #1
 800c68c:	6163      	str	r3, [r4, #20]
 800c68e:	b003      	add	sp, #12
 800c690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c692:	ab01      	add	r3, sp, #4
 800c694:	466a      	mov	r2, sp
 800c696:	f7ff ffc9 	bl	800c62c <__swhatbuf_r>
 800c69a:	9f00      	ldr	r7, [sp, #0]
 800c69c:	4605      	mov	r5, r0
 800c69e:	4630      	mov	r0, r6
 800c6a0:	4639      	mov	r1, r7
 800c6a2:	f7ff f9c1 	bl	800ba28 <_malloc_r>
 800c6a6:	b948      	cbnz	r0, 800c6bc <__smakebuf_r+0x46>
 800c6a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6ac:	059a      	lsls	r2, r3, #22
 800c6ae:	d4ee      	bmi.n	800c68e <__smakebuf_r+0x18>
 800c6b0:	f023 0303 	bic.w	r3, r3, #3
 800c6b4:	f043 0302 	orr.w	r3, r3, #2
 800c6b8:	81a3      	strh	r3, [r4, #12]
 800c6ba:	e7e2      	b.n	800c682 <__smakebuf_r+0xc>
 800c6bc:	89a3      	ldrh	r3, [r4, #12]
 800c6be:	6020      	str	r0, [r4, #0]
 800c6c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6c4:	81a3      	strh	r3, [r4, #12]
 800c6c6:	9b01      	ldr	r3, [sp, #4]
 800c6c8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c6cc:	b15b      	cbz	r3, 800c6e6 <__smakebuf_r+0x70>
 800c6ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6d2:	4630      	mov	r0, r6
 800c6d4:	f000 f852 	bl	800c77c <_isatty_r>
 800c6d8:	b128      	cbz	r0, 800c6e6 <__smakebuf_r+0x70>
 800c6da:	89a3      	ldrh	r3, [r4, #12]
 800c6dc:	f023 0303 	bic.w	r3, r3, #3
 800c6e0:	f043 0301 	orr.w	r3, r3, #1
 800c6e4:	81a3      	strh	r3, [r4, #12]
 800c6e6:	89a3      	ldrh	r3, [r4, #12]
 800c6e8:	431d      	orrs	r5, r3
 800c6ea:	81a5      	strh	r5, [r4, #12]
 800c6ec:	e7cf      	b.n	800c68e <__smakebuf_r+0x18>

0800c6ee <_putc_r>:
 800c6ee:	b570      	push	{r4, r5, r6, lr}
 800c6f0:	460d      	mov	r5, r1
 800c6f2:	4614      	mov	r4, r2
 800c6f4:	4606      	mov	r6, r0
 800c6f6:	b118      	cbz	r0, 800c700 <_putc_r+0x12>
 800c6f8:	6a03      	ldr	r3, [r0, #32]
 800c6fa:	b90b      	cbnz	r3, 800c700 <_putc_r+0x12>
 800c6fc:	f7fe f88c 	bl	800a818 <__sinit>
 800c700:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c702:	07d8      	lsls	r0, r3, #31
 800c704:	d405      	bmi.n	800c712 <_putc_r+0x24>
 800c706:	89a3      	ldrh	r3, [r4, #12]
 800c708:	0599      	lsls	r1, r3, #22
 800c70a:	d402      	bmi.n	800c712 <_putc_r+0x24>
 800c70c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c70e:	f7fe faa6 	bl	800ac5e <__retarget_lock_acquire_recursive>
 800c712:	68a3      	ldr	r3, [r4, #8]
 800c714:	3b01      	subs	r3, #1
 800c716:	2b00      	cmp	r3, #0
 800c718:	60a3      	str	r3, [r4, #8]
 800c71a:	da05      	bge.n	800c728 <_putc_r+0x3a>
 800c71c:	69a2      	ldr	r2, [r4, #24]
 800c71e:	4293      	cmp	r3, r2
 800c720:	db12      	blt.n	800c748 <_putc_r+0x5a>
 800c722:	b2eb      	uxtb	r3, r5
 800c724:	2b0a      	cmp	r3, #10
 800c726:	d00f      	beq.n	800c748 <_putc_r+0x5a>
 800c728:	6823      	ldr	r3, [r4, #0]
 800c72a:	1c5a      	adds	r2, r3, #1
 800c72c:	6022      	str	r2, [r4, #0]
 800c72e:	701d      	strb	r5, [r3, #0]
 800c730:	b2ed      	uxtb	r5, r5
 800c732:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c734:	07da      	lsls	r2, r3, #31
 800c736:	d405      	bmi.n	800c744 <_putc_r+0x56>
 800c738:	89a3      	ldrh	r3, [r4, #12]
 800c73a:	059b      	lsls	r3, r3, #22
 800c73c:	d402      	bmi.n	800c744 <_putc_r+0x56>
 800c73e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c740:	f7fe fa8e 	bl	800ac60 <__retarget_lock_release_recursive>
 800c744:	4628      	mov	r0, r5
 800c746:	bd70      	pop	{r4, r5, r6, pc}
 800c748:	4629      	mov	r1, r5
 800c74a:	4622      	mov	r2, r4
 800c74c:	4630      	mov	r0, r6
 800c74e:	f7fe f954 	bl	800a9fa <__swbuf_r>
 800c752:	4605      	mov	r5, r0
 800c754:	e7ed      	b.n	800c732 <_putc_r+0x44>
	...

0800c758 <_fstat_r>:
 800c758:	b538      	push	{r3, r4, r5, lr}
 800c75a:	2300      	movs	r3, #0
 800c75c:	4d06      	ldr	r5, [pc, #24]	@ (800c778 <_fstat_r+0x20>)
 800c75e:	4604      	mov	r4, r0
 800c760:	4608      	mov	r0, r1
 800c762:	4611      	mov	r1, r2
 800c764:	602b      	str	r3, [r5, #0]
 800c766:	f7f7 fd5f 	bl	8004228 <_fstat>
 800c76a:	1c43      	adds	r3, r0, #1
 800c76c:	d102      	bne.n	800c774 <_fstat_r+0x1c>
 800c76e:	682b      	ldr	r3, [r5, #0]
 800c770:	b103      	cbz	r3, 800c774 <_fstat_r+0x1c>
 800c772:	6023      	str	r3, [r4, #0]
 800c774:	bd38      	pop	{r3, r4, r5, pc}
 800c776:	bf00      	nop
 800c778:	20000bd4 	.word	0x20000bd4

0800c77c <_isatty_r>:
 800c77c:	b538      	push	{r3, r4, r5, lr}
 800c77e:	2300      	movs	r3, #0
 800c780:	4d05      	ldr	r5, [pc, #20]	@ (800c798 <_isatty_r+0x1c>)
 800c782:	4604      	mov	r4, r0
 800c784:	4608      	mov	r0, r1
 800c786:	602b      	str	r3, [r5, #0]
 800c788:	f7f7 fd5e 	bl	8004248 <_isatty>
 800c78c:	1c43      	adds	r3, r0, #1
 800c78e:	d102      	bne.n	800c796 <_isatty_r+0x1a>
 800c790:	682b      	ldr	r3, [r5, #0]
 800c792:	b103      	cbz	r3, 800c796 <_isatty_r+0x1a>
 800c794:	6023      	str	r3, [r4, #0]
 800c796:	bd38      	pop	{r3, r4, r5, pc}
 800c798:	20000bd4 	.word	0x20000bd4

0800c79c <_sbrk_r>:
 800c79c:	b538      	push	{r3, r4, r5, lr}
 800c79e:	2300      	movs	r3, #0
 800c7a0:	4d05      	ldr	r5, [pc, #20]	@ (800c7b8 <_sbrk_r+0x1c>)
 800c7a2:	4604      	mov	r4, r0
 800c7a4:	4608      	mov	r0, r1
 800c7a6:	602b      	str	r3, [r5, #0]
 800c7a8:	f7f7 fd66 	bl	8004278 <_sbrk>
 800c7ac:	1c43      	adds	r3, r0, #1
 800c7ae:	d102      	bne.n	800c7b6 <_sbrk_r+0x1a>
 800c7b0:	682b      	ldr	r3, [r5, #0]
 800c7b2:	b103      	cbz	r3, 800c7b6 <_sbrk_r+0x1a>
 800c7b4:	6023      	str	r3, [r4, #0]
 800c7b6:	bd38      	pop	{r3, r4, r5, pc}
 800c7b8:	20000bd4 	.word	0x20000bd4

0800c7bc <__assert_func>:
 800c7bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c7be:	4614      	mov	r4, r2
 800c7c0:	461a      	mov	r2, r3
 800c7c2:	4b09      	ldr	r3, [pc, #36]	@ (800c7e8 <__assert_func+0x2c>)
 800c7c4:	4605      	mov	r5, r0
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	68d8      	ldr	r0, [r3, #12]
 800c7ca:	b954      	cbnz	r4, 800c7e2 <__assert_func+0x26>
 800c7cc:	4b07      	ldr	r3, [pc, #28]	@ (800c7ec <__assert_func+0x30>)
 800c7ce:	461c      	mov	r4, r3
 800c7d0:	9100      	str	r1, [sp, #0]
 800c7d2:	4907      	ldr	r1, [pc, #28]	@ (800c7f0 <__assert_func+0x34>)
 800c7d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c7d8:	462b      	mov	r3, r5
 800c7da:	f000 f841 	bl	800c860 <fiprintf>
 800c7de:	f000 f851 	bl	800c884 <abort>
 800c7e2:	4b04      	ldr	r3, [pc, #16]	@ (800c7f4 <__assert_func+0x38>)
 800c7e4:	e7f4      	b.n	800c7d0 <__assert_func+0x14>
 800c7e6:	bf00      	nop
 800c7e8:	20000018 	.word	0x20000018
 800c7ec:	0800cd9e 	.word	0x0800cd9e
 800c7f0:	0800cd70 	.word	0x0800cd70
 800c7f4:	0800cd63 	.word	0x0800cd63

0800c7f8 <_calloc_r>:
 800c7f8:	b570      	push	{r4, r5, r6, lr}
 800c7fa:	fba1 5402 	umull	r5, r4, r1, r2
 800c7fe:	b93c      	cbnz	r4, 800c810 <_calloc_r+0x18>
 800c800:	4629      	mov	r1, r5
 800c802:	f7ff f911 	bl	800ba28 <_malloc_r>
 800c806:	4606      	mov	r6, r0
 800c808:	b928      	cbnz	r0, 800c816 <_calloc_r+0x1e>
 800c80a:	2600      	movs	r6, #0
 800c80c:	4630      	mov	r0, r6
 800c80e:	bd70      	pop	{r4, r5, r6, pc}
 800c810:	220c      	movs	r2, #12
 800c812:	6002      	str	r2, [r0, #0]
 800c814:	e7f9      	b.n	800c80a <_calloc_r+0x12>
 800c816:	462a      	mov	r2, r5
 800c818:	4621      	mov	r1, r4
 800c81a:	f7fe f983 	bl	800ab24 <memset>
 800c81e:	e7f5      	b.n	800c80c <_calloc_r+0x14>

0800c820 <__ascii_mbtowc>:
 800c820:	b082      	sub	sp, #8
 800c822:	b901      	cbnz	r1, 800c826 <__ascii_mbtowc+0x6>
 800c824:	a901      	add	r1, sp, #4
 800c826:	b142      	cbz	r2, 800c83a <__ascii_mbtowc+0x1a>
 800c828:	b14b      	cbz	r3, 800c83e <__ascii_mbtowc+0x1e>
 800c82a:	7813      	ldrb	r3, [r2, #0]
 800c82c:	600b      	str	r3, [r1, #0]
 800c82e:	7812      	ldrb	r2, [r2, #0]
 800c830:	1e10      	subs	r0, r2, #0
 800c832:	bf18      	it	ne
 800c834:	2001      	movne	r0, #1
 800c836:	b002      	add	sp, #8
 800c838:	4770      	bx	lr
 800c83a:	4610      	mov	r0, r2
 800c83c:	e7fb      	b.n	800c836 <__ascii_mbtowc+0x16>
 800c83e:	f06f 0001 	mvn.w	r0, #1
 800c842:	e7f8      	b.n	800c836 <__ascii_mbtowc+0x16>

0800c844 <__ascii_wctomb>:
 800c844:	4603      	mov	r3, r0
 800c846:	4608      	mov	r0, r1
 800c848:	b141      	cbz	r1, 800c85c <__ascii_wctomb+0x18>
 800c84a:	2aff      	cmp	r2, #255	@ 0xff
 800c84c:	d904      	bls.n	800c858 <__ascii_wctomb+0x14>
 800c84e:	228a      	movs	r2, #138	@ 0x8a
 800c850:	f04f 30ff 	mov.w	r0, #4294967295
 800c854:	601a      	str	r2, [r3, #0]
 800c856:	4770      	bx	lr
 800c858:	2001      	movs	r0, #1
 800c85a:	700a      	strb	r2, [r1, #0]
 800c85c:	4770      	bx	lr
	...

0800c860 <fiprintf>:
 800c860:	b40e      	push	{r1, r2, r3}
 800c862:	b503      	push	{r0, r1, lr}
 800c864:	ab03      	add	r3, sp, #12
 800c866:	4601      	mov	r1, r0
 800c868:	4805      	ldr	r0, [pc, #20]	@ (800c880 <fiprintf+0x20>)
 800c86a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c86e:	6800      	ldr	r0, [r0, #0]
 800c870:	9301      	str	r3, [sp, #4]
 800c872:	f7ff fd17 	bl	800c2a4 <_vfiprintf_r>
 800c876:	b002      	add	sp, #8
 800c878:	f85d eb04 	ldr.w	lr, [sp], #4
 800c87c:	b003      	add	sp, #12
 800c87e:	4770      	bx	lr
 800c880:	20000018 	.word	0x20000018

0800c884 <abort>:
 800c884:	2006      	movs	r0, #6
 800c886:	b508      	push	{r3, lr}
 800c888:	f000 f82c 	bl	800c8e4 <raise>
 800c88c:	2001      	movs	r0, #1
 800c88e:	f7f7 fc7b 	bl	8004188 <_exit>

0800c892 <_raise_r>:
 800c892:	291f      	cmp	r1, #31
 800c894:	b538      	push	{r3, r4, r5, lr}
 800c896:	4605      	mov	r5, r0
 800c898:	460c      	mov	r4, r1
 800c89a:	d904      	bls.n	800c8a6 <_raise_r+0x14>
 800c89c:	2316      	movs	r3, #22
 800c89e:	6003      	str	r3, [r0, #0]
 800c8a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c8a4:	bd38      	pop	{r3, r4, r5, pc}
 800c8a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c8a8:	b112      	cbz	r2, 800c8b0 <_raise_r+0x1e>
 800c8aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c8ae:	b94b      	cbnz	r3, 800c8c4 <_raise_r+0x32>
 800c8b0:	4628      	mov	r0, r5
 800c8b2:	f000 f831 	bl	800c918 <_getpid_r>
 800c8b6:	4622      	mov	r2, r4
 800c8b8:	4601      	mov	r1, r0
 800c8ba:	4628      	mov	r0, r5
 800c8bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8c0:	f000 b818 	b.w	800c8f4 <_kill_r>
 800c8c4:	2b01      	cmp	r3, #1
 800c8c6:	d00a      	beq.n	800c8de <_raise_r+0x4c>
 800c8c8:	1c59      	adds	r1, r3, #1
 800c8ca:	d103      	bne.n	800c8d4 <_raise_r+0x42>
 800c8cc:	2316      	movs	r3, #22
 800c8ce:	6003      	str	r3, [r0, #0]
 800c8d0:	2001      	movs	r0, #1
 800c8d2:	e7e7      	b.n	800c8a4 <_raise_r+0x12>
 800c8d4:	2100      	movs	r1, #0
 800c8d6:	4620      	mov	r0, r4
 800c8d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c8dc:	4798      	blx	r3
 800c8de:	2000      	movs	r0, #0
 800c8e0:	e7e0      	b.n	800c8a4 <_raise_r+0x12>
	...

0800c8e4 <raise>:
 800c8e4:	4b02      	ldr	r3, [pc, #8]	@ (800c8f0 <raise+0xc>)
 800c8e6:	4601      	mov	r1, r0
 800c8e8:	6818      	ldr	r0, [r3, #0]
 800c8ea:	f7ff bfd2 	b.w	800c892 <_raise_r>
 800c8ee:	bf00      	nop
 800c8f0:	20000018 	.word	0x20000018

0800c8f4 <_kill_r>:
 800c8f4:	b538      	push	{r3, r4, r5, lr}
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	4d06      	ldr	r5, [pc, #24]	@ (800c914 <_kill_r+0x20>)
 800c8fa:	4604      	mov	r4, r0
 800c8fc:	4608      	mov	r0, r1
 800c8fe:	4611      	mov	r1, r2
 800c900:	602b      	str	r3, [r5, #0]
 800c902:	f7f7 fc31 	bl	8004168 <_kill>
 800c906:	1c43      	adds	r3, r0, #1
 800c908:	d102      	bne.n	800c910 <_kill_r+0x1c>
 800c90a:	682b      	ldr	r3, [r5, #0]
 800c90c:	b103      	cbz	r3, 800c910 <_kill_r+0x1c>
 800c90e:	6023      	str	r3, [r4, #0]
 800c910:	bd38      	pop	{r3, r4, r5, pc}
 800c912:	bf00      	nop
 800c914:	20000bd4 	.word	0x20000bd4

0800c918 <_getpid_r>:
 800c918:	f7f7 bc1e 	b.w	8004158 <_getpid>

0800c91c <_init>:
 800c91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c91e:	bf00      	nop
 800c920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c922:	bc08      	pop	{r3}
 800c924:	469e      	mov	lr, r3
 800c926:	4770      	bx	lr

0800c928 <_fini>:
 800c928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c92a:	bf00      	nop
 800c92c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c92e:	bc08      	pop	{r3}
 800c930:	469e      	mov	lr, r3
 800c932:	4770      	bx	lr
