INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisar/floatmult/floatmult.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2458] undeclared symbol W3, assumed default net type wire [C:/Users/nisar/floatmult/floatmult.srcs/sources_1/new/add.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisar/floatmult/floatmult.srcs/sources_1/new/fadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisar/floatmult/floatmult.srcs/sources_1/new/4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisar/floatmult/floatmult.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
