# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../Downloads/CO_Lab0/full_subtractor.v" \
"../../../../../../../Downloads/CO_Lab0/half_subtractor.v" \
"../../../../../../../Downloads/CO_Lab0/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
