{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1505528805531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1505528805536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 20:26:45 2017 " "Processing started: Fri Sep 15 20:26:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1505528805536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528805536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528805536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1505528805937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1505528805938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumador4 " "Found entity 1: sumador4" {  } { { "sumador4.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/sumador4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruc.v 1 1 " "Found 1 design units, including 1 entities, in source file registro_instruc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registro_instruc " "Found entity 1: Registro_instruc" {  } { { "Registro_instruc.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/Registro_instruc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCReg " "Found entity 1: PCReg" {  } { { "PCReg.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/PCReg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815135 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "a mux4.v(26) " "Verilog HDL error at mux4.v(26): object a declared in a list of port declarations cannot be redeclared within the module body" {  } { { "mux4.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/mux4.v" 26 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815136 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "b mux4.v(26) " "Verilog HDL error at mux4.v(26): object b declared in a list of port declarations cannot be redeclared within the module body" {  } { { "mux4.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/mux4.v" 26 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815136 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux4 mux4.v(21) " "Ignored design unit \"mux4\" at mux4.v(21) due to previous errors" {  } { { "mux4.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/mux4.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1505528815136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 0 0 " "Found 0 design units, including 0 entities, in source file mux4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815136 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "a mux2.v(26) " "Verilog HDL error at mux2.v(26): object a declared in a list of port declarations cannot be redeclared within the module body" {  } { { "mux2.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/mux2.v" 26 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815137 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "b mux2.v(26) " "Verilog HDL error at mux2.v(26): object b declared in a list of port declarations cannot be redeclared within the module body" {  } { { "mux2.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/mux2.v" 26 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815137 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux2 mux2.v(21) " "Ignored design unit \"mux2\" at mux2.v(21) due to previous errors" {  } { { "mux2.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/mux2.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1505528815137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 0 0 " "Found 0 design units, including 0 entities, in source file mux2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815137 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "clk motherboard.v(26) " "Verilog HDL error at motherboard.v(26): object clk declared in a list of port declarations cannot be redeclared within the module body" {  } { { "motherboard.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/motherboard.v" 26 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815138 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "reset motherboard.v(26) " "Verilog HDL error at motherboard.v(26): object reset declared in a list of port declarations cannot be redeclared within the module body" {  } { { "motherboard.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/motherboard.v" 26 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815138 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "read_data motherboard.v(39) " "Verilog HDL error at motherboard.v(39): object read_data declared in a list of port declarations cannot be redeclared within the module body" {  } { { "motherboard.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/motherboard.v" 39 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815138 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "result motherboard.v(61) " "Verilog HDL error at motherboard.v(61): object result declared in a list of port declarations cannot be redeclared within the module body" {  } { { "motherboard.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/motherboard.v" 61 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815138 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "motherboard motherboard.v(21) " "Ignored design unit \"motherboard\" at motherboard.v(21) due to previous errors" {  } { { "motherboard.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/motherboard.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1505528815138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motherboard.v 0 0 " "Found 0 design units, including 0 entities, in source file motherboard.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriareg.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriareg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaReg " "Found entity 1: MemoriaReg" {  } { { "MemoriaReg.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/MemoriaReg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadeco.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadeco.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDeco " "Found entity 1: MemoriaDeco" {  } { { "MemoriaDeco.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/MemoriaDeco.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/Memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpcalculation.v 1 1 " "Found 1 design units, including 1 entities, in source file jumpcalculation.v" { { "Info" "ISGN_ENTITY_NAME" "1 jumpcalculation " "Found entity 1: jumpcalculation" {  } { { "jumpcalculation.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/jumpcalculation.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815143 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" InstruccionReg.v(49) " "Verilog HDL syntax error at InstruccionReg.v(49) near text: \"endmodule\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "InstruccionReg.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/InstruccionReg.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1505528815144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruccionreg.v 0 0 " "Found 0 design units, including 0 entities, in source file instruccionreg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815144 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"MEMO\";  expecting \"<=\", or \"=\" instReg.v(46) " "Verilog HDL syntax error at instReg.v(46) near text: \"MEMO\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "instReg.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/instReg.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1505528815145 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "instReg instReg.v(21) " "Ignored design unit \"instReg\" at instReg.v(21) due to previous errors" {  } { { "instReg.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/instReg.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1505528815145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instreg.v 0 0 " "Found 0 design units, including 0 entities, in source file instreg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file deco7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "deco7seg.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/deco7seg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlAlu " "Found entity 1: ControlAlu" {  } { { "ControlAlu.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/ControlAlu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815147 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control.v(51) " "Verilog HDL information at Control.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "Control.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/Control.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1505528815149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/Control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1khz " "Found entity 1: clk1khz" {  } { { "clk1khz.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/clk1khz.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryconvert.v 1 1 " "Found 1 design units, including 1 entities, in source file binaryconvert.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryconvert " "Found entity 1: binaryconvert" {  } { { "binaryconvert.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/binaryconvert.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/BCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505528815153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815153 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "a alu.v(23) " "Verilog HDL error at alu.v(23): object a declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/alu.v" 23 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815154 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "b alu.v(23) " "Verilog HDL error at alu.v(23): object b declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/alu.v" 23 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815154 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ALUop alu.v(24) " "Verilog HDL error at alu.v(24): object ALUop declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/alu.v" 24 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815154 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "shamt alu.v(24) " "Verilog HDL error at alu.v(24): object shamt declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/alu.v" 24 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1505528815154 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.v(21) " "Ignored design unit \"alu\" at alu.v(21) due to previous errors" {  } { { "alu.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/alu.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1505528815154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Proyecto1_Arqui_I/MIPS32/output_files/MIPS32.map.smsg " "Generated suppressed messages file D:/Proyectos/Proyecto1_Arqui_I/MIPS32/output_files/MIPS32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815179 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1505528815260 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 15 20:26:55 2017 " "Processing ended: Fri Sep 15 20:26:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1505528815260 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1505528815260 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1505528815260 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1505528815260 ""}
