
---------- Begin Simulation Statistics ----------
final_tick                                20667104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236334                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445696                       # Number of bytes of host memory used
host_op_rate                                   387466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    69.61                       # Real time elapsed on the host
host_tick_rate                              296891382                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16451557                       # Number of instructions simulated
sim_ops                                      26972145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020667                       # Number of seconds simulated
sim_ticks                                 20667104000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     81                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              4.133421                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149778                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2718                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        8613923                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.241930                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763965                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          260                       # TLB misses on write requests
system.cpu0.numCycles                        41334208                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32720285                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6451557                       # Number of instructions committed
system.cpu1.committedOps                     10608684                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.406856                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3280027                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1023542                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2530                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     453941                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           86                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       20403270                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.156083                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3019576                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          255                       # TLB misses on write requests
system.cpu1.numCycles                        41334195                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               8459      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8984822     84.69%     84.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.06%     84.83% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1578      0.01%     84.85% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      1.32%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     86.16% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     86.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     86.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     86.19% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     86.19% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.02%     86.20% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.17%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     86.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.27%     86.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     86.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     86.64% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.33%     86.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     86.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.46%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.44% # Class of committed instruction
system.cpu1.op_class_0::MemRead                819030      7.72%     95.16% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               387577      3.65%     98.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.76%     99.57% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.43%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10608684                       # Class of committed instruction
system.cpu1.tickCycles                       20930925                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       151644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        304321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       596599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4093                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1193263                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4093                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             138949                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62138                       # Transaction distribution
system.membus.trans_dist::CleanEvict            89506                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13728                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        138949                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       456998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       456998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 456998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13748160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13748160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13748160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            152677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  152677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              152677                       # Request fanout histogram
system.membus.reqLayer4.occupancy           607218500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          805625000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4693015                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4693015                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4693015                       # number of overall hits
system.cpu0.icache.overall_hits::total        4693015                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70886                       # number of overall misses
system.cpu0.icache.overall_misses::total        70886                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1280600000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1280600000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1280600000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1280600000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763901                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014880                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014880                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014880                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014880                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18065.626499                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18065.626499                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18065.626499                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18065.626499                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70870                       # number of writebacks
system.cpu0.icache.writebacks::total            70870                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70886                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70886                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1209714000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1209714000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1209714000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1209714000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014880                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014880                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014880                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014880                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17065.626499                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17065.626499                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17065.626499                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17065.626499                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70870                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4693015                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4693015                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1280600000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1280600000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014880                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014880                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18065.626499                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18065.626499                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1209714000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1209714000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014880                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014880                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17065.626499                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17065.626499                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999296                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763901                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70886                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.205104                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999296                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38182094                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38182094                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810436                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810436                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810493                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810493                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290389                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290389                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290446                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290446                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   5393682500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5393682500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   5393682500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5393682500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100825                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100825                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100939                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138226                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138226                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138246                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138246                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18573.990406                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18573.990406                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 18570.345262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18570.345262                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       259221                       # number of writebacks
system.cpu0.dcache.writebacks::total           259221                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10079                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10079                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10079                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10079                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280367                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4641161500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4641161500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4642120000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4642120000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133448                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133448                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16557.245550                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16557.245550                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16557.298113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16557.298113                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280351                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269888                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269888                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   4423643500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4423643500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 16390.663905                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16390.663905                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268425                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268425                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   4099058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4099058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15270.775822                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15270.775822                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617711                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617711                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20501                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20501                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    970039000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    970039000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032123                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032123                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47316.667480                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47316.667480                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8616                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8616                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    542103500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    542103500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45612.410602                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45612.410602                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       958500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       958500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 16815.789474                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16815.789474                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999338                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090860                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280367                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457582                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999338                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087879                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087879                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2951581                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2951581                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2951581                       # number of overall hits
system.cpu1.icache.overall_hits::total        2951581                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        67931                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         67931                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        67931                       # number of overall misses
system.cpu1.icache.overall_misses::total        67931                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1428184500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1428184500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1428184500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1428184500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3019512                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3019512                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3019512                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3019512                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.022497                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.022497                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.022497                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.022497                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21024.046459                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21024.046459                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21024.046459                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21024.046459                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67915                       # number of writebacks
system.cpu1.icache.writebacks::total            67915                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67931                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67931                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67931                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67931                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1360253500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1360253500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1360253500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1360253500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.022497                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.022497                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.022497                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.022497                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20024.046459                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20024.046459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20024.046459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20024.046459                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67915                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2951581                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2951581                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        67931                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        67931                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1428184500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1428184500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3019512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3019512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.022497                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.022497                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21024.046459                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21024.046459                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67931                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67931                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1360253500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1360253500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.022497                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.022497                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20024.046459                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20024.046459                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999280                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3019512                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67931                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            44.449692                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999280                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24224027                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24224027                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1263060                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1263060                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1263117                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1263117                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       187235                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187235                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       187292                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187292                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  10885909500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10885909500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  10885909500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10885909500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1450295                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1450295                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1450409                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1450409                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.129101                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.129101                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.129130                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.129130                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 58140.355703                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58140.355703                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 58122.661406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58122.661406                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        98736                       # number of writebacks
system.cpu1.dcache.writebacks::total            98736                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9812                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9812                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9812                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9812                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       177423                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       177423                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       177480                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       177480                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  10096183000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10096183000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  10098014000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10098014000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.122336                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.122336                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.122365                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.122365                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 56904.589597                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 56904.589597                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 56896.630606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56896.630606                       # average overall mshr miss latency
system.cpu1.dcache.replacements                177463                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       849503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         849503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       167758                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167758                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   9671312000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9671312000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1017261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1017261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57650.377329                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57650.377329                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1460                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       166298                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       166298                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   9426362000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9426362000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56683.556026                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56683.556026                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       413557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        413557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        19477                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        19477                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1214597500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1214597500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       433034                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       433034                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.044978                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044978                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62360.604816                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62360.604816                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8352                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8352                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11125                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11125                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    669821000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    669821000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.025691                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025691                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60208.629213                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60208.629213                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1831000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1831000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 32122.807018                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 32122.807018                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999318                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1440596                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           177479                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.116994                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999318                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999957                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11780751                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11780751                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               66674                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              260615                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               61096                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               55601                       # number of demand (read+write) hits
system.l2.demand_hits::total                   443986                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              66674                       # number of overall hits
system.l2.overall_hits::.cpu0.data             260615                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              61096                       # number of overall hits
system.l2.overall_hits::.cpu1.data              55601                       # number of overall hits
system.l2.overall_hits::total                  443986                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             19752                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            121879                       # number of demand (read+write) misses
system.l2.demand_misses::total                 152678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4212                       # number of overall misses
system.l2.overall_misses::.cpu0.data            19752                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6835                       # number of overall misses
system.l2.overall_misses::.cpu1.data           121879                       # number of overall misses
system.l2.overall_misses::total                152678                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    350118500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1475076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    555569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9239622500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11620386000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    350118500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1475076000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    555569000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9239622500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11620386000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280367                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          177480                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596664                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280367                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         177480                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596664                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.059419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.100617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.686720                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255886                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.059419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.100617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.686720                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255886                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83124.050332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 74679.829891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81282.955377                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 75809.799063                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76110.415384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83124.050332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 74679.829891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81282.955377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 75809.799063                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76110.415384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62138                       # number of writebacks
system.l2.writebacks::total                     62138                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         4212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        19752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       121879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            152678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        19752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       121879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           152678                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    307998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1277556000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    487219000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8020842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10093616000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    307998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1277556000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    487219000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8020842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10093616000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.059419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.070451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.100617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.686720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.059419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.070451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.100617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.686720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255886                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73124.050332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 64679.829891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71282.955377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 65809.881112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66110.480881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73124.050332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 64679.829891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71282.955377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 65809.881112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66110.480881                       # average overall mshr miss latency
system.l2.replacements                         155696                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       357957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           357957                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       357957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       357957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       138785                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           138785                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       138785                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       138785                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           41                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            41                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             6032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9282                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           5853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    458924500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    616987500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1075912000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             23010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.492469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.707865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.596610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78408.423031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78347.619048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78373.543124                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         5853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    400394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    538237500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    938632000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.492469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.707865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.596610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68408.423031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 68347.619048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68373.543124                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         66674                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         61096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             127770                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    350118500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    555569000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    905687500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         138817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.059419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.100617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.079580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83124.050332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81282.955377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81984.928035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    307998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    487219000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    795217500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.059419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.100617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.079580                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73124.050332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71282.955377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71984.928035                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       254583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        52351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            306934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        13899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       114004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          127903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1016151500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   8622635000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9638786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        434837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.051769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.685306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.294140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 73109.684150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 75634.495281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75360.128379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        13899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       114004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       127903                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    877161500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   7482605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8359766500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.051769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.685306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.294140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 63109.684150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 65634.582997                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65360.206563                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.853632                       # Cycle average of tags in use
system.l2.tags.total_refs                     1193221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    156720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.613712                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.751054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       65.276341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      548.243039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       38.582822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      341.000375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.535394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.037679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.333008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9702824                       # Number of tag accesses
system.l2.tags.data_accesses                  9702824                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        269568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1264128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        437440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7800192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9771328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       269568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       437440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        707008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3976832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3976832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          19752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         121878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              152677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62138                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62138                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13043337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         61166190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         21166004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        377420658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             472796189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13043337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     21166004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34209341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192423283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192423283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192423283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13043337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        61166190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        21166004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       377420658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            665219471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     61601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     16419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    119209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000864780500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3668                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3668                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              356653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58013                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      152677                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62138                       # Number of write requests accepted
system.mem_ctrls.readBursts                    152677                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62138                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6002                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   537                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1120215500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3870371750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7637.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26387.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126646                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                152677                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62138                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    489.694654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.686046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.808177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6157     22.62%     22.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5120     18.81%     41.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2576      9.47%     50.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1746      6.42%     57.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1183      4.35%     61.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1115      4.10%     65.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          822      3.02%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          751      2.76%     71.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7745     28.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27215                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.687296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.506365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.614234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3362     91.66%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          101      2.75%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           63      1.72%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           48      1.31%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           20      0.55%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           22      0.60%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           10      0.27%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            8      0.22%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           10      0.27%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            6      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.05%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.08%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.03%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.05%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3668                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.786260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.756117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2207     60.17%     60.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              198      5.40%     65.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1116     30.43%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              137      3.74%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.22%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3668                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9387200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  384128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3940608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9771328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3976832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       454.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    472.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20666947000                       # Total gap between requests
system.mem_ctrls.avgGap                      96208.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       269568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1050816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       437440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      7629376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3940608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13043336.889387115836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 50844859.541036814451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 21166003.712953686714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 369155543.031089425087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190670545.810385435820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        19752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       121878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62138                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    135233000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    498104500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    207088000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3029946250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 497637558000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32106.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25217.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30298.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     24860.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8008586.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            104429640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55505670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           629769420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          185508360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1631254560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7256444850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1825477920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11688390420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.555311                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4669964000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    690040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15307100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             89899740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             47775255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           417490080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          135897480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1631254560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6798670440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2210972160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11331959715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.309028                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5668713750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    690040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14308350250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            573653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       420095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       138785                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          193415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            23010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           23010                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        138817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       434837                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       212642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       203777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       532422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1789926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9072384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34533632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8694144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17677760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               69977920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          155696                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3976832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           752360                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005440                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.073557                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 748267     99.46%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4093      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             752360                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1093373500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         266773387                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         101934923                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420626847                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106364429                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20667104000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
