[2025-09-16 17:36:00] START suite=gap trace=pr-14
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-14.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2944076 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 26 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5938060 heartbeat IPC: 3.34 cumulative IPC: 3.368 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5938060 cumulative IPC: 3.368 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5938060 cumulative IPC: 3.368 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 113818720 heartbeat IPC: 0.0927 cumulative IPC: 0.0927 (Simulation time: 00 hr 12 min 25 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 222696217 heartbeat IPC: 0.09185 cumulative IPC: 0.09227 (Simulation time: 00 hr 23 min 50 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 331291736 heartbeat IPC: 0.09208 cumulative IPC: 0.09221 (Simulation time: 00 hr 35 min 18 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 439072230 heartbeat IPC: 0.09278 cumulative IPC: 0.09235 (Simulation time: 00 hr 46 min 45 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 547514533 heartbeat IPC: 0.09221 cumulative IPC: 0.09232 (Simulation time: 00 hr 58 min 15 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 655349643 heartbeat IPC: 0.09273 cumulative IPC: 0.09239 (Simulation time: 01 hr 09 min 34 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 763211900 heartbeat IPC: 0.09271 cumulative IPC: 0.09244 (Simulation time: 01 hr 20 min 58 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 872264435 heartbeat IPC: 0.0917 cumulative IPC: 0.09234 (Simulation time: 01 hr 32 min 28 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 979450667 heartbeat IPC: 0.0933 cumulative IPC: 0.09245 (Simulation time: 01 hr 43 min 45 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 1081546920 cumulative IPC: 0.09246 (Simulation time: 01 hr 55 min 11 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 1081546920 cumulative IPC: 0.09246 (Simulation time: 01 hr 55 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-14.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09246 instructions: 100000003 cycles: 1081546920
CPU 0 Branch Prediction Accuracy: 96.34% MPKI: 6.993 Average ROB Occupancy at Mispredict: 253.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.993
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 823132845
LQ_STALL: 93
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 56.25937

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 823132845

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14631036

cpu0->cpu0_STLB TOTAL        ACCESS:   12191362 HIT:   12172135 MISS:      19227 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12191362 HIT:   12172135 MISS:      19227 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 506.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   18289679 HIT:    5279406 MISS:   13010273 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   18207338 HIT:    5220312 MISS:   12987026 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      45308 HIT:      45059 MISS:        249 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37033 HIT:      14035 MISS:      22998 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13496301 HIT:   13496301 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13496301 HIT:   13496301 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   39668252 HIT:   18746722 MISS:   20921530 MSHR_MERGE:    2677160
cpu0->cpu0_L1D LOAD         ACCESS:   38438020 HIT:   17553523 MISS:   20884497 MSHR_MERGE:    2677160
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1191742 HIT:    1191742 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38490 HIT:       1457 MISS:      37033 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13496301 HIT:   13496301 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13496301 HIT:   13496301 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39369376 HIT:   27012304 MISS:   12357072 MSHR_MERGE:     165710
cpu0->cpu0_DTLB LOAD         ACCESS:   39369376 HIT:   27012304 MISS:   12357072 MSHR_MERGE:     165710
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.797 cycles
cpu0->LLC TOTAL        ACCESS:   13047935 HIT:    7170082 MISS:    5877853 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   12987026 HIT:    7131034 MISS:    5855992 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      37911 HIT:      37744 MISS:        167 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22998 HIT:       1304 MISS:      21694 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.47 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30459
  ROW_BUFFER_MISS:    5847228
  AVG DBUS CONGESTED CYCLE: 4.565
Channel 0 WQ ROW_BUFFER_HIT:       7783
  ROW_BUFFER_MISS:      29695
  FULL:          0
Channel 0 REFRESHES ISSUED:      90129

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       748955      3779531      4674575      2967620
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2878
  STLB miss resolved @ L2C                0            0            0            0        27691
  STLB miss resolved @ LLC                0            0            0            0         2599
  STLB miss resolved @ MEM                0            0            0            0        21202

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 19:31:11] END   suite=gap trace=pr-14 (rc=0)
