Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 26 13:41:28 2023
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    91 |
| Unused register locations in slices containing registers |   206 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           55 |
| No           | No                    | Yes                    |              14 |            8 |
| No           | Yes                   | No                     |             123 |           46 |
| Yes          | No                    | No                     |             180 |           53 |
| Yes          | No                    | Yes                    |             279 |           84 |
| Yes          | Yes                   | No                     |            1086 |          494 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                      Enable Signal                                                      |                                                         Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                          |                1 |              1 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                          |                1 |              1 |
|  cpu_clk_inst/inst/cpu_clk                   |                                                                                                                         | decoder/SR[0]                                                                                                                    |                1 |              1 |
|  dmemory/RAM_inst_i_1_n_0                    |                                                                                                                         |                                                                                                                                  |                1 |              2 |
|  vga_clk                                     |                                                                                                                         | vgas_inst/let0[3]                                                                                                                |                2 |              2 |
|  ProgramROM_inst/rom_i_1_n_0                 |                                                                                                                         |                                                                                                                                  |                2 |              2 |
| ~cpu_clk_inst/inst/cpu_clk                   |                                                                                                                         |                                                                                                                                  |                2 |              2 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         |                                                                                                                         | upg_rst                                                                                                                          |                2 |              2 |
|  vga_clk                                     |                                                                                                                         | vgas_inst/letter_0/col3[2]_i_1__3_n_0                                                                                            |                2 |              2 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                                  |                2 |              3 |
|  fpga_clk_IBUF                               |                                                                                                                         |                                                                                                                                  |                2 |              3 |
|  cpu_clk_inst/inst/cpu_clk                   |                                                                                                                         |                                                                                                                                  |                2 |              3 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/s_axi_wdata                                                                                     | uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                                  |                2 |              4 |
| ~cpu_clk_inst/inst/cpu_clk                   | ProgramROM_inst/PC_reg[28]                                                                                              | decoder/SR[0]                                                                                                                    |                1 |              4 |
|  ProgramROM_inst/register_reg[0][0][0]       |                                                                                                                         |                                                                                                                                  |                2 |              5 |
|  vga_clk                                     | vgas_inst/number_3/col1[6]_i_1__0_n_0                                                                                   | vgas_inst/number_3/col1[5]_i_1__0_n_0                                                                                            |                3 |              5 |
|  vga_clk                                     | vgas_inst/number_1/col1[6]_i_1__2_n_0                                                                                   | vgas_inst/number_1/col1[5]_i_1__2_n_0                                                                                            |                2 |              5 |
|  vga_clk                                     | vgas_inst/number_0/col1[6]_i_1__3_n_0                                                                                   | vgas_inst/number_0/col1[5]_i_1__3_n_0                                                                                            |                2 |              5 |
|  vga_clk                                     |                                                                                                                         | vgas_inst/let0[4]                                                                                                                |                3 |              5 |
|  vga_clk                                     | vgas_inst/number_2/col1[6]_i_1__1_n_0                                                                                   | vgas_inst/number_2/col1[5]_i_1__1_n_0                                                                                            |                3 |              5 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  segs_inst/seg0_reg[7]_i_2_n_0               |                                                                                                                         |                                                                                                                                  |                2 |              7 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                                  |                1 |              7 |
|  segs_inst/seg1_reg[7]_i_1_n_0               |                                                                                                                         |                                                                                                                                  |                3 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                                  |                1 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                                  |                1 |              8 |
|  cpu_clk_inst/inst/cpu_clk                   | ProgramROM_inst/E[0]                                                                                                    | decoder/SR[0]                                                                                                                    |                3 |              8 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                          |                3 |              8 |
|  cpu_clk_inst/inst/cpu_clk                   | ProgramROM_inst/E[1]                                                                                                    | decoder/SR[0]                                                                                                                    |                2 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                          |                2 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                          |                2 |              9 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                          |                2 |             10 |
|  vga_clk                                     |                                                                                                                         | vgas_inst/hcount_ov                                                                                                              |                3 |             12 |
|  vga_clk                                     | vgas_inst/hcount_ov                                                                                                     | vgas_inst/vcount                                                                                                                 |                3 |             12 |
|  ProgramROM_inst/register_reg[0][15]_6[0]    |                                                                                                                         | decoder/SR[0]                                                                                                                    |                5 |             16 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                          |                4 |             16 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                          |                4 |             16 |
| ~cpu_clk_inst/inst/cpu_clk                   | ProgramROM_inst/switchrdata_reg[0][0]                                                                                   | decoder/SR[0]                                                                                                                    |                3 |             16 |
|  cpu_clk_inst/inst/cpu_clk                   |                                                                                                                         | segs_inst/divclk                                                                                                                 |                5 |             18 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         |                                                                                                                                  |                7 |             20 |
|  disp_bit_reg[2]_i_2_n_0                     |                                                                                                                         |                                                                                                                                  |                5 |             23 |
|  vga_clk                                     | vgas_inst/number_2/col1[6]_i_1__1_n_0                                                                                   |                                                                                                                                  |                7 |             25 |
|  vga_clk                                     | vgas_inst/number_3/col1[6]_i_1__0_n_0                                                                                   |                                                                                                                                  |                8 |             25 |
|  vga_clk                                     | vgas_inst/number_0/col1[6]_i_1__3_n_0                                                                                   |                                                                                                                                  |                7 |             25 |
|  vga_clk                                     | vgas_inst/number_1/col1[6]_i_1__2_n_0                                                                                   |                                                                                                                                  |                6 |             25 |
| ~cpu_clk_inst/inst/cpu_clk                   |                                                                                                                         | decoder/SR[0]                                                                                                                    |               10 |             26 |
| ~cpu_clk_inst/inst/cpu_clk                   | ProgramROM_inst/link_addr_reg[0][0]                                                                                     |                                                                                                                                  |                8 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register                                                                                                        | decoder/SR[0]                                                                                                                    |               14 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[10][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               11 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[11][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |                9 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[13][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               11 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[20][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               16 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[23][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               14 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[25][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               15 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[6][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               17 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[14][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               13 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[15][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               15 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[9][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               20 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[31][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               21 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[17][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               15 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[1][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               13 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[21][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               15 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[24][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               12 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[3][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               13 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[5][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               17 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[2][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               13 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[7][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               20 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[30][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               28 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[18][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               13 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[22][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               17 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[8][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               23 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[12][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |                7 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[19][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               11 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[26][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               13 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[4][31]_i_1_n_0                                                                                         | decoder/SR[0]                                                                                                                    |               14 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[16][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               12 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[28][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               15 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[27][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |                9 |             32 |
|  cpu_clk_inst/inst/cpu_clk                   | decoder/register[29][31]_i_1_n_0                                                                                        | decoder/SR[0]                                                                                                                    |               17 |             32 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         | upg_rst                                                                                                                          |               14 |             33 |
|  disp_bit_reg[2]_i_2_n_0                     | segs_inst/num3_reg[0]_0                                                                                                 |                                                                                                                                  |               13 |             35 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                          |               10 |             36 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                          |               22 |             47 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                          |               12 |             49 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                          |               15 |             56 |
|  vga_clk                                     |                                                                                                                         |                                                                                                                                  |               27 |             69 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     6 |
| 3      |                     3 |
| 4      |                     4 |
| 5      |                     6 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                     9 |
| 9      |                     1 |
| 10     |                     1 |
| 12     |                     2 |
| 16+    |                    52 |
+--------+-----------------------+


