Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls opened at Mon Jan 26 20:43:12 EST 2026
Execute         send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         write_component -config /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
Execute         write_ini /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command       create_platform done; 4.19 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.4 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.56 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.38 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.09 seconds; current allocated memory: 0.000 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.08 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.39 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.96 seconds. CPU system time: 1.12 seconds. Elapsed time: 6.19 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.g.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.76 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.07 sec.
Execute         run_link_or_opt -out /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,844 Compile/Link (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,844 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 615 Unroll/Inline (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 615 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 226 Unroll/Inline (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 208 Unroll/Inline (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 191 Unroll/Inline (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 191 Array/Struct (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 191 Array/Struct (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 194 Array/Struct (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 197 Array/Struct (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 199 Array/Struct (step 5) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 193 Performance (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,197 Performance (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,197 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 3) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 4) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,137 HW Transforms (step 1) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,137 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,153 HW Transforms (step 2) (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,153 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_1> at top.cpp:11:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_6> at top.cpp:41:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_33_5> at top.cpp:33:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (top.cpp:15:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_3' is marked as complete unroll implied by the pipeline pragma (top.cpp:23:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_2' (top.cpp:15:26) in function 'top_kernel' completely with a factor of 64 (top.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_3' (top.cpp:23:26) in function 'top_kernel' completely with a factor of 64 (top.cpp:6:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.89 seconds. CPU system time: 1.08 seconds. Elapsed time: 9.53 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.59 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 0.000 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.93 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.17 sec.
Command       elaborate done; 17.9 sec.
Execute       ap_eval exec zip -j /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_VITIS_LOOP_11_1 top_kernel_Pipeline_VITIS_LOOP_33_5 top_kernel_Pipeline_VITIS_LOOP_41_6 top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_11_1 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_11_1 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_33_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_33_5 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_41_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_41_6 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_VITIS_LOOP_11_1 top_kernel_Pipeline_VITIS_LOOP_33_5 top_kernel_Pipeline_VITIS_LOOP_41_6 top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_11_1 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_11_1 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_33_5 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_33_5 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_41_6 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_41_6 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_VITIS_LOOP_11_1 top_kernel_Pipeline_VITIS_LOOP_33_5 top_kernel_Pipeline_VITIS_LOOP_41_6 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_11_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_1', top.cpp:16) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_3', top.cpp:16) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_5', top.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_7', top.cpp:16) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_37', top.cpp:16) on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_53', top.cpp:16) on array 'A' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_61', top.cpp:16) on array 'A' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 107, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.42 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.sched.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_11_1.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_11_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.bind.adb -f 
Command         db_write done; 0.48 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_11_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_33_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_33_5.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_33_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_33_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_41_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_41_6.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_41_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_41_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
Execute         syn_report -verbosereport -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_VITIS_LOOP_11_1 top_kernel_Pipeline_VITIS_LOOP_33_5 top_kernel_Pipeline_VITIS_LOOP_41_6 top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_11_1 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_11_1'.
Command         create_rtl_model done; 0.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_11_1 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_11_1 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_11_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_11_1_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_11_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_11_1_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_11_1 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.28 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_11_1 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.adb 
Command         db_write done; 0.61 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_11_1 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_11_1 -p /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_33_5 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_33_5' pipeline 'VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_33_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.04 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_33_5 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_33_5 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_33_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_33_5_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_33_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_33_5_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_33_5 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 1.16 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_33_5 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_33_5 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_33_5 -p /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_41_6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_41_6' pipeline 'VITIS_LOOP_41_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_41_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_41_6 -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_41_6 -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6 
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_41_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_41_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_41_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_41_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_41_6 -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_41_6 -f -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.adb 
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_41_6 -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_41_6 -p /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel -f -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.design.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_VITIS_LOOP_11_1 top_kernel_Pipeline_VITIS_LOOP_33_5 top_kernel_Pipeline_VITIS_LOOP_41_6 top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_11_1] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.compgen.tcl 
INFO-FLOW: Found component top_kernel_sdiv_40ns_24s_40_44_1.
INFO-FLOW: Append model top_kernel_sdiv_40ns_24s_40_44_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_33_5] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_41_6] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_24s_24s_48_1_1.
INFO-FLOW: Append model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_40s_42ns_81_1_1.
INFO-FLOW: Append model top_kernel_mul_40s_42ns_81_1_1
INFO-FLOW: Found component top_kernel_tmp_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_tmp_RAM_AUTO_1R1W
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_11_1
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_33_5
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_41_6
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_sdiv_40ns_24s_40_44_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_24s_24s_48_1_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_40s_42ns_81_1_1 top_kernel_tmp_RAM_AUTO_1R1W top_kernel_Pipeline_VITIS_LOOP_11_1 top_kernel_Pipeline_VITIS_LOOP_33_5 top_kernel_Pipeline_VITIS_LOOP_41_6 top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_sdiv_40ns_24s_40_44_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_40s_42ns_81_1_1
INFO-FLOW: To file: write model top_kernel_tmp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_11_1
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_33_5
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_41_6
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db' modelList='top_kernel_sdiv_40ns_24s_40_44_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_40s_42ns_81_1_1
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_Pipeline_VITIS_LOOP_11_1
top_kernel_Pipeline_VITIS_LOOP_33_5
top_kernel_Pipeline_VITIS_LOOP_41_6
top_kernel
' expOnly='0'
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.compgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.8 seconds; current allocated memory: 0.000 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_sdiv_40ns_24s_40_44_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_40s_42ns_81_1_1
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_Pipeline_VITIS_LOOP_11_1
top_kernel_Pipeline_VITIS_LOOP_33_5
top_kernel_Pipeline_VITIS_LOOP_41_6
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_VITIS_LOOP_11_1 grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92 top_kernel_Pipeline_VITIS_LOOP_33_5 grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100 top_kernel_Pipeline_VITIS_LOOP_41_6 grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92 top_kernel_Pipeline_VITIS_LOOP_11_1 grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100 top_kernel_Pipeline_VITIS_LOOP_33_5 grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108 top_kernel_Pipeline_VITIS_LOOP_41_6} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92 grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100 grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108}} grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_VITIS_LOOP_11_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln11_fu_1246_p2 SOURCE top.cpp:11 VARIABLE icmp_ln11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_1252_p2 SOURCE top.cpp:11 VARIABLE add_ln11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_1731_p2 SOURCE top.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_1735_p2 SOURCE top.cpp:16 VARIABLE add_ln16_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_fu_1757_p2 SOURCE top.cpp:16 VARIABLE xor_ln16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_fu_1763_p2 SOURCE top.cpp:16 VARIABLE and_ln16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_1_fu_1769_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_fu_1775_p3 SOURCE top.cpp:16 VARIABLE select_ln16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_1_fu_1783_p3 SOURCE top.cpp:16 VARIABLE select_ln16_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_2_fu_1798_p2 SOURCE top.cpp:16 VARIABLE add_ln16_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_3_fu_1803_p2 SOURCE top.cpp:16 VARIABLE add_ln16_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_2_fu_1825_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_1_fu_1831_p2 SOURCE top.cpp:16 VARIABLE and_ln16_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_3_fu_1837_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_2_fu_1843_p3 SOURCE top.cpp:16 VARIABLE select_ln16_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_3_fu_1851_p3 SOURCE top.cpp:16 VARIABLE select_ln16_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_4_fu_1866_p2 SOURCE top.cpp:16 VARIABLE add_ln16_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_5_fu_1871_p2 SOURCE top.cpp:16 VARIABLE add_ln16_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_4_fu_1893_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_2_fu_1899_p2 SOURCE top.cpp:16 VARIABLE and_ln16_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_5_fu_1905_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_4_fu_1911_p3 SOURCE top.cpp:16 VARIABLE select_ln16_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_5_fu_1919_p3 SOURCE top.cpp:16 VARIABLE select_ln16_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_6_fu_1934_p2 SOURCE top.cpp:16 VARIABLE add_ln16_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_7_fu_1939_p2 SOURCE top.cpp:16 VARIABLE add_ln16_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_6_fu_1961_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_3_fu_1967_p2 SOURCE top.cpp:16 VARIABLE and_ln16_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_7_fu_1973_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_6_fu_1979_p3 SOURCE top.cpp:16 VARIABLE select_ln16_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_7_fu_1987_p3 SOURCE top.cpp:16 VARIABLE select_ln16_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_8_fu_2002_p2 SOURCE top.cpp:16 VARIABLE add_ln16_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_9_fu_2007_p2 SOURCE top.cpp:16 VARIABLE add_ln16_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_8_fu_2053_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_4_fu_2058_p2 SOURCE top.cpp:16 VARIABLE and_ln16_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_9_fu_2063_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_8_fu_2067_p3 SOURCE top.cpp:16 VARIABLE select_ln16_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_9_fu_2075_p3 SOURCE top.cpp:16 VARIABLE select_ln16_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_10_fu_2089_p2 SOURCE top.cpp:16 VARIABLE add_ln16_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_11_fu_2094_p2 SOURCE top.cpp:16 VARIABLE add_ln16_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_10_fu_2116_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_5_fu_2122_p2 SOURCE top.cpp:16 VARIABLE and_ln16_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_11_fu_2128_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_10_fu_2134_p3 SOURCE top.cpp:16 VARIABLE select_ln16_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_11_fu_2142_p3 SOURCE top.cpp:16 VARIABLE select_ln16_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_12_fu_2157_p2 SOURCE top.cpp:16 VARIABLE add_ln16_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_13_fu_2162_p2 SOURCE top.cpp:16 VARIABLE add_ln16_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_12_fu_2184_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_6_fu_2190_p2 SOURCE top.cpp:16 VARIABLE and_ln16_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_13_fu_2196_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_12_fu_2202_p3 SOURCE top.cpp:16 VARIABLE select_ln16_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_13_fu_2210_p3 SOURCE top.cpp:16 VARIABLE select_ln16_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_14_fu_2225_p2 SOURCE top.cpp:16 VARIABLE add_ln16_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_15_fu_2230_p2 SOURCE top.cpp:16 VARIABLE add_ln16_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_14_fu_2252_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_7_fu_2258_p2 SOURCE top.cpp:16 VARIABLE and_ln16_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_15_fu_2264_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_14_fu_2270_p3 SOURCE top.cpp:16 VARIABLE select_ln16_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_15_fu_2278_p3 SOURCE top.cpp:16 VARIABLE select_ln16_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_16_fu_2293_p2 SOURCE top.cpp:16 VARIABLE add_ln16_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_17_fu_2298_p2 SOURCE top.cpp:16 VARIABLE add_ln16_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_16_fu_2320_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_8_fu_2326_p2 SOURCE top.cpp:16 VARIABLE and_ln16_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_17_fu_2332_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_16_fu_2338_p3 SOURCE top.cpp:16 VARIABLE select_ln16_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_17_fu_2346_p3 SOURCE top.cpp:16 VARIABLE select_ln16_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_18_fu_2384_p2 SOURCE top.cpp:16 VARIABLE add_ln16_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_19_fu_2388_p2 SOURCE top.cpp:16 VARIABLE add_ln16_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_18_fu_2410_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_9_fu_2416_p2 SOURCE top.cpp:16 VARIABLE and_ln16_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_19_fu_2422_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_18_fu_2428_p3 SOURCE top.cpp:16 VARIABLE select_ln16_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_19_fu_2436_p3 SOURCE top.cpp:16 VARIABLE select_ln16_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_20_fu_2451_p2 SOURCE top.cpp:16 VARIABLE add_ln16_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_21_fu_2456_p2 SOURCE top.cpp:16 VARIABLE add_ln16_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_20_fu_2478_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_10_fu_2484_p2 SOURCE top.cpp:16 VARIABLE and_ln16_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_21_fu_2490_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_20_fu_2496_p3 SOURCE top.cpp:16 VARIABLE select_ln16_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_21_fu_2504_p3 SOURCE top.cpp:16 VARIABLE select_ln16_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_22_fu_2519_p2 SOURCE top.cpp:16 VARIABLE add_ln16_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_23_fu_2524_p2 SOURCE top.cpp:16 VARIABLE add_ln16_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_22_fu_2546_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_11_fu_2552_p2 SOURCE top.cpp:16 VARIABLE and_ln16_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_23_fu_2558_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_22_fu_2564_p3 SOURCE top.cpp:16 VARIABLE select_ln16_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_23_fu_2572_p3 SOURCE top.cpp:16 VARIABLE select_ln16_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_24_fu_2587_p2 SOURCE top.cpp:16 VARIABLE add_ln16_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_25_fu_2592_p2 SOURCE top.cpp:16 VARIABLE add_ln16_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_24_fu_2614_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_12_fu_2620_p2 SOURCE top.cpp:16 VARIABLE and_ln16_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_25_fu_2626_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_24_fu_2632_p3 SOURCE top.cpp:16 VARIABLE select_ln16_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_25_fu_2640_p3 SOURCE top.cpp:16 VARIABLE select_ln16_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_26_fu_2655_p2 SOURCE top.cpp:16 VARIABLE add_ln16_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_27_fu_2660_p2 SOURCE top.cpp:16 VARIABLE add_ln16_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_26_fu_2706_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_13_fu_2711_p2 SOURCE top.cpp:16 VARIABLE and_ln16_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_27_fu_2716_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_26_fu_2720_p3 SOURCE top.cpp:16 VARIABLE select_ln16_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_27_fu_2728_p3 SOURCE top.cpp:16 VARIABLE select_ln16_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_28_fu_2742_p2 SOURCE top.cpp:16 VARIABLE add_ln16_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_29_fu_2747_p2 SOURCE top.cpp:16 VARIABLE add_ln16_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_28_fu_2769_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_14_fu_2775_p2 SOURCE top.cpp:16 VARIABLE and_ln16_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_29_fu_2781_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_28_fu_2787_p3 SOURCE top.cpp:16 VARIABLE select_ln16_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_29_fu_2795_p3 SOURCE top.cpp:16 VARIABLE select_ln16_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_30_fu_2810_p2 SOURCE top.cpp:16 VARIABLE add_ln16_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_31_fu_2815_p2 SOURCE top.cpp:16 VARIABLE add_ln16_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_30_fu_2837_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_15_fu_2843_p2 SOURCE top.cpp:16 VARIABLE and_ln16_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_31_fu_2849_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_30_fu_2855_p3 SOURCE top.cpp:16 VARIABLE select_ln16_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_31_fu_2863_p3 SOURCE top.cpp:16 VARIABLE select_ln16_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_32_fu_2878_p2 SOURCE top.cpp:16 VARIABLE add_ln16_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_33_fu_2883_p2 SOURCE top.cpp:16 VARIABLE add_ln16_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_32_fu_2905_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_16_fu_2911_p2 SOURCE top.cpp:16 VARIABLE and_ln16_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_33_fu_2917_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_32_fu_2923_p3 SOURCE top.cpp:16 VARIABLE select_ln16_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_33_fu_2931_p3 SOURCE top.cpp:16 VARIABLE select_ln16_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_34_fu_2946_p2 SOURCE top.cpp:16 VARIABLE add_ln16_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_35_fu_2951_p2 SOURCE top.cpp:16 VARIABLE add_ln16_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_34_fu_2973_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_17_fu_2979_p2 SOURCE top.cpp:16 VARIABLE and_ln16_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_35_fu_2985_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_34_fu_2991_p3 SOURCE top.cpp:16 VARIABLE select_ln16_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_35_fu_2999_p3 SOURCE top.cpp:16 VARIABLE select_ln16_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_36_fu_3037_p2 SOURCE top.cpp:16 VARIABLE add_ln16_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_37_fu_3041_p2 SOURCE top.cpp:16 VARIABLE add_ln16_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_36_fu_3063_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_18_fu_3069_p2 SOURCE top.cpp:16 VARIABLE and_ln16_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_37_fu_3075_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_36_fu_3081_p3 SOURCE top.cpp:16 VARIABLE select_ln16_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_37_fu_3089_p3 SOURCE top.cpp:16 VARIABLE select_ln16_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_38_fu_3104_p2 SOURCE top.cpp:16 VARIABLE add_ln16_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_39_fu_3109_p2 SOURCE top.cpp:16 VARIABLE add_ln16_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_38_fu_3131_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_19_fu_3137_p2 SOURCE top.cpp:16 VARIABLE and_ln16_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_39_fu_3143_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_38_fu_3149_p3 SOURCE top.cpp:16 VARIABLE select_ln16_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_39_fu_3157_p3 SOURCE top.cpp:16 VARIABLE select_ln16_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_40_fu_3172_p2 SOURCE top.cpp:16 VARIABLE add_ln16_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_41_fu_3177_p2 SOURCE top.cpp:16 VARIABLE add_ln16_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_40_fu_3199_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_20_fu_3205_p2 SOURCE top.cpp:16 VARIABLE and_ln16_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_41_fu_3211_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_40_fu_3217_p3 SOURCE top.cpp:16 VARIABLE select_ln16_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_41_fu_3225_p3 SOURCE top.cpp:16 VARIABLE select_ln16_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_42_fu_3240_p2 SOURCE top.cpp:16 VARIABLE add_ln16_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_43_fu_3245_p2 SOURCE top.cpp:16 VARIABLE add_ln16_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_42_fu_3267_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_21_fu_3273_p2 SOURCE top.cpp:16 VARIABLE and_ln16_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_43_fu_3279_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_42_fu_3285_p3 SOURCE top.cpp:16 VARIABLE select_ln16_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_43_fu_3293_p3 SOURCE top.cpp:16 VARIABLE select_ln16_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_44_fu_3308_p2 SOURCE top.cpp:16 VARIABLE add_ln16_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_45_fu_3313_p2 SOURCE top.cpp:16 VARIABLE add_ln16_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_44_fu_3359_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_22_fu_3364_p2 SOURCE top.cpp:16 VARIABLE and_ln16_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_45_fu_3369_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_44_fu_3373_p3 SOURCE top.cpp:16 VARIABLE select_ln16_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_45_fu_3381_p3 SOURCE top.cpp:16 VARIABLE select_ln16_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_46_fu_3395_p2 SOURCE top.cpp:16 VARIABLE add_ln16_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_47_fu_3400_p2 SOURCE top.cpp:16 VARIABLE add_ln16_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_46_fu_3422_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_23_fu_3428_p2 SOURCE top.cpp:16 VARIABLE and_ln16_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_47_fu_3434_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_46_fu_3440_p3 SOURCE top.cpp:16 VARIABLE select_ln16_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_47_fu_3448_p3 SOURCE top.cpp:16 VARIABLE select_ln16_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_48_fu_3463_p2 SOURCE top.cpp:16 VARIABLE add_ln16_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_49_fu_3468_p2 SOURCE top.cpp:16 VARIABLE add_ln16_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_48_fu_3490_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_24_fu_3496_p2 SOURCE top.cpp:16 VARIABLE and_ln16_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_49_fu_3502_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_48_fu_3508_p3 SOURCE top.cpp:16 VARIABLE select_ln16_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_49_fu_3516_p3 SOURCE top.cpp:16 VARIABLE select_ln16_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_50_fu_3531_p2 SOURCE top.cpp:16 VARIABLE add_ln16_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_51_fu_3536_p2 SOURCE top.cpp:16 VARIABLE add_ln16_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_50_fu_3558_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_25_fu_3564_p2 SOURCE top.cpp:16 VARIABLE and_ln16_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_51_fu_3570_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_50_fu_3576_p3 SOURCE top.cpp:16 VARIABLE select_ln16_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_51_fu_3584_p3 SOURCE top.cpp:16 VARIABLE select_ln16_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_52_fu_3599_p2 SOURCE top.cpp:16 VARIABLE add_ln16_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_53_fu_3604_p2 SOURCE top.cpp:16 VARIABLE add_ln16_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_52_fu_3626_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_26_fu_3632_p2 SOURCE top.cpp:16 VARIABLE and_ln16_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_53_fu_3638_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_52_fu_3644_p3 SOURCE top.cpp:16 VARIABLE select_ln16_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_53_fu_3652_p3 SOURCE top.cpp:16 VARIABLE select_ln16_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_54_fu_3690_p2 SOURCE top.cpp:16 VARIABLE add_ln16_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_55_fu_3694_p2 SOURCE top.cpp:16 VARIABLE add_ln16_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_54_fu_3716_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_27_fu_3722_p2 SOURCE top.cpp:16 VARIABLE and_ln16_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_55_fu_3728_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_54_fu_3734_p3 SOURCE top.cpp:16 VARIABLE select_ln16_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_55_fu_3742_p3 SOURCE top.cpp:16 VARIABLE select_ln16_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_56_fu_3757_p2 SOURCE top.cpp:16 VARIABLE add_ln16_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_57_fu_3762_p2 SOURCE top.cpp:16 VARIABLE add_ln16_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_56_fu_3784_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_28_fu_3790_p2 SOURCE top.cpp:16 VARIABLE and_ln16_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_57_fu_3796_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_56_fu_3802_p3 SOURCE top.cpp:16 VARIABLE select_ln16_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_57_fu_3810_p3 SOURCE top.cpp:16 VARIABLE select_ln16_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_58_fu_3825_p2 SOURCE top.cpp:16 VARIABLE add_ln16_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_59_fu_3830_p2 SOURCE top.cpp:16 VARIABLE add_ln16_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_58_fu_3852_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_29_fu_3858_p2 SOURCE top.cpp:16 VARIABLE and_ln16_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_59_fu_3864_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_58_fu_3870_p3 SOURCE top.cpp:16 VARIABLE select_ln16_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_59_fu_3878_p3 SOURCE top.cpp:16 VARIABLE select_ln16_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_60_fu_3893_p2 SOURCE top.cpp:16 VARIABLE add_ln16_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_61_fu_3898_p2 SOURCE top.cpp:16 VARIABLE add_ln16_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_60_fu_3920_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_30_fu_3926_p2 SOURCE top.cpp:16 VARIABLE and_ln16_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_61_fu_3932_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_60_fu_3938_p3 SOURCE top.cpp:16 VARIABLE select_ln16_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_61_fu_3946_p3 SOURCE top.cpp:16 VARIABLE select_ln16_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_62_fu_3961_p2 SOURCE top.cpp:16 VARIABLE add_ln16_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_63_fu_3966_p2 SOURCE top.cpp:16 VARIABLE add_ln16_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_62_fu_4012_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_31_fu_4017_p2 SOURCE top.cpp:16 VARIABLE and_ln16_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_63_fu_4022_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_62_fu_4026_p3 SOURCE top.cpp:16 VARIABLE select_ln16_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_63_fu_4034_p3 SOURCE top.cpp:16 VARIABLE select_ln16_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_64_fu_4048_p2 SOURCE top.cpp:16 VARIABLE add_ln16_64 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_65_fu_4053_p2 SOURCE top.cpp:16 VARIABLE add_ln16_65 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_64_fu_4075_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_64 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_32_fu_4081_p2 SOURCE top.cpp:16 VARIABLE and_ln16_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_65_fu_4087_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_65 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_64_fu_4093_p3 SOURCE top.cpp:16 VARIABLE select_ln16_64 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_65_fu_4101_p3 SOURCE top.cpp:16 VARIABLE select_ln16_65 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_66_fu_4116_p2 SOURCE top.cpp:16 VARIABLE add_ln16_66 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_67_fu_4121_p2 SOURCE top.cpp:16 VARIABLE add_ln16_67 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_66_fu_4143_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_66 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_33_fu_4149_p2 SOURCE top.cpp:16 VARIABLE and_ln16_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_67_fu_4155_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_67 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_66_fu_4161_p3 SOURCE top.cpp:16 VARIABLE select_ln16_66 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_67_fu_4169_p3 SOURCE top.cpp:16 VARIABLE select_ln16_67 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_68_fu_4184_p2 SOURCE top.cpp:16 VARIABLE add_ln16_68 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_69_fu_4189_p2 SOURCE top.cpp:16 VARIABLE add_ln16_69 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_68_fu_4211_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_68 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_34_fu_4217_p2 SOURCE top.cpp:16 VARIABLE and_ln16_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_69_fu_4223_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_69 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_68_fu_4229_p3 SOURCE top.cpp:16 VARIABLE select_ln16_68 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_69_fu_4237_p3 SOURCE top.cpp:16 VARIABLE select_ln16_69 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_70_fu_4252_p2 SOURCE top.cpp:16 VARIABLE add_ln16_70 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_71_fu_4257_p2 SOURCE top.cpp:16 VARIABLE add_ln16_71 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_70_fu_4279_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_70 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_35_fu_4285_p2 SOURCE top.cpp:16 VARIABLE and_ln16_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_71_fu_4291_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_71 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_70_fu_4297_p3 SOURCE top.cpp:16 VARIABLE select_ln16_70 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_71_fu_4305_p3 SOURCE top.cpp:16 VARIABLE select_ln16_71 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_72_fu_4343_p2 SOURCE top.cpp:16 VARIABLE add_ln16_72 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_73_fu_4347_p2 SOURCE top.cpp:16 VARIABLE add_ln16_73 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_72_fu_4369_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_72 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_36_fu_4375_p2 SOURCE top.cpp:16 VARIABLE and_ln16_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_73_fu_4381_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_73 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_72_fu_4387_p3 SOURCE top.cpp:16 VARIABLE select_ln16_72 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_73_fu_4395_p3 SOURCE top.cpp:16 VARIABLE select_ln16_73 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_74_fu_4410_p2 SOURCE top.cpp:16 VARIABLE add_ln16_74 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_75_fu_4415_p2 SOURCE top.cpp:16 VARIABLE add_ln16_75 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_74_fu_4437_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_74 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_37_fu_4443_p2 SOURCE top.cpp:16 VARIABLE and_ln16_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_75_fu_4449_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_75 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_74_fu_4455_p3 SOURCE top.cpp:16 VARIABLE select_ln16_74 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_75_fu_4463_p3 SOURCE top.cpp:16 VARIABLE select_ln16_75 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_76_fu_4478_p2 SOURCE top.cpp:16 VARIABLE add_ln16_76 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_77_fu_4483_p2 SOURCE top.cpp:16 VARIABLE add_ln16_77 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_76_fu_4505_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_76 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_38_fu_4511_p2 SOURCE top.cpp:16 VARIABLE and_ln16_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_77_fu_4517_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_77 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_76_fu_4523_p3 SOURCE top.cpp:16 VARIABLE select_ln16_76 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_77_fu_4531_p3 SOURCE top.cpp:16 VARIABLE select_ln16_77 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_78_fu_4546_p2 SOURCE top.cpp:16 VARIABLE add_ln16_78 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_79_fu_4551_p2 SOURCE top.cpp:16 VARIABLE add_ln16_79 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_78_fu_4573_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_78 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_39_fu_4579_p2 SOURCE top.cpp:16 VARIABLE and_ln16_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_79_fu_4585_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_79 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_78_fu_4591_p3 SOURCE top.cpp:16 VARIABLE select_ln16_78 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_79_fu_4599_p3 SOURCE top.cpp:16 VARIABLE select_ln16_79 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_80_fu_4614_p2 SOURCE top.cpp:16 VARIABLE add_ln16_80 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_81_fu_4619_p2 SOURCE top.cpp:16 VARIABLE add_ln16_81 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_80_fu_4665_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_80 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_40_fu_4670_p2 SOURCE top.cpp:16 VARIABLE and_ln16_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_81_fu_4675_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_81 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_80_fu_4679_p3 SOURCE top.cpp:16 VARIABLE select_ln16_80 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_81_fu_4687_p3 SOURCE top.cpp:16 VARIABLE select_ln16_81 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_82_fu_4701_p2 SOURCE top.cpp:16 VARIABLE add_ln16_82 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_83_fu_4706_p2 SOURCE top.cpp:16 VARIABLE add_ln16_83 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_82_fu_4728_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_82 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_41_fu_4734_p2 SOURCE top.cpp:16 VARIABLE and_ln16_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_83_fu_4740_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_83 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_82_fu_4746_p3 SOURCE top.cpp:16 VARIABLE select_ln16_82 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_83_fu_4754_p3 SOURCE top.cpp:16 VARIABLE select_ln16_83 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_84_fu_4769_p2 SOURCE top.cpp:16 VARIABLE add_ln16_84 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_85_fu_4774_p2 SOURCE top.cpp:16 VARIABLE add_ln16_85 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_84_fu_4796_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_84 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_42_fu_4802_p2 SOURCE top.cpp:16 VARIABLE and_ln16_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_85_fu_4808_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_85 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_84_fu_4814_p3 SOURCE top.cpp:16 VARIABLE select_ln16_84 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_85_fu_4822_p3 SOURCE top.cpp:16 VARIABLE select_ln16_85 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_86_fu_4837_p2 SOURCE top.cpp:16 VARIABLE add_ln16_86 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_87_fu_4842_p2 SOURCE top.cpp:16 VARIABLE add_ln16_87 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_86_fu_4864_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_86 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_43_fu_4870_p2 SOURCE top.cpp:16 VARIABLE and_ln16_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_87_fu_4876_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_87 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_86_fu_4882_p3 SOURCE top.cpp:16 VARIABLE select_ln16_86 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_87_fu_4890_p3 SOURCE top.cpp:16 VARIABLE select_ln16_87 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_88_fu_4905_p2 SOURCE top.cpp:16 VARIABLE add_ln16_88 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_89_fu_4910_p2 SOURCE top.cpp:16 VARIABLE add_ln16_89 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_88_fu_4932_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_88 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_44_fu_4938_p2 SOURCE top.cpp:16 VARIABLE and_ln16_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_89_fu_4944_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_89 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_88_fu_4950_p3 SOURCE top.cpp:16 VARIABLE select_ln16_88 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_89_fu_4958_p3 SOURCE top.cpp:16 VARIABLE select_ln16_89 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_90_fu_4996_p2 SOURCE top.cpp:16 VARIABLE add_ln16_90 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_91_fu_5000_p2 SOURCE top.cpp:16 VARIABLE add_ln16_91 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_90_fu_5022_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_90 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_45_fu_5028_p2 SOURCE top.cpp:16 VARIABLE and_ln16_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_91_fu_5034_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_91 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_90_fu_5040_p3 SOURCE top.cpp:16 VARIABLE select_ln16_90 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_91_fu_5048_p3 SOURCE top.cpp:16 VARIABLE select_ln16_91 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_92_fu_5063_p2 SOURCE top.cpp:16 VARIABLE add_ln16_92 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_93_fu_5068_p2 SOURCE top.cpp:16 VARIABLE add_ln16_93 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_92_fu_5090_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_92 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_46_fu_5096_p2 SOURCE top.cpp:16 VARIABLE and_ln16_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_93_fu_5102_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_93 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_92_fu_5108_p3 SOURCE top.cpp:16 VARIABLE select_ln16_92 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_93_fu_5116_p3 SOURCE top.cpp:16 VARIABLE select_ln16_93 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_94_fu_5131_p2 SOURCE top.cpp:16 VARIABLE add_ln16_94 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_95_fu_5136_p2 SOURCE top.cpp:16 VARIABLE add_ln16_95 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_94_fu_5158_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_94 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_47_fu_5164_p2 SOURCE top.cpp:16 VARIABLE and_ln16_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_95_fu_5170_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_95 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_94_fu_5176_p3 SOURCE top.cpp:16 VARIABLE select_ln16_94 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_95_fu_5184_p3 SOURCE top.cpp:16 VARIABLE select_ln16_95 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_96_fu_5199_p2 SOURCE top.cpp:16 VARIABLE add_ln16_96 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_97_fu_5204_p2 SOURCE top.cpp:16 VARIABLE add_ln16_97 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_96_fu_5226_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_96 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_48_fu_5232_p2 SOURCE top.cpp:16 VARIABLE and_ln16_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_97_fu_5238_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_97 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_96_fu_5244_p3 SOURCE top.cpp:16 VARIABLE select_ln16_96 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_97_fu_5252_p3 SOURCE top.cpp:16 VARIABLE select_ln16_97 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_98_fu_5290_p2 SOURCE top.cpp:16 VARIABLE add_ln16_98 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_99_fu_5294_p2 SOURCE top.cpp:16 VARIABLE add_ln16_99 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_98_fu_5316_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_98 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_49_fu_5322_p2 SOURCE top.cpp:16 VARIABLE and_ln16_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_99_fu_5328_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_99 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_98_fu_5334_p3 SOURCE top.cpp:16 VARIABLE select_ln16_98 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_99_fu_5342_p3 SOURCE top.cpp:16 VARIABLE select_ln16_99 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_100_fu_5357_p2 SOURCE top.cpp:16 VARIABLE add_ln16_100 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_101_fu_5362_p2 SOURCE top.cpp:16 VARIABLE add_ln16_101 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_100_fu_5384_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_100 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_50_fu_5390_p2 SOURCE top.cpp:16 VARIABLE and_ln16_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_101_fu_5396_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_101 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_100_fu_5402_p3 SOURCE top.cpp:16 VARIABLE select_ln16_100 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_101_fu_5410_p3 SOURCE top.cpp:16 VARIABLE select_ln16_101 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_102_fu_5425_p2 SOURCE top.cpp:16 VARIABLE add_ln16_102 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_103_fu_5430_p2 SOURCE top.cpp:16 VARIABLE add_ln16_103 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_102_fu_5452_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_102 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_51_fu_5458_p2 SOURCE top.cpp:16 VARIABLE and_ln16_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_103_fu_5464_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_103 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_102_fu_5470_p3 SOURCE top.cpp:16 VARIABLE select_ln16_102 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_103_fu_5478_p3 SOURCE top.cpp:16 VARIABLE select_ln16_103 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_104_fu_5493_p2 SOURCE top.cpp:16 VARIABLE add_ln16_104 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_105_fu_5498_p2 SOURCE top.cpp:16 VARIABLE add_ln16_105 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_104_fu_5520_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_104 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_52_fu_5526_p2 SOURCE top.cpp:16 VARIABLE and_ln16_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_105_fu_5532_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_105 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_104_fu_5538_p3 SOURCE top.cpp:16 VARIABLE select_ln16_104 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_105_fu_5546_p3 SOURCE top.cpp:16 VARIABLE select_ln16_105 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_106_fu_5584_p2 SOURCE top.cpp:16 VARIABLE add_ln16_106 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_107_fu_5588_p2 SOURCE top.cpp:16 VARIABLE add_ln16_107 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_106_fu_5610_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_106 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_53_fu_5616_p2 SOURCE top.cpp:16 VARIABLE and_ln16_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_107_fu_5622_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_107 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_106_fu_5628_p3 SOURCE top.cpp:16 VARIABLE select_ln16_106 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_107_fu_5636_p3 SOURCE top.cpp:16 VARIABLE select_ln16_107 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_108_fu_5651_p2 SOURCE top.cpp:16 VARIABLE add_ln16_108 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_109_fu_5656_p2 SOURCE top.cpp:16 VARIABLE add_ln16_109 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_108_fu_5678_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_108 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_54_fu_5684_p2 SOURCE top.cpp:16 VARIABLE and_ln16_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_109_fu_5690_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_109 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_108_fu_5696_p3 SOURCE top.cpp:16 VARIABLE select_ln16_108 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_109_fu_5704_p3 SOURCE top.cpp:16 VARIABLE select_ln16_109 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_110_fu_5719_p2 SOURCE top.cpp:16 VARIABLE add_ln16_110 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_111_fu_5724_p2 SOURCE top.cpp:16 VARIABLE add_ln16_111 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_110_fu_5746_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_110 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_55_fu_5752_p2 SOURCE top.cpp:16 VARIABLE and_ln16_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_111_fu_5758_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_111 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_110_fu_5764_p3 SOURCE top.cpp:16 VARIABLE select_ln16_110 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_111_fu_5772_p3 SOURCE top.cpp:16 VARIABLE select_ln16_111 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_112_fu_5787_p2 SOURCE top.cpp:16 VARIABLE add_ln16_112 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_113_fu_5792_p2 SOURCE top.cpp:16 VARIABLE add_ln16_113 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_112_fu_5814_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_112 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_56_fu_5820_p2 SOURCE top.cpp:16 VARIABLE and_ln16_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_113_fu_5826_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_113 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_112_fu_5832_p3 SOURCE top.cpp:16 VARIABLE select_ln16_112 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_113_fu_5840_p3 SOURCE top.cpp:16 VARIABLE select_ln16_113 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_114_fu_5878_p2 SOURCE top.cpp:16 VARIABLE add_ln16_114 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_115_fu_5882_p2 SOURCE top.cpp:16 VARIABLE add_ln16_115 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_114_fu_5904_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_114 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_57_fu_5910_p2 SOURCE top.cpp:16 VARIABLE and_ln16_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_115_fu_5916_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_115 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_114_fu_5922_p3 SOURCE top.cpp:16 VARIABLE select_ln16_114 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_115_fu_5930_p3 SOURCE top.cpp:16 VARIABLE select_ln16_115 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_116_fu_5945_p2 SOURCE top.cpp:16 VARIABLE add_ln16_116 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_117_fu_5950_p2 SOURCE top.cpp:16 VARIABLE add_ln16_117 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_116_fu_5972_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_116 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_58_fu_5978_p2 SOURCE top.cpp:16 VARIABLE and_ln16_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_117_fu_5984_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_117 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_116_fu_5990_p3 SOURCE top.cpp:16 VARIABLE select_ln16_116 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_117_fu_5998_p3 SOURCE top.cpp:16 VARIABLE select_ln16_117 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_118_fu_6014_p2 SOURCE top.cpp:16 VARIABLE add_ln16_118 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_119_fu_6020_p2 SOURCE top.cpp:16 VARIABLE add_ln16_119 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_118_fu_6042_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_118 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_59_fu_6048_p2 SOURCE top.cpp:16 VARIABLE and_ln16_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_119_fu_6054_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_119 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_118_fu_6060_p3 SOURCE top.cpp:16 VARIABLE select_ln16_118 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_119_fu_6068_p3 SOURCE top.cpp:16 VARIABLE select_ln16_119 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_120_fu_6084_p2 SOURCE top.cpp:16 VARIABLE add_ln16_120 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_121_fu_6090_p2 SOURCE top.cpp:16 VARIABLE add_ln16_121 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_120_fu_6112_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_120 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_60_fu_6118_p2 SOURCE top.cpp:16 VARIABLE and_ln16_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_121_fu_6124_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_121 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_120_fu_6130_p3 SOURCE top.cpp:16 VARIABLE select_ln16_120 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_121_fu_6138_p3 SOURCE top.cpp:16 VARIABLE select_ln16_121 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_122_fu_6153_p2 SOURCE top.cpp:16 VARIABLE add_ln16_122 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_123_fu_6158_p2 SOURCE top.cpp:16 VARIABLE add_ln16_123 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_122_fu_6180_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_122 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_61_fu_6186_p2 SOURCE top.cpp:16 VARIABLE and_ln16_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_123_fu_6192_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_123 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_122_fu_6198_p3 SOURCE top.cpp:16 VARIABLE select_ln16_122 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_123_fu_6206_p3 SOURCE top.cpp:16 VARIABLE select_ln16_123 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_124_fu_6222_p2 SOURCE top.cpp:16 VARIABLE add_ln16_124 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_125_fu_6228_p2 SOURCE top.cpp:16 VARIABLE add_ln16_125 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_124_fu_6250_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_124 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln16_62_fu_6256_p2 SOURCE top.cpp:16 VARIABLE and_ln16_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_125_fu_6262_p2 SOURCE top.cpp:16 VARIABLE xor_ln16_125 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_124_fu_6268_p3 SOURCE top.cpp:16 VARIABLE select_ln16_124 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_125_fu_6276_p3 SOURCE top.cpp:16 VARIABLE select_ln16_125 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_6288_p2 SOURCE top.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln20_fu_6314_p2 SOURCE top.cpp:20 VARIABLE xor_ln20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_fu_6320_p2 SOURCE top.cpp:20 VARIABLE and_ln20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln20_1_fu_6326_p2 SOURCE top.cpp:20 VARIABLE xor_ln20_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln20_fu_6332_p3 SOURCE top.cpp:20 VARIABLE select_ln20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME denom_1_fu_6340_p3 SOURCE top.cpp:20 VARIABLE denom_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U1 SOURCE top.cpp:24 VARIABLE sdiv_ln24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_fu_7152_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_1_fu_7158_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_fu_7164_p2 SOURCE top.cpp:24 VARIABLE or_ln24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_fu_7170_p2 SOURCE top.cpp:24 VARIABLE xor_ln24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_fu_7176_p2 SOURCE top.cpp:24 VARIABLE and_ln24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_1_fu_7182_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_1_fu_7188_p2 SOURCE top.cpp:24 VARIABLE or_ln24_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_1_fu_7194_p2 SOURCE top.cpp:24 VARIABLE and_ln24_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_fu_7200_p3 SOURCE top.cpp:24 VARIABLE select_ln24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_2_fu_7208_p2 SOURCE top.cpp:24 VARIABLE or_ln24_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_1_fu_7214_p3 SOURCE top.cpp:24 VARIABLE select_ln24_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U2 SOURCE top.cpp:24 VARIABLE sdiv_ln24_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_2_fu_7253_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_3_fu_7259_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_3_fu_7265_p2 SOURCE top.cpp:24 VARIABLE or_ln24_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_2_fu_7271_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_2_fu_7277_p2 SOURCE top.cpp:24 VARIABLE and_ln24_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_3_fu_7283_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_4_fu_7289_p2 SOURCE top.cpp:24 VARIABLE or_ln24_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_3_fu_7295_p2 SOURCE top.cpp:24 VARIABLE and_ln24_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_2_fu_7301_p3 SOURCE top.cpp:24 VARIABLE select_ln24_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_5_fu_7309_p2 SOURCE top.cpp:24 VARIABLE or_ln24_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_3_fu_7315_p3 SOURCE top.cpp:24 VARIABLE select_ln24_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U3 SOURCE top.cpp:24 VARIABLE sdiv_ln24_2 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_4_fu_7354_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_5_fu_7360_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_6_fu_7366_p2 SOURCE top.cpp:24 VARIABLE or_ln24_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_4_fu_7372_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_4_fu_7378_p2 SOURCE top.cpp:24 VARIABLE and_ln24_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_5_fu_7384_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_7_fu_7390_p2 SOURCE top.cpp:24 VARIABLE or_ln24_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_5_fu_7396_p2 SOURCE top.cpp:24 VARIABLE and_ln24_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_4_fu_7402_p3 SOURCE top.cpp:24 VARIABLE select_ln24_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_8_fu_7410_p2 SOURCE top.cpp:24 VARIABLE or_ln24_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_5_fu_7416_p3 SOURCE top.cpp:24 VARIABLE select_ln24_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U4 SOURCE top.cpp:24 VARIABLE sdiv_ln24_3 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_6_fu_7455_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_7_fu_7461_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_9_fu_7467_p2 SOURCE top.cpp:24 VARIABLE or_ln24_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_6_fu_7473_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_6_fu_7479_p2 SOURCE top.cpp:24 VARIABLE and_ln24_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_7_fu_7485_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_10_fu_7491_p2 SOURCE top.cpp:24 VARIABLE or_ln24_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_7_fu_7497_p2 SOURCE top.cpp:24 VARIABLE and_ln24_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_6_fu_7503_p3 SOURCE top.cpp:24 VARIABLE select_ln24_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_11_fu_7511_p2 SOURCE top.cpp:24 VARIABLE or_ln24_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_7_fu_7517_p3 SOURCE top.cpp:24 VARIABLE select_ln24_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U5 SOURCE top.cpp:24 VARIABLE sdiv_ln24_4 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_8_fu_7556_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_9_fu_7562_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_12_fu_7568_p2 SOURCE top.cpp:24 VARIABLE or_ln24_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_8_fu_7574_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_8_fu_7580_p2 SOURCE top.cpp:24 VARIABLE and_ln24_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_9_fu_7586_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_13_fu_7592_p2 SOURCE top.cpp:24 VARIABLE or_ln24_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_9_fu_7598_p2 SOURCE top.cpp:24 VARIABLE and_ln24_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_8_fu_7604_p3 SOURCE top.cpp:24 VARIABLE select_ln24_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_14_fu_7612_p2 SOURCE top.cpp:24 VARIABLE or_ln24_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_9_fu_7618_p3 SOURCE top.cpp:24 VARIABLE select_ln24_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U6 SOURCE top.cpp:24 VARIABLE sdiv_ln24_5 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_10_fu_7657_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_11_fu_7663_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_15_fu_7669_p2 SOURCE top.cpp:24 VARIABLE or_ln24_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_10_fu_7675_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_10_fu_7681_p2 SOURCE top.cpp:24 VARIABLE and_ln24_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_11_fu_7687_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_16_fu_7693_p2 SOURCE top.cpp:24 VARIABLE or_ln24_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_11_fu_7699_p2 SOURCE top.cpp:24 VARIABLE and_ln24_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_10_fu_7705_p3 SOURCE top.cpp:24 VARIABLE select_ln24_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_17_fu_7713_p2 SOURCE top.cpp:24 VARIABLE or_ln24_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_11_fu_7719_p3 SOURCE top.cpp:24 VARIABLE select_ln24_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U7 SOURCE top.cpp:24 VARIABLE sdiv_ln24_6 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_12_fu_7758_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_13_fu_7764_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_18_fu_7770_p2 SOURCE top.cpp:24 VARIABLE or_ln24_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_12_fu_7776_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_12_fu_7782_p2 SOURCE top.cpp:24 VARIABLE and_ln24_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_13_fu_7788_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_19_fu_7794_p2 SOURCE top.cpp:24 VARIABLE or_ln24_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_13_fu_7800_p2 SOURCE top.cpp:24 VARIABLE and_ln24_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_12_fu_7806_p3 SOURCE top.cpp:24 VARIABLE select_ln24_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_20_fu_7814_p2 SOURCE top.cpp:24 VARIABLE or_ln24_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_13_fu_7820_p3 SOURCE top.cpp:24 VARIABLE select_ln24_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U8 SOURCE top.cpp:24 VARIABLE sdiv_ln24_7 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_14_fu_7859_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_15_fu_7865_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_21_fu_7871_p2 SOURCE top.cpp:24 VARIABLE or_ln24_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_14_fu_7877_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_14_fu_7883_p2 SOURCE top.cpp:24 VARIABLE and_ln24_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_15_fu_7889_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_22_fu_7895_p2 SOURCE top.cpp:24 VARIABLE or_ln24_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_15_fu_7901_p2 SOURCE top.cpp:24 VARIABLE and_ln24_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_14_fu_7907_p3 SOURCE top.cpp:24 VARIABLE select_ln24_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_23_fu_7915_p2 SOURCE top.cpp:24 VARIABLE or_ln24_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_15_fu_7921_p3 SOURCE top.cpp:24 VARIABLE select_ln24_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U9 SOURCE top.cpp:24 VARIABLE sdiv_ln24_8 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_16_fu_7960_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_17_fu_7966_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_24_fu_7972_p2 SOURCE top.cpp:24 VARIABLE or_ln24_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_16_fu_7978_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_16_fu_7984_p2 SOURCE top.cpp:24 VARIABLE and_ln24_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_17_fu_7990_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_25_fu_7996_p2 SOURCE top.cpp:24 VARIABLE or_ln24_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_17_fu_8002_p2 SOURCE top.cpp:24 VARIABLE and_ln24_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_16_fu_8008_p3 SOURCE top.cpp:24 VARIABLE select_ln24_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_26_fu_8016_p2 SOURCE top.cpp:24 VARIABLE or_ln24_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_17_fu_8022_p3 SOURCE top.cpp:24 VARIABLE select_ln24_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U10 SOURCE top.cpp:24 VARIABLE sdiv_ln24_9 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_18_fu_8061_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_19_fu_8067_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_27_fu_8073_p2 SOURCE top.cpp:24 VARIABLE or_ln24_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_18_fu_8079_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_18_fu_8085_p2 SOURCE top.cpp:24 VARIABLE and_ln24_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_19_fu_8091_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_28_fu_8097_p2 SOURCE top.cpp:24 VARIABLE or_ln24_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_19_fu_8103_p2 SOURCE top.cpp:24 VARIABLE and_ln24_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_18_fu_8109_p3 SOURCE top.cpp:24 VARIABLE select_ln24_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_29_fu_8117_p2 SOURCE top.cpp:24 VARIABLE or_ln24_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_19_fu_8123_p3 SOURCE top.cpp:24 VARIABLE select_ln24_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U11 SOURCE top.cpp:24 VARIABLE sdiv_ln24_10 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_20_fu_8162_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_21_fu_8168_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_30_fu_8174_p2 SOURCE top.cpp:24 VARIABLE or_ln24_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_20_fu_8180_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_20_fu_8186_p2 SOURCE top.cpp:24 VARIABLE and_ln24_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_21_fu_8192_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_31_fu_8198_p2 SOURCE top.cpp:24 VARIABLE or_ln24_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_21_fu_8204_p2 SOURCE top.cpp:24 VARIABLE and_ln24_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_20_fu_8210_p3 SOURCE top.cpp:24 VARIABLE select_ln24_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_32_fu_8218_p2 SOURCE top.cpp:24 VARIABLE or_ln24_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_21_fu_8224_p3 SOURCE top.cpp:24 VARIABLE select_ln24_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U12 SOURCE top.cpp:24 VARIABLE sdiv_ln24_11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_22_fu_8263_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_23_fu_8269_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_33_fu_8275_p2 SOURCE top.cpp:24 VARIABLE or_ln24_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_22_fu_8281_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_22_fu_8287_p2 SOURCE top.cpp:24 VARIABLE and_ln24_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_23_fu_8293_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_34_fu_8299_p2 SOURCE top.cpp:24 VARIABLE or_ln24_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_23_fu_8305_p2 SOURCE top.cpp:24 VARIABLE and_ln24_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_22_fu_8311_p3 SOURCE top.cpp:24 VARIABLE select_ln24_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_35_fu_8319_p2 SOURCE top.cpp:24 VARIABLE or_ln24_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_23_fu_8325_p3 SOURCE top.cpp:24 VARIABLE select_ln24_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U13 SOURCE top.cpp:24 VARIABLE sdiv_ln24_12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_24_fu_8364_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_25_fu_8370_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_36_fu_8376_p2 SOURCE top.cpp:24 VARIABLE or_ln24_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_24_fu_8382_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_24_fu_8388_p2 SOURCE top.cpp:24 VARIABLE and_ln24_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_25_fu_8394_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_37_fu_8400_p2 SOURCE top.cpp:24 VARIABLE or_ln24_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_25_fu_8406_p2 SOURCE top.cpp:24 VARIABLE and_ln24_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_24_fu_8412_p3 SOURCE top.cpp:24 VARIABLE select_ln24_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_38_fu_8420_p2 SOURCE top.cpp:24 VARIABLE or_ln24_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_25_fu_8426_p3 SOURCE top.cpp:24 VARIABLE select_ln24_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U14 SOURCE top.cpp:24 VARIABLE sdiv_ln24_13 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_26_fu_8465_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_27_fu_8471_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_39_fu_8477_p2 SOURCE top.cpp:24 VARIABLE or_ln24_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_26_fu_8483_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_26_fu_8489_p2 SOURCE top.cpp:24 VARIABLE and_ln24_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_27_fu_8495_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_40_fu_8501_p2 SOURCE top.cpp:24 VARIABLE or_ln24_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_27_fu_8507_p2 SOURCE top.cpp:24 VARIABLE and_ln24_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_26_fu_8513_p3 SOURCE top.cpp:24 VARIABLE select_ln24_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_41_fu_8521_p2 SOURCE top.cpp:24 VARIABLE or_ln24_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_27_fu_8527_p3 SOURCE top.cpp:24 VARIABLE select_ln24_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U15 SOURCE top.cpp:24 VARIABLE sdiv_ln24_14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_28_fu_8566_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_29_fu_8572_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_42_fu_8578_p2 SOURCE top.cpp:24 VARIABLE or_ln24_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_28_fu_8584_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_28_fu_8590_p2 SOURCE top.cpp:24 VARIABLE and_ln24_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_29_fu_8596_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_43_fu_8602_p2 SOURCE top.cpp:24 VARIABLE or_ln24_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_29_fu_8608_p2 SOURCE top.cpp:24 VARIABLE and_ln24_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_28_fu_8614_p3 SOURCE top.cpp:24 VARIABLE select_ln24_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_44_fu_8622_p2 SOURCE top.cpp:24 VARIABLE or_ln24_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_29_fu_8628_p3 SOURCE top.cpp:24 VARIABLE select_ln24_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U16 SOURCE top.cpp:24 VARIABLE sdiv_ln24_15 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_30_fu_8667_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_31_fu_8673_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_45_fu_8679_p2 SOURCE top.cpp:24 VARIABLE or_ln24_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_30_fu_8685_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_30_fu_8691_p2 SOURCE top.cpp:24 VARIABLE and_ln24_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_31_fu_8697_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_46_fu_8703_p2 SOURCE top.cpp:24 VARIABLE or_ln24_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_31_fu_8709_p2 SOURCE top.cpp:24 VARIABLE and_ln24_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_30_fu_8715_p3 SOURCE top.cpp:24 VARIABLE select_ln24_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_47_fu_8723_p2 SOURCE top.cpp:24 VARIABLE or_ln24_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_31_fu_8729_p3 SOURCE top.cpp:24 VARIABLE select_ln24_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U17 SOURCE top.cpp:24 VARIABLE sdiv_ln24_16 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_32_fu_8768_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_33_fu_8774_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_48_fu_8780_p2 SOURCE top.cpp:24 VARIABLE or_ln24_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_32_fu_8786_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_32_fu_8792_p2 SOURCE top.cpp:24 VARIABLE and_ln24_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_33_fu_8798_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_49_fu_8804_p2 SOURCE top.cpp:24 VARIABLE or_ln24_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_33_fu_8810_p2 SOURCE top.cpp:24 VARIABLE and_ln24_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_32_fu_8816_p3 SOURCE top.cpp:24 VARIABLE select_ln24_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_50_fu_8824_p2 SOURCE top.cpp:24 VARIABLE or_ln24_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_33_fu_8830_p3 SOURCE top.cpp:24 VARIABLE select_ln24_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U18 SOURCE top.cpp:24 VARIABLE sdiv_ln24_17 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_34_fu_8869_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_35_fu_8875_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_51_fu_8881_p2 SOURCE top.cpp:24 VARIABLE or_ln24_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_34_fu_8887_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_34_fu_8893_p2 SOURCE top.cpp:24 VARIABLE and_ln24_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_35_fu_8899_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_52_fu_8905_p2 SOURCE top.cpp:24 VARIABLE or_ln24_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_35_fu_8911_p2 SOURCE top.cpp:24 VARIABLE and_ln24_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_34_fu_8917_p3 SOURCE top.cpp:24 VARIABLE select_ln24_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_53_fu_8925_p2 SOURCE top.cpp:24 VARIABLE or_ln24_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_35_fu_8931_p3 SOURCE top.cpp:24 VARIABLE select_ln24_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U19 SOURCE top.cpp:24 VARIABLE sdiv_ln24_18 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_36_fu_8970_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_37_fu_8976_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_54_fu_8982_p2 SOURCE top.cpp:24 VARIABLE or_ln24_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_36_fu_8988_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_36_fu_8994_p2 SOURCE top.cpp:24 VARIABLE and_ln24_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_37_fu_9000_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_55_fu_9006_p2 SOURCE top.cpp:24 VARIABLE or_ln24_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_37_fu_9012_p2 SOURCE top.cpp:24 VARIABLE and_ln24_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_36_fu_9018_p3 SOURCE top.cpp:24 VARIABLE select_ln24_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_56_fu_9026_p2 SOURCE top.cpp:24 VARIABLE or_ln24_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_37_fu_9032_p3 SOURCE top.cpp:24 VARIABLE select_ln24_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U20 SOURCE top.cpp:24 VARIABLE sdiv_ln24_19 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_38_fu_9071_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_39_fu_9077_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_57_fu_9083_p2 SOURCE top.cpp:24 VARIABLE or_ln24_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_38_fu_9089_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_38_fu_9095_p2 SOURCE top.cpp:24 VARIABLE and_ln24_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_39_fu_9101_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_58_fu_9107_p2 SOURCE top.cpp:24 VARIABLE or_ln24_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_39_fu_9113_p2 SOURCE top.cpp:24 VARIABLE and_ln24_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_38_fu_9119_p3 SOURCE top.cpp:24 VARIABLE select_ln24_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_59_fu_9127_p2 SOURCE top.cpp:24 VARIABLE or_ln24_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_39_fu_9133_p3 SOURCE top.cpp:24 VARIABLE select_ln24_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U21 SOURCE top.cpp:24 VARIABLE sdiv_ln24_20 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_40_fu_9172_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_41_fu_9178_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_60_fu_9184_p2 SOURCE top.cpp:24 VARIABLE or_ln24_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_40_fu_9190_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_40_fu_9196_p2 SOURCE top.cpp:24 VARIABLE and_ln24_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_41_fu_9202_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_61_fu_9208_p2 SOURCE top.cpp:24 VARIABLE or_ln24_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_41_fu_9214_p2 SOURCE top.cpp:24 VARIABLE and_ln24_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_40_fu_9220_p3 SOURCE top.cpp:24 VARIABLE select_ln24_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_62_fu_9228_p2 SOURCE top.cpp:24 VARIABLE or_ln24_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_41_fu_9234_p3 SOURCE top.cpp:24 VARIABLE select_ln24_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U22 SOURCE top.cpp:24 VARIABLE sdiv_ln24_21 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_42_fu_9273_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_43_fu_9279_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_63_fu_9285_p2 SOURCE top.cpp:24 VARIABLE or_ln24_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_42_fu_9291_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_42_fu_9297_p2 SOURCE top.cpp:24 VARIABLE and_ln24_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_43_fu_9303_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_64_fu_9309_p2 SOURCE top.cpp:24 VARIABLE or_ln24_64 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_43_fu_9315_p2 SOURCE top.cpp:24 VARIABLE and_ln24_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_42_fu_9321_p3 SOURCE top.cpp:24 VARIABLE select_ln24_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_65_fu_9329_p2 SOURCE top.cpp:24 VARIABLE or_ln24_65 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_43_fu_9335_p3 SOURCE top.cpp:24 VARIABLE select_ln24_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U23 SOURCE top.cpp:24 VARIABLE sdiv_ln24_22 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_44_fu_9374_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_45_fu_9380_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_66_fu_9386_p2 SOURCE top.cpp:24 VARIABLE or_ln24_66 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_44_fu_9392_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_44_fu_9398_p2 SOURCE top.cpp:24 VARIABLE and_ln24_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_45_fu_9404_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_67_fu_9410_p2 SOURCE top.cpp:24 VARIABLE or_ln24_67 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_45_fu_9416_p2 SOURCE top.cpp:24 VARIABLE and_ln24_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_44_fu_9422_p3 SOURCE top.cpp:24 VARIABLE select_ln24_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_68_fu_9430_p2 SOURCE top.cpp:24 VARIABLE or_ln24_68 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_45_fu_9436_p3 SOURCE top.cpp:24 VARIABLE select_ln24_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U24 SOURCE top.cpp:24 VARIABLE sdiv_ln24_23 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_46_fu_9475_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_47_fu_9481_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_69_fu_9487_p2 SOURCE top.cpp:24 VARIABLE or_ln24_69 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_46_fu_9493_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_46_fu_9499_p2 SOURCE top.cpp:24 VARIABLE and_ln24_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_47_fu_9505_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_70_fu_9511_p2 SOURCE top.cpp:24 VARIABLE or_ln24_70 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_47_fu_9517_p2 SOURCE top.cpp:24 VARIABLE and_ln24_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_46_fu_9523_p3 SOURCE top.cpp:24 VARIABLE select_ln24_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_71_fu_9531_p2 SOURCE top.cpp:24 VARIABLE or_ln24_71 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_47_fu_9537_p3 SOURCE top.cpp:24 VARIABLE select_ln24_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U25 SOURCE top.cpp:24 VARIABLE sdiv_ln24_24 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_48_fu_9576_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_49_fu_9582_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_72_fu_9588_p2 SOURCE top.cpp:24 VARIABLE or_ln24_72 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_48_fu_9594_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_48_fu_9600_p2 SOURCE top.cpp:24 VARIABLE and_ln24_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_49_fu_9606_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_73_fu_9612_p2 SOURCE top.cpp:24 VARIABLE or_ln24_73 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_49_fu_9618_p2 SOURCE top.cpp:24 VARIABLE and_ln24_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_48_fu_9624_p3 SOURCE top.cpp:24 VARIABLE select_ln24_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_74_fu_9632_p2 SOURCE top.cpp:24 VARIABLE or_ln24_74 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_49_fu_9638_p3 SOURCE top.cpp:24 VARIABLE select_ln24_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U26 SOURCE top.cpp:24 VARIABLE sdiv_ln24_25 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_50_fu_9677_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_51_fu_9683_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_75_fu_9689_p2 SOURCE top.cpp:24 VARIABLE or_ln24_75 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_50_fu_9695_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_50_fu_9701_p2 SOURCE top.cpp:24 VARIABLE and_ln24_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_51_fu_9707_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_76_fu_9713_p2 SOURCE top.cpp:24 VARIABLE or_ln24_76 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_51_fu_9719_p2 SOURCE top.cpp:24 VARIABLE and_ln24_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_50_fu_9725_p3 SOURCE top.cpp:24 VARIABLE select_ln24_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_77_fu_9733_p2 SOURCE top.cpp:24 VARIABLE or_ln24_77 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_51_fu_9739_p3 SOURCE top.cpp:24 VARIABLE select_ln24_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U27 SOURCE top.cpp:24 VARIABLE sdiv_ln24_26 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_52_fu_9778_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_53_fu_9784_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_78_fu_9790_p2 SOURCE top.cpp:24 VARIABLE or_ln24_78 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_52_fu_9796_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_52_fu_9802_p2 SOURCE top.cpp:24 VARIABLE and_ln24_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_53_fu_9808_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_79_fu_9814_p2 SOURCE top.cpp:24 VARIABLE or_ln24_79 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_53_fu_9820_p2 SOURCE top.cpp:24 VARIABLE and_ln24_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_52_fu_9826_p3 SOURCE top.cpp:24 VARIABLE select_ln24_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_80_fu_9834_p2 SOURCE top.cpp:24 VARIABLE or_ln24_80 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_53_fu_9840_p3 SOURCE top.cpp:24 VARIABLE select_ln24_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U28 SOURCE top.cpp:24 VARIABLE sdiv_ln24_27 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_54_fu_9879_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_55_fu_9885_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_81_fu_9891_p2 SOURCE top.cpp:24 VARIABLE or_ln24_81 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_54_fu_9897_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_54_fu_9903_p2 SOURCE top.cpp:24 VARIABLE and_ln24_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_55_fu_9909_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_82_fu_9915_p2 SOURCE top.cpp:24 VARIABLE or_ln24_82 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_55_fu_9921_p2 SOURCE top.cpp:24 VARIABLE and_ln24_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_54_fu_9927_p3 SOURCE top.cpp:24 VARIABLE select_ln24_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_83_fu_9935_p2 SOURCE top.cpp:24 VARIABLE or_ln24_83 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_55_fu_9941_p3 SOURCE top.cpp:24 VARIABLE select_ln24_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U29 SOURCE top.cpp:24 VARIABLE sdiv_ln24_28 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_56_fu_9980_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_57_fu_9986_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_84_fu_9992_p2 SOURCE top.cpp:24 VARIABLE or_ln24_84 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_56_fu_9998_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_56_fu_10004_p2 SOURCE top.cpp:24 VARIABLE and_ln24_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_57_fu_10010_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_85_fu_10016_p2 SOURCE top.cpp:24 VARIABLE or_ln24_85 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_57_fu_10022_p2 SOURCE top.cpp:24 VARIABLE and_ln24_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_56_fu_10028_p3 SOURCE top.cpp:24 VARIABLE select_ln24_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_86_fu_10036_p2 SOURCE top.cpp:24 VARIABLE or_ln24_86 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_57_fu_10042_p3 SOURCE top.cpp:24 VARIABLE select_ln24_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U30 SOURCE top.cpp:24 VARIABLE sdiv_ln24_29 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_58_fu_10081_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_59_fu_10087_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_87_fu_10093_p2 SOURCE top.cpp:24 VARIABLE or_ln24_87 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_58_fu_10099_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_58_fu_10105_p2 SOURCE top.cpp:24 VARIABLE and_ln24_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_59_fu_10111_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_88_fu_10117_p2 SOURCE top.cpp:24 VARIABLE or_ln24_88 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_59_fu_10123_p2 SOURCE top.cpp:24 VARIABLE and_ln24_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_58_fu_10129_p3 SOURCE top.cpp:24 VARIABLE select_ln24_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_89_fu_10137_p2 SOURCE top.cpp:24 VARIABLE or_ln24_89 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_59_fu_10143_p3 SOURCE top.cpp:24 VARIABLE select_ln24_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U31 SOURCE top.cpp:24 VARIABLE sdiv_ln24_30 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_60_fu_10182_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_61_fu_10188_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_90_fu_10194_p2 SOURCE top.cpp:24 VARIABLE or_ln24_90 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_60_fu_10200_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_60_fu_10206_p2 SOURCE top.cpp:24 VARIABLE and_ln24_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_61_fu_10212_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_91_fu_10218_p2 SOURCE top.cpp:24 VARIABLE or_ln24_91 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_61_fu_10224_p2 SOURCE top.cpp:24 VARIABLE and_ln24_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_60_fu_10230_p3 SOURCE top.cpp:24 VARIABLE select_ln24_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_92_fu_10238_p2 SOURCE top.cpp:24 VARIABLE or_ln24_92 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_61_fu_10244_p3 SOURCE top.cpp:24 VARIABLE select_ln24_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U32 SOURCE top.cpp:24 VARIABLE sdiv_ln24_31 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_62_fu_10283_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_63_fu_10289_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_93_fu_10295_p2 SOURCE top.cpp:24 VARIABLE or_ln24_93 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_62_fu_10301_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_62_fu_10307_p2 SOURCE top.cpp:24 VARIABLE and_ln24_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_63_fu_10313_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_94_fu_10319_p2 SOURCE top.cpp:24 VARIABLE or_ln24_94 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_63_fu_10325_p2 SOURCE top.cpp:24 VARIABLE and_ln24_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_62_fu_10331_p3 SOURCE top.cpp:24 VARIABLE select_ln24_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_95_fu_10339_p2 SOURCE top.cpp:24 VARIABLE or_ln24_95 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_63_fu_10345_p3 SOURCE top.cpp:24 VARIABLE select_ln24_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U33 SOURCE top.cpp:24 VARIABLE sdiv_ln24_32 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_64_fu_10384_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_64 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_65_fu_10390_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_65 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_96_fu_10396_p2 SOURCE top.cpp:24 VARIABLE or_ln24_96 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_64_fu_10402_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_64 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_64_fu_10408_p2 SOURCE top.cpp:24 VARIABLE and_ln24_64 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_65_fu_10414_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_65 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_97_fu_10420_p2 SOURCE top.cpp:24 VARIABLE or_ln24_97 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_65_fu_10426_p2 SOURCE top.cpp:24 VARIABLE and_ln24_65 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_64_fu_10432_p3 SOURCE top.cpp:24 VARIABLE select_ln24_64 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_98_fu_10440_p2 SOURCE top.cpp:24 VARIABLE or_ln24_98 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_65_fu_10446_p3 SOURCE top.cpp:24 VARIABLE select_ln24_65 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U34 SOURCE top.cpp:24 VARIABLE sdiv_ln24_33 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_66_fu_10485_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_66 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_67_fu_10491_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_67 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_99_fu_10497_p2 SOURCE top.cpp:24 VARIABLE or_ln24_99 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_66_fu_10503_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_66 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_66_fu_10509_p2 SOURCE top.cpp:24 VARIABLE and_ln24_66 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_67_fu_10515_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_67 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_100_fu_10521_p2 SOURCE top.cpp:24 VARIABLE or_ln24_100 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_67_fu_10527_p2 SOURCE top.cpp:24 VARIABLE and_ln24_67 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_66_fu_10533_p3 SOURCE top.cpp:24 VARIABLE select_ln24_66 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_101_fu_10541_p2 SOURCE top.cpp:24 VARIABLE or_ln24_101 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_67_fu_10547_p3 SOURCE top.cpp:24 VARIABLE select_ln24_67 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U35 SOURCE top.cpp:24 VARIABLE sdiv_ln24_34 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_68_fu_10586_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_68 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_69_fu_10592_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_69 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_102_fu_10598_p2 SOURCE top.cpp:24 VARIABLE or_ln24_102 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_68_fu_10604_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_68 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_68_fu_10610_p2 SOURCE top.cpp:24 VARIABLE and_ln24_68 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_69_fu_10616_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_69 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_103_fu_10622_p2 SOURCE top.cpp:24 VARIABLE or_ln24_103 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_69_fu_10628_p2 SOURCE top.cpp:24 VARIABLE and_ln24_69 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_68_fu_10634_p3 SOURCE top.cpp:24 VARIABLE select_ln24_68 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_104_fu_10642_p2 SOURCE top.cpp:24 VARIABLE or_ln24_104 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_69_fu_10648_p3 SOURCE top.cpp:24 VARIABLE select_ln24_69 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U36 SOURCE top.cpp:24 VARIABLE sdiv_ln24_35 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_70_fu_10687_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_70 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_71_fu_10693_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_71 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_105_fu_10699_p2 SOURCE top.cpp:24 VARIABLE or_ln24_105 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_70_fu_10705_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_70 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_70_fu_10711_p2 SOURCE top.cpp:24 VARIABLE and_ln24_70 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_71_fu_10717_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_71 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_106_fu_10723_p2 SOURCE top.cpp:24 VARIABLE or_ln24_106 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_71_fu_10729_p2 SOURCE top.cpp:24 VARIABLE and_ln24_71 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_70_fu_10735_p3 SOURCE top.cpp:24 VARIABLE select_ln24_70 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_107_fu_10743_p2 SOURCE top.cpp:24 VARIABLE or_ln24_107 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_71_fu_10749_p3 SOURCE top.cpp:24 VARIABLE select_ln24_71 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U37 SOURCE top.cpp:24 VARIABLE sdiv_ln24_36 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_72_fu_10788_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_72 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_73_fu_10794_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_73 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_108_fu_10800_p2 SOURCE top.cpp:24 VARIABLE or_ln24_108 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_72_fu_10806_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_72 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_72_fu_10812_p2 SOURCE top.cpp:24 VARIABLE and_ln24_72 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_73_fu_10818_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_73 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_109_fu_10824_p2 SOURCE top.cpp:24 VARIABLE or_ln24_109 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_73_fu_10830_p2 SOURCE top.cpp:24 VARIABLE and_ln24_73 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_72_fu_10836_p3 SOURCE top.cpp:24 VARIABLE select_ln24_72 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_110_fu_10844_p2 SOURCE top.cpp:24 VARIABLE or_ln24_110 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_73_fu_10850_p3 SOURCE top.cpp:24 VARIABLE select_ln24_73 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U38 SOURCE top.cpp:24 VARIABLE sdiv_ln24_37 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_74_fu_10889_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_74 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_75_fu_10895_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_75 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_111_fu_10901_p2 SOURCE top.cpp:24 VARIABLE or_ln24_111 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_74_fu_10907_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_74 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_74_fu_10913_p2 SOURCE top.cpp:24 VARIABLE and_ln24_74 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_75_fu_10919_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_75 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_112_fu_10925_p2 SOURCE top.cpp:24 VARIABLE or_ln24_112 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_75_fu_10931_p2 SOURCE top.cpp:24 VARIABLE and_ln24_75 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_74_fu_10937_p3 SOURCE top.cpp:24 VARIABLE select_ln24_74 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_113_fu_10945_p2 SOURCE top.cpp:24 VARIABLE or_ln24_113 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_75_fu_10951_p3 SOURCE top.cpp:24 VARIABLE select_ln24_75 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U39 SOURCE top.cpp:24 VARIABLE sdiv_ln24_38 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_76_fu_10990_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_76 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_77_fu_10996_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_77 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_114_fu_11002_p2 SOURCE top.cpp:24 VARIABLE or_ln24_114 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_76_fu_11008_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_76 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_76_fu_11014_p2 SOURCE top.cpp:24 VARIABLE and_ln24_76 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_77_fu_11020_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_77 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_115_fu_11026_p2 SOURCE top.cpp:24 VARIABLE or_ln24_115 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_77_fu_11032_p2 SOURCE top.cpp:24 VARIABLE and_ln24_77 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_76_fu_11038_p3 SOURCE top.cpp:24 VARIABLE select_ln24_76 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_116_fu_11046_p2 SOURCE top.cpp:24 VARIABLE or_ln24_116 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_77_fu_11052_p3 SOURCE top.cpp:24 VARIABLE select_ln24_77 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U40 SOURCE top.cpp:24 VARIABLE sdiv_ln24_39 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_78_fu_11091_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_78 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_79_fu_11097_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_79 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_117_fu_11103_p2 SOURCE top.cpp:24 VARIABLE or_ln24_117 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_78_fu_11109_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_78 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_78_fu_11115_p2 SOURCE top.cpp:24 VARIABLE and_ln24_78 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_79_fu_11121_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_79 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_118_fu_11127_p2 SOURCE top.cpp:24 VARIABLE or_ln24_118 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_79_fu_11133_p2 SOURCE top.cpp:24 VARIABLE and_ln24_79 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_78_fu_11139_p3 SOURCE top.cpp:24 VARIABLE select_ln24_78 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_119_fu_11147_p2 SOURCE top.cpp:24 VARIABLE or_ln24_119 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_79_fu_11153_p3 SOURCE top.cpp:24 VARIABLE select_ln24_79 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U41 SOURCE top.cpp:24 VARIABLE sdiv_ln24_40 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_80_fu_11192_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_80 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_81_fu_11198_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_81 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_120_fu_11204_p2 SOURCE top.cpp:24 VARIABLE or_ln24_120 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_80_fu_11210_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_80 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_80_fu_11216_p2 SOURCE top.cpp:24 VARIABLE and_ln24_80 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_81_fu_11222_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_81 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_121_fu_11228_p2 SOURCE top.cpp:24 VARIABLE or_ln24_121 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_81_fu_11234_p2 SOURCE top.cpp:24 VARIABLE and_ln24_81 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_80_fu_11240_p3 SOURCE top.cpp:24 VARIABLE select_ln24_80 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_122_fu_11248_p2 SOURCE top.cpp:24 VARIABLE or_ln24_122 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_81_fu_11254_p3 SOURCE top.cpp:24 VARIABLE select_ln24_81 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U42 SOURCE top.cpp:24 VARIABLE sdiv_ln24_41 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_82_fu_11293_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_82 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_83_fu_11299_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_83 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_123_fu_11305_p2 SOURCE top.cpp:24 VARIABLE or_ln24_123 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_82_fu_11311_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_82 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_82_fu_11317_p2 SOURCE top.cpp:24 VARIABLE and_ln24_82 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_83_fu_11323_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_83 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_124_fu_11329_p2 SOURCE top.cpp:24 VARIABLE or_ln24_124 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_83_fu_11335_p2 SOURCE top.cpp:24 VARIABLE and_ln24_83 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_82_fu_11341_p3 SOURCE top.cpp:24 VARIABLE select_ln24_82 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_125_fu_11349_p2 SOURCE top.cpp:24 VARIABLE or_ln24_125 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_83_fu_11355_p3 SOURCE top.cpp:24 VARIABLE select_ln24_83 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U43 SOURCE top.cpp:24 VARIABLE sdiv_ln24_42 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_84_fu_11394_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_84 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_85_fu_11400_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_85 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_126_fu_11406_p2 SOURCE top.cpp:24 VARIABLE or_ln24_126 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_84_fu_11412_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_84 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_84_fu_11418_p2 SOURCE top.cpp:24 VARIABLE and_ln24_84 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_85_fu_11424_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_85 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_127_fu_11430_p2 SOURCE top.cpp:24 VARIABLE or_ln24_127 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_85_fu_11436_p2 SOURCE top.cpp:24 VARIABLE and_ln24_85 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_84_fu_11442_p3 SOURCE top.cpp:24 VARIABLE select_ln24_84 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_128_fu_11450_p2 SOURCE top.cpp:24 VARIABLE or_ln24_128 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_85_fu_11456_p3 SOURCE top.cpp:24 VARIABLE select_ln24_85 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U44 SOURCE top.cpp:24 VARIABLE sdiv_ln24_43 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_86_fu_11495_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_86 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_87_fu_11501_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_87 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_129_fu_11507_p2 SOURCE top.cpp:24 VARIABLE or_ln24_129 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_86_fu_11513_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_86 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_86_fu_11519_p2 SOURCE top.cpp:24 VARIABLE and_ln24_86 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_87_fu_11525_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_87 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_130_fu_11531_p2 SOURCE top.cpp:24 VARIABLE or_ln24_130 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_87_fu_11537_p2 SOURCE top.cpp:24 VARIABLE and_ln24_87 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_86_fu_11543_p3 SOURCE top.cpp:24 VARIABLE select_ln24_86 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_131_fu_11551_p2 SOURCE top.cpp:24 VARIABLE or_ln24_131 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_87_fu_11557_p3 SOURCE top.cpp:24 VARIABLE select_ln24_87 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U45 SOURCE top.cpp:24 VARIABLE sdiv_ln24_44 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_88_fu_11596_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_88 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_89_fu_11602_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_89 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_132_fu_11608_p2 SOURCE top.cpp:24 VARIABLE or_ln24_132 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_88_fu_11614_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_88 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_88_fu_11620_p2 SOURCE top.cpp:24 VARIABLE and_ln24_88 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_89_fu_11626_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_89 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_133_fu_11632_p2 SOURCE top.cpp:24 VARIABLE or_ln24_133 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_89_fu_11638_p2 SOURCE top.cpp:24 VARIABLE and_ln24_89 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_88_fu_11644_p3 SOURCE top.cpp:24 VARIABLE select_ln24_88 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_134_fu_11652_p2 SOURCE top.cpp:24 VARIABLE or_ln24_134 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_89_fu_11658_p3 SOURCE top.cpp:24 VARIABLE select_ln24_89 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U46 SOURCE top.cpp:24 VARIABLE sdiv_ln24_45 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_90_fu_11697_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_90 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_91_fu_11703_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_91 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_135_fu_11709_p2 SOURCE top.cpp:24 VARIABLE or_ln24_135 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_90_fu_11715_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_90 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_90_fu_11721_p2 SOURCE top.cpp:24 VARIABLE and_ln24_90 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_91_fu_11727_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_91 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_136_fu_11733_p2 SOURCE top.cpp:24 VARIABLE or_ln24_136 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_91_fu_11739_p2 SOURCE top.cpp:24 VARIABLE and_ln24_91 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_90_fu_11745_p3 SOURCE top.cpp:24 VARIABLE select_ln24_90 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_137_fu_11753_p2 SOURCE top.cpp:24 VARIABLE or_ln24_137 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_91_fu_11759_p3 SOURCE top.cpp:24 VARIABLE select_ln24_91 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U47 SOURCE top.cpp:24 VARIABLE sdiv_ln24_46 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_92_fu_11798_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_92 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_93_fu_11804_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_93 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_138_fu_11810_p2 SOURCE top.cpp:24 VARIABLE or_ln24_138 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_92_fu_11816_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_92 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_92_fu_11822_p2 SOURCE top.cpp:24 VARIABLE and_ln24_92 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_93_fu_11828_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_93 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_139_fu_11834_p2 SOURCE top.cpp:24 VARIABLE or_ln24_139 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_93_fu_11840_p2 SOURCE top.cpp:24 VARIABLE and_ln24_93 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_92_fu_11846_p3 SOURCE top.cpp:24 VARIABLE select_ln24_92 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_140_fu_11854_p2 SOURCE top.cpp:24 VARIABLE or_ln24_140 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_93_fu_11860_p3 SOURCE top.cpp:24 VARIABLE select_ln24_93 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U48 SOURCE top.cpp:24 VARIABLE sdiv_ln24_47 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_94_fu_11899_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_94 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_95_fu_11905_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_95 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_141_fu_11911_p2 SOURCE top.cpp:24 VARIABLE or_ln24_141 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_94_fu_11917_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_94 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_94_fu_11923_p2 SOURCE top.cpp:24 VARIABLE and_ln24_94 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_95_fu_11929_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_95 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_142_fu_11935_p2 SOURCE top.cpp:24 VARIABLE or_ln24_142 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_95_fu_11941_p2 SOURCE top.cpp:24 VARIABLE and_ln24_95 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_94_fu_11947_p3 SOURCE top.cpp:24 VARIABLE select_ln24_94 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_143_fu_11955_p2 SOURCE top.cpp:24 VARIABLE or_ln24_143 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_95_fu_11961_p3 SOURCE top.cpp:24 VARIABLE select_ln24_95 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U49 SOURCE top.cpp:24 VARIABLE sdiv_ln24_48 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_96_fu_12000_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_96 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_97_fu_12006_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_97 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_144_fu_12012_p2 SOURCE top.cpp:24 VARIABLE or_ln24_144 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_96_fu_12018_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_96 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_96_fu_12024_p2 SOURCE top.cpp:24 VARIABLE and_ln24_96 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_97_fu_12030_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_97 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_145_fu_12036_p2 SOURCE top.cpp:24 VARIABLE or_ln24_145 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_97_fu_12042_p2 SOURCE top.cpp:24 VARIABLE and_ln24_97 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_96_fu_12048_p3 SOURCE top.cpp:24 VARIABLE select_ln24_96 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_146_fu_12056_p2 SOURCE top.cpp:24 VARIABLE or_ln24_146 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_97_fu_12062_p3 SOURCE top.cpp:24 VARIABLE select_ln24_97 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U50 SOURCE top.cpp:24 VARIABLE sdiv_ln24_49 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_98_fu_12101_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_98 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_99_fu_12107_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_99 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_147_fu_12113_p2 SOURCE top.cpp:24 VARIABLE or_ln24_147 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_98_fu_12119_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_98 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_98_fu_12125_p2 SOURCE top.cpp:24 VARIABLE and_ln24_98 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_99_fu_12131_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_99 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_148_fu_12137_p2 SOURCE top.cpp:24 VARIABLE or_ln24_148 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_99_fu_12143_p2 SOURCE top.cpp:24 VARIABLE and_ln24_99 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_98_fu_12149_p3 SOURCE top.cpp:24 VARIABLE select_ln24_98 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_149_fu_12157_p2 SOURCE top.cpp:24 VARIABLE or_ln24_149 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_99_fu_12163_p3 SOURCE top.cpp:24 VARIABLE select_ln24_99 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U51 SOURCE top.cpp:24 VARIABLE sdiv_ln24_50 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_100_fu_12202_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_100 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_101_fu_12208_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_101 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_150_fu_12214_p2 SOURCE top.cpp:24 VARIABLE or_ln24_150 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_100_fu_12220_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_100 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_100_fu_12226_p2 SOURCE top.cpp:24 VARIABLE and_ln24_100 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_101_fu_12232_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_101 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_151_fu_12238_p2 SOURCE top.cpp:24 VARIABLE or_ln24_151 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_101_fu_12244_p2 SOURCE top.cpp:24 VARIABLE and_ln24_101 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_100_fu_12250_p3 SOURCE top.cpp:24 VARIABLE select_ln24_100 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_152_fu_12258_p2 SOURCE top.cpp:24 VARIABLE or_ln24_152 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_101_fu_12264_p3 SOURCE top.cpp:24 VARIABLE select_ln24_101 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U52 SOURCE top.cpp:24 VARIABLE sdiv_ln24_51 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_102_fu_12303_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_102 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_103_fu_12309_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_103 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_153_fu_12315_p2 SOURCE top.cpp:24 VARIABLE or_ln24_153 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_102_fu_12321_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_102 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_102_fu_12327_p2 SOURCE top.cpp:24 VARIABLE and_ln24_102 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_103_fu_12333_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_103 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_154_fu_12339_p2 SOURCE top.cpp:24 VARIABLE or_ln24_154 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_103_fu_12345_p2 SOURCE top.cpp:24 VARIABLE and_ln24_103 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_102_fu_12351_p3 SOURCE top.cpp:24 VARIABLE select_ln24_102 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_155_fu_12359_p2 SOURCE top.cpp:24 VARIABLE or_ln24_155 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_103_fu_12365_p3 SOURCE top.cpp:24 VARIABLE select_ln24_103 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U53 SOURCE top.cpp:24 VARIABLE sdiv_ln24_52 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_104_fu_12404_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_104 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_105_fu_12410_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_105 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_156_fu_12416_p2 SOURCE top.cpp:24 VARIABLE or_ln24_156 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_104_fu_12422_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_104 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_104_fu_12428_p2 SOURCE top.cpp:24 VARIABLE and_ln24_104 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_105_fu_12434_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_105 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_157_fu_12440_p2 SOURCE top.cpp:24 VARIABLE or_ln24_157 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_105_fu_12446_p2 SOURCE top.cpp:24 VARIABLE and_ln24_105 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_104_fu_12452_p3 SOURCE top.cpp:24 VARIABLE select_ln24_104 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_158_fu_12460_p2 SOURCE top.cpp:24 VARIABLE or_ln24_158 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_105_fu_12466_p3 SOURCE top.cpp:24 VARIABLE select_ln24_105 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U54 SOURCE top.cpp:24 VARIABLE sdiv_ln24_53 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_106_fu_12505_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_106 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_107_fu_12511_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_107 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_159_fu_12517_p2 SOURCE top.cpp:24 VARIABLE or_ln24_159 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_106_fu_12523_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_106 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_106_fu_12529_p2 SOURCE top.cpp:24 VARIABLE and_ln24_106 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_107_fu_12535_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_107 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_160_fu_12541_p2 SOURCE top.cpp:24 VARIABLE or_ln24_160 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_107_fu_12547_p2 SOURCE top.cpp:24 VARIABLE and_ln24_107 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_106_fu_12553_p3 SOURCE top.cpp:24 VARIABLE select_ln24_106 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_161_fu_12561_p2 SOURCE top.cpp:24 VARIABLE or_ln24_161 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_107_fu_12567_p3 SOURCE top.cpp:24 VARIABLE select_ln24_107 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U55 SOURCE top.cpp:24 VARIABLE sdiv_ln24_54 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_108_fu_12606_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_108 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_109_fu_12612_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_109 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_162_fu_12618_p2 SOURCE top.cpp:24 VARIABLE or_ln24_162 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_108_fu_12624_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_108 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_108_fu_12630_p2 SOURCE top.cpp:24 VARIABLE and_ln24_108 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_109_fu_12636_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_109 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_163_fu_12642_p2 SOURCE top.cpp:24 VARIABLE or_ln24_163 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_109_fu_12648_p2 SOURCE top.cpp:24 VARIABLE and_ln24_109 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_108_fu_12654_p3 SOURCE top.cpp:24 VARIABLE select_ln24_108 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_164_fu_12662_p2 SOURCE top.cpp:24 VARIABLE or_ln24_164 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_109_fu_12668_p3 SOURCE top.cpp:24 VARIABLE select_ln24_109 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U56 SOURCE top.cpp:24 VARIABLE sdiv_ln24_55 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_110_fu_12707_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_110 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_111_fu_12713_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_111 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_165_fu_12719_p2 SOURCE top.cpp:24 VARIABLE or_ln24_165 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_110_fu_12725_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_110 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_110_fu_12731_p2 SOURCE top.cpp:24 VARIABLE and_ln24_110 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_111_fu_12737_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_111 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_166_fu_12743_p2 SOURCE top.cpp:24 VARIABLE or_ln24_166 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_111_fu_12749_p2 SOURCE top.cpp:24 VARIABLE and_ln24_111 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_110_fu_12755_p3 SOURCE top.cpp:24 VARIABLE select_ln24_110 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_167_fu_12763_p2 SOURCE top.cpp:24 VARIABLE or_ln24_167 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_111_fu_12769_p3 SOURCE top.cpp:24 VARIABLE select_ln24_111 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U57 SOURCE top.cpp:24 VARIABLE sdiv_ln24_56 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_112_fu_12808_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_112 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_113_fu_12814_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_113 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_168_fu_12820_p2 SOURCE top.cpp:24 VARIABLE or_ln24_168 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_112_fu_12826_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_112 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_112_fu_12832_p2 SOURCE top.cpp:24 VARIABLE and_ln24_112 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_113_fu_12838_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_113 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_169_fu_12844_p2 SOURCE top.cpp:24 VARIABLE or_ln24_169 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_113_fu_12850_p2 SOURCE top.cpp:24 VARIABLE and_ln24_113 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_112_fu_12856_p3 SOURCE top.cpp:24 VARIABLE select_ln24_112 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_170_fu_12864_p2 SOURCE top.cpp:24 VARIABLE or_ln24_170 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_113_fu_12870_p3 SOURCE top.cpp:24 VARIABLE select_ln24_113 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U58 SOURCE top.cpp:24 VARIABLE sdiv_ln24_57 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_114_fu_12909_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_114 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_115_fu_12915_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_115 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_171_fu_12921_p2 SOURCE top.cpp:24 VARIABLE or_ln24_171 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_114_fu_12927_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_114 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_114_fu_12933_p2 SOURCE top.cpp:24 VARIABLE and_ln24_114 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_115_fu_12939_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_115 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_172_fu_12945_p2 SOURCE top.cpp:24 VARIABLE or_ln24_172 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_115_fu_12951_p2 SOURCE top.cpp:24 VARIABLE and_ln24_115 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_114_fu_12957_p3 SOURCE top.cpp:24 VARIABLE select_ln24_114 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_173_fu_12965_p2 SOURCE top.cpp:24 VARIABLE or_ln24_173 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_115_fu_12971_p3 SOURCE top.cpp:24 VARIABLE select_ln24_115 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U59 SOURCE top.cpp:24 VARIABLE sdiv_ln24_58 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_116_fu_13010_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_116 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_117_fu_13016_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_117 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_174_fu_13022_p2 SOURCE top.cpp:24 VARIABLE or_ln24_174 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_116_fu_13028_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_116 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_116_fu_13034_p2 SOURCE top.cpp:24 VARIABLE and_ln24_116 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_117_fu_13040_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_117 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_175_fu_13046_p2 SOURCE top.cpp:24 VARIABLE or_ln24_175 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_117_fu_13052_p2 SOURCE top.cpp:24 VARIABLE and_ln24_117 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_116_fu_13058_p3 SOURCE top.cpp:24 VARIABLE select_ln24_116 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_176_fu_13066_p2 SOURCE top.cpp:24 VARIABLE or_ln24_176 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_117_fu_13072_p3 SOURCE top.cpp:24 VARIABLE select_ln24_117 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U60 SOURCE top.cpp:24 VARIABLE sdiv_ln24_59 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_118_fu_13111_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_118 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_119_fu_13117_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_119 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_177_fu_13123_p2 SOURCE top.cpp:24 VARIABLE or_ln24_177 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_118_fu_13129_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_118 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_118_fu_13135_p2 SOURCE top.cpp:24 VARIABLE and_ln24_118 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_119_fu_13141_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_119 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_178_fu_13147_p2 SOURCE top.cpp:24 VARIABLE or_ln24_178 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_119_fu_13153_p2 SOURCE top.cpp:24 VARIABLE and_ln24_119 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_118_fu_13159_p3 SOURCE top.cpp:24 VARIABLE select_ln24_118 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_179_fu_13167_p2 SOURCE top.cpp:24 VARIABLE or_ln24_179 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_119_fu_13173_p3 SOURCE top.cpp:24 VARIABLE select_ln24_119 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U61 SOURCE top.cpp:24 VARIABLE sdiv_ln24_60 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_120_fu_13212_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_120 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_121_fu_13218_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_121 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_180_fu_13224_p2 SOURCE top.cpp:24 VARIABLE or_ln24_180 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_120_fu_13230_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_120 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_120_fu_13236_p2 SOURCE top.cpp:24 VARIABLE and_ln24_120 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_121_fu_13242_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_121 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_181_fu_13248_p2 SOURCE top.cpp:24 VARIABLE or_ln24_181 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_121_fu_13254_p2 SOURCE top.cpp:24 VARIABLE and_ln24_121 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_120_fu_13260_p3 SOURCE top.cpp:24 VARIABLE select_ln24_120 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_182_fu_13268_p2 SOURCE top.cpp:24 VARIABLE or_ln24_182 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_121_fu_13274_p3 SOURCE top.cpp:24 VARIABLE select_ln24_121 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U62 SOURCE top.cpp:24 VARIABLE sdiv_ln24_61 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_122_fu_13313_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_122 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_123_fu_13319_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_123 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_183_fu_13325_p2 SOURCE top.cpp:24 VARIABLE or_ln24_183 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_122_fu_13331_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_122 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_122_fu_13337_p2 SOURCE top.cpp:24 VARIABLE and_ln24_122 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_123_fu_13343_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_123 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_184_fu_13349_p2 SOURCE top.cpp:24 VARIABLE or_ln24_184 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_123_fu_13355_p2 SOURCE top.cpp:24 VARIABLE and_ln24_123 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_122_fu_13361_p3 SOURCE top.cpp:24 VARIABLE select_ln24_122 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_185_fu_13369_p2 SOURCE top.cpp:24 VARIABLE or_ln24_185 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_123_fu_13375_p3 SOURCE top.cpp:24 VARIABLE select_ln24_123 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U63 SOURCE top.cpp:24 VARIABLE sdiv_ln24_62 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_124_fu_13414_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_124 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_125_fu_13420_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_125 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_186_fu_13426_p2 SOURCE top.cpp:24 VARIABLE or_ln24_186 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_124_fu_13432_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_124 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_124_fu_13438_p2 SOURCE top.cpp:24 VARIABLE and_ln24_124 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_125_fu_13444_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_125 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_187_fu_13450_p2 SOURCE top.cpp:24 VARIABLE or_ln24_187 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_125_fu_13456_p2 SOURCE top.cpp:24 VARIABLE and_ln24_125 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_124_fu_13462_p3 SOURCE top.cpp:24 VARIABLE select_ln24_124 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_188_fu_13470_p2 SOURCE top.cpp:24 VARIABLE or_ln24_188 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_125_fu_13476_p3 SOURCE top.cpp:24 VARIABLE select_ln24_125 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 43 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_40ns_24s_40_44_1_U64 SOURCE top.cpp:24 VARIABLE sdiv_ln24_63 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_126_fu_13515_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_126 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln24_127_fu_13521_p2 SOURCE top.cpp:24 VARIABLE icmp_ln24_127 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_189_fu_13527_p2 SOURCE top.cpp:24 VARIABLE or_ln24_189 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_126_fu_13533_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_126 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_126_fu_13539_p2 SOURCE top.cpp:24 VARIABLE and_ln24_126 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_127_fu_13545_p2 SOURCE top.cpp:24 VARIABLE xor_ln24_127 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_190_fu_13551_p2 SOURCE top.cpp:24 VARIABLE or_ln24_190 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_127_fu_13557_p2 SOURCE top.cpp:24 VARIABLE and_ln24_127 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_126_fu_13563_p3 SOURCE top.cpp:24 VARIABLE select_ln24_126 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_191_fu_13571_p2 SOURCE top.cpp:24 VARIABLE or_ln24_191 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_127_fu_13577_p3 SOURCE top.cpp:24 VARIABLE select_ln24_127 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_33_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln33_fu_101_p2 SOURCE top.cpp:33 VARIABLE icmp_ln33 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_107_p2 SOURCE top.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_146_p2 SOURCE top.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_152_p2 SOURCE top.cpp:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln34_fu_174_p2 SOURCE top.cpp:34 VARIABLE xor_ln34 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_fu_180_p2 SOURCE top.cpp:34 VARIABLE and_ln34 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln34_1_fu_186_p2 SOURCE top.cpp:34 VARIABLE xor_ln34_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_fu_192_p3 SOURCE top.cpp:34 VARIABLE select_ln34 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_1_fu_200_p3 SOURCE top.cpp:34 VARIABLE select_ln34_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_41_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_138_p2 SOURCE top.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_144_p2 SOURCE top.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U71 SOURCE top.cpp:42 VARIABLE mul_ln42 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_215_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln42_fu_229_p2 SOURCE top.cpp:42 VARIABLE xor_ln42 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln42_fu_235_p2 SOURCE top.cpp:42 VARIABLE and_ln42 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_fu_257_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_1_fu_271_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42_1 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln42_2_fu_277_p2 SOURCE top.cpp:42 VARIABLE icmp_ln42_2 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_fu_283_p3 SOURCE top.cpp:42 VARIABLE select_ln42 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln42_1_fu_291_p2 SOURCE top.cpp:42 VARIABLE xor_ln42_1 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln42_1_fu_297_p2 SOURCE top.cpp:42 VARIABLE and_ln42_1 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_1_fu_303_p3 SOURCE top.cpp:42 VARIABLE select_ln42_1 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln42_2_fu_311_p2 SOURCE top.cpp:42 VARIABLE and_ln42_2 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln42_2_fu_317_p2 SOURCE top.cpp:42 VARIABLE xor_ln42_2 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln42_fu_323_p2 SOURCE top.cpp:42 VARIABLE or_ln42 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln42_3_fu_329_p2 SOURCE top.cpp:42 VARIABLE xor_ln42_3 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln42_3_fu_335_p2 SOURCE top.cpp:42 VARIABLE and_ln42_3 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln42_4_fu_341_p2 SOURCE top.cpp:42 VARIABLE and_ln42_4 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln42_2_fu_347_p2 SOURCE top.cpp:42 VARIABLE or_ln42_2 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln42_4_fu_353_p2 SOURCE top.cpp:42 VARIABLE xor_ln42_4 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln42_5_fu_359_p2 SOURCE top.cpp:42 VARIABLE and_ln42_5 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_2_fu_365_p3 SOURCE top.cpp:42 VARIABLE select_ln42_2 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln42_1_fu_373_p2 SOURCE top.cpp:42 VARIABLE or_ln42_1 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_3_fu_379_p3 SOURCE top.cpp:42 VARIABLE select_ln42_3 LOOP VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 2 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_131_p2 SOURCE top.cpp:29 VARIABLE icmp_ln29 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_137_p2 SOURCE top.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_40s_42ns_81_1_1_U77 SOURCE top.cpp:38 VARIABLE mul_ln38 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln38_fu_169_p2 SOURCE top.cpp:38 VARIABLE sub_ln38 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_1_fu_213_p3 SOURCE top.cpp:38 VARIABLE select_ln38_1 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln38_1_fu_225_p2 SOURCE top.cpp:38 VARIABLE sub_ln38_1 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_fu_231_p3 SOURCE top.cpp:38 VARIABLE scale LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_fu_269_p2 SOURCE top.cpp:38 VARIABLE or_ln38 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln38_fu_274_p2 SOURCE top.cpp:38 VARIABLE xor_ln38 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln38_fu_280_p2 SOURCE top.cpp:38 VARIABLE and_ln38 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln38_2_fu_286_p2 SOURCE top.cpp:38 VARIABLE and_ln38_2 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln38_1_fu_291_p2 SOURCE top.cpp:38 VARIABLE xor_ln38_1 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln38_1_fu_297_p2 SOURCE top.cpp:38 VARIABLE and_ln38_1 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_fu_303_p3 SOURCE top.cpp:38 VARIABLE select_ln38 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_1_fu_311_p2 SOURCE top.cpp:38 VARIABLE or_ln38_1 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scale_1_fu_317_p3 SOURCE top.cpp:38 VARIABLE scale_1 LOOP VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME tmp_U SOURCE {} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 16384 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 7 BRAM 22 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.98 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.23 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.22 MHz
Command       autosyn done; 13.71 sec.
Command     csynth_design done; 39.75 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:39; Allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.56 sec.
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/host.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/host.cpp /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.88 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/top.cpp -o /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/top.cpp /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.8 sec.
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.27 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 40.44 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 74.18 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:14; Allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
Execute       write_ini /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg -apsfile /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
Execute       ::AP::init_summary_file package-ip 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute         AP::get_vpp_package_output_file
Command       AP::init_summary_file done; 7.58 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=0
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=11 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_sdiv_40ns_24s_40_44_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_24s_24s_48_1_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_40s_42ns_81_1_1
top_kernel_tmp_RAM_AUTO_1R1W
top_kernel_Pipeline_VITIS_LOOP_11_1
top_kernel_Pipeline_VITIS_LOOP_33_5
top_kernel_Pipeline_VITIS_LOOP_41_6
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_11_1.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_33_5.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_41_6.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 44 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:44; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
