module wideexpr_00631(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((((ctrl[7]?$signed(s5):(ctrl[6]?s7:3'sb101)))>>>(s1))^({1'sb1,(ctrl[4]?6'sb011010:+(s0))}))+($signed(+({2'b01,!(s3),3'b110,{s6}})));
  assign y1 = ({1{(ctrl[1]?{((s1)>>(s1))+((ctrl[4]?s1:1'sb0)),(5'sb00010)>>>(-(s3)),~((ctrl[5]?s2:u7))}:+(((ctrl[3]?s6:3'b101))>>(5'sb00110)))}})<<<((ctrl[1]?4'sb1110:5'sb01100));
  assign y2 = (ctrl[1]?s4:(ctrl[0]?(+({4{({2{2'b00}})<=(s0)}}))^((3'sb111)|(s0)):s7));
  assign y3 = s1;
  assign y4 = -(($signed(6'sb010101))>>((6'sb100110)+(s2)));
  assign y5 = $signed({1{5'sb01011}});
  assign y6 = ($signed({$signed((u4)^~(~^(+(6'sb011101)))),s6,$unsigned((ctrl[4]?(6'sb000110)^((s5)^(s6)):-((s1)-(3'sb000))))}))-($signed(((($unsigned((2'sb00)<<(s4)))+(~&(2'sb00)))>>>($signed($unsigned(u2))))^~({2{(s0)<=($signed((ctrl[6]?3'b010:2'b00)))}})));
  assign y7 = u2;
endmodule
