Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9ff2541473da447c935d9790b44dd3ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_lite_tb_behav xil_defaultlib.uart_lite_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lakshmideepmaddineni/Downloads/uart_lite.v" Line 1. Module uart_lite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lakshmideepmaddineni/Downloads/baud_rate_gen.v" Line 1. Module baud_rate_gen_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lakshmideepmaddineni/Downloads/uart_lite.v" Line 1. Module uart_lite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lakshmideepmaddineni/Downloads/baud_rate_gen.v" Line 1. Module baud_rate_gen_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_gen_default
Compiling module xil_defaultlib.uart_lite
Compiling module xil_defaultlib.uart_lite_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_lite_tb_behav
