#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Sep 14 21:02:39 2024
# Process ID: 17492
# Current directory: /home/grzegorz/git/ARTY_Z7
# Command line: vivado
# Log file: /home/grzegorz/git/ARTY_Z7/vivado.log
# Journal file: /home/grzegorz/git/ARTY_Z7/vivado.jou
# Running On: archlinux, OS: Linux, CPU Frequency: 2703.269 MHz, CPU Physical cores: 4, Host memory: 16373 MB
#-----------------------------------------------------------
start_gui
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:arty-a7-100:1.1]
create_project AD4030-Voltage /home/grzegorz/git/ARTY_Z7/AD4030/Software/vivado/AD4030-Voltage -part xc7a100tcsg324-1
set_property board_part digilentinc.com:arty-a7-100:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "AD4030_Voltage_Vivado"
update_compile_order -fileset sources_1
open_bd_design {/home/grzegorz/git/ARTY_Z7/AD4030/Software/vivado/AD4030-Voltage/AD4030-Voltage.srcs/sources_1/bd/AD4030_Voltage_Vivado/AD4030_Voltage_Vivado.bd}
regenerate_bd_layout
validate_bd_design
open_bd_design {/home/grzegorz/git/ARTY_Z7/AD4030/Software/vivado/AD4030-Voltage/AD4030-Voltage.srcs/sources_1/bd/AD4030_Voltage_Vivado/AD4030_Voltage_Vivado.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
close_bd_design [get_bd_designs AD4030_Voltage_Vivado]
close_project
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
create_project AD4030-Voltage /home/grzegorz/git/ARTY_Z7/AD4030/Software/vivado/AD4030-Voltage/AD4030-Voltage -part xc7z010clg400-1
set_property board_part digilentinc.com:arty-z7-10:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "AD4030_Voltage_Vivado"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_quad_spi_0/ext_spi_clk]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports spi_rtl]
validate_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dsp_macro:1.0 dsp_macro_0
endgroup
delete_bd_objs [get_bd_cells dsp_macro_0]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 spi
delete_bd_objs [get_bd_intf_ports spi]
save_bd_design
