{"device":{"addressUnitBits":8,"cpu":{"endian":"little","fpuPresent":true,"mpuPresent":true,"name":"CM4","nvicPrioBits":4,"revision":"r0p1","vendorSystickConfig":false},"description":"STM32F401x","name":"STM32F401x","peripherals":{"peripheral":[{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0xE0042000","description":"Debug support","groupName":"DBG","interrupt":{"description":"FPU interrupt","name":"FPU","value":81},"name":"DBG","registers":{"register":[{"access":"read-only","addressOffset":"0x0","description":"IDCODE","displayName":"DBGMCU_IDCODE","fields":{"field":[{"bitOffset":0,"bitWidth":12,"description":"DEV_ID","name":"DEV_ID"},{"bitOffset":16,"bitWidth":16,"description":"REV_ID","name":"REV_ID"}]},"name":"DBGMCU_IDCODE","resetValue":"0x10006411","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Control Register","displayName":"DBGMCU_CR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"DBG_SLEEP","name":"DBG_SLEEP"},{"bitOffset":1,"bitWidth":1,"description":"DBG_STOP","name":"DBG_STOP"},{"bitOffset":2,"bitWidth":1,"description":"DBG_STANDBY","name":"DBG_STANDBY"},{"bitOffset":5,"bitWidth":1,"description":"TRACE_IOEN","name":"TRACE_IOEN"},{"bitOffset":6,"bitWidth":2,"description":"TRACE_MODE","name":"TRACE_MODE"}]},"name":"DBGMCU_CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Debug MCU APB1 Freeze registe","displayName":"DBGMCU_APB1_FZ","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"DBG_TIM2_STOP","name":"DBG_TIM2_STOP"},{"bitOffset":1,"bitWidth":1,"description":"DBG_TIM3 _STOP","name":"DBG_TIM3_STOP"},{"bitOffset":2,"bitWidth":1,"description":"DBG_TIM4_STOP","name":"DBG_TIM4_STOP"},{"bitOffset":3,"bitWidth":1,"description":"DBG_TIM5_STOP","name":"DBG_TIM5_STOP"},{"bitOffset":11,"bitWidth":1,"description":"DBG_WWDG_STOP","name":"DBG_WWDG_STOP"},{"bitOffset":12,"bitWidth":1,"description":"DBG_IWDEG_STOP","name":"DBG_IWDEG_STOP"},{"bitOffset":21,"bitWidth":1,"description":"DBG_J2C1_SMBUS_TIMEOUT","name":"DBG_I2C1_SMBUS_TIMEOUT"},{"bitOffset":22,"bitWidth":1,"description":"DBG_J2C2_SMBUS_TIMEOUT","name":"DBG_I2C2_SMBUS_TIMEOUT"},{"bitOffset":23,"bitWidth":1,"description":"DBG_J2C3SMBUS_TIMEOUT","name":"DBG_I2C3SMBUS_TIMEOUT"}]},"name":"DBGMCU_APB1_FZ","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Debug MCU APB2 Freeze registe","displayName":"DBGMCU_APB2_FZ","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"TIM1 counter stopped when core is halted","name":"DBG_TIM1_STOP"},{"bitOffset":16,"bitWidth":1,"description":"TIM9 counter stopped when core is halted","name":"DBG_TIM9_STOP"},{"bitOffset":17,"bitWidth":1,"description":"TIM10 counter stopped when core is halted","name":"DBG_TIM10_STOP"},{"bitOffset":18,"bitWidth":1,"description":"TIM11 counter stopped when core is halted","name":"DBG_TIM11_STOP"}]},"name":"DBGMCU_APB2_FZ","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40026400","description":"DMA controller","groupName":"DMA","interrupt":[{"description":"DMA2 Stream0 global interrupt","name":"DMA2_Stream0","value":56},{"description":"DMA2 Stream1 global interrupt","name":"DMA2_Stream1","value":57},{"description":"DMA2 Stream2 global interrupt","name":"DMA2_Stream2","value":58},{"description":"DMA2 Stream3 global interrupt","name":"DMA2_Stream3","value":59},{"description":"DMA2 Stream4 global interrupt","name":"DMA2_Stream4","value":60},{"description":"DMA2 Stream5 global interrupt","name":"DMA2_Stream5","value":68},{"description":"DMA2 Stream6 global interrupt","name":"DMA2_Stream6","value":69},{"description":"DMA2 Stream7 global interrupt","name":"DMA2_Stream7","value":70}],"name":"DMA2","registers":{"register":[{"access":"read-only","addressOffset":"0x0","description":"low interrupt status register","displayName":"LISR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x = 3..0)","name":"TCIF3"},{"bitOffset":26,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=3..0)","name":"HTIF3"},{"bitOffset":25,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=3..0)","name":"TEIF3"},{"bitOffset":24,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=3..0)","name":"DMEIF3"},{"bitOffset":22,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=3..0)","name":"FEIF3"},{"bitOffset":21,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x = 3..0)","name":"TCIF2"},{"bitOffset":20,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=3..0)","name":"HTIF2"},{"bitOffset":19,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=3..0)","name":"TEIF2"},{"bitOffset":18,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=3..0)","name":"DMEIF2"},{"bitOffset":16,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=3..0)","name":"FEIF2"},{"bitOffset":11,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x = 3..0)","name":"TCIF1"},{"bitOffset":10,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=3..0)","name":"HTIF1"},{"bitOffset":9,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=3..0)","name":"TEIF1"},{"bitOffset":8,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=3..0)","name":"DMEIF1"},{"bitOffset":6,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=3..0)","name":"FEIF1"},{"bitOffset":5,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x = 3..0)","name":"TCIF0"},{"bitOffset":4,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=3..0)","name":"HTIF0"},{"bitOffset":3,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=3..0)","name":"TEIF0"},{"bitOffset":2,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=3..0)","name":"DMEIF0"},{"bitOffset":0,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=3..0)","name":"FEIF0"}]},"name":"LISR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x4","description":"high interrupt status register","displayName":"HISR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x=7..4)","name":"TCIF7"},{"bitOffset":26,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=7..4)","name":"HTIF7"},{"bitOffset":25,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=7..4)","name":"TEIF7"},{"bitOffset":24,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=7..4)","name":"DMEIF7"},{"bitOffset":22,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=7..4)","name":"FEIF7"},{"bitOffset":21,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x=7..4)","name":"TCIF6"},{"bitOffset":20,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=7..4)","name":"HTIF6"},{"bitOffset":19,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=7..4)","name":"TEIF6"},{"bitOffset":18,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=7..4)","name":"DMEIF6"},{"bitOffset":16,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=7..4)","name":"FEIF6"},{"bitOffset":11,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x=7..4)","name":"TCIF5"},{"bitOffset":10,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=7..4)","name":"HTIF5"},{"bitOffset":9,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=7..4)","name":"TEIF5"},{"bitOffset":8,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=7..4)","name":"DMEIF5"},{"bitOffset":6,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=7..4)","name":"FEIF5"},{"bitOffset":5,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x=7..4)","name":"TCIF4"},{"bitOffset":4,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=7..4)","name":"HTIF4"},{"bitOffset":3,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=7..4)","name":"TEIF4"},{"bitOffset":2,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=7..4)","name":"DMEIF4"},{"bitOffset":0,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=7..4)","name":"FEIF4"}]},"name":"HISR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x8","description":"low interrupt flag clear register","displayName":"LIFCR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 3..0)","name":"CTCIF3"},{"bitOffset":26,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 3..0)","name":"CHTIF3"},{"bitOffset":25,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 3..0)","name":"CTEIF3"},{"bitOffset":24,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 3..0)","name":"CDMEIF3"},{"bitOffset":22,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 3..0)","name":"CFEIF3"},{"bitOffset":21,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 3..0)","name":"CTCIF2"},{"bitOffset":20,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 3..0)","name":"CHTIF2"},{"bitOffset":19,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 3..0)","name":"CTEIF2"},{"bitOffset":18,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 3..0)","name":"CDMEIF2"},{"bitOffset":16,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 3..0)","name":"CFEIF2"},{"bitOffset":11,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 3..0)","name":"CTCIF1"},{"bitOffset":10,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 3..0)","name":"CHTIF1"},{"bitOffset":9,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 3..0)","name":"CTEIF1"},{"bitOffset":8,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 3..0)","name":"CDMEIF1"},{"bitOffset":6,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 3..0)","name":"CFEIF1"},{"bitOffset":5,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 3..0)","name":"CTCIF0"},{"bitOffset":4,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 3..0)","name":"CHTIF0"},{"bitOffset":3,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 3..0)","name":"CTEIF0"},{"bitOffset":2,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 3..0)","name":"CDMEIF0"},{"bitOffset":0,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 3..0)","name":"CFEIF0"}]},"name":"LIFCR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0xC","description":"high interrupt flag clear register","displayName":"HIFCR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 7..4)","name":"CTCIF7"},{"bitOffset":26,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 7..4)","name":"CHTIF7"},{"bitOffset":25,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 7..4)","name":"CTEIF7"},{"bitOffset":24,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 7..4)","name":"CDMEIF7"},{"bitOffset":22,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 7..4)","name":"CFEIF7"},{"bitOffset":21,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 7..4)","name":"CTCIF6"},{"bitOffset":20,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 7..4)","name":"CHTIF6"},{"bitOffset":19,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 7..4)","name":"CTEIF6"},{"bitOffset":18,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 7..4)","name":"CDMEIF6"},{"bitOffset":16,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 7..4)","name":"CFEIF6"},{"bitOffset":11,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 7..4)","name":"CTCIF5"},{"bitOffset":10,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 7..4)","name":"CHTIF5"},{"bitOffset":9,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 7..4)","name":"CTEIF5"},{"bitOffset":8,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 7..4)","name":"CDMEIF5"},{"bitOffset":6,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 7..4)","name":"CFEIF5"},{"bitOffset":5,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 7..4)","name":"CTCIF4"},{"bitOffset":4,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 7..4)","name":"CHTIF4"},{"bitOffset":3,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 7..4)","name":"CTEIF4"},{"bitOffset":2,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 7..4)","name":"CDMEIF4"},{"bitOffset":0,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 7..4)","name":"CFEIF4"}]},"name":"HIFCR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"stream x configuration register","displayName":"S0CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S0CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"stream x number of data register","displayName":"S0NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S0NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"stream x peripheral address register","displayName":"S0PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S0PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"stream x memory 0 address register","displayName":"S0M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S0M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"stream x memory 1 address register","displayName":"S0M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S0M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x24","description":"stream x FIFO control register","displayName":"S0FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S0FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"stream x configuration register","displayName":"S1CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S1CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"stream x number of data register","displayName":"S1NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S1NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x30","description":"stream x peripheral address register","displayName":"S1PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S1PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"stream x memory 0 address register","displayName":"S1M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S1M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"stream x memory 1 address register","displayName":"S1M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S1M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x3C","description":"stream x FIFO control register","displayName":"S1FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S1FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"stream x configuration register","displayName":"S2CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S2CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x44","description":"stream x number of data register","displayName":"S2NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S2NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x48","description":"stream x peripheral address register","displayName":"S2PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S2PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4C","description":"stream x memory 0 address register","displayName":"S2M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S2M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x50","description":"stream x memory 1 address register","displayName":"S2M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S2M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x54","description":"stream x FIFO control register","displayName":"S2FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S2FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x58","description":"stream x configuration register","displayName":"S3CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S3CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x5C","description":"stream x number of data register","displayName":"S3NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S3NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x60","description":"stream x peripheral address register","displayName":"S3PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S3PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x64","description":"stream x memory 0 address register","displayName":"S3M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S3M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x68","description":"stream x memory 1 address register","displayName":"S3M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S3M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x6C","description":"stream x FIFO control register","displayName":"S3FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S3FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x70","description":"stream x configuration register","displayName":"S4CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S4CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x74","description":"stream x number of data register","displayName":"S4NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S4NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x78","description":"stream x peripheral address register","displayName":"S4PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S4PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x7C","description":"stream x memory 0 address register","displayName":"S4M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S4M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x80","description":"stream x memory 1 address register","displayName":"S4M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S4M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x84","description":"stream x FIFO control register","displayName":"S4FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S4FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x88","description":"stream x configuration register","displayName":"S5CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S5CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8C","description":"stream x number of data register","displayName":"S5NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S5NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x90","description":"stream x peripheral address register","displayName":"S5PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S5PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x94","description":"stream x memory 0 address register","displayName":"S5M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S5M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x98","description":"stream x memory 1 address register","displayName":"S5M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S5M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x9C","description":"stream x FIFO control register","displayName":"S5FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S5FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0xA0","description":"stream x configuration register","displayName":"S6CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S6CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xA4","description":"stream x number of data register","displayName":"S6NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S6NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xA8","description":"stream x peripheral address register","displayName":"S6PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S6PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xAC","description":"stream x memory 0 address register","displayName":"S6M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S6M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xB0","description":"stream x memory 1 address register","displayName":"S6M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S6M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0xB4","description":"stream x FIFO control register","displayName":"S6FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S6FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0xB8","description":"stream x configuration register","displayName":"S7CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S7CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xBC","description":"stream x number of data register","displayName":"S7NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S7NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC0","description":"stream x peripheral address register","displayName":"S7PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S7PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC4","description":"stream x memory 0 address register","displayName":"S7M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S7M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC8","description":"stream x memory 1 address register","displayName":"S7M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S7M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0xCC","description":"stream x FIFO control register","displayName":"S7FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S7FCR","resetValue":"0x00000021","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40026000","description":"DMA controller","groupName":"DMA","interrupt":[{"description":"DMA1 Stream0 global interrupt","name":"DMA1_Stream0","value":11},{"description":"DMA1 Stream1 global interrupt","name":"DMA1_Stream1","value":12},{"description":"DMA1 Stream2 global interrupt","name":"DMA1_Stream2","value":13},{"description":"DMA1 Stream3 global interrupt","name":"DMA1_Stream3","value":14},{"description":"DMA1 Stream4 global interrupt","name":"DMA1_Stream4","value":15},{"description":"DMA1 Stream5 global interrupt","name":"DMA1_Stream5","value":16},{"description":"DMA1 Stream6 global interrupt","name":"DMA1_Stream6","value":17},{"description":"DMA1 Stream7 global interrupt","name":"DMA1_Stream7","value":47}],"name":"DMA1","registers":{"register":[{"access":"read-only","addressOffset":"0x0","description":"low interrupt status register","displayName":"LISR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x = 3..0)","name":"TCIF3"},{"bitOffset":26,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=3..0)","name":"HTIF3"},{"bitOffset":25,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=3..0)","name":"TEIF3"},{"bitOffset":24,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=3..0)","name":"DMEIF3"},{"bitOffset":22,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=3..0)","name":"FEIF3"},{"bitOffset":21,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x = 3..0)","name":"TCIF2"},{"bitOffset":20,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=3..0)","name":"HTIF2"},{"bitOffset":19,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=3..0)","name":"TEIF2"},{"bitOffset":18,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=3..0)","name":"DMEIF2"},{"bitOffset":16,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=3..0)","name":"FEIF2"},{"bitOffset":11,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x = 3..0)","name":"TCIF1"},{"bitOffset":10,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=3..0)","name":"HTIF1"},{"bitOffset":9,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=3..0)","name":"TEIF1"},{"bitOffset":8,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=3..0)","name":"DMEIF1"},{"bitOffset":6,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=3..0)","name":"FEIF1"},{"bitOffset":5,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x = 3..0)","name":"TCIF0"},{"bitOffset":4,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=3..0)","name":"HTIF0"},{"bitOffset":3,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=3..0)","name":"TEIF0"},{"bitOffset":2,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=3..0)","name":"DMEIF0"},{"bitOffset":0,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=3..0)","name":"FEIF0"}]},"name":"LISR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x4","description":"high interrupt status register","displayName":"HISR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x=7..4)","name":"TCIF7"},{"bitOffset":26,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=7..4)","name":"HTIF7"},{"bitOffset":25,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=7..4)","name":"TEIF7"},{"bitOffset":24,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=7..4)","name":"DMEIF7"},{"bitOffset":22,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=7..4)","name":"FEIF7"},{"bitOffset":21,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x=7..4)","name":"TCIF6"},{"bitOffset":20,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=7..4)","name":"HTIF6"},{"bitOffset":19,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=7..4)","name":"TEIF6"},{"bitOffset":18,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=7..4)","name":"DMEIF6"},{"bitOffset":16,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=7..4)","name":"FEIF6"},{"bitOffset":11,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x=7..4)","name":"TCIF5"},{"bitOffset":10,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=7..4)","name":"HTIF5"},{"bitOffset":9,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=7..4)","name":"TEIF5"},{"bitOffset":8,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=7..4)","name":"DMEIF5"},{"bitOffset":6,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=7..4)","name":"FEIF5"},{"bitOffset":5,"bitWidth":1,"description":"Stream x transfer complete interrupt flag (x=7..4)","name":"TCIF4"},{"bitOffset":4,"bitWidth":1,"description":"Stream x half transfer interrupt flag (x=7..4)","name":"HTIF4"},{"bitOffset":3,"bitWidth":1,"description":"Stream x transfer error interrupt flag (x=7..4)","name":"TEIF4"},{"bitOffset":2,"bitWidth":1,"description":"Stream x direct mode error interrupt flag (x=7..4)","name":"DMEIF4"},{"bitOffset":0,"bitWidth":1,"description":"Stream x FIFO error interrupt flag (x=7..4)","name":"FEIF4"}]},"name":"HISR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x8","description":"low interrupt flag clear register","displayName":"LIFCR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 3..0)","name":"CTCIF3"},{"bitOffset":26,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 3..0)","name":"CHTIF3"},{"bitOffset":25,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 3..0)","name":"CTEIF3"},{"bitOffset":24,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 3..0)","name":"CDMEIF3"},{"bitOffset":22,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 3..0)","name":"CFEIF3"},{"bitOffset":21,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 3..0)","name":"CTCIF2"},{"bitOffset":20,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 3..0)","name":"CHTIF2"},{"bitOffset":19,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 3..0)","name":"CTEIF2"},{"bitOffset":18,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 3..0)","name":"CDMEIF2"},{"bitOffset":16,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 3..0)","name":"CFEIF2"},{"bitOffset":11,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 3..0)","name":"CTCIF1"},{"bitOffset":10,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 3..0)","name":"CHTIF1"},{"bitOffset":9,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 3..0)","name":"CTEIF1"},{"bitOffset":8,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 3..0)","name":"CDMEIF1"},{"bitOffset":6,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 3..0)","name":"CFEIF1"},{"bitOffset":5,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 3..0)","name":"CTCIF0"},{"bitOffset":4,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 3..0)","name":"CHTIF0"},{"bitOffset":3,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 3..0)","name":"CTEIF0"},{"bitOffset":2,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 3..0)","name":"CDMEIF0"},{"bitOffset":0,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 3..0)","name":"CFEIF0"}]},"name":"LIFCR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0xC","description":"high interrupt flag clear register","displayName":"HIFCR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 7..4)","name":"CTCIF7"},{"bitOffset":26,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 7..4)","name":"CHTIF7"},{"bitOffset":25,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 7..4)","name":"CTEIF7"},{"bitOffset":24,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 7..4)","name":"CDMEIF7"},{"bitOffset":22,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 7..4)","name":"CFEIF7"},{"bitOffset":21,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 7..4)","name":"CTCIF6"},{"bitOffset":20,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 7..4)","name":"CHTIF6"},{"bitOffset":19,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 7..4)","name":"CTEIF6"},{"bitOffset":18,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 7..4)","name":"CDMEIF6"},{"bitOffset":16,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 7..4)","name":"CFEIF6"},{"bitOffset":11,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 7..4)","name":"CTCIF5"},{"bitOffset":10,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 7..4)","name":"CHTIF5"},{"bitOffset":9,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 7..4)","name":"CTEIF5"},{"bitOffset":8,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 7..4)","name":"CDMEIF5"},{"bitOffset":6,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 7..4)","name":"CFEIF5"},{"bitOffset":5,"bitWidth":1,"description":"Stream x clear transfer complete interrupt flag (x = 7..4)","name":"CTCIF4"},{"bitOffset":4,"bitWidth":1,"description":"Stream x clear half transfer interrupt flag (x = 7..4)","name":"CHTIF4"},{"bitOffset":3,"bitWidth":1,"description":"Stream x clear transfer error interrupt flag (x = 7..4)","name":"CTEIF4"},{"bitOffset":2,"bitWidth":1,"description":"Stream x clear direct mode error interrupt flag (x = 7..4)","name":"CDMEIF4"},{"bitOffset":0,"bitWidth":1,"description":"Stream x clear FIFO error interrupt flag (x = 7..4)","name":"CFEIF4"}]},"name":"HIFCR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"stream x configuration register","displayName":"S0CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S0CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"stream x number of data register","displayName":"S0NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S0NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"stream x peripheral address register","displayName":"S0PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S0PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"stream x memory 0 address register","displayName":"S0M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S0M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"stream x memory 1 address register","displayName":"S0M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S0M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x24","description":"stream x FIFO control register","displayName":"S0FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S0FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"stream x configuration register","displayName":"S1CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S1CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"stream x number of data register","displayName":"S1NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S1NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x30","description":"stream x peripheral address register","displayName":"S1PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S1PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"stream x memory 0 address register","displayName":"S1M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S1M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"stream x memory 1 address register","displayName":"S1M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S1M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x3C","description":"stream x FIFO control register","displayName":"S1FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S1FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"stream x configuration register","displayName":"S2CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S2CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x44","description":"stream x number of data register","displayName":"S2NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S2NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x48","description":"stream x peripheral address register","displayName":"S2PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S2PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4C","description":"stream x memory 0 address register","displayName":"S2M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S2M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x50","description":"stream x memory 1 address register","displayName":"S2M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S2M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x54","description":"stream x FIFO control register","displayName":"S2FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S2FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x58","description":"stream x configuration register","displayName":"S3CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S3CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x5C","description":"stream x number of data register","displayName":"S3NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S3NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x60","description":"stream x peripheral address register","displayName":"S3PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S3PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x64","description":"stream x memory 0 address register","displayName":"S3M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S3M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x68","description":"stream x memory 1 address register","displayName":"S3M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S3M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x6C","description":"stream x FIFO control register","displayName":"S3FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S3FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x70","description":"stream x configuration register","displayName":"S4CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S4CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x74","description":"stream x number of data register","displayName":"S4NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S4NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x78","description":"stream x peripheral address register","displayName":"S4PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S4PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x7C","description":"stream x memory 0 address register","displayName":"S4M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S4M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x80","description":"stream x memory 1 address register","displayName":"S4M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S4M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x84","description":"stream x FIFO control register","displayName":"S4FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S4FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0x88","description":"stream x configuration register","displayName":"S5CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S5CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8C","description":"stream x number of data register","displayName":"S5NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S5NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x90","description":"stream x peripheral address register","displayName":"S5PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S5PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x94","description":"stream x memory 0 address register","displayName":"S5M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S5M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x98","description":"stream x memory 1 address register","displayName":"S5M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S5M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x9C","description":"stream x FIFO control register","displayName":"S5FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S5FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0xA0","description":"stream x configuration register","displayName":"S6CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S6CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xA4","description":"stream x number of data register","displayName":"S6NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S6NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xA8","description":"stream x peripheral address register","displayName":"S6PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S6PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xAC","description":"stream x memory 0 address register","displayName":"S6M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S6M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xB0","description":"stream x memory 1 address register","displayName":"S6M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S6M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0xB4","description":"stream x FIFO control register","displayName":"S6FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S6FCR","resetValue":"0x00000021","size":"0x20"},{"access":"read-write","addressOffset":"0xB8","description":"stream x configuration register","displayName":"S7CR","fields":{"field":[{"bitOffset":25,"bitWidth":3,"description":"Channel selection","name":"CHSEL"},{"bitOffset":23,"bitWidth":2,"description":"Memory burst transfer configuration","name":"MBURST"},{"bitOffset":21,"bitWidth":2,"description":"Peripheral burst transfer configuration","name":"PBURST"},{"bitOffset":20,"bitWidth":1,"description":"ACK","name":"ACK"},{"bitOffset":19,"bitWidth":1,"description":"Current target (only in double buffer mode)","name":"CT"},{"bitOffset":18,"bitWidth":1,"description":"Double buffer mode","name":"DBM"},{"bitOffset":16,"bitWidth":2,"description":"Priority level","name":"PL"},{"bitOffset":15,"bitWidth":1,"description":"Peripheral increment offset size","name":"PINCOS"},{"bitOffset":13,"bitWidth":2,"description":"Memory data size","name":"MSIZE"},{"bitOffset":11,"bitWidth":2,"description":"Peripheral data size","name":"PSIZE"},{"bitOffset":10,"bitWidth":1,"description":"Memory increment mode","name":"MINC"},{"bitOffset":9,"bitWidth":1,"description":"Peripheral increment mode","name":"PINC"},{"bitOffset":8,"bitWidth":1,"description":"Circular mode","name":"CIRC"},{"bitOffset":6,"bitWidth":2,"description":"Data transfer direction","name":"DIR"},{"bitOffset":5,"bitWidth":1,"description":"Peripheral flow controller","name":"PFCTRL"},{"bitOffset":4,"bitWidth":1,"description":"Transfer complete interrupt enable","name":"TCIE"},{"bitOffset":3,"bitWidth":1,"description":"Half transfer interrupt enable","name":"HTIE"},{"bitOffset":2,"bitWidth":1,"description":"Transfer error interrupt enable","name":"TEIE"},{"bitOffset":1,"bitWidth":1,"description":"Direct mode error interrupt enable","name":"DMEIE"},{"bitOffset":0,"bitWidth":1,"description":"Stream enable / flag stream ready when read low","name":"EN"}]},"name":"S7CR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xBC","description":"stream x number of data register","displayName":"S7NDTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Number of data items to transfer","name":"NDT"}},"name":"S7NDTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC0","description":"stream x peripheral address register","displayName":"S7PAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Peripheral address","name":"PA"}},"name":"S7PAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC4","description":"stream x memory 0 address register","displayName":"S7M0AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 0 address","name":"M0A"}},"name":"S7M0AR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC8","description":"stream x memory 1 address register","displayName":"S7M1AR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory 1 address (used in case of Double buffer mode)","name":"M1A"}},"name":"S7M1AR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0xCC","description":"stream x FIFO control register","displayName":"S7FCR","fields":{"field":[{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"FIFO error interrupt enable","name":"FEIE"},{"access":"read-only","bitOffset":3,"bitWidth":3,"description":"FIFO status","name":"FS"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Direct mode disable","name":"DMDIS"},{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FIFO threshold selection","name":"FTH"}]},"name":"S7FCR","resetValue":"0x00000021","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40023800","description":"Reset and clock control","groupName":"RCC","interrupt":{"description":"RCC global interrupt","name":"RCC","value":5},"name":"RCC","registers":{"register":[{"addressOffset":"0x0","description":"clock control register","displayName":"CR","fields":{"field":[{"access":"read-only","bitOffset":27,"bitWidth":1,"description":"PLLI2S clock ready flag","name":"PLLI2SRDY"},{"access":"read-write","bitOffset":26,"bitWidth":1,"description":"PLLI2S enable","name":"PLLI2SON"},{"access":"read-only","bitOffset":25,"bitWidth":1,"description":"Main PLL (PLL) clock ready flag","name":"PLLRDY"},{"access":"read-write","bitOffset":24,"bitWidth":1,"description":"Main PLL (PLL) enable","name":"PLLON"},{"access":"read-write","bitOffset":19,"bitWidth":1,"description":"Clock security system enable","name":"CSSON"},{"access":"read-write","bitOffset":18,"bitWidth":1,"description":"HSE clock bypass","name":"HSEBYP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"HSE clock ready flag","name":"HSERDY"},{"access":"read-write","bitOffset":16,"bitWidth":1,"description":"HSE clock enable","name":"HSEON"},{"access":"read-only","bitOffset":8,"bitWidth":8,"description":"Internal high-speed clock calibration","name":"HSICAL"},{"access":"read-write","bitOffset":3,"bitWidth":5,"description":"Internal high-speed clock trimming","name":"HSITRIM"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Internal high-speed clock ready flag","name":"HSIRDY"},{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"Internal high-speed clock enable","name":"HSION"}]},"name":"CR","resetValue":"0x00000083","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"PLL configuration register","displayName":"PLLCFGR","fields":{"field":[{"bitOffset":27,"bitWidth":1,"description":"Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks","name":"PLLQ3"},{"bitOffset":26,"bitWidth":1,"description":"Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks","name":"PLLQ2"},{"bitOffset":25,"bitWidth":1,"description":"Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks","name":"PLLQ1"},{"bitOffset":24,"bitWidth":1,"description":"Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks","name":"PLLQ0"},{"bitOffset":22,"bitWidth":1,"description":"Main PLL(PLL) and audio PLL (PLLI2S) entry clock source","name":"PLLSRC"},{"bitOffset":17,"bitWidth":1,"description":"Main PLL (PLL) division factor for main system clock","name":"PLLP1"},{"bitOffset":16,"bitWidth":1,"description":"Main PLL (PLL) division factor for main system clock","name":"PLLP0"},{"bitOffset":14,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN8"},{"bitOffset":13,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN7"},{"bitOffset":12,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN6"},{"bitOffset":11,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN5"},{"bitOffset":10,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN4"},{"bitOffset":9,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN3"},{"bitOffset":8,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN2"},{"bitOffset":7,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN1"},{"bitOffset":6,"bitWidth":1,"description":"Main PLL (PLL) multiplication factor for VCO","name":"PLLN0"},{"bitOffset":5,"bitWidth":1,"description":"Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock","name":"PLLM5"},{"bitOffset":4,"bitWidth":1,"description":"Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock","name":"PLLM4"},{"bitOffset":3,"bitWidth":1,"description":"Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock","name":"PLLM3"},{"bitOffset":2,"bitWidth":1,"description":"Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock","name":"PLLM2"},{"bitOffset":1,"bitWidth":1,"description":"Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock","name":"PLLM1"},{"bitOffset":0,"bitWidth":1,"description":"Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock","name":"PLLM0"}]},"name":"PLLCFGR","resetValue":"0x24003010","size":"0x20"},{"addressOffset":"0x8","description":"clock configuration register","displayName":"CFGR","fields":{"field":[{"access":"read-write","bitOffset":30,"bitWidth":2,"description":"Microcontroller clock output 2","name":"MCO2"},{"access":"read-write","bitOffset":27,"bitWidth":3,"description":"MCO2 prescaler","name":"MCO2PRE"},{"access":"read-write","bitOffset":24,"bitWidth":3,"description":"MCO1 prescaler","name":"MCO1PRE"},{"access":"read-write","bitOffset":23,"bitWidth":1,"description":"I2S clock selection","name":"I2SSRC"},{"access":"read-write","bitOffset":21,"bitWidth":2,"description":"Microcontroller clock output 1","name":"MCO1"},{"access":"read-write","bitOffset":16,"bitWidth":5,"description":"HSE division factor for RTC clock","name":"RTCPRE"},{"access":"read-write","bitOffset":13,"bitWidth":3,"description":"APB high-speed prescaler (APB2)","name":"PPRE2"},{"access":"read-write","bitOffset":10,"bitWidth":3,"description":"APB Low speed prescaler (APB1)","name":"PPRE1"},{"access":"read-write","bitOffset":4,"bitWidth":4,"description":"AHB prescaler","name":"HPRE"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"System clock switch status","name":"SWS1"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"System clock switch status","name":"SWS0"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"System clock switch","name":"SW1"},{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"System clock switch","name":"SW0"}]},"name":"CFGR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0xC","description":"clock interrupt register","displayName":"CIR","fields":{"field":[{"access":"write-only","bitOffset":23,"bitWidth":1,"description":"Clock security system interrupt clear","name":"CSSC"},{"access":"write-only","bitOffset":21,"bitWidth":1,"description":"PLLI2S ready interrupt clear","name":"PLLI2SRDYC"},{"access":"write-only","bitOffset":20,"bitWidth":1,"description":"Main PLL(PLL) ready interrupt clear","name":"PLLRDYC"},{"access":"write-only","bitOffset":19,"bitWidth":1,"description":"HSE ready interrupt clear","name":"HSERDYC"},{"access":"write-only","bitOffset":18,"bitWidth":1,"description":"HSI ready interrupt clear","name":"HSIRDYC"},{"access":"write-only","bitOffset":17,"bitWidth":1,"description":"LSE ready interrupt clear","name":"LSERDYC"},{"access":"write-only","bitOffset":16,"bitWidth":1,"description":"LSI ready interrupt clear","name":"LSIRDYC"},{"access":"read-write","bitOffset":13,"bitWidth":1,"description":"PLLI2S ready interrupt enable","name":"PLLI2SRDYIE"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"Main PLL (PLL) ready interrupt enable","name":"PLLRDYIE"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"HSE ready interrupt enable","name":"HSERDYIE"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"HSI ready interrupt enable","name":"HSIRDYIE"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"LSE ready interrupt enable","name":"LSERDYIE"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"LSI ready interrupt enable","name":"LSIRDYIE"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Clock security system interrupt flag","name":"CSSF"},{"access":"read-only","bitOffset":5,"bitWidth":1,"description":"PLLI2S ready interrupt flag","name":"PLLI2SRDYF"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"Main PLL (PLL) ready interrupt flag","name":"PLLRDYF"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"HSE ready interrupt flag","name":"HSERDYF"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"HSI ready interrupt flag","name":"HSIRDYF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"LSE ready interrupt flag","name":"LSERDYF"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"LSI ready interrupt flag","name":"LSIRDYF"}]},"name":"CIR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"AHB1 peripheral reset register","displayName":"AHB1RSTR","fields":{"field":[{"bitOffset":22,"bitWidth":1,"description":"DMA2 reset","name":"DMA2RST"},{"bitOffset":21,"bitWidth":1,"description":"DMA2 reset","name":"DMA1RST"},{"bitOffset":12,"bitWidth":1,"description":"CRC reset","name":"CRCRST"},{"bitOffset":7,"bitWidth":1,"description":"IO port H reset","name":"GPIOHRST"},{"bitOffset":4,"bitWidth":1,"description":"IO port E reset","name":"GPIOERST"},{"bitOffset":3,"bitWidth":1,"description":"IO port D reset","name":"GPIODRST"},{"bitOffset":2,"bitWidth":1,"description":"IO port C reset","name":"GPIOCRST"},{"bitOffset":1,"bitWidth":1,"description":"IO port B reset","name":"GPIOBRST"},{"bitOffset":0,"bitWidth":1,"description":"IO port A reset","name":"GPIOARST"}]},"name":"AHB1RSTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"AHB2 peripheral reset register","displayName":"AHB2RSTR","fields":{"field":{"bitOffset":7,"bitWidth":1,"description":"USB OTG FS module reset","name":"OTGFSRST"}},"name":"AHB2RSTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"APB1 peripheral reset register","displayName":"APB1RSTR","fields":{"field":[{"bitOffset":28,"bitWidth":1,"description":"Power interface reset","name":"PWRRST"},{"bitOffset":23,"bitWidth":1,"description":"I2C3 reset","name":"I2C3RST"},{"bitOffset":22,"bitWidth":1,"description":"I2C 2 reset","name":"I2C2RST"},{"bitOffset":21,"bitWidth":1,"description":"I2C 1 reset","name":"I2C1RST"},{"bitOffset":17,"bitWidth":1,"description":"USART 2 reset","name":"UART2RST"},{"bitOffset":15,"bitWidth":1,"description":"SPI 3 reset","name":"SPI3RST"},{"bitOffset":14,"bitWidth":1,"description":"SPI 2 reset","name":"SPI2RST"},{"bitOffset":11,"bitWidth":1,"description":"Window watchdog reset","name":"WWDGRST"},{"bitOffset":3,"bitWidth":1,"description":"TIM5 reset","name":"TIM5RST"},{"bitOffset":2,"bitWidth":1,"description":"TIM4 reset","name":"TIM4RST"},{"bitOffset":1,"bitWidth":1,"description":"TIM3 reset","name":"TIM3RST"},{"bitOffset":0,"bitWidth":1,"description":"TIM2 reset","name":"TIM2RST"}]},"name":"APB1RSTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"APB2 peripheral reset register","displayName":"APB2RSTR","fields":{"field":[{"bitOffset":18,"bitWidth":1,"description":"TIM11 reset","name":"TIM11RST"},{"bitOffset":17,"bitWidth":1,"description":"TIM10 reset","name":"TIM10RST"},{"bitOffset":16,"bitWidth":1,"description":"TIM9 reset","name":"TIM9RST"},{"bitOffset":14,"bitWidth":1,"description":"System configuration controller reset","name":"SYSCFGRST"},{"bitOffset":12,"bitWidth":1,"description":"SPI 1 reset","name":"SPI1RST"},{"bitOffset":11,"bitWidth":1,"description":"SDIO reset","name":"SDIORST"},{"bitOffset":8,"bitWidth":1,"description":"ADC interface reset (common to all ADCs)","name":"ADCRST"},{"bitOffset":5,"bitWidth":1,"description":"USART6 reset","name":"USART6RST"},{"bitOffset":4,"bitWidth":1,"description":"USART1 reset","name":"USART1RST"},{"bitOffset":0,"bitWidth":1,"description":"TIM1 reset","name":"TIM1RST"}]},"name":"APB2RSTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x30","description":"AHB1 peripheral clock register","displayName":"AHB1ENR","fields":{"field":[{"bitOffset":22,"bitWidth":1,"description":"DMA2 clock enable","name":"DMA2EN"},{"bitOffset":21,"bitWidth":1,"description":"DMA1 clock enable","name":"DMA1EN"},{"bitOffset":12,"bitWidth":1,"description":"CRC clock enable","name":"CRCEN"},{"bitOffset":7,"bitWidth":1,"description":"IO port H clock enable","name":"GPIOHEN"},{"bitOffset":4,"bitWidth":1,"description":"IO port E clock enable","name":"GPIOEEN"},{"bitOffset":3,"bitWidth":1,"description":"IO port D clock enable","name":"GPIODEN"},{"bitOffset":2,"bitWidth":1,"description":"IO port C clock enable","name":"GPIOCEN"},{"bitOffset":1,"bitWidth":1,"description":"IO port B clock enable","name":"GPIOBEN"},{"bitOffset":0,"bitWidth":1,"description":"IO port A clock enable","name":"GPIOAEN"}]},"name":"AHB1ENR","resetValue":"0x00100000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"AHB2 peripheral clock enable register","displayName":"AHB2ENR","fields":{"field":{"bitOffset":7,"bitWidth":1,"description":"USB OTG FS clock enable","name":"OTGFSEN"}},"name":"AHB2ENR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"APB1 peripheral clock enable register","displayName":"APB1ENR","fields":{"field":[{"bitOffset":28,"bitWidth":1,"description":"Power interface clock enable","name":"PWREN"},{"bitOffset":23,"bitWidth":1,"description":"I2C3 clock enable","name":"I2C3EN"},{"bitOffset":22,"bitWidth":1,"description":"I2C2 clock enable","name":"I2C2EN"},{"bitOffset":21,"bitWidth":1,"description":"I2C1 clock enable","name":"I2C1EN"},{"bitOffset":17,"bitWidth":1,"description":"USART 2 clock enable","name":"USART2EN"},{"bitOffset":15,"bitWidth":1,"description":"SPI3 clock enable","name":"SPI3EN"},{"bitOffset":14,"bitWidth":1,"description":"SPI2 clock enable","name":"SPI2EN"},{"bitOffset":11,"bitWidth":1,"description":"Window watchdog clock enable","name":"WWDGEN"},{"bitOffset":3,"bitWidth":1,"description":"TIM5 clock enable","name":"TIM5EN"},{"bitOffset":2,"bitWidth":1,"description":"TIM4 clock enable","name":"TIM4EN"},{"bitOffset":1,"bitWidth":1,"description":"TIM3 clock enable","name":"TIM3EN"},{"bitOffset":0,"bitWidth":1,"description":"TIM2 clock enable","name":"TIM2EN"}]},"name":"APB1ENR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x44","description":"APB2 peripheral clock enable register","displayName":"APB2ENR","fields":{"field":[{"bitOffset":18,"bitWidth":1,"description":"TIM11 clock enable","name":"TIM11EN"},{"bitOffset":17,"bitWidth":1,"description":"TIM10 clock enable","name":"TIM10EN"},{"bitOffset":16,"bitWidth":1,"description":"TIM9 clock enable","name":"TIM9EN"},{"bitOffset":14,"bitWidth":1,"description":"System configuration controller clock enable","name":"SYSCFGEN"},{"bitOffset":12,"bitWidth":1,"description":"SPI1 clock enable","name":"SPI1EN"},{"bitOffset":11,"bitWidth":1,"description":"SDIO clock enable","name":"SDIOEN"},{"bitOffset":8,"bitWidth":1,"description":"ADC1 clock enable","name":"ADC1EN"},{"bitOffset":5,"bitWidth":1,"description":"USART6 clock enable","name":"USART6EN"},{"bitOffset":4,"bitWidth":1,"description":"USART1 clock enable","name":"USART1EN"},{"bitOffset":0,"bitWidth":1,"description":"TIM1 clock enable","name":"TIM1EN"}]},"name":"APB2ENR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x50","description":"AHB1 peripheral clock enable in low power mode register","displayName":"AHB1LPENR","fields":{"field":[{"bitOffset":22,"bitWidth":1,"description":"DMA2 clock enable during Sleep mode","name":"DMA2LPEN"},{"bitOffset":21,"bitWidth":1,"description":"DMA1 clock enable during Sleep mode","name":"DMA1LPEN"},{"bitOffset":16,"bitWidth":1,"description":"SRAM 1interface clock enable during Sleep mode","name":"SRAM1LPEN"},{"bitOffset":15,"bitWidth":1,"description":"Flash interface clock enable during Sleep mode","name":"FLITFLPEN"},{"bitOffset":12,"bitWidth":1,"description":"CRC clock enable during Sleep mode","name":"CRCLPEN"},{"bitOffset":7,"bitWidth":1,"description":"IO port H clock enable during Sleep mode","name":"GPIOHLPEN"},{"bitOffset":4,"bitWidth":1,"description":"IO port E clock enable during Sleep mode","name":"GPIOELPEN"},{"bitOffset":3,"bitWidth":1,"description":"IO port D clock enable during Sleep mode","name":"GPIODLPEN"},{"bitOffset":2,"bitWidth":1,"description":"IO port C clock enable during Sleep mode","name":"GPIOCLPEN"},{"bitOffset":1,"bitWidth":1,"description":"IO port B clock enable during Sleep mode","name":"GPIOBLPEN"},{"bitOffset":0,"bitWidth":1,"description":"IO port A clock enable during sleep mode","name":"GPIOALPEN"}]},"name":"AHB1LPENR","resetValue":"0x7E6791FF","size":"0x20"},{"access":"read-write","addressOffset":"0x54","description":"AHB2 peripheral clock enable in low power mode register","displayName":"AHB2LPENR","fields":{"field":{"bitOffset":7,"bitWidth":1,"description":"USB OTG FS clock enable during Sleep mode","name":"OTGFSLPEN"}},"name":"AHB2LPENR","resetValue":"0x000000F1","size":"0x20"},{"access":"read-write","addressOffset":"0x60","description":"APB1 peripheral clock enable in low power mode register","displayName":"APB1LPENR","fields":{"field":[{"bitOffset":28,"bitWidth":1,"description":"Power interface clock enable during Sleep mode","name":"PWRLPEN"},{"bitOffset":23,"bitWidth":1,"description":"I2C3 clock enable during Sleep mode","name":"I2C3LPEN"},{"bitOffset":22,"bitWidth":1,"description":"I2C2 clock enable during Sleep mode","name":"I2C2LPEN"},{"bitOffset":21,"bitWidth":1,"description":"I2C1 clock enable during Sleep mode","name":"I2C1LPEN"},{"bitOffset":17,"bitWidth":1,"description":"USART2 clock enable during Sleep mode","name":"USART2LPEN"},{"bitOffset":15,"bitWidth":1,"description":"SPI3 clock enable during Sleep mode","name":"SPI3LPEN"},{"bitOffset":14,"bitWidth":1,"description":"SPI2 clock enable during Sleep mode","name":"SPI2LPEN"},{"bitOffset":11,"bitWidth":1,"description":"Window watchdog clock enable during Sleep mode","name":"WWDGLPEN"},{"bitOffset":3,"bitWidth":1,"description":"TIM5 clock enable during Sleep mode","name":"TIM5LPEN"},{"bitOffset":2,"bitWidth":1,"description":"TIM4 clock enable during Sleep mode","name":"TIM4LPEN"},{"bitOffset":1,"bitWidth":1,"description":"TIM3 clock enable during Sleep mode","name":"TIM3LPEN"},{"bitOffset":0,"bitWidth":1,"description":"TIM2 clock enable during Sleep mode","name":"TIM2LPEN"}]},"name":"APB1LPENR","resetValue":"0x36FEC9FF","size":"0x20"},{"access":"read-write","addressOffset":"0x64","description":"APB2 peripheral clock enabled in low power mode register","displayName":"APB2LPENR","fields":{"field":[{"bitOffset":18,"bitWidth":1,"description":"TIM11 clock enable during Sleep mode","name":"TIM11LPEN"},{"bitOffset":17,"bitWidth":1,"description":"TIM10 clock enable during Sleep mode","name":"TIM10LPEN"},{"bitOffset":16,"bitWidth":1,"description":"TIM9 clock enable during sleep mode","name":"TIM9LPEN"},{"bitOffset":14,"bitWidth":1,"description":"System configuration controller clock enable during Sleep mode","name":"SYSCFGLPEN"},{"bitOffset":12,"bitWidth":1,"description":"SPI 1 clock enable during Sleep mode","name":"SPI1LPEN"},{"bitOffset":11,"bitWidth":1,"description":"SDIO clock enable during Sleep mode","name":"SDIOLPEN"},{"bitOffset":8,"bitWidth":1,"description":"ADC1 clock enable during Sleep mode","name":"ADC1LPEN"},{"bitOffset":5,"bitWidth":1,"description":"USART6 clock enable during Sleep mode","name":"USART6LPEN"},{"bitOffset":4,"bitWidth":1,"description":"USART1 clock enable during Sleep mode","name":"USART1LPEN"},{"bitOffset":0,"bitWidth":1,"description":"TIM1 clock enable during Sleep mode","name":"TIM1LPEN"}]},"name":"APB2LPENR","resetValue":"0x00075F33","size":"0x20"},{"addressOffset":"0x70","description":"Backup domain control register","displayName":"BDCR","fields":{"field":[{"access":"read-write","bitOffset":16,"bitWidth":1,"description":"Backup domain software reset","name":"BDRST"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"RTC clock enable","name":"RTCEN"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"RTC clock source selection","name":"RTCSEL1"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"RTC clock source selection","name":"RTCSEL0"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"External low-speed oscillator bypass","name":"LSEBYP"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"External low-speed oscillator ready","name":"LSERDY"},{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"External low-speed oscillator enable","name":"LSEON"}]},"name":"BDCR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x74","description":"clock control &amp; status register","displayName":"CSR","fields":{"field":[{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"Low-power reset flag","name":"LPWRRSTF"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"Window watchdog reset flag","name":"WWDGRSTF"},{"access":"read-write","bitOffset":29,"bitWidth":1,"description":"Independent watchdog reset flag","name":"WDGRSTF"},{"access":"read-write","bitOffset":28,"bitWidth":1,"description":"Software reset flag","name":"SFTRSTF"},{"access":"read-write","bitOffset":27,"bitWidth":1,"description":"POR/PDR reset flag","name":"PORRSTF"},{"access":"read-write","bitOffset":26,"bitWidth":1,"description":"PIN reset flag","name":"PADRSTF"},{"access":"read-write","bitOffset":25,"bitWidth":1,"description":"BOR reset flag","name":"BORRSTF"},{"access":"read-write","bitOffset":24,"bitWidth":1,"description":"Remove reset flag","name":"RMVF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Internal low-speed oscillator ready","name":"LSIRDY"},{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"Internal low-speed oscillator enable","name":"LSION"}]},"name":"CSR","resetValue":"0x0E000000","size":"0x20"},{"access":"read-write","addressOffset":"0x80","description":"spread spectrum clock generation register","displayName":"SSCGR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Spread spectrum modulation enable","name":"SSCGEN"},{"bitOffset":30,"bitWidth":1,"description":"Spread Select","name":"SPREADSEL"},{"bitOffset":13,"bitWidth":15,"description":"Incrementation step","name":"INCSTEP"},{"bitOffset":0,"bitWidth":13,"description":"Modulation period","name":"MODPER"}]},"name":"SSCGR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x84","description":"PLLI2S configuration register","displayName":"PLLI2SCFGR","fields":{"field":[{"bitOffset":28,"bitWidth":3,"description":"PLLI2S division factor for I2S clocks","name":"PLLI2SRx"},{"bitOffset":6,"bitWidth":9,"description":"PLLI2S multiplication factor for VCO","name":"PLLI2SNx"}]},"name":"PLLI2SCFGR","resetValue":"0x20003000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40021C00","description":"General-purpose I/Os","groupName":"GPIO","name":"GPIOH","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"GPIO port mode register","displayName":"MODER","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER0"}]},"name":"MODER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"GPIO port output type register","displayName":"OTYPER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT15"},{"bitOffset":14,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT14"},{"bitOffset":13,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT13"},{"bitOffset":12,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT12"},{"bitOffset":11,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT11"},{"bitOffset":10,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT10"},{"bitOffset":9,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT9"},{"bitOffset":8,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT8"},{"bitOffset":7,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT7"},{"bitOffset":6,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT6"},{"bitOffset":5,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT5"},{"bitOffset":4,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT4"},{"bitOffset":3,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT3"},{"bitOffset":2,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT2"},{"bitOffset":1,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT1"},{"bitOffset":0,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT0"}]},"name":"OTYPER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"GPIO port output speed register","displayName":"OSPEEDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR0"}]},"name":"OSPEEDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"GPIO port pull-up/pull-down register","displayName":"PUPDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR0"}]},"name":"PUPDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x10","description":"GPIO port input data register","displayName":"IDR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR15"},{"bitOffset":14,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR14"},{"bitOffset":13,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR13"},{"bitOffset":12,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR12"},{"bitOffset":11,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR11"},{"bitOffset":10,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR10"},{"bitOffset":9,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR9"},{"bitOffset":8,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR8"},{"bitOffset":7,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR7"},{"bitOffset":6,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR6"},{"bitOffset":5,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR5"},{"bitOffset":4,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR4"},{"bitOffset":3,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR3"},{"bitOffset":2,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR2"},{"bitOffset":1,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR1"},{"bitOffset":0,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR0"}]},"name":"IDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"GPIO port output data register","displayName":"ODR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR15"},{"bitOffset":14,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR14"},{"bitOffset":13,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR13"},{"bitOffset":12,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR12"},{"bitOffset":11,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR11"},{"bitOffset":10,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR10"},{"bitOffset":9,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR9"},{"bitOffset":8,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR8"},{"bitOffset":7,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR7"},{"bitOffset":6,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR6"},{"bitOffset":5,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR5"},{"bitOffset":4,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR4"},{"bitOffset":3,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR3"},{"bitOffset":2,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR2"},{"bitOffset":1,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR1"},{"bitOffset":0,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR0"}]},"name":"ODR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x18","description":"GPIO port bit set/reset register","displayName":"BSRR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR15"},{"bitOffset":30,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR14"},{"bitOffset":29,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR13"},{"bitOffset":28,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR12"},{"bitOffset":27,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR11"},{"bitOffset":26,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR10"},{"bitOffset":25,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR9"},{"bitOffset":24,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR8"},{"bitOffset":23,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR7"},{"bitOffset":22,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR6"},{"bitOffset":21,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR5"},{"bitOffset":20,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR4"},{"bitOffset":19,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR3"},{"bitOffset":18,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR2"},{"bitOffset":17,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR1"},{"bitOffset":16,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BR0"},{"bitOffset":15,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS15"},{"bitOffset":14,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS14"},{"bitOffset":13,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS13"},{"bitOffset":12,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS12"},{"bitOffset":11,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS11"},{"bitOffset":10,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS10"},{"bitOffset":9,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS9"},{"bitOffset":8,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS8"},{"bitOffset":7,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS7"},{"bitOffset":6,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS6"},{"bitOffset":5,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS5"},{"bitOffset":4,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS4"},{"bitOffset":3,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS3"},{"bitOffset":2,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS2"},{"bitOffset":1,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS1"},{"bitOffset":0,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS0"}]},"name":"BSRR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"GPIO port configuration lock register","displayName":"LCKR","fields":{"field":[{"bitOffset":16,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCKK"},{"bitOffset":15,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK15"},{"bitOffset":14,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK14"},{"bitOffset":13,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK13"},{"bitOffset":12,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK12"},{"bitOffset":11,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK11"},{"bitOffset":10,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK10"},{"bitOffset":9,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK9"},{"bitOffset":8,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK8"},{"bitOffset":7,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK7"},{"bitOffset":6,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK6"},{"bitOffset":5,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK5"},{"bitOffset":4,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK4"},{"bitOffset":3,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK3"},{"bitOffset":2,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK2"},{"bitOffset":1,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK1"},{"bitOffset":0,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK0"}]},"name":"LCKR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"GPIO alternate function low register","displayName":"AFRL","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL7"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL6"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL5"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL4"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL3"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL2"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL1"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL0"}]},"name":"AFRL","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"GPIO alternate function high register","displayName":"AFRH","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH15"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH14"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH13"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH12"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH11"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH10"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH9"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH8"}]},"name":"AFRH","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40021000","description":"General-purpose I/Os","groupName":"GPIO","name":"GPIOE","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"GPIO port mode register","displayName":"MODER","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER0"}]},"name":"MODER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"GPIO port output type register","displayName":"OTYPER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT15"},{"bitOffset":14,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT14"},{"bitOffset":13,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT13"},{"bitOffset":12,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT12"},{"bitOffset":11,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT11"},{"bitOffset":10,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT10"},{"bitOffset":9,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT9"},{"bitOffset":8,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT8"},{"bitOffset":7,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT7"},{"bitOffset":6,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT6"},{"bitOffset":5,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT5"},{"bitOffset":4,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT4"},{"bitOffset":3,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT3"},{"bitOffset":2,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT2"},{"bitOffset":1,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT1"},{"bitOffset":0,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT0"}]},"name":"OTYPER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"GPIO port output speed register","displayName":"OSPEEDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR0"}]},"name":"OSPEEDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"GPIO port pull-up/pull-down register","displayName":"PUPDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR0"}]},"name":"PUPDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x10","description":"GPIO port input data register","displayName":"IDR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR15"},{"bitOffset":14,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR14"},{"bitOffset":13,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR13"},{"bitOffset":12,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR12"},{"bitOffset":11,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR11"},{"bitOffset":10,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR10"},{"bitOffset":9,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR9"},{"bitOffset":8,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR8"},{"bitOffset":7,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR7"},{"bitOffset":6,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR6"},{"bitOffset":5,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR5"},{"bitOffset":4,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR4"},{"bitOffset":3,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR3"},{"bitOffset":2,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR2"},{"bitOffset":1,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR1"},{"bitOffset":0,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR0"}]},"name":"IDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"GPIO port output data register","displayName":"ODR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR15"},{"bitOffset":14,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR14"},{"bitOffset":13,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR13"},{"bitOffset":12,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR12"},{"bitOffset":11,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR11"},{"bitOffset":10,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR10"},{"bitOffset":9,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR9"},{"bitOffset":8,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR8"},{"bitOffset":7,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR7"},{"bitOffset":6,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR6"},{"bitOffset":5,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR5"},{"bitOffset":4,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR4"},{"bitOffset":3,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR3"},{"bitOffset":2,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR2"},{"bitOffset":1,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR1"},{"bitOffset":0,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR0"}]},"name":"ODR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x18","description":"GPIO port bit set/reset register","displayName":"BSRR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR15"},{"bitOffset":30,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR14"},{"bitOffset":29,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR13"},{"bitOffset":28,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR12"},{"bitOffset":27,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR11"},{"bitOffset":26,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR10"},{"bitOffset":25,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR9"},{"bitOffset":24,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR8"},{"bitOffset":23,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR7"},{"bitOffset":22,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR6"},{"bitOffset":21,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR5"},{"bitOffset":20,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR4"},{"bitOffset":19,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR3"},{"bitOffset":18,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR2"},{"bitOffset":17,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR1"},{"bitOffset":16,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BR0"},{"bitOffset":15,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS15"},{"bitOffset":14,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS14"},{"bitOffset":13,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS13"},{"bitOffset":12,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS12"},{"bitOffset":11,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS11"},{"bitOffset":10,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS10"},{"bitOffset":9,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS9"},{"bitOffset":8,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS8"},{"bitOffset":7,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS7"},{"bitOffset":6,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS6"},{"bitOffset":5,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS5"},{"bitOffset":4,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS4"},{"bitOffset":3,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS3"},{"bitOffset":2,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS2"},{"bitOffset":1,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS1"},{"bitOffset":0,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS0"}]},"name":"BSRR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"GPIO port configuration lock register","displayName":"LCKR","fields":{"field":[{"bitOffset":16,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCKK"},{"bitOffset":15,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK15"},{"bitOffset":14,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK14"},{"bitOffset":13,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK13"},{"bitOffset":12,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK12"},{"bitOffset":11,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK11"},{"bitOffset":10,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK10"},{"bitOffset":9,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK9"},{"bitOffset":8,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK8"},{"bitOffset":7,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK7"},{"bitOffset":6,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK6"},{"bitOffset":5,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK5"},{"bitOffset":4,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK4"},{"bitOffset":3,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK3"},{"bitOffset":2,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK2"},{"bitOffset":1,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK1"},{"bitOffset":0,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK0"}]},"name":"LCKR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"GPIO alternate function low register","displayName":"AFRL","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL7"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL6"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL5"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL4"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL3"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL2"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL1"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL0"}]},"name":"AFRL","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"GPIO alternate function high register","displayName":"AFRH","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH15"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH14"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH13"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH12"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH11"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH10"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH9"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH8"}]},"name":"AFRH","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0X40020C00","description":"General-purpose I/Os","groupName":"GPIO","name":"GPIOD","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"GPIO port mode register","displayName":"MODER","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER0"}]},"name":"MODER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"GPIO port output type register","displayName":"OTYPER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT15"},{"bitOffset":14,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT14"},{"bitOffset":13,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT13"},{"bitOffset":12,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT12"},{"bitOffset":11,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT11"},{"bitOffset":10,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT10"},{"bitOffset":9,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT9"},{"bitOffset":8,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT8"},{"bitOffset":7,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT7"},{"bitOffset":6,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT6"},{"bitOffset":5,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT5"},{"bitOffset":4,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT4"},{"bitOffset":3,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT3"},{"bitOffset":2,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT2"},{"bitOffset":1,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT1"},{"bitOffset":0,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT0"}]},"name":"OTYPER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"GPIO port output speed register","displayName":"OSPEEDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR0"}]},"name":"OSPEEDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"GPIO port pull-up/pull-down register","displayName":"PUPDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR0"}]},"name":"PUPDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x10","description":"GPIO port input data register","displayName":"IDR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR15"},{"bitOffset":14,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR14"},{"bitOffset":13,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR13"},{"bitOffset":12,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR12"},{"bitOffset":11,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR11"},{"bitOffset":10,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR10"},{"bitOffset":9,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR9"},{"bitOffset":8,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR8"},{"bitOffset":7,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR7"},{"bitOffset":6,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR6"},{"bitOffset":5,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR5"},{"bitOffset":4,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR4"},{"bitOffset":3,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR3"},{"bitOffset":2,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR2"},{"bitOffset":1,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR1"},{"bitOffset":0,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR0"}]},"name":"IDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"GPIO port output data register","displayName":"ODR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR15"},{"bitOffset":14,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR14"},{"bitOffset":13,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR13"},{"bitOffset":12,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR12"},{"bitOffset":11,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR11"},{"bitOffset":10,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR10"},{"bitOffset":9,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR9"},{"bitOffset":8,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR8"},{"bitOffset":7,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR7"},{"bitOffset":6,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR6"},{"bitOffset":5,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR5"},{"bitOffset":4,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR4"},{"bitOffset":3,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR3"},{"bitOffset":2,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR2"},{"bitOffset":1,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR1"},{"bitOffset":0,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR0"}]},"name":"ODR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x18","description":"GPIO port bit set/reset register","displayName":"BSRR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR15"},{"bitOffset":30,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR14"},{"bitOffset":29,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR13"},{"bitOffset":28,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR12"},{"bitOffset":27,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR11"},{"bitOffset":26,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR10"},{"bitOffset":25,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR9"},{"bitOffset":24,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR8"},{"bitOffset":23,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR7"},{"bitOffset":22,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR6"},{"bitOffset":21,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR5"},{"bitOffset":20,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR4"},{"bitOffset":19,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR3"},{"bitOffset":18,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR2"},{"bitOffset":17,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR1"},{"bitOffset":16,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BR0"},{"bitOffset":15,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS15"},{"bitOffset":14,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS14"},{"bitOffset":13,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS13"},{"bitOffset":12,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS12"},{"bitOffset":11,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS11"},{"bitOffset":10,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS10"},{"bitOffset":9,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS9"},{"bitOffset":8,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS8"},{"bitOffset":7,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS7"},{"bitOffset":6,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS6"},{"bitOffset":5,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS5"},{"bitOffset":4,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS4"},{"bitOffset":3,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS3"},{"bitOffset":2,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS2"},{"bitOffset":1,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS1"},{"bitOffset":0,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS0"}]},"name":"BSRR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"GPIO port configuration lock register","displayName":"LCKR","fields":{"field":[{"bitOffset":16,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCKK"},{"bitOffset":15,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK15"},{"bitOffset":14,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK14"},{"bitOffset":13,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK13"},{"bitOffset":12,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK12"},{"bitOffset":11,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK11"},{"bitOffset":10,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK10"},{"bitOffset":9,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK9"},{"bitOffset":8,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK8"},{"bitOffset":7,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK7"},{"bitOffset":6,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK6"},{"bitOffset":5,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK5"},{"bitOffset":4,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK4"},{"bitOffset":3,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK3"},{"bitOffset":2,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK2"},{"bitOffset":1,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK1"},{"bitOffset":0,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK0"}]},"name":"LCKR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"GPIO alternate function low register","displayName":"AFRL","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL7"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL6"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL5"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL4"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL3"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL2"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL1"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL0"}]},"name":"AFRL","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"GPIO alternate function high register","displayName":"AFRH","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH15"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH14"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH13"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH12"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH11"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH10"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH9"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH8"}]},"name":"AFRH","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40020800","description":"General-purpose I/Os","groupName":"GPIO","name":"GPIOC","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"GPIO port mode register","displayName":"MODER","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER0"}]},"name":"MODER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"GPIO port output type register","displayName":"OTYPER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT15"},{"bitOffset":14,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT14"},{"bitOffset":13,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT13"},{"bitOffset":12,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT12"},{"bitOffset":11,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT11"},{"bitOffset":10,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT10"},{"bitOffset":9,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT9"},{"bitOffset":8,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT8"},{"bitOffset":7,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT7"},{"bitOffset":6,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT6"},{"bitOffset":5,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT5"},{"bitOffset":4,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT4"},{"bitOffset":3,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT3"},{"bitOffset":2,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT2"},{"bitOffset":1,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT1"},{"bitOffset":0,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT0"}]},"name":"OTYPER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"GPIO port output speed register","displayName":"OSPEEDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR0"}]},"name":"OSPEEDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"GPIO port pull-up/pull-down register","displayName":"PUPDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR0"}]},"name":"PUPDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x10","description":"GPIO port input data register","displayName":"IDR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR15"},{"bitOffset":14,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR14"},{"bitOffset":13,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR13"},{"bitOffset":12,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR12"},{"bitOffset":11,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR11"},{"bitOffset":10,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR10"},{"bitOffset":9,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR9"},{"bitOffset":8,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR8"},{"bitOffset":7,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR7"},{"bitOffset":6,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR6"},{"bitOffset":5,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR5"},{"bitOffset":4,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR4"},{"bitOffset":3,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR3"},{"bitOffset":2,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR2"},{"bitOffset":1,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR1"},{"bitOffset":0,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR0"}]},"name":"IDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"GPIO port output data register","displayName":"ODR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR15"},{"bitOffset":14,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR14"},{"bitOffset":13,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR13"},{"bitOffset":12,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR12"},{"bitOffset":11,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR11"},{"bitOffset":10,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR10"},{"bitOffset":9,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR9"},{"bitOffset":8,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR8"},{"bitOffset":7,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR7"},{"bitOffset":6,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR6"},{"bitOffset":5,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR5"},{"bitOffset":4,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR4"},{"bitOffset":3,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR3"},{"bitOffset":2,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR2"},{"bitOffset":1,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR1"},{"bitOffset":0,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR0"}]},"name":"ODR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x18","description":"GPIO port bit set/reset register","displayName":"BSRR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR15"},{"bitOffset":30,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR14"},{"bitOffset":29,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR13"},{"bitOffset":28,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR12"},{"bitOffset":27,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR11"},{"bitOffset":26,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR10"},{"bitOffset":25,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR9"},{"bitOffset":24,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR8"},{"bitOffset":23,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR7"},{"bitOffset":22,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR6"},{"bitOffset":21,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR5"},{"bitOffset":20,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR4"},{"bitOffset":19,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR3"},{"bitOffset":18,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR2"},{"bitOffset":17,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR1"},{"bitOffset":16,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BR0"},{"bitOffset":15,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS15"},{"bitOffset":14,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS14"},{"bitOffset":13,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS13"},{"bitOffset":12,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS12"},{"bitOffset":11,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS11"},{"bitOffset":10,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS10"},{"bitOffset":9,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS9"},{"bitOffset":8,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS8"},{"bitOffset":7,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS7"},{"bitOffset":6,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS6"},{"bitOffset":5,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS5"},{"bitOffset":4,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS4"},{"bitOffset":3,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS3"},{"bitOffset":2,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS2"},{"bitOffset":1,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS1"},{"bitOffset":0,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS0"}]},"name":"BSRR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"GPIO port configuration lock register","displayName":"LCKR","fields":{"field":[{"bitOffset":16,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCKK"},{"bitOffset":15,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK15"},{"bitOffset":14,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK14"},{"bitOffset":13,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK13"},{"bitOffset":12,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK12"},{"bitOffset":11,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK11"},{"bitOffset":10,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK10"},{"bitOffset":9,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK9"},{"bitOffset":8,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK8"},{"bitOffset":7,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK7"},{"bitOffset":6,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK6"},{"bitOffset":5,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK5"},{"bitOffset":4,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK4"},{"bitOffset":3,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK3"},{"bitOffset":2,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK2"},{"bitOffset":1,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK1"},{"bitOffset":0,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK0"}]},"name":"LCKR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"GPIO alternate function low register","displayName":"AFRL","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL7"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL6"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL5"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL4"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL3"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL2"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL1"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL0"}]},"name":"AFRL","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"GPIO alternate function high register","displayName":"AFRH","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH15"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH14"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH13"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH12"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH11"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH10"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH9"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH8"}]},"name":"AFRH","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40020400","description":"General-purpose I/Os","groupName":"GPIO","name":"GPIOB","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"GPIO port mode register","displayName":"MODER","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER0"}]},"name":"MODER","resetValue":"0x00000280","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"GPIO port output type register","displayName":"OTYPER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT15"},{"bitOffset":14,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT14"},{"bitOffset":13,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT13"},{"bitOffset":12,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT12"},{"bitOffset":11,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT11"},{"bitOffset":10,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT10"},{"bitOffset":9,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT9"},{"bitOffset":8,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT8"},{"bitOffset":7,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT7"},{"bitOffset":6,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT6"},{"bitOffset":5,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT5"},{"bitOffset":4,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT4"},{"bitOffset":3,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT3"},{"bitOffset":2,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT2"},{"bitOffset":1,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT1"},{"bitOffset":0,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT0"}]},"name":"OTYPER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"GPIO port output speed register","displayName":"OSPEEDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR0"}]},"name":"OSPEEDR","resetValue":"0x000000C0","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"GPIO port pull-up/pull-down register","displayName":"PUPDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR0"}]},"name":"PUPDR","resetValue":"0x00000100","size":"0x20"},{"access":"read-only","addressOffset":"0x10","description":"GPIO port input data register","displayName":"IDR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR15"},{"bitOffset":14,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR14"},{"bitOffset":13,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR13"},{"bitOffset":12,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR12"},{"bitOffset":11,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR11"},{"bitOffset":10,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR10"},{"bitOffset":9,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR9"},{"bitOffset":8,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR8"},{"bitOffset":7,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR7"},{"bitOffset":6,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR6"},{"bitOffset":5,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR5"},{"bitOffset":4,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR4"},{"bitOffset":3,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR3"},{"bitOffset":2,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR2"},{"bitOffset":1,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR1"},{"bitOffset":0,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR0"}]},"name":"IDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"GPIO port output data register","displayName":"ODR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR15"},{"bitOffset":14,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR14"},{"bitOffset":13,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR13"},{"bitOffset":12,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR12"},{"bitOffset":11,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR11"},{"bitOffset":10,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR10"},{"bitOffset":9,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR9"},{"bitOffset":8,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR8"},{"bitOffset":7,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR7"},{"bitOffset":6,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR6"},{"bitOffset":5,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR5"},{"bitOffset":4,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR4"},{"bitOffset":3,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR3"},{"bitOffset":2,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR2"},{"bitOffset":1,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR1"},{"bitOffset":0,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR0"}]},"name":"ODR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x18","description":"GPIO port bit set/reset register","displayName":"BSRR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR15"},{"bitOffset":30,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR14"},{"bitOffset":29,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR13"},{"bitOffset":28,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR12"},{"bitOffset":27,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR11"},{"bitOffset":26,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR10"},{"bitOffset":25,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR9"},{"bitOffset":24,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR8"},{"bitOffset":23,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR7"},{"bitOffset":22,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR6"},{"bitOffset":21,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR5"},{"bitOffset":20,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR4"},{"bitOffset":19,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR3"},{"bitOffset":18,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR2"},{"bitOffset":17,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR1"},{"bitOffset":16,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BR0"},{"bitOffset":15,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS15"},{"bitOffset":14,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS14"},{"bitOffset":13,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS13"},{"bitOffset":12,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS12"},{"bitOffset":11,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS11"},{"bitOffset":10,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS10"},{"bitOffset":9,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS9"},{"bitOffset":8,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS8"},{"bitOffset":7,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS7"},{"bitOffset":6,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS6"},{"bitOffset":5,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS5"},{"bitOffset":4,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS4"},{"bitOffset":3,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS3"},{"bitOffset":2,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS2"},{"bitOffset":1,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS1"},{"bitOffset":0,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS0"}]},"name":"BSRR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"GPIO port configuration lock register","displayName":"LCKR","fields":{"field":[{"bitOffset":16,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCKK"},{"bitOffset":15,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK15"},{"bitOffset":14,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK14"},{"bitOffset":13,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK13"},{"bitOffset":12,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK12"},{"bitOffset":11,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK11"},{"bitOffset":10,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK10"},{"bitOffset":9,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK9"},{"bitOffset":8,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK8"},{"bitOffset":7,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK7"},{"bitOffset":6,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK6"},{"bitOffset":5,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK5"},{"bitOffset":4,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK4"},{"bitOffset":3,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK3"},{"bitOffset":2,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK2"},{"bitOffset":1,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK1"},{"bitOffset":0,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK0"}]},"name":"LCKR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"GPIO alternate function low register","displayName":"AFRL","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL7"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL6"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL5"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL4"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL3"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL2"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL1"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL0"}]},"name":"AFRL","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"GPIO alternate function high register","displayName":"AFRH","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH15"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH14"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH13"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH12"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH11"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH10"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH9"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH8"}]},"name":"AFRH","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40020000","description":"General-purpose I/Os","groupName":"GPIO","name":"GPIOA","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"GPIO port mode register","displayName":"MODER","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"MODER0"}]},"name":"MODER","resetValue":"0xA8000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"GPIO port output type register","displayName":"OTYPER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT15"},{"bitOffset":14,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT14"},{"bitOffset":13,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT13"},{"bitOffset":12,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT12"},{"bitOffset":11,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT11"},{"bitOffset":10,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT10"},{"bitOffset":9,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT9"},{"bitOffset":8,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT8"},{"bitOffset":7,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT7"},{"bitOffset":6,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT6"},{"bitOffset":5,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT5"},{"bitOffset":4,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT4"},{"bitOffset":3,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT3"},{"bitOffset":2,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT2"},{"bitOffset":1,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT1"},{"bitOffset":0,"bitWidth":1,"description":"Port x configuration bits (y = 0..15)","name":"OT0"}]},"name":"OTYPER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"GPIO port output speed register","displayName":"OSPEEDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"OSPEEDR0"}]},"name":"OSPEEDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"GPIO port pull-up/pull-down register","displayName":"PUPDR","fields":{"field":[{"bitOffset":30,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR15"},{"bitOffset":28,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR14"},{"bitOffset":26,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR13"},{"bitOffset":24,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR12"},{"bitOffset":22,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR11"},{"bitOffset":20,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR10"},{"bitOffset":18,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR9"},{"bitOffset":16,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR8"},{"bitOffset":14,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR7"},{"bitOffset":12,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR6"},{"bitOffset":10,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR5"},{"bitOffset":8,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR4"},{"bitOffset":6,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR3"},{"bitOffset":4,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR2"},{"bitOffset":2,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR1"},{"bitOffset":0,"bitWidth":2,"description":"Port x configuration bits (y = 0..15)","name":"PUPDR0"}]},"name":"PUPDR","resetValue":"0x64000000","size":"0x20"},{"access":"read-only","addressOffset":"0x10","description":"GPIO port input data register","displayName":"IDR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR15"},{"bitOffset":14,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR14"},{"bitOffset":13,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR13"},{"bitOffset":12,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR12"},{"bitOffset":11,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR11"},{"bitOffset":10,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR10"},{"bitOffset":9,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR9"},{"bitOffset":8,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR8"},{"bitOffset":7,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR7"},{"bitOffset":6,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR6"},{"bitOffset":5,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR5"},{"bitOffset":4,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR4"},{"bitOffset":3,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR3"},{"bitOffset":2,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR2"},{"bitOffset":1,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR1"},{"bitOffset":0,"bitWidth":1,"description":"Port input data (y = 0..15)","name":"IDR0"}]},"name":"IDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"GPIO port output data register","displayName":"ODR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR15"},{"bitOffset":14,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR14"},{"bitOffset":13,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR13"},{"bitOffset":12,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR12"},{"bitOffset":11,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR11"},{"bitOffset":10,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR10"},{"bitOffset":9,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR9"},{"bitOffset":8,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR8"},{"bitOffset":7,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR7"},{"bitOffset":6,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR6"},{"bitOffset":5,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR5"},{"bitOffset":4,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR4"},{"bitOffset":3,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR3"},{"bitOffset":2,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR2"},{"bitOffset":1,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR1"},{"bitOffset":0,"bitWidth":1,"description":"Port output data (y = 0..15)","name":"ODR0"}]},"name":"ODR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x18","description":"GPIO port bit set/reset register","displayName":"BSRR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR15"},{"bitOffset":30,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR14"},{"bitOffset":29,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR13"},{"bitOffset":28,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR12"},{"bitOffset":27,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR11"},{"bitOffset":26,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR10"},{"bitOffset":25,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR9"},{"bitOffset":24,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR8"},{"bitOffset":23,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR7"},{"bitOffset":22,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR6"},{"bitOffset":21,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR5"},{"bitOffset":20,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR4"},{"bitOffset":19,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR3"},{"bitOffset":18,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR2"},{"bitOffset":17,"bitWidth":1,"description":"Port x reset bit y (y = 0..15)","name":"BR1"},{"bitOffset":16,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BR0"},{"bitOffset":15,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS15"},{"bitOffset":14,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS14"},{"bitOffset":13,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS13"},{"bitOffset":12,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS12"},{"bitOffset":11,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS11"},{"bitOffset":10,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS10"},{"bitOffset":9,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS9"},{"bitOffset":8,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS8"},{"bitOffset":7,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS7"},{"bitOffset":6,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS6"},{"bitOffset":5,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS5"},{"bitOffset":4,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS4"},{"bitOffset":3,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS3"},{"bitOffset":2,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS2"},{"bitOffset":1,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS1"},{"bitOffset":0,"bitWidth":1,"description":"Port x set bit y (y= 0..15)","name":"BS0"}]},"name":"BSRR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"GPIO port configuration lock register","displayName":"LCKR","fields":{"field":[{"bitOffset":16,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCKK"},{"bitOffset":15,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK15"},{"bitOffset":14,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK14"},{"bitOffset":13,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK13"},{"bitOffset":12,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK12"},{"bitOffset":11,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK11"},{"bitOffset":10,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK10"},{"bitOffset":9,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK9"},{"bitOffset":8,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK8"},{"bitOffset":7,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK7"},{"bitOffset":6,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK6"},{"bitOffset":5,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK5"},{"bitOffset":4,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK4"},{"bitOffset":3,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK3"},{"bitOffset":2,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK2"},{"bitOffset":1,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK1"},{"bitOffset":0,"bitWidth":1,"description":"Port x lock bit y (y= 0..15)","name":"LCK0"}]},"name":"LCKR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"GPIO alternate function low register","displayName":"AFRL","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL7"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL6"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL5"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL4"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL3"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL2"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL1"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 0..7)","name":"AFRL0"}]},"name":"AFRL","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"GPIO alternate function high register","displayName":"AFRH","fields":{"field":[{"bitOffset":28,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH15"},{"bitOffset":24,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH14"},{"bitOffset":20,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH13"},{"bitOffset":16,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH12"},{"bitOffset":12,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH11"},{"bitOffset":8,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH10"},{"bitOffset":4,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH9"},{"bitOffset":0,"bitWidth":4,"description":"Alternate function selection for port x bit y (y = 8..15)","name":"AFRH8"}]},"name":"AFRH","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40013800","description":"System configuration controller","groupName":"SYSCFG","name":"SYSCFG","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"memory remap register","displayName":"MEMRM","fields":{"field":{"bitOffset":0,"bitWidth":2,"description":"MEM_MODE","name":"MEM_MODE"}},"name":"MEMRM","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"peripheral mode configuration register","displayName":"PMC","fields":{"field":{"bitOffset":16,"bitWidth":1,"description":"ADC1DC2","name":"ADC1DC2"}},"name":"PMC","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"external interrupt configuration register 1","displayName":"EXTICR1","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"EXTI x configuration (x = 0 to 3)","name":"EXTI3"},{"bitOffset":8,"bitWidth":4,"description":"EXTI x configuration (x = 0 to 3)","name":"EXTI2"},{"bitOffset":4,"bitWidth":4,"description":"EXTI x configuration (x = 0 to 3)","name":"EXTI1"},{"bitOffset":0,"bitWidth":4,"description":"EXTI x configuration (x = 0 to 3)","name":"EXTI0"}]},"name":"EXTICR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"external interrupt configuration register 2","displayName":"EXTICR2","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"EXTI x configuration (x = 4 to 7)","name":"EXTI7"},{"bitOffset":8,"bitWidth":4,"description":"EXTI x configuration (x = 4 to 7)","name":"EXTI6"},{"bitOffset":4,"bitWidth":4,"description":"EXTI x configuration (x = 4 to 7)","name":"EXTI5"},{"bitOffset":0,"bitWidth":4,"description":"EXTI x configuration (x = 4 to 7)","name":"EXTI4"}]},"name":"EXTICR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"external interrupt configuration register 3","displayName":"EXTICR3","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"EXTI x configuration (x = 8 to 11)","name":"EXTI11"},{"bitOffset":8,"bitWidth":4,"description":"EXTI10","name":"EXTI10"},{"bitOffset":4,"bitWidth":4,"description":"EXTI x configuration (x = 8 to 11)","name":"EXTI9"},{"bitOffset":0,"bitWidth":4,"description":"EXTI x configuration (x = 8 to 11)","name":"EXTI8"}]},"name":"EXTICR3","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"external interrupt configuration register 4","displayName":"EXTICR4","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"EXTI x configuration (x = 12 to 15)","name":"EXTI15"},{"bitOffset":8,"bitWidth":4,"description":"EXTI x configuration (x = 12 to 15)","name":"EXTI14"},{"bitOffset":4,"bitWidth":4,"description":"EXTI x configuration (x = 12 to 15)","name":"EXTI13"},{"bitOffset":0,"bitWidth":4,"description":"EXTI x configuration (x = 12 to 15)","name":"EXTI12"}]},"name":"EXTICR4","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x20","description":"Compensation cell control register","displayName":"CMPCR","fields":{"field":[{"bitOffset":8,"bitWidth":1,"description":"READY","name":"READY"},{"bitOffset":0,"bitWidth":1,"description":"Compensation cell power-down","name":"CMP_PD"}]},"name":"CMPCR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40013000","description":"Serial peripheral interface","groupName":"SPI","interrupt":{"description":"SPI1 global interrupt","name":"SPI1","value":35},"name":"SPI1","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Bidirectional data mode enable","name":"BIDIMODE"},{"bitOffset":14,"bitWidth":1,"description":"Output enable in bidirectional mode","name":"BIDIOE"},{"bitOffset":13,"bitWidth":1,"description":"Hardware CRC calculation enable","name":"CRCEN"},{"bitOffset":12,"bitWidth":1,"description":"CRC transfer next","name":"CRCNEXT"},{"bitOffset":11,"bitWidth":1,"description":"Data frame format","name":"DFF"},{"bitOffset":10,"bitWidth":1,"description":"Receive only","name":"RXONLY"},{"bitOffset":9,"bitWidth":1,"description":"Software slave management","name":"SSM"},{"bitOffset":8,"bitWidth":1,"description":"Internal slave select","name":"SSI"},{"bitOffset":7,"bitWidth":1,"description":"Frame format","name":"LSBFIRST"},{"bitOffset":6,"bitWidth":1,"description":"SPI enable","name":"SPE"},{"bitOffset":3,"bitWidth":3,"description":"Baud rate control","name":"BR"},{"bitOffset":2,"bitWidth":1,"description":"Master selection","name":"MSTR"},{"bitOffset":1,"bitWidth":1,"description":"Clock polarity","name":"CPOL"},{"bitOffset":0,"bitWidth":1,"description":"Clock phase","name":"CPHA"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Tx buffer empty interrupt enable","name":"TXEIE"},{"bitOffset":6,"bitWidth":1,"description":"RX buffer not empty interrupt enable","name":"RXNEIE"},{"bitOffset":5,"bitWidth":1,"description":"Error interrupt enable","name":"ERRIE"},{"bitOffset":4,"bitWidth":1,"description":"Frame format","name":"FRF"},{"bitOffset":2,"bitWidth":1,"description":"SS output enable","name":"SSOE"},{"bitOffset":1,"bitWidth":1,"description":"Tx buffer DMA enable","name":"TXDMAEN"},{"bitOffset":0,"bitWidth":1,"description":"Rx buffer DMA enable","name":"RXDMAEN"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"addressOffset":"0x8","description":"status register","displayName":"SR","fields":{"field":[{"access":"read-only","bitOffset":8,"bitWidth":1,"description":"TI frame format error","name":"TIFRFE"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Busy flag","name":"BSY"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Overrun flag","name":"OVR"},{"access":"read-only","bitOffset":5,"bitWidth":1,"description":"Mode fault","name":"MODF"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"CRC error flag","name":"CRCERR"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Underrun flag","name":"UDR"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Channel side","name":"CHSIDE"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Transmit buffer empty","name":"TXE"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Receive buffer not empty","name":"RXNE"}]},"name":"SR","resetValue":"0x0002","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Data register","name":"DR"}},"name":"DR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"CRC polynomial register","displayName":"CRCPR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"CRC polynomial register","name":"CRCPOLY"}},"name":"CRCPR","resetValue":"0x0007","size":"0x20"},{"access":"read-only","addressOffset":"0x14","description":"RX CRC register","displayName":"RXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Rx CRC register","name":"RxCRC"}},"name":"RXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"TX CRC register","displayName":"TXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Tx CRC register","name":"TxCRC"}},"name":"TXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"I2S configuration register","displayName":"I2SCFGR","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"I2S mode selection","name":"I2SMOD"},{"bitOffset":10,"bitWidth":1,"description":"I2S Enable","name":"I2SE"},{"bitOffset":8,"bitWidth":2,"description":"I2S configuration mode","name":"I2SCFG"},{"bitOffset":7,"bitWidth":1,"description":"PCM frame synchronization","name":"PCMSYNC"},{"bitOffset":4,"bitWidth":2,"description":"I2S standard selection","name":"I2SSTD"},{"bitOffset":3,"bitWidth":1,"description":"Steady state clock polarity","name":"CKPOL"},{"bitOffset":1,"bitWidth":2,"description":"Data length to be transferred","name":"DATLEN"},{"bitOffset":0,"bitWidth":1,"description":"Channel length (number of bits per audio channel)","name":"CHLEN"}]},"name":"I2SCFGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"I2S prescaler register","displayName":"I2SPR","fields":{"field":[{"bitOffset":9,"bitWidth":1,"description":"Master clock output enable","name":"MCKOE"},{"bitOffset":8,"bitWidth":1,"description":"Odd factor for the prescaler","name":"ODD"},{"bitOffset":0,"bitWidth":8,"description":"I2S Linear prescaler","name":"I2SDIV"}]},"name":"I2SPR","resetValue":10,"size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40003800","description":"Serial peripheral interface","groupName":"SPI","interrupt":{"description":"SPI2 global interrupt","name":"SPI2","value":36},"name":"SPI2","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Bidirectional data mode enable","name":"BIDIMODE"},{"bitOffset":14,"bitWidth":1,"description":"Output enable in bidirectional mode","name":"BIDIOE"},{"bitOffset":13,"bitWidth":1,"description":"Hardware CRC calculation enable","name":"CRCEN"},{"bitOffset":12,"bitWidth":1,"description":"CRC transfer next","name":"CRCNEXT"},{"bitOffset":11,"bitWidth":1,"description":"Data frame format","name":"DFF"},{"bitOffset":10,"bitWidth":1,"description":"Receive only","name":"RXONLY"},{"bitOffset":9,"bitWidth":1,"description":"Software slave management","name":"SSM"},{"bitOffset":8,"bitWidth":1,"description":"Internal slave select","name":"SSI"},{"bitOffset":7,"bitWidth":1,"description":"Frame format","name":"LSBFIRST"},{"bitOffset":6,"bitWidth":1,"description":"SPI enable","name":"SPE"},{"bitOffset":3,"bitWidth":3,"description":"Baud rate control","name":"BR"},{"bitOffset":2,"bitWidth":1,"description":"Master selection","name":"MSTR"},{"bitOffset":1,"bitWidth":1,"description":"Clock polarity","name":"CPOL"},{"bitOffset":0,"bitWidth":1,"description":"Clock phase","name":"CPHA"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Tx buffer empty interrupt enable","name":"TXEIE"},{"bitOffset":6,"bitWidth":1,"description":"RX buffer not empty interrupt enable","name":"RXNEIE"},{"bitOffset":5,"bitWidth":1,"description":"Error interrupt enable","name":"ERRIE"},{"bitOffset":4,"bitWidth":1,"description":"Frame format","name":"FRF"},{"bitOffset":2,"bitWidth":1,"description":"SS output enable","name":"SSOE"},{"bitOffset":1,"bitWidth":1,"description":"Tx buffer DMA enable","name":"TXDMAEN"},{"bitOffset":0,"bitWidth":1,"description":"Rx buffer DMA enable","name":"RXDMAEN"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"addressOffset":"0x8","description":"status register","displayName":"SR","fields":{"field":[{"access":"read-only","bitOffset":8,"bitWidth":1,"description":"TI frame format error","name":"TIFRFE"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Busy flag","name":"BSY"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Overrun flag","name":"OVR"},{"access":"read-only","bitOffset":5,"bitWidth":1,"description":"Mode fault","name":"MODF"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"CRC error flag","name":"CRCERR"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Underrun flag","name":"UDR"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Channel side","name":"CHSIDE"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Transmit buffer empty","name":"TXE"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Receive buffer not empty","name":"RXNE"}]},"name":"SR","resetValue":"0x0002","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Data register","name":"DR"}},"name":"DR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"CRC polynomial register","displayName":"CRCPR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"CRC polynomial register","name":"CRCPOLY"}},"name":"CRCPR","resetValue":"0x0007","size":"0x20"},{"access":"read-only","addressOffset":"0x14","description":"RX CRC register","displayName":"RXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Rx CRC register","name":"RxCRC"}},"name":"RXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"TX CRC register","displayName":"TXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Tx CRC register","name":"TxCRC"}},"name":"TXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"I2S configuration register","displayName":"I2SCFGR","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"I2S mode selection","name":"I2SMOD"},{"bitOffset":10,"bitWidth":1,"description":"I2S Enable","name":"I2SE"},{"bitOffset":8,"bitWidth":2,"description":"I2S configuration mode","name":"I2SCFG"},{"bitOffset":7,"bitWidth":1,"description":"PCM frame synchronization","name":"PCMSYNC"},{"bitOffset":4,"bitWidth":2,"description":"I2S standard selection","name":"I2SSTD"},{"bitOffset":3,"bitWidth":1,"description":"Steady state clock polarity","name":"CKPOL"},{"bitOffset":1,"bitWidth":2,"description":"Data length to be transferred","name":"DATLEN"},{"bitOffset":0,"bitWidth":1,"description":"Channel length (number of bits per audio channel)","name":"CHLEN"}]},"name":"I2SCFGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"I2S prescaler register","displayName":"I2SPR","fields":{"field":[{"bitOffset":9,"bitWidth":1,"description":"Master clock output enable","name":"MCKOE"},{"bitOffset":8,"bitWidth":1,"description":"Odd factor for the prescaler","name":"ODD"},{"bitOffset":0,"bitWidth":8,"description":"I2S Linear prescaler","name":"I2SDIV"}]},"name":"I2SPR","resetValue":10,"size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40003C00","description":"Serial peripheral interface","groupName":"SPI","interrupt":{"description":"SPI3 global interrupt","name":"SPI3","value":51},"name":"SPI3","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Bidirectional data mode enable","name":"BIDIMODE"},{"bitOffset":14,"bitWidth":1,"description":"Output enable in bidirectional mode","name":"BIDIOE"},{"bitOffset":13,"bitWidth":1,"description":"Hardware CRC calculation enable","name":"CRCEN"},{"bitOffset":12,"bitWidth":1,"description":"CRC transfer next","name":"CRCNEXT"},{"bitOffset":11,"bitWidth":1,"description":"Data frame format","name":"DFF"},{"bitOffset":10,"bitWidth":1,"description":"Receive only","name":"RXONLY"},{"bitOffset":9,"bitWidth":1,"description":"Software slave management","name":"SSM"},{"bitOffset":8,"bitWidth":1,"description":"Internal slave select","name":"SSI"},{"bitOffset":7,"bitWidth":1,"description":"Frame format","name":"LSBFIRST"},{"bitOffset":6,"bitWidth":1,"description":"SPI enable","name":"SPE"},{"bitOffset":3,"bitWidth":3,"description":"Baud rate control","name":"BR"},{"bitOffset":2,"bitWidth":1,"description":"Master selection","name":"MSTR"},{"bitOffset":1,"bitWidth":1,"description":"Clock polarity","name":"CPOL"},{"bitOffset":0,"bitWidth":1,"description":"Clock phase","name":"CPHA"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Tx buffer empty interrupt enable","name":"TXEIE"},{"bitOffset":6,"bitWidth":1,"description":"RX buffer not empty interrupt enable","name":"RXNEIE"},{"bitOffset":5,"bitWidth":1,"description":"Error interrupt enable","name":"ERRIE"},{"bitOffset":4,"bitWidth":1,"description":"Frame format","name":"FRF"},{"bitOffset":2,"bitWidth":1,"description":"SS output enable","name":"SSOE"},{"bitOffset":1,"bitWidth":1,"description":"Tx buffer DMA enable","name":"TXDMAEN"},{"bitOffset":0,"bitWidth":1,"description":"Rx buffer DMA enable","name":"RXDMAEN"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"addressOffset":"0x8","description":"status register","displayName":"SR","fields":{"field":[{"access":"read-only","bitOffset":8,"bitWidth":1,"description":"TI frame format error","name":"TIFRFE"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Busy flag","name":"BSY"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Overrun flag","name":"OVR"},{"access":"read-only","bitOffset":5,"bitWidth":1,"description":"Mode fault","name":"MODF"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"CRC error flag","name":"CRCERR"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Underrun flag","name":"UDR"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Channel side","name":"CHSIDE"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Transmit buffer empty","name":"TXE"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Receive buffer not empty","name":"RXNE"}]},"name":"SR","resetValue":"0x0002","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Data register","name":"DR"}},"name":"DR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"CRC polynomial register","displayName":"CRCPR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"CRC polynomial register","name":"CRCPOLY"}},"name":"CRCPR","resetValue":"0x0007","size":"0x20"},{"access":"read-only","addressOffset":"0x14","description":"RX CRC register","displayName":"RXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Rx CRC register","name":"RxCRC"}},"name":"RXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"TX CRC register","displayName":"TXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Tx CRC register","name":"TxCRC"}},"name":"TXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"I2S configuration register","displayName":"I2SCFGR","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"I2S mode selection","name":"I2SMOD"},{"bitOffset":10,"bitWidth":1,"description":"I2S Enable","name":"I2SE"},{"bitOffset":8,"bitWidth":2,"description":"I2S configuration mode","name":"I2SCFG"},{"bitOffset":7,"bitWidth":1,"description":"PCM frame synchronization","name":"PCMSYNC"},{"bitOffset":4,"bitWidth":2,"description":"I2S standard selection","name":"I2SSTD"},{"bitOffset":3,"bitWidth":1,"description":"Steady state clock polarity","name":"CKPOL"},{"bitOffset":1,"bitWidth":2,"description":"Data length to be transferred","name":"DATLEN"},{"bitOffset":0,"bitWidth":1,"description":"Channel length (number of bits per audio channel)","name":"CHLEN"}]},"name":"I2SCFGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"I2S prescaler register","displayName":"I2SPR","fields":{"field":[{"bitOffset":9,"bitWidth":1,"description":"Master clock output enable","name":"MCKOE"},{"bitOffset":8,"bitWidth":1,"description":"Odd factor for the prescaler","name":"ODD"},{"bitOffset":0,"bitWidth":8,"description":"I2S Linear prescaler","name":"I2SDIV"}]},"name":"I2SPR","resetValue":10,"size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40003400","description":"Serial peripheral interface","groupName":"SPI","interrupt":{"description":"SPI1 global interrupt","name":"SPI1","value":35},"name":"I2S2ext","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Bidirectional data mode enable","name":"BIDIMODE"},{"bitOffset":14,"bitWidth":1,"description":"Output enable in bidirectional mode","name":"BIDIOE"},{"bitOffset":13,"bitWidth":1,"description":"Hardware CRC calculation enable","name":"CRCEN"},{"bitOffset":12,"bitWidth":1,"description":"CRC transfer next","name":"CRCNEXT"},{"bitOffset":11,"bitWidth":1,"description":"Data frame format","name":"DFF"},{"bitOffset":10,"bitWidth":1,"description":"Receive only","name":"RXONLY"},{"bitOffset":9,"bitWidth":1,"description":"Software slave management","name":"SSM"},{"bitOffset":8,"bitWidth":1,"description":"Internal slave select","name":"SSI"},{"bitOffset":7,"bitWidth":1,"description":"Frame format","name":"LSBFIRST"},{"bitOffset":6,"bitWidth":1,"description":"SPI enable","name":"SPE"},{"bitOffset":3,"bitWidth":3,"description":"Baud rate control","name":"BR"},{"bitOffset":2,"bitWidth":1,"description":"Master selection","name":"MSTR"},{"bitOffset":1,"bitWidth":1,"description":"Clock polarity","name":"CPOL"},{"bitOffset":0,"bitWidth":1,"description":"Clock phase","name":"CPHA"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Tx buffer empty interrupt enable","name":"TXEIE"},{"bitOffset":6,"bitWidth":1,"description":"RX buffer not empty interrupt enable","name":"RXNEIE"},{"bitOffset":5,"bitWidth":1,"description":"Error interrupt enable","name":"ERRIE"},{"bitOffset":4,"bitWidth":1,"description":"Frame format","name":"FRF"},{"bitOffset":2,"bitWidth":1,"description":"SS output enable","name":"SSOE"},{"bitOffset":1,"bitWidth":1,"description":"Tx buffer DMA enable","name":"TXDMAEN"},{"bitOffset":0,"bitWidth":1,"description":"Rx buffer DMA enable","name":"RXDMAEN"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"addressOffset":"0x8","description":"status register","displayName":"SR","fields":{"field":[{"access":"read-only","bitOffset":8,"bitWidth":1,"description":"TI frame format error","name":"TIFRFE"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Busy flag","name":"BSY"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Overrun flag","name":"OVR"},{"access":"read-only","bitOffset":5,"bitWidth":1,"description":"Mode fault","name":"MODF"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"CRC error flag","name":"CRCERR"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Underrun flag","name":"UDR"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Channel side","name":"CHSIDE"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Transmit buffer empty","name":"TXE"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Receive buffer not empty","name":"RXNE"}]},"name":"SR","resetValue":"0x0002","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Data register","name":"DR"}},"name":"DR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"CRC polynomial register","displayName":"CRCPR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"CRC polynomial register","name":"CRCPOLY"}},"name":"CRCPR","resetValue":"0x0007","size":"0x20"},{"access":"read-only","addressOffset":"0x14","description":"RX CRC register","displayName":"RXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Rx CRC register","name":"RxCRC"}},"name":"RXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"TX CRC register","displayName":"TXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Tx CRC register","name":"TxCRC"}},"name":"TXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"I2S configuration register","displayName":"I2SCFGR","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"I2S mode selection","name":"I2SMOD"},{"bitOffset":10,"bitWidth":1,"description":"I2S Enable","name":"I2SE"},{"bitOffset":8,"bitWidth":2,"description":"I2S configuration mode","name":"I2SCFG"},{"bitOffset":7,"bitWidth":1,"description":"PCM frame synchronization","name":"PCMSYNC"},{"bitOffset":4,"bitWidth":2,"description":"I2S standard selection","name":"I2SSTD"},{"bitOffset":3,"bitWidth":1,"description":"Steady state clock polarity","name":"CKPOL"},{"bitOffset":1,"bitWidth":2,"description":"Data length to be transferred","name":"DATLEN"},{"bitOffset":0,"bitWidth":1,"description":"Channel length (number of bits per audio channel)","name":"CHLEN"}]},"name":"I2SCFGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"I2S prescaler register","displayName":"I2SPR","fields":{"field":[{"bitOffset":9,"bitWidth":1,"description":"Master clock output enable","name":"MCKOE"},{"bitOffset":8,"bitWidth":1,"description":"Odd factor for the prescaler","name":"ODD"},{"bitOffset":0,"bitWidth":8,"description":"I2S Linear prescaler","name":"I2SDIV"}]},"name":"I2SPR","resetValue":10,"size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40004000","description":"Serial peripheral interface","groupName":"SPI","interrupt":{"description":"SPI1 global interrupt","name":"SPI1","value":35},"name":"I2S3ext","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Bidirectional data mode enable","name":"BIDIMODE"},{"bitOffset":14,"bitWidth":1,"description":"Output enable in bidirectional mode","name":"BIDIOE"},{"bitOffset":13,"bitWidth":1,"description":"Hardware CRC calculation enable","name":"CRCEN"},{"bitOffset":12,"bitWidth":1,"description":"CRC transfer next","name":"CRCNEXT"},{"bitOffset":11,"bitWidth":1,"description":"Data frame format","name":"DFF"},{"bitOffset":10,"bitWidth":1,"description":"Receive only","name":"RXONLY"},{"bitOffset":9,"bitWidth":1,"description":"Software slave management","name":"SSM"},{"bitOffset":8,"bitWidth":1,"description":"Internal slave select","name":"SSI"},{"bitOffset":7,"bitWidth":1,"description":"Frame format","name":"LSBFIRST"},{"bitOffset":6,"bitWidth":1,"description":"SPI enable","name":"SPE"},{"bitOffset":3,"bitWidth":3,"description":"Baud rate control","name":"BR"},{"bitOffset":2,"bitWidth":1,"description":"Master selection","name":"MSTR"},{"bitOffset":1,"bitWidth":1,"description":"Clock polarity","name":"CPOL"},{"bitOffset":0,"bitWidth":1,"description":"Clock phase","name":"CPHA"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Tx buffer empty interrupt enable","name":"TXEIE"},{"bitOffset":6,"bitWidth":1,"description":"RX buffer not empty interrupt enable","name":"RXNEIE"},{"bitOffset":5,"bitWidth":1,"description":"Error interrupt enable","name":"ERRIE"},{"bitOffset":4,"bitWidth":1,"description":"Frame format","name":"FRF"},{"bitOffset":2,"bitWidth":1,"description":"SS output enable","name":"SSOE"},{"bitOffset":1,"bitWidth":1,"description":"Tx buffer DMA enable","name":"TXDMAEN"},{"bitOffset":0,"bitWidth":1,"description":"Rx buffer DMA enable","name":"RXDMAEN"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"addressOffset":"0x8","description":"status register","displayName":"SR","fields":{"field":[{"access":"read-only","bitOffset":8,"bitWidth":1,"description":"TI frame format error","name":"TIFRFE"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Busy flag","name":"BSY"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Overrun flag","name":"OVR"},{"access":"read-only","bitOffset":5,"bitWidth":1,"description":"Mode fault","name":"MODF"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"CRC error flag","name":"CRCERR"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Underrun flag","name":"UDR"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Channel side","name":"CHSIDE"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Transmit buffer empty","name":"TXE"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Receive buffer not empty","name":"RXNE"}]},"name":"SR","resetValue":"0x0002","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Data register","name":"DR"}},"name":"DR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"CRC polynomial register","displayName":"CRCPR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"CRC polynomial register","name":"CRCPOLY"}},"name":"CRCPR","resetValue":"0x0007","size":"0x20"},{"access":"read-only","addressOffset":"0x14","description":"RX CRC register","displayName":"RXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Rx CRC register","name":"RxCRC"}},"name":"RXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"TX CRC register","displayName":"TXCRCR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Tx CRC register","name":"TxCRC"}},"name":"TXCRCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"I2S configuration register","displayName":"I2SCFGR","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"I2S mode selection","name":"I2SMOD"},{"bitOffset":10,"bitWidth":1,"description":"I2S Enable","name":"I2SE"},{"bitOffset":8,"bitWidth":2,"description":"I2S configuration mode","name":"I2SCFG"},{"bitOffset":7,"bitWidth":1,"description":"PCM frame synchronization","name":"PCMSYNC"},{"bitOffset":4,"bitWidth":2,"description":"I2S standard selection","name":"I2SSTD"},{"bitOffset":3,"bitWidth":1,"description":"Steady state clock polarity","name":"CKPOL"},{"bitOffset":1,"bitWidth":2,"description":"Data length to be transferred","name":"DATLEN"},{"bitOffset":0,"bitWidth":1,"description":"Channel length (number of bits per audio channel)","name":"CHLEN"}]},"name":"I2SCFGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"I2S prescaler register","displayName":"I2SPR","fields":{"field":[{"bitOffset":9,"bitWidth":1,"description":"Master clock output enable","name":"MCKOE"},{"bitOffset":8,"bitWidth":1,"description":"Odd factor for the prescaler","name":"ODD"},{"bitOffset":0,"bitWidth":8,"description":"I2S Linear prescaler","name":"I2SDIV"}]},"name":"I2SPR","resetValue":10,"size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40012C00","description":"Secure digital input/output interface","groupName":"SDIO","interrupt":{"description":"SDIO global interrupt","name":"SDIO","value":49},"name":"SDIO","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"power control register","displayName":"POWER","fields":{"field":{"bitOffset":0,"bitWidth":2,"description":"PWRCTRL","name":"PWRCTRL"}},"name":"POWER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"SDI clock control register","displayName":"CLKCR","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"HW Flow Control enable","name":"HWFC_EN"},{"bitOffset":13,"bitWidth":1,"description":"SDIO_CK dephasing selection bit","name":"NEGEDGE"},{"bitOffset":11,"bitWidth":2,"description":"Wide bus mode enable bit","name":"WIDBUS"},{"bitOffset":10,"bitWidth":1,"description":"Clock divider bypass enable bit","name":"BYPASS"},{"bitOffset":9,"bitWidth":1,"description":"Power saving configuration bit","name":"PWRSAV"},{"bitOffset":8,"bitWidth":1,"description":"Clock enable bit","name":"CLKEN"},{"bitOffset":0,"bitWidth":8,"description":"Clock divide factor","name":"CLKDIV"}]},"name":"CLKCR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"argument register","displayName":"ARG","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Command argument","name":"CMDARG"}},"name":"ARG","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"command register","displayName":"CMD","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"CE-ATA command","name":"CE_ATACMD"},{"bitOffset":13,"bitWidth":1,"description":"not Interrupt Enable","name":"nIEN"},{"bitOffset":12,"bitWidth":1,"description":"Enable CMD completion","name":"ENCMDcompl"},{"bitOffset":11,"bitWidth":1,"description":"SD I/O suspend command","name":"SDIOSuspend"},{"bitOffset":10,"bitWidth":1,"description":"Command path state machine (CPSM) Enable bit","name":"CPSMEN"},{"bitOffset":9,"bitWidth":1,"description":"CPSM Waits for ends of data transfer (CmdPend internal signal).","name":"WAITPEND"},{"bitOffset":8,"bitWidth":1,"description":"CPSM waits for interrupt request","name":"WAITINT"},{"bitOffset":6,"bitWidth":2,"description":"Wait for response bits","name":"WAITRESP"},{"bitOffset":0,"bitWidth":6,"description":"Command index","name":"CMDINDEX"}]},"name":"CMD","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x10","description":"command response register","displayName":"RESPCMD","fields":{"field":{"bitOffset":0,"bitWidth":6,"description":"Response command index","name":"RESPCMD"}},"name":"RESPCMD","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x14","description":"response 1..4 register","displayName":"RESP1","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Card Status","name":"CARDSTATUS1"}},"name":"RESP1","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"response 1..4 register","displayName":"RESP2","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Card Status","name":"CARDSTATUS2"}},"name":"RESP2","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x1C","description":"response 1..4 register","displayName":"RESP3","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Card Status","name":"CARDSTATUS3"}},"name":"RESP3","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x20","description":"response 1..4 register","displayName":"RESP4","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Card Status","name":"CARDSTATUS4"}},"name":"RESP4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"data timer register","displayName":"DTIMER","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Data timeout period","name":"DATATIME"}},"name":"DTIMER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"data length register","displayName":"DLEN","fields":{"field":{"bitOffset":0,"bitWidth":25,"description":"Data length value","name":"DATALENGTH"}},"name":"DLEN","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"data control register","displayName":"DCTRL","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"SD I/O enable functions","name":"SDIOEN"},{"bitOffset":10,"bitWidth":1,"description":"Read wait mode","name":"RWMOD"},{"bitOffset":9,"bitWidth":1,"description":"Read wait stop","name":"RWSTOP"},{"bitOffset":8,"bitWidth":1,"description":"Read wait start","name":"RWSTART"},{"bitOffset":4,"bitWidth":4,"description":"Data block size","name":"DBLOCKSIZE"},{"bitOffset":3,"bitWidth":1,"description":"DMA enable bit","name":"DMAEN"},{"bitOffset":2,"bitWidth":1,"description":"Data transfer mode selection 1: Stream or SDIO multibyte data transfer.","name":"DTMODE"},{"bitOffset":1,"bitWidth":1,"description":"Data transfer direction selection","name":"DTDIR"},{"bitOffset":0,"bitWidth":1,"description":"DTEN","name":"DTEN"}]},"name":"DCTRL","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x30","description":"data counter register","displayName":"DCOUNT","fields":{"field":{"bitOffset":0,"bitWidth":25,"description":"Data count value","name":"DATACOUNT"}},"name":"DCOUNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x34","description":"status register","displayName":"STA","fields":{"field":[{"bitOffset":23,"bitWidth":1,"description":"CE-ATA command completion signal received for CMD61","name":"CEATAEND"},{"bitOffset":22,"bitWidth":1,"description":"SDIO interrupt received","name":"SDIOIT"},{"bitOffset":21,"bitWidth":1,"description":"Data available in receive FIFO","name":"RXDAVL"},{"bitOffset":20,"bitWidth":1,"description":"Data available in transmit FIFO","name":"TXDAVL"},{"bitOffset":19,"bitWidth":1,"description":"Receive FIFO empty","name":"RXFIFOE"},{"bitOffset":18,"bitWidth":1,"description":"Transmit FIFO empty","name":"TXFIFOE"},{"bitOffset":17,"bitWidth":1,"description":"Receive FIFO full","name":"RXFIFOF"},{"bitOffset":16,"bitWidth":1,"description":"Transmit FIFO full","name":"TXFIFOF"},{"bitOffset":15,"bitWidth":1,"description":"Receive FIFO half full: there are at least 8 words in the FIFO","name":"RXFIFOHF"},{"bitOffset":14,"bitWidth":1,"description":"Transmit FIFO half empty: at least 8 words can be written into the FIFO","name":"TXFIFOHE"},{"bitOffset":13,"bitWidth":1,"description":"Data receive in progress","name":"RXACT"},{"bitOffset":12,"bitWidth":1,"description":"Data transmit in progress","name":"TXACT"},{"bitOffset":11,"bitWidth":1,"description":"Command transfer in progress","name":"CMDACT"},{"bitOffset":10,"bitWidth":1,"description":"Data block sent/received (CRC check passed)","name":"DBCKEND"},{"bitOffset":9,"bitWidth":1,"description":"Start bit not detected on all data signals in wide bus mode","name":"STBITERR"},{"bitOffset":8,"bitWidth":1,"description":"Data end (data counter, SDIDCOUNT, is zero)","name":"DATAEND"},{"bitOffset":7,"bitWidth":1,"description":"Command sent (no response required)","name":"CMDSENT"},{"bitOffset":6,"bitWidth":1,"description":"Command response received (CRC check passed)","name":"CMDREND"},{"bitOffset":5,"bitWidth":1,"description":"Received FIFO overrun error","name":"RXOVERR"},{"bitOffset":4,"bitWidth":1,"description":"Transmit FIFO underrun error","name":"TXUNDERR"},{"bitOffset":3,"bitWidth":1,"description":"Data timeout","name":"DTIMEOUT"},{"bitOffset":2,"bitWidth":1,"description":"Command response timeout","name":"CTIMEOUT"},{"bitOffset":1,"bitWidth":1,"description":"Data block sent/received (CRC check failed)","name":"DCRCFAIL"},{"bitOffset":0,"bitWidth":1,"description":"Command response received (CRC check failed)","name":"CCRCFAIL"}]},"name":"STA","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"interrupt clear register","displayName":"ICR","fields":{"field":[{"bitOffset":23,"bitWidth":1,"description":"CEATAEND flag clear bit","name":"CEATAENDC"},{"bitOffset":22,"bitWidth":1,"description":"SDIOIT flag clear bit","name":"SDIOITC"},{"bitOffset":10,"bitWidth":1,"description":"DBCKEND flag clear bit","name":"DBCKENDC"},{"bitOffset":9,"bitWidth":1,"description":"STBITERR flag clear bit","name":"STBITERRC"},{"bitOffset":8,"bitWidth":1,"description":"DATAEND flag clear bit","name":"DATAENDC"},{"bitOffset":7,"bitWidth":1,"description":"CMDSENT flag clear bit","name":"CMDSENTC"},{"bitOffset":6,"bitWidth":1,"description":"CMDREND flag clear bit","name":"CMDRENDC"},{"bitOffset":5,"bitWidth":1,"description":"RXOVERR flag clear bit","name":"RXOVERRC"},{"bitOffset":4,"bitWidth":1,"description":"TXUNDERR flag clear bit","name":"TXUNDERRC"},{"bitOffset":3,"bitWidth":1,"description":"DTIMEOUT flag clear bit","name":"DTIMEOUTC"},{"bitOffset":2,"bitWidth":1,"description":"CTIMEOUT flag clear bit","name":"CTIMEOUTC"},{"bitOffset":1,"bitWidth":1,"description":"DCRCFAIL flag clear bit","name":"DCRCFAILC"},{"bitOffset":0,"bitWidth":1,"description":"CCRCFAIL flag clear bit","name":"CCRCFAILC"}]},"name":"ICR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"mask register","displayName":"MASK","fields":{"field":[{"bitOffset":23,"bitWidth":1,"description":"CE-ATA command completion signal received interrupt enable","name":"CEATAENDIE"},{"bitOffset":22,"bitWidth":1,"description":"SDIO mode interrupt received interrupt enable","name":"SDIOITIE"},{"bitOffset":21,"bitWidth":1,"description":"Data available in Rx FIFO interrupt enable","name":"RXDAVLIE"},{"bitOffset":20,"bitWidth":1,"description":"Data available in Tx FIFO interrupt enable","name":"TXDAVLIE"},{"bitOffset":19,"bitWidth":1,"description":"Rx FIFO empty interrupt enable","name":"RXFIFOEIE"},{"bitOffset":18,"bitWidth":1,"description":"Tx FIFO empty interrupt enable","name":"TXFIFOEIE"},{"bitOffset":17,"bitWidth":1,"description":"Rx FIFO full interrupt enable","name":"RXFIFOFIE"},{"bitOffset":16,"bitWidth":1,"description":"Tx FIFO full interrupt enable","name":"TXFIFOFIE"},{"bitOffset":15,"bitWidth":1,"description":"Rx FIFO half full interrupt enable","name":"RXFIFOHFIE"},{"bitOffset":14,"bitWidth":1,"description":"Tx FIFO half empty interrupt enable","name":"TXFIFOHEIE"},{"bitOffset":13,"bitWidth":1,"description":"Data receive acting interrupt enable","name":"RXACTIE"},{"bitOffset":12,"bitWidth":1,"description":"Data transmit acting interrupt enable","name":"TXACTIE"},{"bitOffset":11,"bitWidth":1,"description":"Command acting interrupt enable","name":"CMDACTIE"},{"bitOffset":10,"bitWidth":1,"description":"Data block end interrupt enable","name":"DBCKENDIE"},{"bitOffset":9,"bitWidth":1,"description":"Start bit error interrupt enable","name":"STBITERRIE"},{"bitOffset":8,"bitWidth":1,"description":"Data end interrupt enable","name":"DATAENDIE"},{"bitOffset":7,"bitWidth":1,"description":"Command sent interrupt enable","name":"CMDSENTIE"},{"bitOffset":6,"bitWidth":1,"description":"Command response received interrupt enable","name":"CMDRENDIE"},{"bitOffset":5,"bitWidth":1,"description":"Rx FIFO overrun error interrupt enable","name":"RXOVERRIE"},{"bitOffset":4,"bitWidth":1,"description":"Tx FIFO underrun error interrupt enable","name":"TXUNDERRIE"},{"bitOffset":3,"bitWidth":1,"description":"Data timeout interrupt enable","name":"DTIMEOUTIE"},{"bitOffset":2,"bitWidth":1,"description":"Command timeout interrupt enable","name":"CTIMEOUTIE"},{"bitOffset":1,"bitWidth":1,"description":"Data CRC fail interrupt enable","name":"DCRCFAILIE"},{"bitOffset":0,"bitWidth":1,"description":"Command CRC fail interrupt enable","name":"CCRCFAILIE"}]},"name":"MASK","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x48","description":"FIFO counter register","displayName":"FIFOCNT","fields":{"field":{"bitOffset":0,"bitWidth":24,"description":"Remaining number of words to be written to or read from the FIFO.","name":"FIFOCOUNT"}},"name":"FIFOCNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x80","description":"data FIFO register","displayName":"FIFO","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Receive and transmit FIFO data","name":"FIFOData"}},"name":"FIFO","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40012000","description":"Analog-to-digital converter","groupName":"ADC","interrupt":{"description":"ADC1 global interrupt","name":"ADC","value":18},"name":"ADC1","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":5,"bitWidth":1,"description":"Overrun","name":"OVR"},{"bitOffset":4,"bitWidth":1,"description":"Regular channel start flag","name":"STRT"},{"bitOffset":3,"bitWidth":1,"description":"Injected channel start flag","name":"JSTRT"},{"bitOffset":2,"bitWidth":1,"description":"Injected channel end of conversion","name":"JEOC"},{"bitOffset":1,"bitWidth":1,"description":"Regular channel end of conversion","name":"EOC"},{"bitOffset":0,"bitWidth":1,"description":"Analog watchdog flag","name":"AWD"}]},"name":"SR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":26,"bitWidth":1,"description":"Overrun interrupt enable","name":"OVRIE"},{"bitOffset":24,"bitWidth":2,"description":"Resolution","name":"RES"},{"bitOffset":23,"bitWidth":1,"description":"Analog watchdog enable on regular channels","name":"AWDEN"},{"bitOffset":22,"bitWidth":1,"description":"Analog watchdog enable on injected channels","name":"JAWDEN"},{"bitOffset":13,"bitWidth":3,"description":"Discontinuous mode channel count","name":"DISCNUM"},{"bitOffset":12,"bitWidth":1,"description":"Discontinuous mode on injected channels","name":"JDISCEN"},{"bitOffset":11,"bitWidth":1,"description":"Discontinuous mode on regular channels","name":"DISCEN"},{"bitOffset":10,"bitWidth":1,"description":"Automatic injected group conversion","name":"JAUTO"},{"bitOffset":9,"bitWidth":1,"description":"Enable the watchdog on a single channel in scan mode","name":"AWDSGL"},{"bitOffset":8,"bitWidth":1,"description":"Scan mode","name":"SCAN"},{"bitOffset":7,"bitWidth":1,"description":"Interrupt enable for injected channels","name":"JEOCIE"},{"bitOffset":6,"bitWidth":1,"description":"Analog watchdog interrupt enable","name":"AWDIE"},{"bitOffset":5,"bitWidth":1,"description":"Interrupt enable for EOC","name":"EOCIE"},{"bitOffset":0,"bitWidth":5,"description":"Analog watchdog channel select bits","name":"AWDCH"}]},"name":"CR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":30,"bitWidth":1,"description":"Start conversion of regular channels","name":"SWSTART"},{"bitOffset":28,"bitWidth":2,"description":"External trigger enable for regular channels","name":"EXTEN"},{"bitOffset":24,"bitWidth":4,"description":"External event select for regular group","name":"EXTSEL"},{"bitOffset":22,"bitWidth":1,"description":"Start conversion of injected channels","name":"JSWSTART"},{"bitOffset":20,"bitWidth":2,"description":"External trigger enable for injected channels","name":"JEXTEN"},{"bitOffset":16,"bitWidth":4,"description":"External event select for injected group","name":"JEXTSEL"},{"bitOffset":11,"bitWidth":1,"description":"Data alignment","name":"ALIGN"},{"bitOffset":10,"bitWidth":1,"description":"End of conversion selection","name":"EOCS"},{"bitOffset":9,"bitWidth":1,"description":"DMA disable selection (for single ADC mode)","name":"DDS"},{"bitOffset":8,"bitWidth":1,"description":"Direct memory access mode (for single ADC mode)","name":"DMA"},{"bitOffset":1,"bitWidth":1,"description":"Continuous conversion","name":"CONT"},{"bitOffset":0,"bitWidth":1,"description":"A/D Converter ON / OFF","name":"ADON"}]},"name":"CR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"sample time register 1","displayName":"SMPR1","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Sample time bits","name":"SMPx_x"}},"name":"SMPR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"sample time register 2","displayName":"SMPR2","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Sample time bits","name":"SMPx_x"}},"name":"SMPR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"injected channel data offset register x","displayName":"JOFR1","fields":{"field":{"bitOffset":0,"bitWidth":12,"description":"Data offset for injected channel x","name":"JOFFSET1"}},"name":"JOFR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"injected channel data offset register x","displayName":"JOFR2","fields":{"field":{"bitOffset":0,"bitWidth":12,"description":"Data offset for injected channel x","name":"JOFFSET2"}},"name":"JOFR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"injected channel data offset register x","displayName":"JOFR3","fields":{"field":{"bitOffset":0,"bitWidth":12,"description":"Data offset for injected channel x","name":"JOFFSET3"}},"name":"JOFR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"injected channel data offset register x","displayName":"JOFR4","fields":{"field":{"bitOffset":0,"bitWidth":12,"description":"Data offset for injected channel x","name":"JOFFSET4"}},"name":"JOFR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"watchdog higher threshold register","displayName":"HTR","fields":{"field":{"bitOffset":0,"bitWidth":12,"description":"Analog watchdog higher threshold","name":"HT"}},"name":"HTR","resetValue":"0x00000FFF","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"watchdog lower threshold register","displayName":"LTR","fields":{"field":{"bitOffset":0,"bitWidth":12,"description":"Analog watchdog lower threshold","name":"LT"}},"name":"LTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"regular sequence register 1","displayName":"SQR1","fields":{"field":[{"bitOffset":20,"bitWidth":4,"description":"Regular channel sequence length","name":"L"},{"bitOffset":15,"bitWidth":5,"description":"16th conversion in regular sequence","name":"SQ16"},{"bitOffset":10,"bitWidth":5,"description":"15th conversion in regular sequence","name":"SQ15"},{"bitOffset":5,"bitWidth":5,"description":"14th conversion in regular sequence","name":"SQ14"},{"bitOffset":0,"bitWidth":5,"description":"13th conversion in regular sequence","name":"SQ13"}]},"name":"SQR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x30","description":"regular sequence register 2","displayName":"SQR2","fields":{"field":[{"bitOffset":25,"bitWidth":5,"description":"12th conversion in regular sequence","name":"SQ12"},{"bitOffset":20,"bitWidth":5,"description":"11th conversion in regular sequence","name":"SQ11"},{"bitOffset":15,"bitWidth":5,"description":"10th conversion in regular sequence","name":"SQ10"},{"bitOffset":10,"bitWidth":5,"description":"9th conversion in regular sequence","name":"SQ9"},{"bitOffset":5,"bitWidth":5,"description":"8th conversion in regular sequence","name":"SQ8"},{"bitOffset":0,"bitWidth":5,"description":"7th conversion in regular sequence","name":"SQ7"}]},"name":"SQR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"regular sequence register 3","displayName":"SQR3","fields":{"field":[{"bitOffset":25,"bitWidth":5,"description":"6th conversion in regular sequence","name":"SQ6"},{"bitOffset":20,"bitWidth":5,"description":"5th conversion in regular sequence","name":"SQ5"},{"bitOffset":15,"bitWidth":5,"description":"4th conversion in regular sequence","name":"SQ4"},{"bitOffset":10,"bitWidth":5,"description":"3rd conversion in regular sequence","name":"SQ3"},{"bitOffset":5,"bitWidth":5,"description":"2nd conversion in regular sequence","name":"SQ2"},{"bitOffset":0,"bitWidth":5,"description":"1st conversion in regular sequence","name":"SQ1"}]},"name":"SQR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"injected sequence register","displayName":"JSQR","fields":{"field":[{"bitOffset":20,"bitWidth":2,"description":"Injected sequence length","name":"JL"},{"bitOffset":15,"bitWidth":5,"description":"4th conversion in injected sequence","name":"JSQ4"},{"bitOffset":10,"bitWidth":5,"description":"3rd conversion in injected sequence","name":"JSQ3"},{"bitOffset":5,"bitWidth":5,"description":"2nd conversion in injected sequence","name":"JSQ2"},{"bitOffset":0,"bitWidth":5,"description":"1st conversion in injected sequence","name":"JSQ1"}]},"name":"JSQR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x3C","description":"injected data register x","displayName":"JDR1","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Injected data","name":"JDATA"}},"name":"JDR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x40","description":"injected data register x","displayName":"JDR2","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Injected data","name":"JDATA"}},"name":"JDR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x44","description":"injected data register x","displayName":"JDR3","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Injected data","name":"JDATA"}},"name":"JDR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x48","description":"injected data register x","displayName":"JDR4","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Injected data","name":"JDATA"}},"name":"JDR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x4C","description":"regular data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Regular data","name":"DATA"}},"name":"DR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40011400","description":"Universal synchronous asynchronous receiver transmitter","groupName":"USART","interrupt":{"description":"USART6 global interrupt","name":"USART6","value":71},"name":"USART6","registers":{"register":[{"addressOffset":"0x0","description":"Status register","displayName":"SR","fields":{"field":[{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"CTS flag","name":"CTS"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"LIN break detection flag","name":"LBD"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Transmit data register empty","name":"TXE"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"Transmission complete","name":"TC"},{"access":"read-write","bitOffset":5,"bitWidth":1,"description":"Read data register not empty","name":"RXNE"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"IDLE line detected","name":"IDLE"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Overrun error","name":"ORE"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Noise detected flag","name":"NF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Framing error","name":"FE"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Parity error","name":"PE"}]},"name":"SR","resetValue":"0x00C00000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":9,"description":"Data value","name":"DR"}},"name":"DR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Baud rate register","displayName":"BRR","fields":{"field":[{"bitOffset":4,"bitWidth":12,"description":"mantissa of USARTDIV","name":"DIV_Mantissa"},{"bitOffset":0,"bitWidth":4,"description":"fraction of USARTDIV","name":"DIV_Fraction"}]},"name":"BRR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Oversampling mode","name":"OVER8"},{"bitOffset":13,"bitWidth":1,"description":"USART enable","name":"UE"},{"bitOffset":12,"bitWidth":1,"description":"Word length","name":"M"},{"bitOffset":11,"bitWidth":1,"description":"Wakeup method","name":"WAKE"},{"bitOffset":10,"bitWidth":1,"description":"Parity control enable","name":"PCE"},{"bitOffset":9,"bitWidth":1,"description":"Parity selection","name":"PS"},{"bitOffset":8,"bitWidth":1,"description":"PE interrupt enable","name":"PEIE"},{"bitOffset":7,"bitWidth":1,"description":"TXE interrupt enable","name":"TXEIE"},{"bitOffset":6,"bitWidth":1,"description":"Transmission complete interrupt enable","name":"TCIE"},{"bitOffset":5,"bitWidth":1,"description":"RXNE interrupt enable","name":"RXNEIE"},{"bitOffset":4,"bitWidth":1,"description":"IDLE interrupt enable","name":"IDLEIE"},{"bitOffset":3,"bitWidth":1,"description":"Transmitter enable","name":"TE"},{"bitOffset":2,"bitWidth":1,"description":"Receiver enable","name":"RE"},{"bitOffset":1,"bitWidth":1,"description":"Receiver wakeup","name":"RWU"},{"bitOffset":0,"bitWidth":1,"description":"Send break","name":"SBK"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"Control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"LIN mode enable","name":"LINEN"},{"bitOffset":12,"bitWidth":2,"description":"STOP bits","name":"STOP"},{"bitOffset":11,"bitWidth":1,"description":"Clock enable","name":"CLKEN"},{"bitOffset":10,"bitWidth":1,"description":"Clock polarity","name":"CPOL"},{"bitOffset":9,"bitWidth":1,"description":"Clock phase","name":"CPHA"},{"bitOffset":8,"bitWidth":1,"description":"Last bit clock pulse","name":"LBCL"},{"bitOffset":6,"bitWidth":1,"description":"LIN break detection interrupt enable","name":"LBDIE"},{"bitOffset":5,"bitWidth":1,"description":"lin break detection length","name":"LBDL"},{"bitOffset":0,"bitWidth":4,"description":"Address of the USART node","name":"ADD"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"Control register 3","displayName":"CR3","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"One sample bit method enable","name":"ONEBIT"},{"bitOffset":10,"bitWidth":1,"description":"CTS interrupt enable","name":"CTSIE"},{"bitOffset":9,"bitWidth":1,"description":"CTS enable","name":"CTSE"},{"bitOffset":8,"bitWidth":1,"description":"RTS enable","name":"RTSE"},{"bitOffset":7,"bitWidth":1,"description":"DMA enable transmitter","name":"DMAT"},{"bitOffset":6,"bitWidth":1,"description":"DMA enable receiver","name":"DMAR"},{"bitOffset":5,"bitWidth":1,"description":"Smartcard mode enable","name":"SCEN"},{"bitOffset":4,"bitWidth":1,"description":"Smartcard NACK enable","name":"NACK"},{"bitOffset":3,"bitWidth":1,"description":"Half-duplex selection","name":"HDSEL"},{"bitOffset":2,"bitWidth":1,"description":"IrDA low-power","name":"IRLP"},{"bitOffset":1,"bitWidth":1,"description":"IrDA mode enable","name":"IREN"},{"bitOffset":0,"bitWidth":1,"description":"Error interrupt enable","name":"EIE"}]},"name":"CR3","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"Guard time and prescaler register","displayName":"GTPR","fields":{"field":[{"bitOffset":8,"bitWidth":8,"description":"Guard time value","name":"GT"},{"bitOffset":0,"bitWidth":8,"description":"Prescaler value","name":"PSC"}]},"name":"GTPR","resetValue":"0x0000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40011000","description":"Universal synchronous asynchronous receiver transmitter","groupName":"USART","interrupt":{"description":"USART1 global interrupt","name":"USART1","value":37},"name":"USART1","registers":{"register":[{"addressOffset":"0x0","description":"Status register","displayName":"SR","fields":{"field":[{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"CTS flag","name":"CTS"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"LIN break detection flag","name":"LBD"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Transmit data register empty","name":"TXE"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"Transmission complete","name":"TC"},{"access":"read-write","bitOffset":5,"bitWidth":1,"description":"Read data register not empty","name":"RXNE"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"IDLE line detected","name":"IDLE"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Overrun error","name":"ORE"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Noise detected flag","name":"NF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Framing error","name":"FE"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Parity error","name":"PE"}]},"name":"SR","resetValue":"0x00C00000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":9,"description":"Data value","name":"DR"}},"name":"DR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Baud rate register","displayName":"BRR","fields":{"field":[{"bitOffset":4,"bitWidth":12,"description":"mantissa of USARTDIV","name":"DIV_Mantissa"},{"bitOffset":0,"bitWidth":4,"description":"fraction of USARTDIV","name":"DIV_Fraction"}]},"name":"BRR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Oversampling mode","name":"OVER8"},{"bitOffset":13,"bitWidth":1,"description":"USART enable","name":"UE"},{"bitOffset":12,"bitWidth":1,"description":"Word length","name":"M"},{"bitOffset":11,"bitWidth":1,"description":"Wakeup method","name":"WAKE"},{"bitOffset":10,"bitWidth":1,"description":"Parity control enable","name":"PCE"},{"bitOffset":9,"bitWidth":1,"description":"Parity selection","name":"PS"},{"bitOffset":8,"bitWidth":1,"description":"PE interrupt enable","name":"PEIE"},{"bitOffset":7,"bitWidth":1,"description":"TXE interrupt enable","name":"TXEIE"},{"bitOffset":6,"bitWidth":1,"description":"Transmission complete interrupt enable","name":"TCIE"},{"bitOffset":5,"bitWidth":1,"description":"RXNE interrupt enable","name":"RXNEIE"},{"bitOffset":4,"bitWidth":1,"description":"IDLE interrupt enable","name":"IDLEIE"},{"bitOffset":3,"bitWidth":1,"description":"Transmitter enable","name":"TE"},{"bitOffset":2,"bitWidth":1,"description":"Receiver enable","name":"RE"},{"bitOffset":1,"bitWidth":1,"description":"Receiver wakeup","name":"RWU"},{"bitOffset":0,"bitWidth":1,"description":"Send break","name":"SBK"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"Control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"LIN mode enable","name":"LINEN"},{"bitOffset":12,"bitWidth":2,"description":"STOP bits","name":"STOP"},{"bitOffset":11,"bitWidth":1,"description":"Clock enable","name":"CLKEN"},{"bitOffset":10,"bitWidth":1,"description":"Clock polarity","name":"CPOL"},{"bitOffset":9,"bitWidth":1,"description":"Clock phase","name":"CPHA"},{"bitOffset":8,"bitWidth":1,"description":"Last bit clock pulse","name":"LBCL"},{"bitOffset":6,"bitWidth":1,"description":"LIN break detection interrupt enable","name":"LBDIE"},{"bitOffset":5,"bitWidth":1,"description":"lin break detection length","name":"LBDL"},{"bitOffset":0,"bitWidth":4,"description":"Address of the USART node","name":"ADD"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"Control register 3","displayName":"CR3","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"One sample bit method enable","name":"ONEBIT"},{"bitOffset":10,"bitWidth":1,"description":"CTS interrupt enable","name":"CTSIE"},{"bitOffset":9,"bitWidth":1,"description":"CTS enable","name":"CTSE"},{"bitOffset":8,"bitWidth":1,"description":"RTS enable","name":"RTSE"},{"bitOffset":7,"bitWidth":1,"description":"DMA enable transmitter","name":"DMAT"},{"bitOffset":6,"bitWidth":1,"description":"DMA enable receiver","name":"DMAR"},{"bitOffset":5,"bitWidth":1,"description":"Smartcard mode enable","name":"SCEN"},{"bitOffset":4,"bitWidth":1,"description":"Smartcard NACK enable","name":"NACK"},{"bitOffset":3,"bitWidth":1,"description":"Half-duplex selection","name":"HDSEL"},{"bitOffset":2,"bitWidth":1,"description":"IrDA low-power","name":"IRLP"},{"bitOffset":1,"bitWidth":1,"description":"IrDA mode enable","name":"IREN"},{"bitOffset":0,"bitWidth":1,"description":"Error interrupt enable","name":"EIE"}]},"name":"CR3","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"Guard time and prescaler register","displayName":"GTPR","fields":{"field":[{"bitOffset":8,"bitWidth":8,"description":"Guard time value","name":"GT"},{"bitOffset":0,"bitWidth":8,"description":"Prescaler value","name":"PSC"}]},"name":"GTPR","resetValue":"0x0000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40004400","description":"Universal synchronous asynchronous receiver transmitter","groupName":"USART","interrupt":{"description":"USART2 global interrupt","name":"USART2","value":38},"name":"USART2","registers":{"register":[{"addressOffset":"0x0","description":"Status register","displayName":"SR","fields":{"field":[{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"CTS flag","name":"CTS"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"LIN break detection flag","name":"LBD"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Transmit data register empty","name":"TXE"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"Transmission complete","name":"TC"},{"access":"read-write","bitOffset":5,"bitWidth":1,"description":"Read data register not empty","name":"RXNE"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"IDLE line detected","name":"IDLE"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Overrun error","name":"ORE"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Noise detected flag","name":"NF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Framing error","name":"FE"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Parity error","name":"PE"}]},"name":"SR","resetValue":"0x00C00000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":9,"description":"Data value","name":"DR"}},"name":"DR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Baud rate register","displayName":"BRR","fields":{"field":[{"bitOffset":4,"bitWidth":12,"description":"mantissa of USARTDIV","name":"DIV_Mantissa"},{"bitOffset":0,"bitWidth":4,"description":"fraction of USARTDIV","name":"DIV_Fraction"}]},"name":"BRR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Oversampling mode","name":"OVER8"},{"bitOffset":13,"bitWidth":1,"description":"USART enable","name":"UE"},{"bitOffset":12,"bitWidth":1,"description":"Word length","name":"M"},{"bitOffset":11,"bitWidth":1,"description":"Wakeup method","name":"WAKE"},{"bitOffset":10,"bitWidth":1,"description":"Parity control enable","name":"PCE"},{"bitOffset":9,"bitWidth":1,"description":"Parity selection","name":"PS"},{"bitOffset":8,"bitWidth":1,"description":"PE interrupt enable","name":"PEIE"},{"bitOffset":7,"bitWidth":1,"description":"TXE interrupt enable","name":"TXEIE"},{"bitOffset":6,"bitWidth":1,"description":"Transmission complete interrupt enable","name":"TCIE"},{"bitOffset":5,"bitWidth":1,"description":"RXNE interrupt enable","name":"RXNEIE"},{"bitOffset":4,"bitWidth":1,"description":"IDLE interrupt enable","name":"IDLEIE"},{"bitOffset":3,"bitWidth":1,"description":"Transmitter enable","name":"TE"},{"bitOffset":2,"bitWidth":1,"description":"Receiver enable","name":"RE"},{"bitOffset":1,"bitWidth":1,"description":"Receiver wakeup","name":"RWU"},{"bitOffset":0,"bitWidth":1,"description":"Send break","name":"SBK"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"Control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"LIN mode enable","name":"LINEN"},{"bitOffset":12,"bitWidth":2,"description":"STOP bits","name":"STOP"},{"bitOffset":11,"bitWidth":1,"description":"Clock enable","name":"CLKEN"},{"bitOffset":10,"bitWidth":1,"description":"Clock polarity","name":"CPOL"},{"bitOffset":9,"bitWidth":1,"description":"Clock phase","name":"CPHA"},{"bitOffset":8,"bitWidth":1,"description":"Last bit clock pulse","name":"LBCL"},{"bitOffset":6,"bitWidth":1,"description":"LIN break detection interrupt enable","name":"LBDIE"},{"bitOffset":5,"bitWidth":1,"description":"lin break detection length","name":"LBDL"},{"bitOffset":0,"bitWidth":4,"description":"Address of the USART node","name":"ADD"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"Control register 3","displayName":"CR3","fields":{"field":[{"bitOffset":11,"bitWidth":1,"description":"One sample bit method enable","name":"ONEBIT"},{"bitOffset":10,"bitWidth":1,"description":"CTS interrupt enable","name":"CTSIE"},{"bitOffset":9,"bitWidth":1,"description":"CTS enable","name":"CTSE"},{"bitOffset":8,"bitWidth":1,"description":"RTS enable","name":"RTSE"},{"bitOffset":7,"bitWidth":1,"description":"DMA enable transmitter","name":"DMAT"},{"bitOffset":6,"bitWidth":1,"description":"DMA enable receiver","name":"DMAR"},{"bitOffset":5,"bitWidth":1,"description":"Smartcard mode enable","name":"SCEN"},{"bitOffset":4,"bitWidth":1,"description":"Smartcard NACK enable","name":"NACK"},{"bitOffset":3,"bitWidth":1,"description":"Half-duplex selection","name":"HDSEL"},{"bitOffset":2,"bitWidth":1,"description":"IrDA low-power","name":"IRLP"},{"bitOffset":1,"bitWidth":1,"description":"IrDA mode enable","name":"IREN"},{"bitOffset":0,"bitWidth":1,"description":"Error interrupt enable","name":"EIE"}]},"name":"CR3","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"Guard time and prescaler register","displayName":"GTPR","fields":{"field":[{"bitOffset":8,"bitWidth":8,"description":"Guard time value","name":"GT"},{"bitOffset":0,"bitWidth":8,"description":"Prescaler value","name":"PSC"}]},"name":"GTPR","resetValue":"0x0000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40007000","description":"Power control","groupName":"PWR","interrupt":{"description":"          PVD through EXTI line detection          interrupt        ","name":"PVD","value":1},"name":"PWR","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"power control register","displayName":"CR","fields":{"field":[{"bitOffset":14,"bitWidth":2,"description":"Regulator voltage scaling output selection","name":"VOS"},{"bitOffset":13,"bitWidth":1,"description":"ADCDC1","name":"ADCDC1"},{"bitOffset":9,"bitWidth":1,"description":"Flash power down in Stop mode","name":"FPDS"},{"bitOffset":8,"bitWidth":1,"description":"Disable backup domain write protection","name":"DBP"},{"bitOffset":5,"bitWidth":3,"description":"PVD level selection","name":"PLS"},{"bitOffset":4,"bitWidth":1,"description":"Power voltage detector enable","name":"PVDE"},{"bitOffset":3,"bitWidth":1,"description":"Clear standby flag","name":"CSBF"},{"bitOffset":2,"bitWidth":1,"description":"Clear wakeup flag","name":"CWUF"},{"bitOffset":1,"bitWidth":1,"description":"Power down deepsleep","name":"PDDS"},{"bitOffset":0,"bitWidth":1,"description":"Low-power deep sleep","name":"LPDS"}]},"name":"CR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x4","description":"power control/status register","displayName":"CSR","fields":{"field":[{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Wakeup flag","name":"WUF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Standby flag","name":"SBF"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"PVD output","name":"PVDO"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Backup regulator ready","name":"BRR"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"Enable WKUP pin","name":"EWUP"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"Backup regulator enable","name":"BRE"},{"access":"read-write","bitOffset":14,"bitWidth":1,"description":"Regulator voltage scaling output selection ready bit","name":"VOSRDY"}]},"name":"CSR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40005C00","description":"Inter-integrated circuit","groupName":"I2C","interrupt":[{"description":"I2C3 event interrupt","name":"I2C3_EV","value":72},{"description":"I2C3 error interrupt","name":"I2C3_ER","value":73}],"name":"I2C3","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"Control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Software reset","name":"SWRST"},{"bitOffset":13,"bitWidth":1,"description":"SMBus alert","name":"ALERT"},{"bitOffset":12,"bitWidth":1,"description":"Packet error checking","name":"PEC"},{"bitOffset":11,"bitWidth":1,"description":"Acknowledge/PEC Position (for data reception)","name":"POS"},{"bitOffset":10,"bitWidth":1,"description":"Acknowledge enable","name":"ACK"},{"bitOffset":9,"bitWidth":1,"description":"Stop generation","name":"STOP"},{"bitOffset":8,"bitWidth":1,"description":"Start generation","name":"START"},{"bitOffset":7,"bitWidth":1,"description":"Clock stretching disable (Slave mode)","name":"NOSTRETCH"},{"bitOffset":6,"bitWidth":1,"description":"General call enable","name":"ENGC"},{"bitOffset":5,"bitWidth":1,"description":"PEC enable","name":"ENPEC"},{"bitOffset":4,"bitWidth":1,"description":"ARP enable","name":"ENARP"},{"bitOffset":3,"bitWidth":1,"description":"SMBus type","name":"SMBTYPE"},{"bitOffset":1,"bitWidth":1,"description":"SMBus mode","name":"SMBUS"},{"bitOffset":0,"bitWidth":1,"description":"Peripheral enable","name":"PE"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":12,"bitWidth":1,"description":"DMA last transfer","name":"LAST"},{"bitOffset":11,"bitWidth":1,"description":"DMA requests enable","name":"DMAEN"},{"bitOffset":10,"bitWidth":1,"description":"Buffer interrupt enable","name":"ITBUFEN"},{"bitOffset":9,"bitWidth":1,"description":"Event interrupt enable","name":"ITEVTEN"},{"bitOffset":8,"bitWidth":1,"description":"Error interrupt enable","name":"ITERREN"},{"bitOffset":0,"bitWidth":6,"description":"Peripheral clock frequency","name":"FREQ"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Own address register 1","displayName":"OAR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Addressing mode (slave mode)","name":"ADDMODE"},{"bitOffset":8,"bitWidth":2,"description":"Interface address","name":"ADD10"},{"bitOffset":1,"bitWidth":7,"description":"Interface address","name":"ADD7"},{"bitOffset":0,"bitWidth":1,"description":"Interface address","name":"ADD0"}]},"name":"OAR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Own address register 2","displayName":"OAR2","fields":{"field":[{"bitOffset":1,"bitWidth":7,"description":"Interface address","name":"ADD2"},{"bitOffset":0,"bitWidth":1,"description":"Dual addressing mode enable","name":"ENDUAL"}]},"name":"OAR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"Data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":8,"description":"8-bit data register","name":"DR"}},"name":"DR","resetValue":"0x0000","size":"0x20"},{"addressOffset":"0x14","description":"Status register 1","displayName":"SR1","fields":{"field":[{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"SMBus alert","name":"SMBALERT"},{"access":"read-write","bitOffset":14,"bitWidth":1,"description":"Timeout or Tlow error","name":"TIMEOUT"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"PEC Error in reception","name":"PECERR"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"Overrun/Underrun","name":"OVR"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Acknowledge failure","name":"AF"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"Arbitration lost (master mode)","name":"ARLO"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"Bus error","name":"BERR"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Data register empty (transmitters)","name":"TxE"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Data register not empty (receivers)","name":"RxNE"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"Stop detection (slave mode)","name":"STOPF"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"10-bit header sent (Master mode)","name":"ADD10"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Byte transfer finished","name":"BTF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Address sent (master mode)/matched (slave mode)","name":"ADDR"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Start bit (Master mode)","name":"SB"}]},"name":"SR1","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"Status register 2","displayName":"SR2","fields":{"field":[{"bitOffset":8,"bitWidth":8,"description":"acket error checking register","name":"PEC"},{"bitOffset":7,"bitWidth":1,"description":"Dual flag (Slave mode)","name":"DUALF"},{"bitOffset":6,"bitWidth":1,"description":"SMBus host header (Slave mode)","name":"SMBHOST"},{"bitOffset":5,"bitWidth":1,"description":"SMBus device default address (Slave mode)","name":"SMBDEFAULT"},{"bitOffset":4,"bitWidth":1,"description":"General call address (Slave mode)","name":"GENCALL"},{"bitOffset":2,"bitWidth":1,"description":"Transmitter/receiver","name":"TRA"},{"bitOffset":1,"bitWidth":1,"description":"Bus busy","name":"BUSY"},{"bitOffset":0,"bitWidth":1,"description":"Master/slave","name":"MSL"}]},"name":"SR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"Clock control register","displayName":"CCR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"I2C master mode selection","name":"F_S"},{"bitOffset":14,"bitWidth":1,"description":"Fast mode duty cycle","name":"DUTY"},{"bitOffset":0,"bitWidth":12,"description":"Clock control register in Fast/Standard mode (Master mode)","name":"CCR"}]},"name":"CCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"TRISE register","displayName":"TRISE","fields":{"field":{"bitOffset":0,"bitWidth":6,"description":"Maximum rise time in Fast/Standard mode (Master mode)","name":"TRISE"}},"name":"TRISE","resetValue":"0x0002","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40005800","description":"Inter-integrated circuit","groupName":"I2C","interrupt":[{"description":"I2C2 event interrupt","name":"I2C2_EV","value":33},{"description":"I2C2 error interrupt","name":"I2C2_ER","value":34}],"name":"I2C2","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"Control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Software reset","name":"SWRST"},{"bitOffset":13,"bitWidth":1,"description":"SMBus alert","name":"ALERT"},{"bitOffset":12,"bitWidth":1,"description":"Packet error checking","name":"PEC"},{"bitOffset":11,"bitWidth":1,"description":"Acknowledge/PEC Position (for data reception)","name":"POS"},{"bitOffset":10,"bitWidth":1,"description":"Acknowledge enable","name":"ACK"},{"bitOffset":9,"bitWidth":1,"description":"Stop generation","name":"STOP"},{"bitOffset":8,"bitWidth":1,"description":"Start generation","name":"START"},{"bitOffset":7,"bitWidth":1,"description":"Clock stretching disable (Slave mode)","name":"NOSTRETCH"},{"bitOffset":6,"bitWidth":1,"description":"General call enable","name":"ENGC"},{"bitOffset":5,"bitWidth":1,"description":"PEC enable","name":"ENPEC"},{"bitOffset":4,"bitWidth":1,"description":"ARP enable","name":"ENARP"},{"bitOffset":3,"bitWidth":1,"description":"SMBus type","name":"SMBTYPE"},{"bitOffset":1,"bitWidth":1,"description":"SMBus mode","name":"SMBUS"},{"bitOffset":0,"bitWidth":1,"description":"Peripheral enable","name":"PE"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":12,"bitWidth":1,"description":"DMA last transfer","name":"LAST"},{"bitOffset":11,"bitWidth":1,"description":"DMA requests enable","name":"DMAEN"},{"bitOffset":10,"bitWidth":1,"description":"Buffer interrupt enable","name":"ITBUFEN"},{"bitOffset":9,"bitWidth":1,"description":"Event interrupt enable","name":"ITEVTEN"},{"bitOffset":8,"bitWidth":1,"description":"Error interrupt enable","name":"ITERREN"},{"bitOffset":0,"bitWidth":6,"description":"Peripheral clock frequency","name":"FREQ"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Own address register 1","displayName":"OAR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Addressing mode (slave mode)","name":"ADDMODE"},{"bitOffset":8,"bitWidth":2,"description":"Interface address","name":"ADD10"},{"bitOffset":1,"bitWidth":7,"description":"Interface address","name":"ADD7"},{"bitOffset":0,"bitWidth":1,"description":"Interface address","name":"ADD0"}]},"name":"OAR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Own address register 2","displayName":"OAR2","fields":{"field":[{"bitOffset":1,"bitWidth":7,"description":"Interface address","name":"ADD2"},{"bitOffset":0,"bitWidth":1,"description":"Dual addressing mode enable","name":"ENDUAL"}]},"name":"OAR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"Data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":8,"description":"8-bit data register","name":"DR"}},"name":"DR","resetValue":"0x0000","size":"0x20"},{"addressOffset":"0x14","description":"Status register 1","displayName":"SR1","fields":{"field":[{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"SMBus alert","name":"SMBALERT"},{"access":"read-write","bitOffset":14,"bitWidth":1,"description":"Timeout or Tlow error","name":"TIMEOUT"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"PEC Error in reception","name":"PECERR"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"Overrun/Underrun","name":"OVR"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Acknowledge failure","name":"AF"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"Arbitration lost (master mode)","name":"ARLO"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"Bus error","name":"BERR"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Data register empty (transmitters)","name":"TxE"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Data register not empty (receivers)","name":"RxNE"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"Stop detection (slave mode)","name":"STOPF"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"10-bit header sent (Master mode)","name":"ADD10"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Byte transfer finished","name":"BTF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Address sent (master mode)/matched (slave mode)","name":"ADDR"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Start bit (Master mode)","name":"SB"}]},"name":"SR1","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"Status register 2","displayName":"SR2","fields":{"field":[{"bitOffset":8,"bitWidth":8,"description":"acket error checking register","name":"PEC"},{"bitOffset":7,"bitWidth":1,"description":"Dual flag (Slave mode)","name":"DUALF"},{"bitOffset":6,"bitWidth":1,"description":"SMBus host header (Slave mode)","name":"SMBHOST"},{"bitOffset":5,"bitWidth":1,"description":"SMBus device default address (Slave mode)","name":"SMBDEFAULT"},{"bitOffset":4,"bitWidth":1,"description":"General call address (Slave mode)","name":"GENCALL"},{"bitOffset":2,"bitWidth":1,"description":"Transmitter/receiver","name":"TRA"},{"bitOffset":1,"bitWidth":1,"description":"Bus busy","name":"BUSY"},{"bitOffset":0,"bitWidth":1,"description":"Master/slave","name":"MSL"}]},"name":"SR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"Clock control register","displayName":"CCR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"I2C master mode selection","name":"F_S"},{"bitOffset":14,"bitWidth":1,"description":"Fast mode duty cycle","name":"DUTY"},{"bitOffset":0,"bitWidth":12,"description":"Clock control register in Fast/Standard mode (Master mode)","name":"CCR"}]},"name":"CCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"TRISE register","displayName":"TRISE","fields":{"field":{"bitOffset":0,"bitWidth":6,"description":"Maximum rise time in Fast/Standard mode (Master mode)","name":"TRISE"}},"name":"TRISE","resetValue":"0x0002","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40005400","description":"Inter-integrated circuit","groupName":"I2C","interrupt":[{"description":"I2C1 event interrupt","name":"I2C1_EV","value":31},{"description":"I2C1 error interrupt","name":"I2C1_ER","value":32}],"name":"I2C1","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"Control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Software reset","name":"SWRST"},{"bitOffset":13,"bitWidth":1,"description":"SMBus alert","name":"ALERT"},{"bitOffset":12,"bitWidth":1,"description":"Packet error checking","name":"PEC"},{"bitOffset":11,"bitWidth":1,"description":"Acknowledge/PEC Position (for data reception)","name":"POS"},{"bitOffset":10,"bitWidth":1,"description":"Acknowledge enable","name":"ACK"},{"bitOffset":9,"bitWidth":1,"description":"Stop generation","name":"STOP"},{"bitOffset":8,"bitWidth":1,"description":"Start generation","name":"START"},{"bitOffset":7,"bitWidth":1,"description":"Clock stretching disable (Slave mode)","name":"NOSTRETCH"},{"bitOffset":6,"bitWidth":1,"description":"General call enable","name":"ENGC"},{"bitOffset":5,"bitWidth":1,"description":"PEC enable","name":"ENPEC"},{"bitOffset":4,"bitWidth":1,"description":"ARP enable","name":"ENARP"},{"bitOffset":3,"bitWidth":1,"description":"SMBus type","name":"SMBTYPE"},{"bitOffset":1,"bitWidth":1,"description":"SMBus mode","name":"SMBUS"},{"bitOffset":0,"bitWidth":1,"description":"Peripheral enable","name":"PE"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":12,"bitWidth":1,"description":"DMA last transfer","name":"LAST"},{"bitOffset":11,"bitWidth":1,"description":"DMA requests enable","name":"DMAEN"},{"bitOffset":10,"bitWidth":1,"description":"Buffer interrupt enable","name":"ITBUFEN"},{"bitOffset":9,"bitWidth":1,"description":"Event interrupt enable","name":"ITEVTEN"},{"bitOffset":8,"bitWidth":1,"description":"Error interrupt enable","name":"ITERREN"},{"bitOffset":0,"bitWidth":6,"description":"Peripheral clock frequency","name":"FREQ"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Own address register 1","displayName":"OAR1","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Addressing mode (slave mode)","name":"ADDMODE"},{"bitOffset":8,"bitWidth":2,"description":"Interface address","name":"ADD10"},{"bitOffset":1,"bitWidth":7,"description":"Interface address","name":"ADD7"},{"bitOffset":0,"bitWidth":1,"description":"Interface address","name":"ADD0"}]},"name":"OAR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Own address register 2","displayName":"OAR2","fields":{"field":[{"bitOffset":1,"bitWidth":7,"description":"Interface address","name":"ADD2"},{"bitOffset":0,"bitWidth":1,"description":"Dual addressing mode enable","name":"ENDUAL"}]},"name":"OAR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"Data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":8,"description":"8-bit data register","name":"DR"}},"name":"DR","resetValue":"0x0000","size":"0x20"},{"addressOffset":"0x14","description":"Status register 1","displayName":"SR1","fields":{"field":[{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"SMBus alert","name":"SMBALERT"},{"access":"read-write","bitOffset":14,"bitWidth":1,"description":"Timeout or Tlow error","name":"TIMEOUT"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"PEC Error in reception","name":"PECERR"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"Overrun/Underrun","name":"OVR"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Acknowledge failure","name":"AF"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"Arbitration lost (master mode)","name":"ARLO"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"Bus error","name":"BERR"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Data register empty (transmitters)","name":"TxE"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Data register not empty (receivers)","name":"RxNE"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"Stop detection (slave mode)","name":"STOPF"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"10-bit header sent (Master mode)","name":"ADD10"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Byte transfer finished","name":"BTF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Address sent (master mode)/matched (slave mode)","name":"ADDR"},{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Start bit (Master mode)","name":"SB"}]},"name":"SR1","resetValue":"0x0000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"Status register 2","displayName":"SR2","fields":{"field":[{"bitOffset":8,"bitWidth":8,"description":"acket error checking register","name":"PEC"},{"bitOffset":7,"bitWidth":1,"description":"Dual flag (Slave mode)","name":"DUALF"},{"bitOffset":6,"bitWidth":1,"description":"SMBus host header (Slave mode)","name":"SMBHOST"},{"bitOffset":5,"bitWidth":1,"description":"SMBus device default address (Slave mode)","name":"SMBDEFAULT"},{"bitOffset":4,"bitWidth":1,"description":"General call address (Slave mode)","name":"GENCALL"},{"bitOffset":2,"bitWidth":1,"description":"Transmitter/receiver","name":"TRA"},{"bitOffset":1,"bitWidth":1,"description":"Bus busy","name":"BUSY"},{"bitOffset":0,"bitWidth":1,"description":"Master/slave","name":"MSL"}]},"name":"SR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"Clock control register","displayName":"CCR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"I2C master mode selection","name":"F_S"},{"bitOffset":14,"bitWidth":1,"description":"Fast mode duty cycle","name":"DUTY"},{"bitOffset":0,"bitWidth":12,"description":"Clock control register in Fast/Standard mode (Master mode)","name":"CCR"}]},"name":"CCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"TRISE register","displayName":"TRISE","fields":{"field":{"bitOffset":0,"bitWidth":6,"description":"Maximum rise time in Fast/Standard mode (Master mode)","name":"TRISE"}},"name":"TRISE","resetValue":"0x0002","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40003000","description":"Independent watchdog","groupName":"IWDG","name":"IWDG","registers":{"register":[{"access":"write-only","addressOffset":"0x0","description":"Key register","displayName":"KR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Key value","name":"KEY"}},"name":"KR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Prescaler register","displayName":"PR","fields":{"field":{"bitOffset":0,"bitWidth":3,"description":"Prescaler divider","name":"PR"}},"name":"PR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Reload register","displayName":"RLR","fields":{"field":{"bitOffset":0,"bitWidth":12,"description":"Watchdog counter reload value","name":"RL"}},"name":"RLR","resetValue":"0x00000FFF","size":"0x20"},{"access":"read-only","addressOffset":"0xC","description":"Status register","displayName":"SR","fields":{"field":[{"bitOffset":1,"bitWidth":1,"description":"Watchdog counter reload value update","name":"RVU"},{"bitOffset":0,"bitWidth":1,"description":"Watchdog prescaler value update","name":"PVU"}]},"name":"SR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40002C00","description":"Window watchdog","groupName":"WWDG","interrupt":{"description":"Window Watchdog interrupt","name":"WWDG","value":0},"name":"WWDG","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"Control register","displayName":"CR","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Activation bit","name":"WDGA"},{"bitOffset":0,"bitWidth":7,"description":"7-bit counter (MSB to LSB)","name":"T"}]},"name":"CR","resetValue":"0x7F","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Configuration register","displayName":"CFR","fields":{"field":[{"bitOffset":9,"bitWidth":1,"description":"Early wakeup interrupt","name":"EWI"},{"bitOffset":8,"bitWidth":1,"description":"Timer base","name":"WDGTB1"},{"bitOffset":7,"bitWidth":1,"description":"Timer base","name":"WDGTB0"},{"bitOffset":0,"bitWidth":7,"description":"7-bit window value","name":"W"}]},"name":"CFR","resetValue":"0x7F","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Status register","displayName":"SR","fields":{"field":{"bitOffset":0,"bitWidth":1,"description":"Early wakeup interrupt flag","name":"EWIF"}},"name":"SR","resetValue":"0x00","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40002800","description":"Real-time clock","groupName":"RTC","interrupt":[{"description":"          RTC Wakeup interrupt through the EXTI          line        ","name":"RTC_WKUP","value":3},{"description":"          RTC Alarms (A and B) through EXTI line          interrupt        ","name":"RTC_Alarm","value":41}],"name":"RTC","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"time register","displayName":"TR","fields":{"field":[{"bitOffset":22,"bitWidth":1,"description":"AM/PM notation","name":"PM"},{"bitOffset":20,"bitWidth":2,"description":"Hour tens in BCD format","name":"HT"},{"bitOffset":16,"bitWidth":4,"description":"Hour units in BCD format","name":"HU"},{"bitOffset":12,"bitWidth":3,"description":"Minute tens in BCD format","name":"MNT"},{"bitOffset":8,"bitWidth":4,"description":"Minute units in BCD format","name":"MNU"},{"bitOffset":4,"bitWidth":3,"description":"Second tens in BCD format","name":"ST"},{"bitOffset":0,"bitWidth":4,"description":"Second units in BCD format","name":"SU"}]},"name":"TR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"date register","displayName":"DR","fields":{"field":[{"bitOffset":20,"bitWidth":4,"description":"Year tens in BCD format","name":"YT"},{"bitOffset":16,"bitWidth":4,"description":"Year units in BCD format","name":"YU"},{"bitOffset":13,"bitWidth":3,"description":"Week day units","name":"WDU"},{"bitOffset":12,"bitWidth":1,"description":"Month tens in BCD format","name":"MT"},{"bitOffset":8,"bitWidth":4,"description":"Month units in BCD format","name":"MU"},{"bitOffset":4,"bitWidth":2,"description":"Date tens in BCD format","name":"DT"},{"bitOffset":0,"bitWidth":4,"description":"Date units in BCD format","name":"DU"}]},"name":"DR","resetValue":"0x00002101","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"control register","displayName":"CR","fields":{"field":[{"bitOffset":23,"bitWidth":1,"description":"Calibration output enable","name":"COE"},{"bitOffset":21,"bitWidth":2,"description":"Output selection","name":"OSEL"},{"bitOffset":20,"bitWidth":1,"description":"Output polarity","name":"POL"},{"bitOffset":19,"bitWidth":1,"description":"Calibration Output selection","name":"COSEL"},{"bitOffset":18,"bitWidth":1,"description":"Backup","name":"BKP"},{"bitOffset":17,"bitWidth":1,"description":"Subtract 1 hour (winter time change)","name":"SUB1H"},{"bitOffset":16,"bitWidth":1,"description":"Add 1 hour (summer time change)","name":"ADD1H"},{"bitOffset":15,"bitWidth":1,"description":"Time-stamp interrupt enable","name":"TSIE"},{"bitOffset":14,"bitWidth":1,"description":"Wakeup timer interrupt enable","name":"WUTIE"},{"bitOffset":13,"bitWidth":1,"description":"Alarm B interrupt enable","name":"ALRBIE"},{"bitOffset":12,"bitWidth":1,"description":"Alarm A interrupt enable","name":"ALRAIE"},{"bitOffset":11,"bitWidth":1,"description":"Time stamp enable","name":"TSE"},{"bitOffset":10,"bitWidth":1,"description":"Wakeup timer enable","name":"WUTE"},{"bitOffset":9,"bitWidth":1,"description":"Alarm B enable","name":"ALRBE"},{"bitOffset":8,"bitWidth":1,"description":"Alarm A enable","name":"ALRAE"},{"bitOffset":7,"bitWidth":1,"description":"Coarse digital calibration enable","name":"DCE"},{"bitOffset":6,"bitWidth":1,"description":"Hour format","name":"FMT"},{"bitOffset":5,"bitWidth":1,"description":"Bypass the shadow registers","name":"BYPSHAD"},{"bitOffset":4,"bitWidth":1,"description":"Reference clock detection enable (50 or 60 Hz)","name":"REFCKON"},{"bitOffset":3,"bitWidth":1,"description":"Time-stamp event active edge","name":"TSEDGE"},{"bitOffset":0,"bitWidth":3,"description":"Wakeup clock selection","name":"WCKSEL"}]},"name":"CR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0xC","description":"initialization and status register","displayName":"ISR","fields":{"field":[{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Alarm A write flag","name":"ALRAWF"},{"access":"read-only","bitOffset":1,"bitWidth":1,"description":"Alarm B write flag","name":"ALRBWF"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Wakeup timer write flag","name":"WUTWF"},{"access":"read-write","bitOffset":3,"bitWidth":1,"description":"Shift operation pending","name":"SHPF"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"Initialization status flag","name":"INITS"},{"access":"read-write","bitOffset":5,"bitWidth":1,"description":"Registers synchronization flag","name":"RSF"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Initialization flag","name":"INITF"},{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"Initialization mode","name":"INIT"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"Alarm A flag","name":"ALRAF"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"Alarm B flag","name":"ALRBF"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Wakeup timer flag","name":"WUTF"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"Time-stamp flag","name":"TSF"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"Time-stamp overflow flag","name":"TSOVF"},{"access":"read-write","bitOffset":13,"bitWidth":1,"description":"Tamper detection flag","name":"TAMP1F"},{"access":"read-write","bitOffset":14,"bitWidth":1,"description":"TAMPER2 detection flag","name":"TAMP2F"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"Recalibration pending Flag","name":"RECALPF"}]},"name":"ISR","resetValue":"0x00000007","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"prescaler register","displayName":"PRER","fields":{"field":[{"bitOffset":16,"bitWidth":7,"description":"Asynchronous prescaler factor","name":"PREDIV_A"},{"bitOffset":0,"bitWidth":15,"description":"Synchronous prescaler factor","name":"PREDIV_S"}]},"name":"PRER","resetValue":"0x007F00FF","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"wakeup timer register","displayName":"WUTR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Wakeup auto-reload value bits","name":"WUT"}},"name":"WUTR","resetValue":"0x0000FFFF","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"calibration register","displayName":"CALIBR","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Digital calibration sign","name":"DCS"},{"bitOffset":0,"bitWidth":5,"description":"Digital calibration","name":"DC"}]},"name":"CALIBR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"alarm A register","displayName":"ALRMAR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Alarm A date mask","name":"MSK4"},{"bitOffset":30,"bitWidth":1,"description":"Week day selection","name":"WDSEL"},{"bitOffset":28,"bitWidth":2,"description":"Date tens in BCD format","name":"DT"},{"bitOffset":24,"bitWidth":4,"description":"Date units or day in BCD format","name":"DU"},{"bitOffset":23,"bitWidth":1,"description":"Alarm A hours mask","name":"MSK3"},{"bitOffset":22,"bitWidth":1,"description":"AM/PM notation","name":"PM"},{"bitOffset":20,"bitWidth":2,"description":"Hour tens in BCD format","name":"HT"},{"bitOffset":16,"bitWidth":4,"description":"Hour units in BCD format","name":"HU"},{"bitOffset":15,"bitWidth":1,"description":"Alarm A minutes mask","name":"MSK2"},{"bitOffset":12,"bitWidth":3,"description":"Minute tens in BCD format","name":"MNT"},{"bitOffset":8,"bitWidth":4,"description":"Minute units in BCD format","name":"MNU"},{"bitOffset":7,"bitWidth":1,"description":"Alarm A seconds mask","name":"MSK1"},{"bitOffset":4,"bitWidth":3,"description":"Second tens in BCD format","name":"ST"},{"bitOffset":0,"bitWidth":4,"description":"Second units in BCD format","name":"SU"}]},"name":"ALRMAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"alarm B register","displayName":"ALRMBR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Alarm B date mask","name":"MSK4"},{"bitOffset":30,"bitWidth":1,"description":"Week day selection","name":"WDSEL"},{"bitOffset":28,"bitWidth":2,"description":"Date tens in BCD format","name":"DT"},{"bitOffset":24,"bitWidth":4,"description":"Date units or day in BCD format","name":"DU"},{"bitOffset":23,"bitWidth":1,"description":"Alarm B hours mask","name":"MSK3"},{"bitOffset":22,"bitWidth":1,"description":"AM/PM notation","name":"PM"},{"bitOffset":20,"bitWidth":2,"description":"Hour tens in BCD format","name":"HT"},{"bitOffset":16,"bitWidth":4,"description":"Hour units in BCD format","name":"HU"},{"bitOffset":15,"bitWidth":1,"description":"Alarm B minutes mask","name":"MSK2"},{"bitOffset":12,"bitWidth":3,"description":"Minute tens in BCD format","name":"MNT"},{"bitOffset":8,"bitWidth":4,"description":"Minute units in BCD format","name":"MNU"},{"bitOffset":7,"bitWidth":1,"description":"Alarm B seconds mask","name":"MSK1"},{"bitOffset":4,"bitWidth":3,"description":"Second tens in BCD format","name":"ST"},{"bitOffset":0,"bitWidth":4,"description":"Second units in BCD format","name":"SU"}]},"name":"ALRMBR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x24","description":"write protection register","displayName":"WPR","fields":{"field":{"bitOffset":0,"bitWidth":8,"description":"Write protection key","name":"KEY"}},"name":"WPR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x28","description":"sub second register","displayName":"SSR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Sub second value","name":"SS"}},"name":"SSR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x2C","description":"shift control register","displayName":"SHIFTR","fields":{"field":[{"bitOffset":31,"bitWidth":1,"description":"Add one second","name":"ADD1S"},{"bitOffset":0,"bitWidth":15,"description":"Subtract a fraction of a second","name":"SUBFS"}]},"name":"SHIFTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x30","description":"time stamp time register","displayName":"TSTR","fields":{"field":[{"bitOffset":22,"bitWidth":1,"description":"AM/PM notation","name":"PM"},{"bitOffset":20,"bitWidth":2,"description":"Hour tens in BCD format","name":"HT"},{"bitOffset":16,"bitWidth":4,"description":"Hour units in BCD format","name":"HU"},{"bitOffset":12,"bitWidth":3,"description":"Minute tens in BCD format","name":"MNT"},{"bitOffset":8,"bitWidth":4,"description":"Minute units in BCD format","name":"MNU"},{"bitOffset":4,"bitWidth":3,"description":"Second tens in BCD format","name":"ST"},{"bitOffset":0,"bitWidth":4,"description":"Second units in BCD format","name":"SU"}]},"name":"TSTR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x34","description":"time stamp date register","displayName":"TSDR","fields":{"field":[{"bitOffset":13,"bitWidth":3,"description":"Week day units","name":"WDU"},{"bitOffset":12,"bitWidth":1,"description":"Month tens in BCD format","name":"MT"},{"bitOffset":8,"bitWidth":4,"description":"Month units in BCD format","name":"MU"},{"bitOffset":4,"bitWidth":2,"description":"Date tens in BCD format","name":"DT"},{"bitOffset":0,"bitWidth":4,"description":"Date units in BCD format","name":"DU"}]},"name":"TSDR","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x38","description":"timestamp sub second register","displayName":"TSSSR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Sub second value","name":"SS"}},"name":"TSSSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"calibration register","displayName":"CALR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Increase frequency of RTC by 488.5 ppm","name":"CALP"},{"bitOffset":14,"bitWidth":1,"description":"Use an 8-second calibration cycle period","name":"CALW8"},{"bitOffset":13,"bitWidth":1,"description":"Use a 16-second calibration cycle period","name":"CALW16"},{"bitOffset":0,"bitWidth":9,"description":"Calibration minus","name":"CALM"}]},"name":"CALR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"tamper and alternate function configuration register","displayName":"TAFCR","fields":{"field":[{"bitOffset":18,"bitWidth":1,"description":"AFO_ALARM output type","name":"ALARMOUTTYPE"},{"bitOffset":17,"bitWidth":1,"description":"TIMESTAMP mapping","name":"TSINSEL"},{"bitOffset":16,"bitWidth":1,"description":"TAMPER1 mapping","name":"TAMP1INSEL"},{"bitOffset":15,"bitWidth":1,"description":"TAMPER pull-up disable","name":"TAMPPUDIS"},{"bitOffset":13,"bitWidth":2,"description":"Tamper precharge duration","name":"TAMPPRCH"},{"bitOffset":11,"bitWidth":2,"description":"Tamper filter count","name":"TAMPFLT"},{"bitOffset":8,"bitWidth":3,"description":"Tamper sampling frequency","name":"TAMPFREQ"},{"bitOffset":7,"bitWidth":1,"description":"Activate timestamp on tamper detection event","name":"TAMPTS"},{"bitOffset":4,"bitWidth":1,"description":"Active level for tamper 2","name":"TAMP2TRG"},{"bitOffset":3,"bitWidth":1,"description":"Tamper 2 detection enable","name":"TAMP2E"},{"bitOffset":2,"bitWidth":1,"description":"Tamper interrupt enable","name":"TAMPIE"},{"bitOffset":1,"bitWidth":1,"description":"Active level for tamper 1","name":"TAMP1TRG"},{"bitOffset":0,"bitWidth":1,"description":"Tamper 1 detection enable","name":"TAMP1E"}]},"name":"TAFCR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x44","description":"alarm A sub second register","displayName":"ALRMASSR","fields":{"field":[{"bitOffset":24,"bitWidth":4,"description":"Mask the most-significant bits starting at this bit","name":"MASKSS"},{"bitOffset":0,"bitWidth":15,"description":"Sub seconds value","name":"SS"}]},"name":"ALRMASSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x48","description":"alarm B sub second register","displayName":"ALRMBSSR","fields":{"field":[{"bitOffset":24,"bitWidth":4,"description":"Mask the most-significant bits starting at this bit","name":"MASKSS"},{"bitOffset":0,"bitWidth":15,"description":"Sub seconds value","name":"SS"}]},"name":"ALRMBSSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x50","description":"backup register","displayName":"BKP0R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP0R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x54","description":"backup register","displayName":"BKP1R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP1R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x58","description":"backup register","displayName":"BKP2R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP2R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x5C","description":"backup register","displayName":"BKP3R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP3R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x60","description":"backup register","displayName":"BKP4R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP4R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x64","description":"backup register","displayName":"BKP5R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP5R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x68","description":"backup register","displayName":"BKP6R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP6R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x6C","description":"backup register","displayName":"BKP7R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP7R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x70","description":"backup register","displayName":"BKP8R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP8R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x74","description":"backup register","displayName":"BKP9R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP9R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x78","description":"backup register","displayName":"BKP10R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP10R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x7C","description":"backup register","displayName":"BKP11R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP11R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x80","description":"backup register","displayName":"BKP12R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP12R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x84","description":"backup register","displayName":"BKP13R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP13R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x88","description":"backup register","displayName":"BKP14R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP14R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8C","description":"backup register","displayName":"BKP15R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP15R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x90","description":"backup register","displayName":"BKP16R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP16R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x94","description":"backup register","displayName":"BKP17R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP17R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x98","description":"backup register","displayName":"BKP18R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP18R","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x9C","description":"backup register","displayName":"BKP19R","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"BKP","name":"BKP"}},"name":"BKP19R","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40010000","description":"Advanced-timers","groupName":"TIM","interrupt":[{"description":"          TIM1 Break interrupt and TIM9 global          interrupt        ","name":"TIM1_BRK_TIM9","value":24},{"description":"          TIM1 Update interrupt and TIM10 global          interrupt        ","name":"TIM1_UP_TIM10","value":25},{"description":"          TIM1 Trigger and Commutation interrupts and          TIM11 global interrupt        ","name":"TIM1_TRG_COM_TIM11","value":26},{"description":"TIM1 Capture Compare interrupt","name":"TIM1_CC","value":27}],"name":"TIM1","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":8,"bitWidth":2,"description":"Clock division","name":"CKD"},{"bitOffset":7,"bitWidth":1,"description":"Auto-reload preload enable","name":"ARPE"},{"bitOffset":5,"bitWidth":2,"description":"Center-aligned mode selection","name":"CMS"},{"bitOffset":4,"bitWidth":1,"description":"Direction","name":"DIR"},{"bitOffset":3,"bitWidth":1,"description":"One-pulse mode","name":"OPM"},{"bitOffset":2,"bitWidth":1,"description":"Update request source","name":"URS"},{"bitOffset":1,"bitWidth":1,"description":"Update disable","name":"UDIS"},{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"CEN"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"Output Idle state 4","name":"OIS4"},{"bitOffset":13,"bitWidth":1,"description":"Output Idle state 3","name":"OIS3N"},{"bitOffset":12,"bitWidth":1,"description":"Output Idle state 3","name":"OIS3"},{"bitOffset":11,"bitWidth":1,"description":"Output Idle state 2","name":"OIS2N"},{"bitOffset":10,"bitWidth":1,"description":"Output Idle state 2","name":"OIS2"},{"bitOffset":9,"bitWidth":1,"description":"Output Idle state 1","name":"OIS1N"},{"bitOffset":8,"bitWidth":1,"description":"Output Idle state 1","name":"OIS1"},{"bitOffset":7,"bitWidth":1,"description":"TI1 selection","name":"TI1S"},{"bitOffset":4,"bitWidth":3,"description":"Master mode selection","name":"MMS"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare DMA selection","name":"CCDS"},{"bitOffset":2,"bitWidth":1,"description":"Capture/compare control update selection","name":"CCUS"},{"bitOffset":0,"bitWidth":1,"description":"Capture/compare preloaded control","name":"CCPC"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"slave mode control register","displayName":"SMCR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"External trigger polarity","name":"ETP"},{"bitOffset":14,"bitWidth":1,"description":"External clock enable","name":"ECE"},{"bitOffset":12,"bitWidth":2,"description":"External trigger prescaler","name":"ETPS"},{"bitOffset":8,"bitWidth":4,"description":"External trigger filter","name":"ETF"},{"bitOffset":7,"bitWidth":1,"description":"Master/Slave mode","name":"MSM"},{"bitOffset":4,"bitWidth":3,"description":"Trigger selection","name":"TS"},{"bitOffset":0,"bitWidth":3,"description":"Slave mode selection","name":"SMS"}]},"name":"SMCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"DMA/Interrupt enable register","displayName":"DIER","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"Trigger DMA request enable","name":"TDE"},{"bitOffset":13,"bitWidth":1,"description":"COM DMA request enable","name":"COMDE"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 DMA request enable","name":"CC4DE"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 DMA request enable","name":"CC3DE"},{"bitOffset":10,"bitWidth":1,"description":"Capture/Compare 2 DMA request enable","name":"CC2DE"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 DMA request enable","name":"CC1DE"},{"bitOffset":8,"bitWidth":1,"description":"Update DMA request enable","name":"UDE"},{"bitOffset":7,"bitWidth":1,"description":"Break interrupt enable","name":"BIE"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt enable","name":"TIE"},{"bitOffset":5,"bitWidth":1,"description":"COM interrupt enable","name":"COMIE"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt enable","name":"CC4IE"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt enable","name":"CC3IE"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt enable","name":"CC2IE"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 interrupt enable","name":"CC1IE"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt enable","name":"UIE"}]},"name":"DIER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 overcapture flag","name":"CC4OF"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 overcapture flag","name":"CC3OF"},{"bitOffset":10,"bitWidth":1,"description":"Capture/compare 2 overcapture flag","name":"CC2OF"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 overcapture flag","name":"CC1OF"},{"bitOffset":7,"bitWidth":1,"description":"Break interrupt flag","name":"BIF"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt flag","name":"TIF"},{"bitOffset":5,"bitWidth":1,"description":"COM interrupt flag","name":"COMIF"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt flag","name":"CC4IF"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt flag","name":"CC3IF"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt flag","name":"CC2IF"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 interrupt flag","name":"CC1IF"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt flag","name":"UIF"}]},"name":"SR","resetValue":"0x0000","size":"0x20"},{"access":"write-only","addressOffset":"0x14","description":"event generation register","displayName":"EGR","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Break generation","name":"BG"},{"bitOffset":6,"bitWidth":1,"description":"Trigger generation","name":"TG"},{"bitOffset":5,"bitWidth":1,"description":"Capture/Compare control update generation","name":"COMG"},{"bitOffset":4,"bitWidth":1,"description":"Capture/compare 4 generation","name":"CC4G"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare 3 generation","name":"CC3G"},{"bitOffset":2,"bitWidth":1,"description":"Capture/compare 2 generation","name":"CC2G"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 generation","name":"CC1G"},{"bitOffset":0,"bitWidth":1,"description":"Update generation","name":"UG"}]},"name":"EGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"capture/compare mode register 1 (output mode)","displayName":"CCMR1_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Output Compare 2 clear enable","name":"OC2CE"},{"bitOffset":12,"bitWidth":3,"description":"Output Compare 2 mode","name":"OC2M"},{"bitOffset":11,"bitWidth":1,"description":"Output Compare 2 preload enable","name":"OC2PE"},{"bitOffset":10,"bitWidth":1,"description":"Output Compare 2 fast enable","name":"OC2FE"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 2 selection","name":"CC2S"},{"bitOffset":7,"bitWidth":1,"description":"Output Compare 1 clear enable","name":"OC1CE"},{"bitOffset":4,"bitWidth":3,"description":"Output Compare 1 mode","name":"OC1M"},{"bitOffset":3,"bitWidth":1,"description":"Output Compare 1 preload enable","name":"OC1PE"},{"bitOffset":2,"bitWidth":1,"description":"Output Compare 1 fast enable","name":"OC1FE"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","alternateRegister":"CCMR1_Output","description":"capture/compare mode register 1 (input mode)","displayName":"CCMR1_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 2 filter","name":"IC2F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 2 prescaler","name":"IC2PCS"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 2 selection","name":"CC2S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 1 filter","name":"IC1F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 1 prescaler","name":"ICPCS"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"capture/compare mode register 2 (output mode)","displayName":"CCMR2_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Output compare 4 clear enable","name":"OC4CE"},{"bitOffset":12,"bitWidth":3,"description":"Output compare 4 mode","name":"OC4M"},{"bitOffset":11,"bitWidth":1,"description":"Output compare 4 preload enable","name":"OC4PE"},{"bitOffset":10,"bitWidth":1,"description":"Output compare 4 fast enable","name":"OC4FE"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 4 selection","name":"CC4S"},{"bitOffset":7,"bitWidth":1,"description":"Output compare 3 clear enable","name":"OC3CE"},{"bitOffset":4,"bitWidth":3,"description":"Output compare 3 mode","name":"OC3M"},{"bitOffset":3,"bitWidth":1,"description":"Output compare 3 preload enable","name":"OC3PE"},{"bitOffset":2,"bitWidth":1,"description":"Output compare 3 fast enable","name":"OC3FE"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 3 selection","name":"CC3S"}]},"name":"CCMR2_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","alternateRegister":"CCMR2_Output","description":"capture/compare mode register 2 (input mode)","displayName":"CCMR2_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 4 filter","name":"IC4F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 4 prescaler","name":"IC4PSC"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 4 selection","name":"CC4S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 3 filter","name":"IC3F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 3 prescaler","name":"IC3PSC"},{"bitOffset":0,"bitWidth":2,"description":"Capture/compare 3 selection","name":"CC3S"}]},"name":"CCMR2_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"capture/compare enable register","displayName":"CCER","fields":{"field":[{"bitOffset":13,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC4P"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 output enable","name":"CC4E"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3NP"},{"bitOffset":10,"bitWidth":1,"description":"Capture/Compare 3 complementary output enable","name":"CC3NE"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3P"},{"bitOffset":8,"bitWidth":1,"description":"Capture/Compare 3 output enable","name":"CC3E"},{"bitOffset":7,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2NP"},{"bitOffset":6,"bitWidth":1,"description":"Capture/Compare 2 complementary output enable","name":"CC2NE"},{"bitOffset":5,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2P"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 2 output enable","name":"CC2E"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1NP"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 1 complementary output enable","name":"CC1NE"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1P"},{"bitOffset":0,"bitWidth":1,"description":"Capture/Compare 1 output enable","name":"CC1E"}]},"name":"CCER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"counter","displayName":"CNT","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"counter value","name":"CNT"}},"name":"CNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"prescaler","displayName":"PSC","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Prescaler value","name":"PSC"}},"name":"PSC","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"auto-reload register","displayName":"ARR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Auto-reload value","name":"ARR"}},"name":"ARR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"capture/compare register 1","displayName":"CCR1","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Capture/Compare 1 value","name":"CCR1"}},"name":"CCR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"capture/compare register 2","displayName":"CCR2","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Capture/Compare 2 value","name":"CCR2"}},"name":"CCR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"capture/compare register 3","displayName":"CCR3","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Capture/Compare value","name":"CCR3"}},"name":"CCR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"capture/compare register 4","displayName":"CCR4","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Capture/Compare value","name":"CCR4"}},"name":"CCR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x48","description":"DMA control register","displayName":"DCR","fields":{"field":[{"bitOffset":8,"bitWidth":5,"description":"DMA burst length","name":"DBL"},{"bitOffset":0,"bitWidth":5,"description":"DMA base address","name":"DBA"}]},"name":"DCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4C","description":"DMA address for full transfer","displayName":"DMAR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"DMA register for burst accesses","name":"DMAB"}},"name":"DMAR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x30","description":"repetition counter register","displayName":"RCR","fields":{"field":{"bitOffset":0,"bitWidth":8,"description":"Repetition counter value","name":"REP"}},"name":"RCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x44","description":"break and dead-time register","displayName":"BDTR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Main output enable","name":"MOE"},{"bitOffset":14,"bitWidth":1,"description":"Automatic output enable","name":"AOE"},{"bitOffset":13,"bitWidth":1,"description":"Break polarity","name":"BKP"},{"bitOffset":12,"bitWidth":1,"description":"Break enable","name":"BKE"},{"bitOffset":11,"bitWidth":1,"description":"Off-state selection for Run mode","name":"OSSR"},{"bitOffset":10,"bitWidth":1,"description":"Off-state selection for Idle mode","name":"OSSI"},{"bitOffset":8,"bitWidth":2,"description":"Lock configuration","name":"LOCK"},{"bitOffset":0,"bitWidth":8,"description":"Dead-time generator setup","name":"DTG"}]},"name":"BDTR","resetValue":"0x0000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40000000","description":"General purpose timers","groupName":"TIM","interrupt":{"description":"TIM2 global interrupt","name":"TIM2","value":28},"name":"TIM2","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":8,"bitWidth":2,"description":"Clock division","name":"CKD"},{"bitOffset":7,"bitWidth":1,"description":"Auto-reload preload enable","name":"ARPE"},{"bitOffset":5,"bitWidth":2,"description":"Center-aligned mode selection","name":"CMS"},{"bitOffset":4,"bitWidth":1,"description":"Direction","name":"DIR"},{"bitOffset":3,"bitWidth":1,"description":"One-pulse mode","name":"OPM"},{"bitOffset":2,"bitWidth":1,"description":"Update request source","name":"URS"},{"bitOffset":1,"bitWidth":1,"description":"Update disable","name":"UDIS"},{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"CEN"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"TI1 selection","name":"TI1S"},{"bitOffset":4,"bitWidth":3,"description":"Master mode selection","name":"MMS"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare DMA selection","name":"CCDS"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"slave mode control register","displayName":"SMCR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"External trigger polarity","name":"ETP"},{"bitOffset":14,"bitWidth":1,"description":"External clock enable","name":"ECE"},{"bitOffset":12,"bitWidth":2,"description":"External trigger prescaler","name":"ETPS"},{"bitOffset":8,"bitWidth":4,"description":"External trigger filter","name":"ETF"},{"bitOffset":7,"bitWidth":1,"description":"Master/Slave mode","name":"MSM"},{"bitOffset":4,"bitWidth":3,"description":"Trigger selection","name":"TS"},{"bitOffset":0,"bitWidth":3,"description":"Slave mode selection","name":"SMS"}]},"name":"SMCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"DMA/Interrupt enable register","displayName":"DIER","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"Trigger DMA request enable","name":"TDE"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 DMA request enable","name":"CC4DE"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 DMA request enable","name":"CC3DE"},{"bitOffset":10,"bitWidth":1,"description":"Capture/Compare 2 DMA request enable","name":"CC2DE"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 DMA request enable","name":"CC1DE"},{"bitOffset":8,"bitWidth":1,"description":"Update DMA request enable","name":"UDE"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt enable","name":"TIE"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt enable","name":"CC4IE"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt enable","name":"CC3IE"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt enable","name":"CC2IE"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 interrupt enable","name":"CC1IE"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt enable","name":"UIE"}]},"name":"DIER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 overcapture flag","name":"CC4OF"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 overcapture flag","name":"CC3OF"},{"bitOffset":10,"bitWidth":1,"description":"Capture/compare 2 overcapture flag","name":"CC2OF"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 overcapture flag","name":"CC1OF"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt flag","name":"TIF"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt flag","name":"CC4IF"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt flag","name":"CC3IF"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt flag","name":"CC2IF"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 interrupt flag","name":"CC1IF"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt flag","name":"UIF"}]},"name":"SR","resetValue":"0x0000","size":"0x20"},{"access":"write-only","addressOffset":"0x14","description":"event generation register","displayName":"EGR","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"Trigger generation","name":"TG"},{"bitOffset":4,"bitWidth":1,"description":"Capture/compare 4 generation","name":"CC4G"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare 3 generation","name":"CC3G"},{"bitOffset":2,"bitWidth":1,"description":"Capture/compare 2 generation","name":"CC2G"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 generation","name":"CC1G"},{"bitOffset":0,"bitWidth":1,"description":"Update generation","name":"UG"}]},"name":"EGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"capture/compare mode register 1 (output mode)","displayName":"CCMR1_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"OC2CE","name":"OC2CE"},{"bitOffset":12,"bitWidth":3,"description":"OC2M","name":"OC2M"},{"bitOffset":11,"bitWidth":1,"description":"OC2PE","name":"OC2PE"},{"bitOffset":10,"bitWidth":1,"description":"OC2FE","name":"OC2FE"},{"bitOffset":8,"bitWidth":2,"description":"CC2S","name":"CC2S"},{"bitOffset":7,"bitWidth":1,"description":"OC1CE","name":"OC1CE"},{"bitOffset":4,"bitWidth":3,"description":"OC1M","name":"OC1M"},{"bitOffset":3,"bitWidth":1,"description":"OC1PE","name":"OC1PE"},{"bitOffset":2,"bitWidth":1,"description":"OC1FE","name":"OC1FE"},{"bitOffset":0,"bitWidth":2,"description":"CC1S","name":"CC1S"}]},"name":"CCMR1_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","alternateRegister":"CCMR1_Output","description":"capture/compare mode register 1 (input mode)","displayName":"CCMR1_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 2 filter","name":"IC2F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 2 prescaler","name":"IC2PCS"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 2 selection","name":"CC2S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 1 filter","name":"IC1F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 1 prescaler","name":"ICPCS"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"capture/compare mode register 2 (output mode)","displayName":"CCMR2_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"O24CE","name":"O24CE"},{"bitOffset":12,"bitWidth":3,"description":"OC4M","name":"OC4M"},{"bitOffset":11,"bitWidth":1,"description":"OC4PE","name":"OC4PE"},{"bitOffset":10,"bitWidth":1,"description":"OC4FE","name":"OC4FE"},{"bitOffset":8,"bitWidth":2,"description":"CC4S","name":"CC4S"},{"bitOffset":7,"bitWidth":1,"description":"OC3CE","name":"OC3CE"},{"bitOffset":4,"bitWidth":3,"description":"OC3M","name":"OC3M"},{"bitOffset":3,"bitWidth":1,"description":"OC3PE","name":"OC3PE"},{"bitOffset":2,"bitWidth":1,"description":"OC3FE","name":"OC3FE"},{"bitOffset":0,"bitWidth":2,"description":"CC3S","name":"CC3S"}]},"name":"CCMR2_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","alternateRegister":"CCMR2_Output","description":"capture/compare mode register 2 (input mode)","displayName":"CCMR2_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 4 filter","name":"IC4F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 4 prescaler","name":"IC4PSC"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 4 selection","name":"CC4S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 3 filter","name":"IC3F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 3 prescaler","name":"IC3PSC"},{"bitOffset":0,"bitWidth":2,"description":"Capture/compare 3 selection","name":"CC3S"}]},"name":"CCMR2_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"capture/compare enable register","displayName":"CCER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Capture/Compare 4 output Polarity","name":"CC4NP"},{"bitOffset":13,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC4P"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 output enable","name":"CC4E"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3NP"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3P"},{"bitOffset":8,"bitWidth":1,"description":"Capture/Compare 3 output enable","name":"CC3E"},{"bitOffset":7,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2NP"},{"bitOffset":5,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2P"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 2 output enable","name":"CC2E"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1NP"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1P"},{"bitOffset":0,"bitWidth":1,"description":"Capture/Compare 1 output enable","name":"CC1E"}]},"name":"CCER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"counter","displayName":"CNT","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High counter value","name":"CNT_H"},{"bitOffset":0,"bitWidth":16,"description":"Low counter value","name":"CNT_L"}]},"name":"CNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"prescaler","displayName":"PSC","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Prescaler value","name":"PSC"}},"name":"PSC","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"auto-reload register","displayName":"ARR","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Auto-reload value","name":"ARR_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Auto-reload value","name":"ARR_L"}]},"name":"ARR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"capture/compare register 1","displayName":"CCR1","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare 1 value","name":"CCR1_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare 1 value","name":"CCR1_L"}]},"name":"CCR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"capture/compare register 2","displayName":"CCR2","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare 2 value","name":"CCR2_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare 2 value","name":"CCR2_L"}]},"name":"CCR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"capture/compare register 3","displayName":"CCR3","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare value","name":"CCR3_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare value","name":"CCR3_L"}]},"name":"CCR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"capture/compare register 4","displayName":"CCR4","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare value","name":"CCR4_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare value","name":"CCR4_L"}]},"name":"CCR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x48","description":"DMA control register","displayName":"DCR","fields":{"field":[{"bitOffset":8,"bitWidth":5,"description":"DMA burst length","name":"DBL"},{"bitOffset":0,"bitWidth":5,"description":"DMA base address","name":"DBA"}]},"name":"DCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4C","description":"DMA address for full transfer","displayName":"DMAR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"DMA register for burst accesses","name":"DMAB"}},"name":"DMAR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x50","description":"TIM5 option register","displayName":"OR","fields":{"field":{"bitOffset":10,"bitWidth":2,"description":"Timer Input 4 remap","name":"ITR1_RMP"}},"name":"OR","resetValue":"0x0000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40000400","description":"General purpose timers","groupName":"TIM","interrupt":{"description":"TIM3 global interrupt","name":"TIM3","value":29},"name":"TIM3","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":8,"bitWidth":2,"description":"Clock division","name":"CKD"},{"bitOffset":7,"bitWidth":1,"description":"Auto-reload preload enable","name":"ARPE"},{"bitOffset":5,"bitWidth":2,"description":"Center-aligned mode selection","name":"CMS"},{"bitOffset":4,"bitWidth":1,"description":"Direction","name":"DIR"},{"bitOffset":3,"bitWidth":1,"description":"One-pulse mode","name":"OPM"},{"bitOffset":2,"bitWidth":1,"description":"Update request source","name":"URS"},{"bitOffset":1,"bitWidth":1,"description":"Update disable","name":"UDIS"},{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"CEN"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"TI1 selection","name":"TI1S"},{"bitOffset":4,"bitWidth":3,"description":"Master mode selection","name":"MMS"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare DMA selection","name":"CCDS"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"slave mode control register","displayName":"SMCR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"External trigger polarity","name":"ETP"},{"bitOffset":14,"bitWidth":1,"description":"External clock enable","name":"ECE"},{"bitOffset":12,"bitWidth":2,"description":"External trigger prescaler","name":"ETPS"},{"bitOffset":8,"bitWidth":4,"description":"External trigger filter","name":"ETF"},{"bitOffset":7,"bitWidth":1,"description":"Master/Slave mode","name":"MSM"},{"bitOffset":4,"bitWidth":3,"description":"Trigger selection","name":"TS"},{"bitOffset":0,"bitWidth":3,"description":"Slave mode selection","name":"SMS"}]},"name":"SMCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"DMA/Interrupt enable register","displayName":"DIER","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"Trigger DMA request enable","name":"TDE"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 DMA request enable","name":"CC4DE"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 DMA request enable","name":"CC3DE"},{"bitOffset":10,"bitWidth":1,"description":"Capture/Compare 2 DMA request enable","name":"CC2DE"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 DMA request enable","name":"CC1DE"},{"bitOffset":8,"bitWidth":1,"description":"Update DMA request enable","name":"UDE"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt enable","name":"TIE"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt enable","name":"CC4IE"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt enable","name":"CC3IE"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt enable","name":"CC2IE"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 interrupt enable","name":"CC1IE"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt enable","name":"UIE"}]},"name":"DIER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 overcapture flag","name":"CC4OF"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 overcapture flag","name":"CC3OF"},{"bitOffset":10,"bitWidth":1,"description":"Capture/compare 2 overcapture flag","name":"CC2OF"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 overcapture flag","name":"CC1OF"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt flag","name":"TIF"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt flag","name":"CC4IF"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt flag","name":"CC3IF"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt flag","name":"CC2IF"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 interrupt flag","name":"CC1IF"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt flag","name":"UIF"}]},"name":"SR","resetValue":"0x0000","size":"0x20"},{"access":"write-only","addressOffset":"0x14","description":"event generation register","displayName":"EGR","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"Trigger generation","name":"TG"},{"bitOffset":4,"bitWidth":1,"description":"Capture/compare 4 generation","name":"CC4G"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare 3 generation","name":"CC3G"},{"bitOffset":2,"bitWidth":1,"description":"Capture/compare 2 generation","name":"CC2G"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 generation","name":"CC1G"},{"bitOffset":0,"bitWidth":1,"description":"Update generation","name":"UG"}]},"name":"EGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"capture/compare mode register 1 (output mode)","displayName":"CCMR1_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"OC2CE","name":"OC2CE"},{"bitOffset":12,"bitWidth":3,"description":"OC2M","name":"OC2M"},{"bitOffset":11,"bitWidth":1,"description":"OC2PE","name":"OC2PE"},{"bitOffset":10,"bitWidth":1,"description":"OC2FE","name":"OC2FE"},{"bitOffset":8,"bitWidth":2,"description":"CC2S","name":"CC2S"},{"bitOffset":7,"bitWidth":1,"description":"OC1CE","name":"OC1CE"},{"bitOffset":4,"bitWidth":3,"description":"OC1M","name":"OC1M"},{"bitOffset":3,"bitWidth":1,"description":"OC1PE","name":"OC1PE"},{"bitOffset":2,"bitWidth":1,"description":"OC1FE","name":"OC1FE"},{"bitOffset":0,"bitWidth":2,"description":"CC1S","name":"CC1S"}]},"name":"CCMR1_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","alternateRegister":"CCMR1_Output","description":"capture/compare mode register 1 (input mode)","displayName":"CCMR1_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 2 filter","name":"IC2F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 2 prescaler","name":"IC2PCS"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 2 selection","name":"CC2S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 1 filter","name":"IC1F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 1 prescaler","name":"ICPCS"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"capture/compare mode register 2 (output mode)","displayName":"CCMR2_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"O24CE","name":"O24CE"},{"bitOffset":12,"bitWidth":3,"description":"OC4M","name":"OC4M"},{"bitOffset":11,"bitWidth":1,"description":"OC4PE","name":"OC4PE"},{"bitOffset":10,"bitWidth":1,"description":"OC4FE","name":"OC4FE"},{"bitOffset":8,"bitWidth":2,"description":"CC4S","name":"CC4S"},{"bitOffset":7,"bitWidth":1,"description":"OC3CE","name":"OC3CE"},{"bitOffset":4,"bitWidth":3,"description":"OC3M","name":"OC3M"},{"bitOffset":3,"bitWidth":1,"description":"OC3PE","name":"OC3PE"},{"bitOffset":2,"bitWidth":1,"description":"OC3FE","name":"OC3FE"},{"bitOffset":0,"bitWidth":2,"description":"CC3S","name":"CC3S"}]},"name":"CCMR2_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","alternateRegister":"CCMR2_Output","description":"capture/compare mode register 2 (input mode)","displayName":"CCMR2_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 4 filter","name":"IC4F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 4 prescaler","name":"IC4PSC"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 4 selection","name":"CC4S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 3 filter","name":"IC3F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 3 prescaler","name":"IC3PSC"},{"bitOffset":0,"bitWidth":2,"description":"Capture/compare 3 selection","name":"CC3S"}]},"name":"CCMR2_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"capture/compare enable register","displayName":"CCER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Capture/Compare 4 output Polarity","name":"CC4NP"},{"bitOffset":13,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC4P"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 output enable","name":"CC4E"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3NP"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3P"},{"bitOffset":8,"bitWidth":1,"description":"Capture/Compare 3 output enable","name":"CC3E"},{"bitOffset":7,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2NP"},{"bitOffset":5,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2P"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 2 output enable","name":"CC2E"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1NP"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1P"},{"bitOffset":0,"bitWidth":1,"description":"Capture/Compare 1 output enable","name":"CC1E"}]},"name":"CCER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"counter","displayName":"CNT","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High counter value","name":"CNT_H"},{"bitOffset":0,"bitWidth":16,"description":"Low counter value","name":"CNT_L"}]},"name":"CNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"prescaler","displayName":"PSC","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Prescaler value","name":"PSC"}},"name":"PSC","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"auto-reload register","displayName":"ARR","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Auto-reload value","name":"ARR_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Auto-reload value","name":"ARR_L"}]},"name":"ARR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"capture/compare register 1","displayName":"CCR1","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare 1 value","name":"CCR1_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare 1 value","name":"CCR1_L"}]},"name":"CCR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"capture/compare register 2","displayName":"CCR2","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare 2 value","name":"CCR2_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare 2 value","name":"CCR2_L"}]},"name":"CCR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"capture/compare register 3","displayName":"CCR3","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare value","name":"CCR3_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare value","name":"CCR3_L"}]},"name":"CCR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"capture/compare register 4","displayName":"CCR4","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare value","name":"CCR4_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare value","name":"CCR4_L"}]},"name":"CCR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x48","description":"DMA control register","displayName":"DCR","fields":{"field":[{"bitOffset":8,"bitWidth":5,"description":"DMA burst length","name":"DBL"},{"bitOffset":0,"bitWidth":5,"description":"DMA base address","name":"DBA"}]},"name":"DCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4C","description":"DMA address for full transfer","displayName":"DMAR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"DMA register for burst accesses","name":"DMAB"}},"name":"DMAR","resetValue":"0x0000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40000800","description":"General purpose timers","groupName":"TIM","interrupt":{"description":"TIM4 global interrupt","name":"TIM4","value":30},"name":"TIM4","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":8,"bitWidth":2,"description":"Clock division","name":"CKD"},{"bitOffset":7,"bitWidth":1,"description":"Auto-reload preload enable","name":"ARPE"},{"bitOffset":5,"bitWidth":2,"description":"Center-aligned mode selection","name":"CMS"},{"bitOffset":4,"bitWidth":1,"description":"Direction","name":"DIR"},{"bitOffset":3,"bitWidth":1,"description":"One-pulse mode","name":"OPM"},{"bitOffset":2,"bitWidth":1,"description":"Update request source","name":"URS"},{"bitOffset":1,"bitWidth":1,"description":"Update disable","name":"UDIS"},{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"CEN"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"TI1 selection","name":"TI1S"},{"bitOffset":4,"bitWidth":3,"description":"Master mode selection","name":"MMS"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare DMA selection","name":"CCDS"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"slave mode control register","displayName":"SMCR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"External trigger polarity","name":"ETP"},{"bitOffset":14,"bitWidth":1,"description":"External clock enable","name":"ECE"},{"bitOffset":12,"bitWidth":2,"description":"External trigger prescaler","name":"ETPS"},{"bitOffset":8,"bitWidth":4,"description":"External trigger filter","name":"ETF"},{"bitOffset":7,"bitWidth":1,"description":"Master/Slave mode","name":"MSM"},{"bitOffset":4,"bitWidth":3,"description":"Trigger selection","name":"TS"},{"bitOffset":0,"bitWidth":3,"description":"Slave mode selection","name":"SMS"}]},"name":"SMCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"DMA/Interrupt enable register","displayName":"DIER","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"Trigger DMA request enable","name":"TDE"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 DMA request enable","name":"CC4DE"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 DMA request enable","name":"CC3DE"},{"bitOffset":10,"bitWidth":1,"description":"Capture/Compare 2 DMA request enable","name":"CC2DE"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 DMA request enable","name":"CC1DE"},{"bitOffset":8,"bitWidth":1,"description":"Update DMA request enable","name":"UDE"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt enable","name":"TIE"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt enable","name":"CC4IE"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt enable","name":"CC3IE"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt enable","name":"CC2IE"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 interrupt enable","name":"CC1IE"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt enable","name":"UIE"}]},"name":"DIER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 overcapture flag","name":"CC4OF"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 overcapture flag","name":"CC3OF"},{"bitOffset":10,"bitWidth":1,"description":"Capture/compare 2 overcapture flag","name":"CC2OF"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 overcapture flag","name":"CC1OF"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt flag","name":"TIF"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt flag","name":"CC4IF"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt flag","name":"CC3IF"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt flag","name":"CC2IF"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 interrupt flag","name":"CC1IF"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt flag","name":"UIF"}]},"name":"SR","resetValue":"0x0000","size":"0x20"},{"access":"write-only","addressOffset":"0x14","description":"event generation register","displayName":"EGR","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"Trigger generation","name":"TG"},{"bitOffset":4,"bitWidth":1,"description":"Capture/compare 4 generation","name":"CC4G"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare 3 generation","name":"CC3G"},{"bitOffset":2,"bitWidth":1,"description":"Capture/compare 2 generation","name":"CC2G"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 generation","name":"CC1G"},{"bitOffset":0,"bitWidth":1,"description":"Update generation","name":"UG"}]},"name":"EGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"capture/compare mode register 1 (output mode)","displayName":"CCMR1_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"OC2CE","name":"OC2CE"},{"bitOffset":12,"bitWidth":3,"description":"OC2M","name":"OC2M"},{"bitOffset":11,"bitWidth":1,"description":"OC2PE","name":"OC2PE"},{"bitOffset":10,"bitWidth":1,"description":"OC2FE","name":"OC2FE"},{"bitOffset":8,"bitWidth":2,"description":"CC2S","name":"CC2S"},{"bitOffset":7,"bitWidth":1,"description":"OC1CE","name":"OC1CE"},{"bitOffset":4,"bitWidth":3,"description":"OC1M","name":"OC1M"},{"bitOffset":3,"bitWidth":1,"description":"OC1PE","name":"OC1PE"},{"bitOffset":2,"bitWidth":1,"description":"OC1FE","name":"OC1FE"},{"bitOffset":0,"bitWidth":2,"description":"CC1S","name":"CC1S"}]},"name":"CCMR1_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","alternateRegister":"CCMR1_Output","description":"capture/compare mode register 1 (input mode)","displayName":"CCMR1_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 2 filter","name":"IC2F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 2 prescaler","name":"IC2PCS"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 2 selection","name":"CC2S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 1 filter","name":"IC1F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 1 prescaler","name":"ICPCS"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"capture/compare mode register 2 (output mode)","displayName":"CCMR2_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"O24CE","name":"O24CE"},{"bitOffset":12,"bitWidth":3,"description":"OC4M","name":"OC4M"},{"bitOffset":11,"bitWidth":1,"description":"OC4PE","name":"OC4PE"},{"bitOffset":10,"bitWidth":1,"description":"OC4FE","name":"OC4FE"},{"bitOffset":8,"bitWidth":2,"description":"CC4S","name":"CC4S"},{"bitOffset":7,"bitWidth":1,"description":"OC3CE","name":"OC3CE"},{"bitOffset":4,"bitWidth":3,"description":"OC3M","name":"OC3M"},{"bitOffset":3,"bitWidth":1,"description":"OC3PE","name":"OC3PE"},{"bitOffset":2,"bitWidth":1,"description":"OC3FE","name":"OC3FE"},{"bitOffset":0,"bitWidth":2,"description":"CC3S","name":"CC3S"}]},"name":"CCMR2_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","alternateRegister":"CCMR2_Output","description":"capture/compare mode register 2 (input mode)","displayName":"CCMR2_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 4 filter","name":"IC4F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 4 prescaler","name":"IC4PSC"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 4 selection","name":"CC4S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 3 filter","name":"IC3F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 3 prescaler","name":"IC3PSC"},{"bitOffset":0,"bitWidth":2,"description":"Capture/compare 3 selection","name":"CC3S"}]},"name":"CCMR2_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"capture/compare enable register","displayName":"CCER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Capture/Compare 4 output Polarity","name":"CC4NP"},{"bitOffset":13,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC4P"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 output enable","name":"CC4E"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3NP"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3P"},{"bitOffset":8,"bitWidth":1,"description":"Capture/Compare 3 output enable","name":"CC3E"},{"bitOffset":7,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2NP"},{"bitOffset":5,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2P"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 2 output enable","name":"CC2E"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1NP"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1P"},{"bitOffset":0,"bitWidth":1,"description":"Capture/Compare 1 output enable","name":"CC1E"}]},"name":"CCER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"counter","displayName":"CNT","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High counter value","name":"CNT_H"},{"bitOffset":0,"bitWidth":16,"description":"Low counter value","name":"CNT_L"}]},"name":"CNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"prescaler","displayName":"PSC","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Prescaler value","name":"PSC"}},"name":"PSC","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"auto-reload register","displayName":"ARR","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Auto-reload value","name":"ARR_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Auto-reload value","name":"ARR_L"}]},"name":"ARR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"capture/compare register 1","displayName":"CCR1","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare 1 value","name":"CCR1_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare 1 value","name":"CCR1_L"}]},"name":"CCR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"capture/compare register 2","displayName":"CCR2","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare 2 value","name":"CCR2_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare 2 value","name":"CCR2_L"}]},"name":"CCR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"capture/compare register 3","displayName":"CCR3","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare value","name":"CCR3_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare value","name":"CCR3_L"}]},"name":"CCR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"capture/compare register 4","displayName":"CCR4","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare value","name":"CCR4_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare value","name":"CCR4_L"}]},"name":"CCR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x48","description":"DMA control register","displayName":"DCR","fields":{"field":[{"bitOffset":8,"bitWidth":5,"description":"DMA burst length","name":"DBL"},{"bitOffset":0,"bitWidth":5,"description":"DMA base address","name":"DBA"}]},"name":"DCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4C","description":"DMA address for full transfer","displayName":"DMAR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"DMA register for burst accesses","name":"DMAB"}},"name":"DMAR","resetValue":"0x0000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40000C00","description":"General-purpose-timers","groupName":"TIM","interrupt":{"description":"TIM5 global interrupt","name":"TIM5","value":50},"name":"TIM5","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":8,"bitWidth":2,"description":"Clock division","name":"CKD"},{"bitOffset":7,"bitWidth":1,"description":"Auto-reload preload enable","name":"ARPE"},{"bitOffset":5,"bitWidth":2,"description":"Center-aligned mode selection","name":"CMS"},{"bitOffset":4,"bitWidth":1,"description":"Direction","name":"DIR"},{"bitOffset":3,"bitWidth":1,"description":"One-pulse mode","name":"OPM"},{"bitOffset":2,"bitWidth":1,"description":"Update request source","name":"URS"},{"bitOffset":1,"bitWidth":1,"description":"Update disable","name":"UDIS"},{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"CEN"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"TI1 selection","name":"TI1S"},{"bitOffset":4,"bitWidth":3,"description":"Master mode selection","name":"MMS"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare DMA selection","name":"CCDS"}]},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"slave mode control register","displayName":"SMCR","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"External trigger polarity","name":"ETP"},{"bitOffset":14,"bitWidth":1,"description":"External clock enable","name":"ECE"},{"bitOffset":12,"bitWidth":2,"description":"External trigger prescaler","name":"ETPS"},{"bitOffset":8,"bitWidth":4,"description":"External trigger filter","name":"ETF"},{"bitOffset":7,"bitWidth":1,"description":"Master/Slave mode","name":"MSM"},{"bitOffset":4,"bitWidth":3,"description":"Trigger selection","name":"TS"},{"bitOffset":0,"bitWidth":3,"description":"Slave mode selection","name":"SMS"}]},"name":"SMCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"DMA/Interrupt enable register","displayName":"DIER","fields":{"field":[{"bitOffset":14,"bitWidth":1,"description":"Trigger DMA request enable","name":"TDE"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 DMA request enable","name":"CC4DE"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 DMA request enable","name":"CC3DE"},{"bitOffset":10,"bitWidth":1,"description":"Capture/Compare 2 DMA request enable","name":"CC2DE"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 DMA request enable","name":"CC1DE"},{"bitOffset":8,"bitWidth":1,"description":"Update DMA request enable","name":"UDE"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt enable","name":"TIE"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt enable","name":"CC4IE"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt enable","name":"CC3IE"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt enable","name":"CC2IE"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 interrupt enable","name":"CC1IE"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt enable","name":"UIE"}]},"name":"DIER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 overcapture flag","name":"CC4OF"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 overcapture flag","name":"CC3OF"},{"bitOffset":10,"bitWidth":1,"description":"Capture/compare 2 overcapture flag","name":"CC2OF"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 overcapture flag","name":"CC1OF"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt flag","name":"TIF"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 4 interrupt flag","name":"CC4IF"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 3 interrupt flag","name":"CC3IF"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt flag","name":"CC2IF"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 interrupt flag","name":"CC1IF"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt flag","name":"UIF"}]},"name":"SR","resetValue":"0x0000","size":"0x20"},{"access":"write-only","addressOffset":"0x14","description":"event generation register","displayName":"EGR","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"Trigger generation","name":"TG"},{"bitOffset":4,"bitWidth":1,"description":"Capture/compare 4 generation","name":"CC4G"},{"bitOffset":3,"bitWidth":1,"description":"Capture/compare 3 generation","name":"CC3G"},{"bitOffset":2,"bitWidth":1,"description":"Capture/compare 2 generation","name":"CC2G"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 generation","name":"CC1G"},{"bitOffset":0,"bitWidth":1,"description":"Update generation","name":"UG"}]},"name":"EGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"capture/compare mode register 1 (output mode)","displayName":"CCMR1_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"OC2CE","name":"OC2CE"},{"bitOffset":12,"bitWidth":3,"description":"OC2M","name":"OC2M"},{"bitOffset":11,"bitWidth":1,"description":"OC2PE","name":"OC2PE"},{"bitOffset":10,"bitWidth":1,"description":"OC2FE","name":"OC2FE"},{"bitOffset":8,"bitWidth":2,"description":"CC2S","name":"CC2S"},{"bitOffset":7,"bitWidth":1,"description":"OC1CE","name":"OC1CE"},{"bitOffset":4,"bitWidth":3,"description":"OC1M","name":"OC1M"},{"bitOffset":3,"bitWidth":1,"description":"OC1PE","name":"OC1PE"},{"bitOffset":2,"bitWidth":1,"description":"OC1FE","name":"OC1FE"},{"bitOffset":0,"bitWidth":2,"description":"CC1S","name":"CC1S"}]},"name":"CCMR1_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","alternateRegister":"CCMR1_Output","description":"capture/compare mode register 1 (input mode)","displayName":"CCMR1_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 2 filter","name":"IC2F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 2 prescaler","name":"IC2PCS"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 2 selection","name":"CC2S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 1 filter","name":"IC1F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 1 prescaler","name":"ICPCS"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"capture/compare mode register 2 (output mode)","displayName":"CCMR2_Output","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"O24CE","name":"O24CE"},{"bitOffset":12,"bitWidth":3,"description":"OC4M","name":"OC4M"},{"bitOffset":11,"bitWidth":1,"description":"OC4PE","name":"OC4PE"},{"bitOffset":10,"bitWidth":1,"description":"OC4FE","name":"OC4FE"},{"bitOffset":8,"bitWidth":2,"description":"CC4S","name":"CC4S"},{"bitOffset":7,"bitWidth":1,"description":"OC3CE","name":"OC3CE"},{"bitOffset":4,"bitWidth":3,"description":"OC3M","name":"OC3M"},{"bitOffset":3,"bitWidth":1,"description":"OC3PE","name":"OC3PE"},{"bitOffset":2,"bitWidth":1,"description":"OC3FE","name":"OC3FE"},{"bitOffset":0,"bitWidth":2,"description":"CC3S","name":"CC3S"}]},"name":"CCMR2_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","alternateRegister":"CCMR2_Output","description":"capture/compare mode register 2 (input mode)","displayName":"CCMR2_Input","fields":{"field":[{"bitOffset":12,"bitWidth":4,"description":"Input capture 4 filter","name":"IC4F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 4 prescaler","name":"IC4PSC"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 4 selection","name":"CC4S"},{"bitOffset":4,"bitWidth":4,"description":"Input capture 3 filter","name":"IC3F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 3 prescaler","name":"IC3PSC"},{"bitOffset":0,"bitWidth":2,"description":"Capture/compare 3 selection","name":"CC3S"}]},"name":"CCMR2_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"capture/compare enable register","displayName":"CCER","fields":{"field":[{"bitOffset":15,"bitWidth":1,"description":"Capture/Compare 4 output Polarity","name":"CC4NP"},{"bitOffset":13,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC4P"},{"bitOffset":12,"bitWidth":1,"description":"Capture/Compare 4 output enable","name":"CC4E"},{"bitOffset":11,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3NP"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 3 output Polarity","name":"CC3P"},{"bitOffset":8,"bitWidth":1,"description":"Capture/Compare 3 output enable","name":"CC3E"},{"bitOffset":7,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2NP"},{"bitOffset":5,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2P"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 2 output enable","name":"CC2E"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1NP"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1P"},{"bitOffset":0,"bitWidth":1,"description":"Capture/Compare 1 output enable","name":"CC1E"}]},"name":"CCER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"counter","displayName":"CNT","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High counter value","name":"CNT_H"},{"bitOffset":0,"bitWidth":16,"description":"Low counter value","name":"CNT_L"}]},"name":"CNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"prescaler","displayName":"PSC","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Prescaler value","name":"PSC"}},"name":"PSC","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"auto-reload register","displayName":"ARR","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Auto-reload value","name":"ARR_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Auto-reload value","name":"ARR_L"}]},"name":"ARR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"capture/compare register 1","displayName":"CCR1","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare 1 value","name":"CCR1_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare 1 value","name":"CCR1_L"}]},"name":"CCR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"capture/compare register 2","displayName":"CCR2","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare 2 value","name":"CCR2_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare 2 value","name":"CCR2_L"}]},"name":"CCR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"capture/compare register 3","displayName":"CCR3","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare value","name":"CCR3_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare value","name":"CCR3_L"}]},"name":"CCR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x40","description":"capture/compare register 4","displayName":"CCR4","fields":{"field":[{"bitOffset":16,"bitWidth":16,"description":"High Capture/Compare value","name":"CCR4_H"},{"bitOffset":0,"bitWidth":16,"description":"Low Capture/Compare value","name":"CCR4_L"}]},"name":"CCR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x48","description":"DMA control register","displayName":"DCR","fields":{"field":[{"bitOffset":8,"bitWidth":5,"description":"DMA burst length","name":"DBL"},{"bitOffset":0,"bitWidth":5,"description":"DMA base address","name":"DBA"}]},"name":"DCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4C","description":"DMA address for full transfer","displayName":"DMAR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"DMA register for burst accesses","name":"DMAB"}},"name":"DMAR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x50","description":"TIM5 option register","displayName":"OR","fields":{"field":{"bitOffset":6,"bitWidth":2,"description":"Timer Input 4 remap","name":"IT4_RMP"}},"name":"OR","resetValue":"0x0000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40014000","description":"General purpose timers","groupName":"TIM","interrupt":{"description":"          TIM1 Break interrupt and TIM9 global          interrupt        ","name":"TIM1_BRK_TIM9","value":24},"name":"TIM9","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":8,"bitWidth":2,"description":"Clock division","name":"CKD"},{"bitOffset":7,"bitWidth":1,"description":"Auto-reload preload enable","name":"ARPE"},{"bitOffset":3,"bitWidth":1,"description":"One-pulse mode","name":"OPM"},{"bitOffset":2,"bitWidth":1,"description":"Update request source","name":"URS"},{"bitOffset":1,"bitWidth":1,"description":"Update disable","name":"UDIS"},{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"CEN"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"control register 2","displayName":"CR2","fields":{"field":{"bitOffset":4,"bitWidth":3,"description":"Master mode selection","name":"MMS"}},"name":"CR2","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"slave mode control register","displayName":"SMCR","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Master/Slave mode","name":"MSM"},{"bitOffset":4,"bitWidth":3,"description":"Trigger selection","name":"TS"},{"bitOffset":0,"bitWidth":3,"description":"Slave mode selection","name":"SMS"}]},"name":"SMCR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"DMA/Interrupt enable register","displayName":"DIER","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt enable","name":"TIE"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt enable","name":"CC2IE"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 interrupt enable","name":"CC1IE"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt enable","name":"UIE"}]},"name":"DIER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":10,"bitWidth":1,"description":"Capture/compare 2 overcapture flag","name":"CC2OF"},{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 overcapture flag","name":"CC1OF"},{"bitOffset":6,"bitWidth":1,"description":"Trigger interrupt flag","name":"TIF"},{"bitOffset":2,"bitWidth":1,"description":"Capture/Compare 2 interrupt flag","name":"CC2IF"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 interrupt flag","name":"CC1IF"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt flag","name":"UIF"}]},"name":"SR","resetValue":"0x0000","size":"0x20"},{"access":"write-only","addressOffset":"0x14","description":"event generation register","displayName":"EGR","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"Trigger generation","name":"TG"},{"bitOffset":2,"bitWidth":1,"description":"Capture/compare 2 generation","name":"CC2G"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 generation","name":"CC1G"},{"bitOffset":0,"bitWidth":1,"description":"Update generation","name":"UG"}]},"name":"EGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"capture/compare mode register 1 (output mode)","displayName":"CCMR1_Output","fields":{"field":[{"bitOffset":12,"bitWidth":3,"description":"Output Compare 2 mode","name":"OC2M"},{"bitOffset":11,"bitWidth":1,"description":"Output Compare 2 preload enable","name":"OC2PE"},{"bitOffset":10,"bitWidth":1,"description":"Output Compare 2 fast enable","name":"OC2FE"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 2 selection","name":"CC2S"},{"bitOffset":4,"bitWidth":3,"description":"Output Compare 1 mode","name":"OC1M"},{"bitOffset":3,"bitWidth":1,"description":"Output Compare 1 preload enable","name":"OC1PE"},{"bitOffset":2,"bitWidth":1,"description":"Output Compare 1 fast enable","name":"OC1FE"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","alternateRegister":"CCMR1_Output","description":"capture/compare mode register 1 (input mode)","displayName":"CCMR1_Input","fields":{"field":[{"bitOffset":12,"bitWidth":3,"description":"Input capture 2 filter","name":"IC2F"},{"bitOffset":10,"bitWidth":2,"description":"Input capture 2 prescaler","name":"IC2PCS"},{"bitOffset":8,"bitWidth":2,"description":"Capture/Compare 2 selection","name":"CC2S"},{"bitOffset":4,"bitWidth":3,"description":"Input capture 1 filter","name":"IC1F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 1 prescaler","name":"ICPCS"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"capture/compare enable register","displayName":"CCER","fields":{"field":[{"bitOffset":7,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2NP"},{"bitOffset":5,"bitWidth":1,"description":"Capture/Compare 2 output Polarity","name":"CC2P"},{"bitOffset":4,"bitWidth":1,"description":"Capture/Compare 2 output enable","name":"CC2E"},{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1NP"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1P"},{"bitOffset":0,"bitWidth":1,"description":"Capture/Compare 1 output enable","name":"CC1E"}]},"name":"CCER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"counter","displayName":"CNT","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"counter value","name":"CNT"}},"name":"CNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"prescaler","displayName":"PSC","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Prescaler value","name":"PSC"}},"name":"PSC","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"auto-reload register","displayName":"ARR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Auto-reload value","name":"ARR"}},"name":"ARR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"capture/compare register 1","displayName":"CCR1","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Capture/Compare 1 value","name":"CCR1"}},"name":"CCR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"capture/compare register 2","displayName":"CCR2","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Capture/Compare 2 value","name":"CCR2"}},"name":"CCR2","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40014400","description":"General-purpose-timers","groupName":"TIM","interrupt":{"description":"          TIM1 Update interrupt and TIM10 global          interrupt        ","name":"TIM1_UP_TIM10","value":25},"name":"TIM10","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":8,"bitWidth":2,"description":"Clock division","name":"CKD"},{"bitOffset":7,"bitWidth":1,"description":"Auto-reload preload enable","name":"ARPE"},{"bitOffset":2,"bitWidth":1,"description":"Update request source","name":"URS"},{"bitOffset":1,"bitWidth":1,"description":"Update disable","name":"UDIS"},{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"CEN"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"DMA/Interrupt enable register","displayName":"DIER","fields":{"field":[{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 interrupt enable","name":"CC1IE"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt enable","name":"UIE"}]},"name":"DIER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 overcapture flag","name":"CC1OF"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 interrupt flag","name":"CC1IF"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt flag","name":"UIF"}]},"name":"SR","resetValue":"0x0000","size":"0x20"},{"access":"write-only","addressOffset":"0x14","description":"event generation register","displayName":"EGR","fields":{"field":[{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 generation","name":"CC1G"},{"bitOffset":0,"bitWidth":1,"description":"Update generation","name":"UG"}]},"name":"EGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"capture/compare mode register 1 (output mode)","displayName":"CCMR1_Output","fields":{"field":[{"bitOffset":4,"bitWidth":3,"description":"Output Compare 1 mode","name":"OC1M"},{"bitOffset":3,"bitWidth":1,"description":"Output Compare 1 preload enable","name":"OC1PE"},{"bitOffset":2,"bitWidth":1,"description":"Output Compare 1 fast enable","name":"OC1FE"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","alternateRegister":"CCMR1_Output","description":"capture/compare mode register 1 (input mode)","displayName":"CCMR1_Input","fields":{"field":[{"bitOffset":4,"bitWidth":4,"description":"Input capture 1 filter","name":"IC1F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 1 prescaler","name":"ICPCS"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"capture/compare enable register","displayName":"CCER","fields":{"field":[{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1NP"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1P"},{"bitOffset":0,"bitWidth":1,"description":"Capture/Compare 1 output enable","name":"CC1E"}]},"name":"CCER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"counter","displayName":"CNT","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"counter value","name":"CNT"}},"name":"CNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"prescaler","displayName":"PSC","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Prescaler value","name":"PSC"}},"name":"PSC","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"auto-reload register","displayName":"ARR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Auto-reload value","name":"ARR"}},"name":"ARR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"capture/compare register 1","displayName":"CCR1","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Capture/Compare 1 value","name":"CCR1"}},"name":"CCR1","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40014800","description":"General-purpose-timers","groupName":"TIM","interrupt":{"description":"          TIM1 Trigger and Commutation interrupts and          TIM11 global interrupt        ","name":"TIM1_TRG_COM_TIM11","value":26},"name":"TIM11","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"control register 1","displayName":"CR1","fields":{"field":[{"bitOffset":8,"bitWidth":2,"description":"Clock division","name":"CKD"},{"bitOffset":7,"bitWidth":1,"description":"Auto-reload preload enable","name":"ARPE"},{"bitOffset":2,"bitWidth":1,"description":"Update request source","name":"URS"},{"bitOffset":1,"bitWidth":1,"description":"Update disable","name":"UDIS"},{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"CEN"}]},"name":"CR1","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"DMA/Interrupt enable register","displayName":"DIER","fields":{"field":[{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 interrupt enable","name":"CC1IE"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt enable","name":"UIE"}]},"name":"DIER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"status register","displayName":"SR","fields":{"field":[{"bitOffset":9,"bitWidth":1,"description":"Capture/Compare 1 overcapture flag","name":"CC1OF"},{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 interrupt flag","name":"CC1IF"},{"bitOffset":0,"bitWidth":1,"description":"Update interrupt flag","name":"UIF"}]},"name":"SR","resetValue":"0x0000","size":"0x20"},{"access":"write-only","addressOffset":"0x14","description":"event generation register","displayName":"EGR","fields":{"field":[{"bitOffset":1,"bitWidth":1,"description":"Capture/compare 1 generation","name":"CC1G"},{"bitOffset":0,"bitWidth":1,"description":"Update generation","name":"UG"}]},"name":"EGR","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"capture/compare mode register 1 (output mode)","displayName":"CCMR1_Output","fields":{"field":[{"bitOffset":4,"bitWidth":3,"description":"Output Compare 1 mode","name":"OC1M"},{"bitOffset":3,"bitWidth":1,"description":"Output Compare 1 preload enable","name":"OC1PE"},{"bitOffset":2,"bitWidth":1,"description":"Output Compare 1 fast enable","name":"OC1FE"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Output","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","alternateRegister":"CCMR1_Output","description":"capture/compare mode register 1 (input mode)","displayName":"CCMR1_Input","fields":{"field":[{"bitOffset":4,"bitWidth":4,"description":"Input capture 1 filter","name":"IC1F"},{"bitOffset":2,"bitWidth":2,"description":"Input capture 1 prescaler","name":"ICPCS"},{"bitOffset":0,"bitWidth":2,"description":"Capture/Compare 1 selection","name":"CC1S"}]},"name":"CCMR1_Input","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"capture/compare enable register","displayName":"CCER","fields":{"field":[{"bitOffset":3,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1NP"},{"bitOffset":1,"bitWidth":1,"description":"Capture/Compare 1 output Polarity","name":"CC1P"},{"bitOffset":0,"bitWidth":1,"description":"Capture/Compare 1 output enable","name":"CC1E"}]},"name":"CCER","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"counter","displayName":"CNT","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"counter value","name":"CNT"}},"name":"CNT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"prescaler","displayName":"PSC","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Prescaler value","name":"PSC"}},"name":"PSC","resetValue":"0x0000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"auto-reload register","displayName":"ARR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Auto-reload value","name":"ARR"}},"name":"ARR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"capture/compare register 1","displayName":"CCR1","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Capture/Compare 1 value","name":"CCR1"}},"name":"CCR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x50","description":"option register","displayName":"OR","fields":{"field":{"bitOffset":0,"bitWidth":2,"description":"Input 1 remapping capability","name":"RMP"}},"name":"OR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40023000","description":"Cryptographic processor","groupName":"CRC","name":"CRC","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"Data register","displayName":"DR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Data Register","name":"DR"}},"name":"DR","resetValue":"0xFFFFFFFF","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Independent Data register","displayName":"IDR","fields":{"field":{"bitOffset":0,"bitWidth":8,"description":"Independent Data register","name":"IDR"}},"name":"IDR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x8","description":"Control register","displayName":"CR","fields":{"field":{"bitOffset":0,"bitWidth":1,"description":"Control regidter","name":"CR"}},"name":"CR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x50000000","description":"USB on the go full speed","groupName":"USB_OTG_FS","interrupt":[{"description":"          USB On-The-Go FS Wakeup through EXTI line          interrupt        ","name":"OTG_FS_WKUP","value":42},{"description":"          USB On The Go FS global          interrupt        ","name":"OTG_FS","value":67}],"name":"OTG_FS_GLOBAL","registers":{"register":[{"addressOffset":"0x0","description":"OTG_FS control and status register (OTG_FS_GOTGCTL)","displayName":"FS_GOTGCTL","fields":{"field":[{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Session request success","name":"SRQSCS"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"Session request","name":"SRQ"},{"access":"read-only","bitOffset":8,"bitWidth":1,"description":"Host negotiation success","name":"HNGSCS"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"HNP request","name":"HNPRQ"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Host set HNP enable","name":"HSHNPEN"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"Device HNP enabled","name":"DHNPEN"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"Connector ID status","name":"CIDSTS"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"Long/short debounce time","name":"DBCT"},{"access":"read-only","bitOffset":18,"bitWidth":1,"description":"A-session valid","name":"ASVLD"},{"access":"read-only","bitOffset":19,"bitWidth":1,"description":"B-session valid","name":"BSVLD"}]},"name":"FS_GOTGCTL","resetValue":"0x00000800","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"OTG_FS interrupt register (OTG_FS_GOTGINT)","displayName":"FS_GOTGINT","fields":{"field":[{"bitOffset":2,"bitWidth":1,"description":"Session end detected","name":"SEDET"},{"bitOffset":8,"bitWidth":1,"description":"Session request success status change","name":"SRSSCHG"},{"bitOffset":9,"bitWidth":1,"description":"Host negotiation success status change","name":"HNSSCHG"},{"bitOffset":17,"bitWidth":1,"description":"Host negotiation detected","name":"HNGDET"},{"bitOffset":18,"bitWidth":1,"description":"A-device timeout change","name":"ADTOCHG"},{"bitOffset":19,"bitWidth":1,"description":"Debounce done","name":"DBCDNE"}]},"name":"FS_GOTGINT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"OTG_FS AHB configuration register (OTG_FS_GAHBCFG)","displayName":"FS_GAHBCFG","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Global interrupt mask","name":"GINT"},{"bitOffset":7,"bitWidth":1,"description":"TxFIFO empty level","name":"TXFELVL"},{"bitOffset":8,"bitWidth":1,"description":"Periodic TxFIFO empty level","name":"PTXFELVL"}]},"name":"FS_GAHBCFG","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0xC","description":"OTG_FS USB configuration register (OTG_FS_GUSBCFG)","displayName":"FS_GUSBCFG","fields":{"field":[{"access":"read-write","bitOffset":0,"bitWidth":3,"description":"FS timeout calibration","name":"TOCAL"},{"access":"write-only","bitOffset":6,"bitWidth":1,"description":"Full Speed serial transceiver select","name":"PHYSEL"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"SRP-capable","name":"SRPCAP"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"HNP-capable","name":"HNPCAP"},{"access":"read-write","bitOffset":10,"bitWidth":4,"description":"USB turnaround time","name":"TRDT"},{"access":"read-write","bitOffset":29,"bitWidth":1,"description":"Force host mode","name":"FHMOD"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"Force device mode","name":"FDMOD"},{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"Corrupt Tx packet","name":"CTXPKT"}]},"name":"FS_GUSBCFG","resetValue":"0x00000A00","size":"0x20"},{"addressOffset":"0x10","description":"OTG_FS reset register (OTG_FS_GRSTCTL)","displayName":"FS_GRSTCTL","fields":{"field":[{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"Core soft reset","name":"CSRST"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"HCLK soft reset","name":"HSRST"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Host frame counter reset","name":"FCRST"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"RxFIFO flush","name":"RXFFLSH"},{"access":"read-write","bitOffset":5,"bitWidth":1,"description":"TxFIFO flush","name":"TXFFLSH"},{"access":"read-write","bitOffset":6,"bitWidth":5,"description":"TxFIFO number","name":"TXFNUM"},{"access":"read-only","bitOffset":31,"bitWidth":1,"description":"AHB master idle","name":"AHBIDL"}]},"name":"FS_GRSTCTL","resetValue":"0x20000000","size":"0x20"},{"addressOffset":"0x14","description":"OTG_FS core interrupt register (OTG_FS_GINTSTS)","displayName":"FS_GINTSTS","fields":{"field":[{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Current mode of operation","name":"CMOD"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"Mode mismatch interrupt","name":"MMIS"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"OTG interrupt","name":"OTGINT"},{"access":"read-write","bitOffset":3,"bitWidth":1,"description":"Start of frame","name":"SOF"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"RxFIFO non-empty","name":"RXFLVL"},{"access":"read-only","bitOffset":5,"bitWidth":1,"description":"Non-periodic TxFIFO empty","name":"NPTXFE"},{"access":"read-only","bitOffset":6,"bitWidth":1,"description":"Global IN non-periodic NAK effective","name":"GINAKEFF"},{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"Global OUT NAK effective","name":"GOUTNAKEFF"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Early suspend","name":"ESUSP"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"USB suspend","name":"USBSUSP"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"USB reset","name":"USBRST"},{"access":"read-write","bitOffset":13,"bitWidth":1,"description":"Enumeration done","name":"ENUMDNE"},{"access":"read-write","bitOffset":14,"bitWidth":1,"description":"Isochronous OUT packet dropped interrupt","name":"ISOODRP"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"End of periodic frame interrupt","name":"EOPF"},{"access":"read-only","bitOffset":18,"bitWidth":1,"description":"IN endpoint interrupt","name":"IEPINT"},{"access":"read-only","bitOffset":19,"bitWidth":1,"description":"OUT endpoint interrupt","name":"OEPINT"},{"access":"read-write","bitOffset":20,"bitWidth":1,"description":"Incomplete isochronous IN transfer","name":"IISOIXFR"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Incomplete periodic transfer(Host mode)/Incomplete isochronous OUT transfer(Device mode)","name":"IPXFR_INCOMPISOOUT"},{"access":"read-only","bitOffset":24,"bitWidth":1,"description":"Host port interrupt","name":"HPRTINT"},{"access":"read-only","bitOffset":25,"bitWidth":1,"description":"Host channels interrupt","name":"HCINT"},{"access":"read-only","bitOffset":26,"bitWidth":1,"description":"Periodic TxFIFO empty","name":"PTXFE"},{"access":"read-write","bitOffset":28,"bitWidth":1,"description":"Connector ID status change","name":"CIDSCHG"},{"access":"read-write","bitOffset":29,"bitWidth":1,"description":"Disconnect detected interrupt","name":"DISCINT"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"Session request/new session detected interrupt","name":"SRQINT"},{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"Resume/remote wakeup detected interrupt","name":"WKUPINT"}]},"name":"FS_GINTSTS","resetValue":"0x04000020","size":"0x20"},{"addressOffset":"0x18","description":"OTG_FS interrupt mask register (OTG_FS_GINTMSK)","displayName":"FS_GINTMSK","fields":{"field":[{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"Mode mismatch interrupt mask","name":"MMISM"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"OTG interrupt mask","name":"OTGINT"},{"access":"read-write","bitOffset":3,"bitWidth":1,"description":"Start of frame mask","name":"SOFM"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"Receive FIFO non-empty mask","name":"RXFLVLM"},{"access":"read-write","bitOffset":5,"bitWidth":1,"description":"Non-periodic TxFIFO empty mask","name":"NPTXFEM"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"Global non-periodic IN NAK effective mask","name":"GINAKEFFM"},{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"Global OUT NAK effective mask","name":"GONAKEFFM"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Early suspend mask","name":"ESUSPM"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"USB suspend mask","name":"USBSUSPM"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"USB reset mask","name":"USBRST"},{"access":"read-write","bitOffset":13,"bitWidth":1,"description":"Enumeration done mask","name":"ENUMDNEM"},{"access":"read-write","bitOffset":14,"bitWidth":1,"description":"Isochronous OUT packet dropped interrupt mask","name":"ISOODRPM"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"End of periodic frame interrupt mask","name":"EOPFM"},{"access":"read-write","bitOffset":17,"bitWidth":1,"description":"Endpoint mismatch interrupt mask","name":"EPMISM"},{"access":"read-write","bitOffset":18,"bitWidth":1,"description":"IN endpoints interrupt mask","name":"IEPINT"},{"access":"read-write","bitOffset":19,"bitWidth":1,"description":"OUT endpoints interrupt mask","name":"OEPINT"},{"access":"read-write","bitOffset":20,"bitWidth":1,"description":"Incomplete isochronous IN transfer mask","name":"IISOIXFRM"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Incomplete periodic transfer mask(Host mode)/Incomplete isochronous OUT transfer mask(Device mode)","name":"IPXFRM_IISOOXFRM"},{"access":"read-only","bitOffset":24,"bitWidth":1,"description":"Host port interrupt mask","name":"PRTIM"},{"access":"read-write","bitOffset":25,"bitWidth":1,"description":"Host channels interrupt mask","name":"HCIM"},{"access":"read-write","bitOffset":26,"bitWidth":1,"description":"Periodic TxFIFO empty mask","name":"PTXFEM"},{"access":"read-write","bitOffset":28,"bitWidth":1,"description":"Connector ID status change mask","name":"CIDSCHGM"},{"access":"read-write","bitOffset":29,"bitWidth":1,"description":"Disconnect detected interrupt mask","name":"DISCINT"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"Session request/new session detected interrupt mask","name":"SRQIM"},{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"Resume/remote wakeup detected interrupt mask","name":"WUIM"}]},"name":"FS_GINTMSK","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x1C","description":"OTG_FS Receive status debug read(Device mode)","displayName":"FS_GRXSTSR_Device","fields":{"field":[{"bitOffset":0,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":4,"bitWidth":11,"description":"Byte count","name":"BCNT"},{"bitOffset":15,"bitWidth":2,"description":"Data PID","name":"DPID"},{"bitOffset":17,"bitWidth":4,"description":"Packet status","name":"PKTSTS"},{"bitOffset":21,"bitWidth":4,"description":"Frame number","name":"FRMNUM"}]},"name":"FS_GRXSTSR_Device","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x1C","alternateRegister":"FS_GRXSTSR_Device","description":"OTG_FS Receive status debug read(Host mode)","displayName":"FS_GRXSTSR_Host","fields":{"field":[{"bitOffset":0,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":4,"bitWidth":11,"description":"Byte count","name":"BCNT"},{"bitOffset":15,"bitWidth":2,"description":"Data PID","name":"DPID"},{"bitOffset":17,"bitWidth":4,"description":"Packet status","name":"PKTSTS"},{"bitOffset":21,"bitWidth":4,"description":"Frame number","name":"FRMNUM"}]},"name":"FS_GRXSTSR_Host","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)","displayName":"FS_GRXFSIZ","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"RxFIFO depth","name":"RXFD"}},"name":"FS_GRXFSIZ","resetValue":"0x00000200","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"OTG_FS non-periodic transmit FIFO size register (Device mode)","displayName":"FS_GNPTXFSIZ_Device","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"Endpoint 0 transmit RAM start address","name":"TX0FSA"},{"bitOffset":16,"bitWidth":16,"description":"Endpoint 0 TxFIFO depth","name":"TX0FD"}]},"name":"FS_GNPTXFSIZ_Device","resetValue":"0x00000200","size":"0x20"},{"access":"read-write","addressOffset":"0x28","alternateRegister":"FS_GNPTXFSIZ_Device","description":"OTG_FS non-periodic transmit FIFO size register (Host mode)","displayName":"FS_GNPTXFSIZ_Host","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"Non-periodic transmit RAM start address","name":"NPTXFSA"},{"bitOffset":16,"bitWidth":16,"description":"Non-periodic TxFIFO depth","name":"NPTXFD"}]},"name":"FS_GNPTXFSIZ_Host","resetValue":"0x00000200","size":"0x20"},{"access":"read-only","addressOffset":"0x2C","description":"OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)","displayName":"FS_GNPTXSTS","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"Non-periodic TxFIFO space available","name":"NPTXFSAV"},{"bitOffset":16,"bitWidth":8,"description":"Non-periodic transmit request queue space available","name":"NPTQXSAV"},{"bitOffset":24,"bitWidth":7,"description":"Top of the non-periodic transmit request queue","name":"NPTXQTOP"}]},"name":"FS_GNPTXSTS","resetValue":"0x00080200","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"OTG_FS general core configuration register (OTG_FS_GCCFG)","displayName":"FS_GCCFG","fields":{"field":[{"bitOffset":16,"bitWidth":1,"description":"Power down","name":"PWRDWN"},{"bitOffset":18,"bitWidth":1,"description":"Enable the VBUS sensing device","name":"VBUSASEN"},{"bitOffset":19,"bitWidth":1,"description":"Enable the VBUS sensing device","name":"VBUSBSEN"},{"bitOffset":20,"bitWidth":1,"description":"SOF output enable","name":"SOFOUTEN"}]},"name":"FS_GCCFG","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"core ID register","displayName":"FS_CID","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Product ID field","name":"PRODUCT_ID"}},"name":"FS_CID","resetValue":"0x00001000","size":"0x20"},{"access":"read-write","addressOffset":"0x100","description":"OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)","displayName":"FS_HPTXFSIZ","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"Host periodic TxFIFO start address","name":"PTXSA"},{"bitOffset":16,"bitWidth":16,"description":"Host periodic TxFIFO depth","name":"PTXFSIZ"}]},"name":"FS_HPTXFSIZ","resetValue":"0x02000600","size":"0x20"},{"access":"read-write","addressOffset":"0x104","description":"OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)","displayName":"FS_DIEPTXF1","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"IN endpoint FIFO2 transmit RAM start address","name":"INEPTXSA"},{"bitOffset":16,"bitWidth":16,"description":"IN endpoint TxFIFO depth","name":"INEPTXFD"}]},"name":"FS_DIEPTXF1","resetValue":"0x02000400","size":"0x20"},{"access":"read-write","addressOffset":"0x108","description":"OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)","displayName":"FS_DIEPTXF2","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"IN endpoint FIFO3 transmit RAM start address","name":"INEPTXSA"},{"bitOffset":16,"bitWidth":16,"description":"IN endpoint TxFIFO depth","name":"INEPTXFD"}]},"name":"FS_DIEPTXF2","resetValue":"0x02000400","size":"0x20"},{"access":"read-write","addressOffset":"0x10C","description":"OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)","displayName":"FS_DIEPTXF3","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"IN endpoint FIFO4 transmit RAM start address","name":"INEPTXSA"},{"bitOffset":16,"bitWidth":16,"description":"IN endpoint TxFIFO depth","name":"INEPTXFD"}]},"name":"FS_DIEPTXF3","resetValue":"0x02000400","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x50000400","description":"USB on the go full speed","groupName":"USB_OTG_FS","name":"OTG_FS_HOST","registers":{"register":[{"addressOffset":"0x0","description":"OTG_FS host configuration register (OTG_FS_HCFG)","displayName":"FS_HCFG","fields":{"field":[{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"FS/LS PHY clock select","name":"FSLSPCS"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"FS- and LS-only support","name":"FSLSS"}]},"name":"FS_HCFG","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"OTG_FS Host frame interval register","displayName":"HFIR","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Frame interval","name":"FRIVL"}},"name":"HFIR","resetValue":"0x0000EA60","size":"0x20"},{"access":"read-only","addressOffset":"0x8","description":"OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)","displayName":"FS_HFNUM","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"Frame number","name":"FRNUM"},{"bitOffset":16,"bitWidth":16,"description":"Frame time remaining","name":"FTREM"}]},"name":"FS_HFNUM","resetValue":"0x00003FFF","size":"0x20"},{"addressOffset":"0x10","description":"OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)","displayName":"FS_HPTXSTS","fields":{"field":[{"access":"read-write","bitOffset":0,"bitWidth":16,"description":"Periodic transmit data FIFO space available","name":"PTXFSAVL"},{"access":"read-only","bitOffset":16,"bitWidth":8,"description":"Periodic transmit request queue space available","name":"PTXQSAV"},{"access":"read-only","bitOffset":24,"bitWidth":8,"description":"Top of the periodic transmit request queue","name":"PTXQTOP"}]},"name":"FS_HPTXSTS","resetValue":"0x00080100","size":"0x20"},{"access":"read-only","addressOffset":"0x14","description":"OTG_FS Host all channels interrupt register","displayName":"HAINT","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Channel interrupts","name":"HAINT"}},"name":"HAINT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"OTG_FS host all channels interrupt mask register","displayName":"HAINTMSK","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Channel interrupt mask","name":"HAINTM"}},"name":"HAINTMSK","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x40","description":"OTG_FS host port control and status register (OTG_FS_HPRT)","displayName":"FS_HPRT","fields":{"field":[{"access":"read-only","bitOffset":0,"bitWidth":1,"description":"Port connect status","name":"PCSTS"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"Port connect detected","name":"PCDET"},{"access":"read-write","bitOffset":2,"bitWidth":1,"description":"Port enable","name":"PENA"},{"access":"read-write","bitOffset":3,"bitWidth":1,"description":"Port enable/disable change","name":"PENCHNG"},{"access":"read-only","bitOffset":4,"bitWidth":1,"description":"Port overcurrent active","name":"POCA"},{"access":"read-write","bitOffset":5,"bitWidth":1,"description":"Port overcurrent change","name":"POCCHNG"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"Port resume","name":"PRES"},{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"Port suspend","name":"PSUSP"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"Port reset","name":"PRST"},{"access":"read-only","bitOffset":10,"bitWidth":2,"description":"Port line status","name":"PLSTS"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"Port power","name":"PPWR"},{"access":"read-write","bitOffset":13,"bitWidth":4,"description":"Port test control","name":"PTCTL"},{"access":"read-only","bitOffset":17,"bitWidth":2,"description":"Port speed","name":"PSPD"}]},"name":"FS_HPRT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x100","description":"OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)","displayName":"FS_HCCHAR0","fields":{"field":[{"bitOffset":0,"bitWidth":11,"description":"Maximum packet size","name":"MPSIZ"},{"bitOffset":11,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":15,"bitWidth":1,"description":"Endpoint direction","name":"EPDIR"},{"bitOffset":17,"bitWidth":1,"description":"Low-speed device","name":"LSDEV"},{"bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"bitOffset":20,"bitWidth":2,"description":"Multicount","name":"MCNT"},{"bitOffset":22,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":29,"bitWidth":1,"description":"Odd frame","name":"ODDFRM"},{"bitOffset":30,"bitWidth":1,"description":"Channel disable","name":"CHDIS"},{"bitOffset":31,"bitWidth":1,"description":"Channel enable","name":"CHENA"}]},"name":"FS_HCCHAR0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x120","description":"OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)","displayName":"FS_HCCHAR1","fields":{"field":[{"bitOffset":0,"bitWidth":11,"description":"Maximum packet size","name":"MPSIZ"},{"bitOffset":11,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":15,"bitWidth":1,"description":"Endpoint direction","name":"EPDIR"},{"bitOffset":17,"bitWidth":1,"description":"Low-speed device","name":"LSDEV"},{"bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"bitOffset":20,"bitWidth":2,"description":"Multicount","name":"MCNT"},{"bitOffset":22,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":29,"bitWidth":1,"description":"Odd frame","name":"ODDFRM"},{"bitOffset":30,"bitWidth":1,"description":"Channel disable","name":"CHDIS"},{"bitOffset":31,"bitWidth":1,"description":"Channel enable","name":"CHENA"}]},"name":"FS_HCCHAR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x140","description":"OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)","displayName":"FS_HCCHAR2","fields":{"field":[{"bitOffset":0,"bitWidth":11,"description":"Maximum packet size","name":"MPSIZ"},{"bitOffset":11,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":15,"bitWidth":1,"description":"Endpoint direction","name":"EPDIR"},{"bitOffset":17,"bitWidth":1,"description":"Low-speed device","name":"LSDEV"},{"bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"bitOffset":20,"bitWidth":2,"description":"Multicount","name":"MCNT"},{"bitOffset":22,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":29,"bitWidth":1,"description":"Odd frame","name":"ODDFRM"},{"bitOffset":30,"bitWidth":1,"description":"Channel disable","name":"CHDIS"},{"bitOffset":31,"bitWidth":1,"description":"Channel enable","name":"CHENA"}]},"name":"FS_HCCHAR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x160","description":"OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)","displayName":"FS_HCCHAR3","fields":{"field":[{"bitOffset":0,"bitWidth":11,"description":"Maximum packet size","name":"MPSIZ"},{"bitOffset":11,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":15,"bitWidth":1,"description":"Endpoint direction","name":"EPDIR"},{"bitOffset":17,"bitWidth":1,"description":"Low-speed device","name":"LSDEV"},{"bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"bitOffset":20,"bitWidth":2,"description":"Multicount","name":"MCNT"},{"bitOffset":22,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":29,"bitWidth":1,"description":"Odd frame","name":"ODDFRM"},{"bitOffset":30,"bitWidth":1,"description":"Channel disable","name":"CHDIS"},{"bitOffset":31,"bitWidth":1,"description":"Channel enable","name":"CHENA"}]},"name":"FS_HCCHAR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x180","description":"OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)","displayName":"FS_HCCHAR4","fields":{"field":[{"bitOffset":0,"bitWidth":11,"description":"Maximum packet size","name":"MPSIZ"},{"bitOffset":11,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":15,"bitWidth":1,"description":"Endpoint direction","name":"EPDIR"},{"bitOffset":17,"bitWidth":1,"description":"Low-speed device","name":"LSDEV"},{"bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"bitOffset":20,"bitWidth":2,"description":"Multicount","name":"MCNT"},{"bitOffset":22,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":29,"bitWidth":1,"description":"Odd frame","name":"ODDFRM"},{"bitOffset":30,"bitWidth":1,"description":"Channel disable","name":"CHDIS"},{"bitOffset":31,"bitWidth":1,"description":"Channel enable","name":"CHENA"}]},"name":"FS_HCCHAR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1A0","description":"OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)","displayName":"FS_HCCHAR5","fields":{"field":[{"bitOffset":0,"bitWidth":11,"description":"Maximum packet size","name":"MPSIZ"},{"bitOffset":11,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":15,"bitWidth":1,"description":"Endpoint direction","name":"EPDIR"},{"bitOffset":17,"bitWidth":1,"description":"Low-speed device","name":"LSDEV"},{"bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"bitOffset":20,"bitWidth":2,"description":"Multicount","name":"MCNT"},{"bitOffset":22,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":29,"bitWidth":1,"description":"Odd frame","name":"ODDFRM"},{"bitOffset":30,"bitWidth":1,"description":"Channel disable","name":"CHDIS"},{"bitOffset":31,"bitWidth":1,"description":"Channel enable","name":"CHENA"}]},"name":"FS_HCCHAR5","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C0","description":"OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)","displayName":"FS_HCCHAR6","fields":{"field":[{"bitOffset":0,"bitWidth":11,"description":"Maximum packet size","name":"MPSIZ"},{"bitOffset":11,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":15,"bitWidth":1,"description":"Endpoint direction","name":"EPDIR"},{"bitOffset":17,"bitWidth":1,"description":"Low-speed device","name":"LSDEV"},{"bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"bitOffset":20,"bitWidth":2,"description":"Multicount","name":"MCNT"},{"bitOffset":22,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":29,"bitWidth":1,"description":"Odd frame","name":"ODDFRM"},{"bitOffset":30,"bitWidth":1,"description":"Channel disable","name":"CHDIS"},{"bitOffset":31,"bitWidth":1,"description":"Channel enable","name":"CHENA"}]},"name":"FS_HCCHAR6","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1E0","description":"OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)","displayName":"FS_HCCHAR7","fields":{"field":[{"bitOffset":0,"bitWidth":11,"description":"Maximum packet size","name":"MPSIZ"},{"bitOffset":11,"bitWidth":4,"description":"Endpoint number","name":"EPNUM"},{"bitOffset":15,"bitWidth":1,"description":"Endpoint direction","name":"EPDIR"},{"bitOffset":17,"bitWidth":1,"description":"Low-speed device","name":"LSDEV"},{"bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"bitOffset":20,"bitWidth":2,"description":"Multicount","name":"MCNT"},{"bitOffset":22,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":29,"bitWidth":1,"description":"Odd frame","name":"ODDFRM"},{"bitOffset":30,"bitWidth":1,"description":"Channel disable","name":"CHDIS"},{"bitOffset":31,"bitWidth":1,"description":"Channel enable","name":"CHENA"}]},"name":"FS_HCCHAR7","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x108","description":"OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)","displayName":"FS_HCINT0","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed","name":"XFRC"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted","name":"CHH"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt","name":"STALL"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt","name":"NAK"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt","name":"ACK"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error","name":"TXERR"},{"bitOffset":8,"bitWidth":1,"description":"Babble error","name":"BBERR"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun","name":"FRMOR"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error","name":"DTERR"}]},"name":"FS_HCINT0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x128","description":"OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)","displayName":"FS_HCINT1","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed","name":"XFRC"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted","name":"CHH"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt","name":"STALL"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt","name":"NAK"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt","name":"ACK"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error","name":"TXERR"},{"bitOffset":8,"bitWidth":1,"description":"Babble error","name":"BBERR"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun","name":"FRMOR"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error","name":"DTERR"}]},"name":"FS_HCINT1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x148","description":"OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)","displayName":"FS_HCINT2","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed","name":"XFRC"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted","name":"CHH"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt","name":"STALL"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt","name":"NAK"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt","name":"ACK"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error","name":"TXERR"},{"bitOffset":8,"bitWidth":1,"description":"Babble error","name":"BBERR"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun","name":"FRMOR"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error","name":"DTERR"}]},"name":"FS_HCINT2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x168","description":"OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)","displayName":"FS_HCINT3","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed","name":"XFRC"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted","name":"CHH"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt","name":"STALL"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt","name":"NAK"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt","name":"ACK"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error","name":"TXERR"},{"bitOffset":8,"bitWidth":1,"description":"Babble error","name":"BBERR"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun","name":"FRMOR"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error","name":"DTERR"}]},"name":"FS_HCINT3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x188","description":"OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)","displayName":"FS_HCINT4","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed","name":"XFRC"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted","name":"CHH"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt","name":"STALL"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt","name":"NAK"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt","name":"ACK"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error","name":"TXERR"},{"bitOffset":8,"bitWidth":1,"description":"Babble error","name":"BBERR"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun","name":"FRMOR"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error","name":"DTERR"}]},"name":"FS_HCINT4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1A8","description":"OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)","displayName":"FS_HCINT5","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed","name":"XFRC"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted","name":"CHH"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt","name":"STALL"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt","name":"NAK"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt","name":"ACK"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error","name":"TXERR"},{"bitOffset":8,"bitWidth":1,"description":"Babble error","name":"BBERR"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun","name":"FRMOR"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error","name":"DTERR"}]},"name":"FS_HCINT5","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C8","description":"OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)","displayName":"FS_HCINT6","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed","name":"XFRC"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted","name":"CHH"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt","name":"STALL"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt","name":"NAK"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt","name":"ACK"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error","name":"TXERR"},{"bitOffset":8,"bitWidth":1,"description":"Babble error","name":"BBERR"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun","name":"FRMOR"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error","name":"DTERR"}]},"name":"FS_HCINT6","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1E8","description":"OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)","displayName":"FS_HCINT7","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed","name":"XFRC"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted","name":"CHH"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt","name":"STALL"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt","name":"NAK"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt","name":"ACK"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error","name":"TXERR"},{"bitOffset":8,"bitWidth":1,"description":"Babble error","name":"BBERR"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun","name":"FRMOR"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error","name":"DTERR"}]},"name":"FS_HCINT7","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10C","description":"OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)","displayName":"FS_HCINTMSK0","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted mask","name":"CHHM"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt mask","name":"STALLM"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt mask","name":"NAKM"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt mask","name":"ACKM"},{"bitOffset":6,"bitWidth":1,"description":"response received interrupt mask","name":"NYET"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error mask","name":"TXERRM"},{"bitOffset":8,"bitWidth":1,"description":"Babble error mask","name":"BBERRM"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun mask","name":"FRMORM"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error mask","name":"DTERRM"}]},"name":"FS_HCINTMSK0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x12C","description":"OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)","displayName":"FS_HCINTMSK1","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted mask","name":"CHHM"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt mask","name":"STALLM"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt mask","name":"NAKM"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt mask","name":"ACKM"},{"bitOffset":6,"bitWidth":1,"description":"response received interrupt mask","name":"NYET"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error mask","name":"TXERRM"},{"bitOffset":8,"bitWidth":1,"description":"Babble error mask","name":"BBERRM"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun mask","name":"FRMORM"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error mask","name":"DTERRM"}]},"name":"FS_HCINTMSK1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14C","description":"OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)","displayName":"FS_HCINTMSK2","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted mask","name":"CHHM"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt mask","name":"STALLM"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt mask","name":"NAKM"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt mask","name":"ACKM"},{"bitOffset":6,"bitWidth":1,"description":"response received interrupt mask","name":"NYET"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error mask","name":"TXERRM"},{"bitOffset":8,"bitWidth":1,"description":"Babble error mask","name":"BBERRM"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun mask","name":"FRMORM"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error mask","name":"DTERRM"}]},"name":"FS_HCINTMSK2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x16C","description":"OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)","displayName":"FS_HCINTMSK3","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted mask","name":"CHHM"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt mask","name":"STALLM"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt mask","name":"NAKM"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt mask","name":"ACKM"},{"bitOffset":6,"bitWidth":1,"description":"response received interrupt mask","name":"NYET"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error mask","name":"TXERRM"},{"bitOffset":8,"bitWidth":1,"description":"Babble error mask","name":"BBERRM"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun mask","name":"FRMORM"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error mask","name":"DTERRM"}]},"name":"FS_HCINTMSK3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18C","description":"OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)","displayName":"FS_HCINTMSK4","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted mask","name":"CHHM"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt mask","name":"STALLM"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt mask","name":"NAKM"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt mask","name":"ACKM"},{"bitOffset":6,"bitWidth":1,"description":"response received interrupt mask","name":"NYET"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error mask","name":"TXERRM"},{"bitOffset":8,"bitWidth":1,"description":"Babble error mask","name":"BBERRM"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun mask","name":"FRMORM"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error mask","name":"DTERRM"}]},"name":"FS_HCINTMSK4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1AC","description":"OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)","displayName":"FS_HCINTMSK5","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted mask","name":"CHHM"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt mask","name":"STALLM"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt mask","name":"NAKM"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt mask","name":"ACKM"},{"bitOffset":6,"bitWidth":1,"description":"response received interrupt mask","name":"NYET"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error mask","name":"TXERRM"},{"bitOffset":8,"bitWidth":1,"description":"Babble error mask","name":"BBERRM"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun mask","name":"FRMORM"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error mask","name":"DTERRM"}]},"name":"FS_HCINTMSK5","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1CC","description":"OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)","displayName":"FS_HCINTMSK6","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted mask","name":"CHHM"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt mask","name":"STALLM"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt mask","name":"NAKM"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt mask","name":"ACKM"},{"bitOffset":6,"bitWidth":1,"description":"response received interrupt mask","name":"NYET"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error mask","name":"TXERRM"},{"bitOffset":8,"bitWidth":1,"description":"Babble error mask","name":"BBERRM"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun mask","name":"FRMORM"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error mask","name":"DTERRM"}]},"name":"FS_HCINTMSK6","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1EC","description":"OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)","displayName":"FS_HCINTMSK7","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Channel halted mask","name":"CHHM"},{"bitOffset":3,"bitWidth":1,"description":"STALL response received interrupt mask","name":"STALLM"},{"bitOffset":4,"bitWidth":1,"description":"NAK response received interrupt mask","name":"NAKM"},{"bitOffset":5,"bitWidth":1,"description":"ACK response received/transmitted interrupt mask","name":"ACKM"},{"bitOffset":6,"bitWidth":1,"description":"response received interrupt mask","name":"NYET"},{"bitOffset":7,"bitWidth":1,"description":"Transaction error mask","name":"TXERRM"},{"bitOffset":8,"bitWidth":1,"description":"Babble error mask","name":"BBERRM"},{"bitOffset":9,"bitWidth":1,"description":"Frame overrun mask","name":"FRMORM"},{"bitOffset":10,"bitWidth":1,"description":"Data toggle error mask","name":"DTERRM"}]},"name":"FS_HCINTMSK7","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x110","description":"OTG_FS host channel-0 transfer size register","displayName":"FS_HCTSIZ0","fields":{"field":[{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":29,"bitWidth":2,"description":"Data PID","name":"DPID"}]},"name":"FS_HCTSIZ0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x130","description":"OTG_FS host channel-1 transfer size register","displayName":"FS_HCTSIZ1","fields":{"field":[{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":29,"bitWidth":2,"description":"Data PID","name":"DPID"}]},"name":"FS_HCTSIZ1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x150","description":"OTG_FS host channel-2 transfer size register","displayName":"FS_HCTSIZ2","fields":{"field":[{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":29,"bitWidth":2,"description":"Data PID","name":"DPID"}]},"name":"FS_HCTSIZ2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x170","description":"OTG_FS host channel-3 transfer size register","displayName":"FS_HCTSIZ3","fields":{"field":[{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":29,"bitWidth":2,"description":"Data PID","name":"DPID"}]},"name":"FS_HCTSIZ3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x190","description":"OTG_FS host channel-x transfer size register","displayName":"FS_HCTSIZ4","fields":{"field":[{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":29,"bitWidth":2,"description":"Data PID","name":"DPID"}]},"name":"FS_HCTSIZ4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1B0","description":"OTG_FS host channel-5 transfer size register","displayName":"FS_HCTSIZ5","fields":{"field":[{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":29,"bitWidth":2,"description":"Data PID","name":"DPID"}]},"name":"FS_HCTSIZ5","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1D0","description":"OTG_FS host channel-6 transfer size register","displayName":"FS_HCTSIZ6","fields":{"field":[{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":29,"bitWidth":2,"description":"Data PID","name":"DPID"}]},"name":"FS_HCTSIZ6","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1F0","description":"OTG_FS host channel-7 transfer size register","displayName":"FS_HCTSIZ7","fields":{"field":[{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":29,"bitWidth":2,"description":"Data PID","name":"DPID"}]},"name":"FS_HCTSIZ7","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x50000800","description":"USB on the go full speed","groupName":"USB_OTG_FS","name":"OTG_FS_DEVICE","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"OTG_FS device configuration register (OTG_FS_DCFG)","displayName":"FS_DCFG","fields":{"field":[{"bitOffset":0,"bitWidth":2,"description":"Device speed","name":"DSPD"},{"bitOffset":2,"bitWidth":1,"description":"Non-zero-length status OUT handshake","name":"NZLSOHSK"},{"bitOffset":4,"bitWidth":7,"description":"Device address","name":"DAD"},{"bitOffset":11,"bitWidth":2,"description":"Periodic frame interval","name":"PFIVL"}]},"name":"FS_DCFG","resetValue":"0x02200000","size":"0x20"},{"addressOffset":"0x4","description":"OTG_FS device control register (OTG_FS_DCTL)","displayName":"FS_DCTL","fields":{"field":[{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"Remote wakeup signaling","name":"RWUSIG"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"Soft disconnect","name":"SDIS"},{"access":"read-only","bitOffset":2,"bitWidth":1,"description":"Global IN NAK status","name":"GINSTS"},{"access":"read-only","bitOffset":3,"bitWidth":1,"description":"Global OUT NAK status","name":"GONSTS"},{"access":"read-write","bitOffset":4,"bitWidth":3,"description":"Test control","name":"TCTL"},{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"Set global IN NAK","name":"SGINAK"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"Clear global IN NAK","name":"CGINAK"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"Set global OUT NAK","name":"SGONAK"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Clear global OUT NAK","name":"CGONAK"},{"access":"read-write","bitOffset":11,"bitWidth":1,"description":"Power-on programming done","name":"POPRGDNE"}]},"name":"FS_DCTL","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x8","description":"OTG_FS device status register (OTG_FS_DSTS)","displayName":"FS_DSTS","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Suspend status","name":"SUSPSTS"},{"bitOffset":1,"bitWidth":2,"description":"Enumerated speed","name":"ENUMSPD"},{"bitOffset":3,"bitWidth":1,"description":"Erratic error","name":"EERR"},{"bitOffset":8,"bitWidth":14,"description":"Frame number of the received SOF","name":"FNSOF"}]},"name":"FS_DSTS","resetValue":"0x00000010","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)","displayName":"FS_DIEPMSK","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed interrupt mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Endpoint disabled interrupt mask","name":"EPDM"},{"bitOffset":3,"bitWidth":1,"description":"Timeout condition mask (Non-isochronous endpoints)","name":"TOM"},{"bitOffset":4,"bitWidth":1,"description":"IN token received when TxFIFO empty mask","name":"ITTXFEMSK"},{"bitOffset":5,"bitWidth":1,"description":"IN token received with EP mismatch mask","name":"INEPNMM"},{"bitOffset":6,"bitWidth":1,"description":"IN endpoint NAK effective mask","name":"INEPNEM"}]},"name":"FS_DIEPMSK","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)","displayName":"FS_DOEPMSK","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Transfer completed interrupt mask","name":"XFRCM"},{"bitOffset":1,"bitWidth":1,"description":"Endpoint disabled interrupt mask","name":"EPDM"},{"bitOffset":3,"bitWidth":1,"description":"SETUP phase done mask","name":"STUPM"},{"bitOffset":4,"bitWidth":1,"description":"OUT token received when endpoint disabled mask","name":"OTEPDM"}]},"name":"FS_DOEPMSK","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x18","description":"OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)","displayName":"FS_DAINT","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"IN endpoint interrupt bits","name":"IEPINT"},{"bitOffset":16,"bitWidth":16,"description":"OUT endpoint interrupt bits","name":"OEPINT"}]},"name":"FS_DAINT","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)","displayName":"FS_DAINTMSK","fields":{"field":[{"bitOffset":0,"bitWidth":16,"description":"IN EP interrupt mask bits","name":"IEPM"},{"bitOffset":16,"bitWidth":16,"description":"OUT endpoint interrupt bits","name":"OEPINT"}]},"name":"FS_DAINTMSK","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"OTG_FS device VBUS discharge time register","displayName":"DVBUSDIS","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"Device VBUS discharge time","name":"VBUSDT"}},"name":"DVBUSDIS","resetValue":"0x000017D7","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"OTG_FS device VBUS pulsing time register","displayName":"DVBUSPULSE","fields":{"field":{"bitOffset":0,"bitWidth":12,"description":"Device VBUS pulsing time","name":"DVBUSP"}},"name":"DVBUSPULSE","resetValue":"0x000005B8","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"OTG_FS device IN endpoint FIFO empty interrupt mask register","displayName":"DIEPEMPMSK","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"IN EP Tx FIFO empty interrupt mask bits","name":"INEPTXFEM"}},"name":"DIEPEMPMSK","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x100","description":"OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)","displayName":"FS_DIEPCTL0","fields":{"field":[{"access":"read-write","bitOffset":0,"bitWidth":2,"description":"Maximum packet size","name":"MPSIZ"},{"access":"read-only","bitOffset":15,"bitWidth":1,"description":"USB active endpoint","name":"USBAEP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"NAK status","name":"NAKSTS"},{"access":"read-only","bitOffset":18,"bitWidth":2,"description":"Endpoint type","name":"EPTYP"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"STALL handshake","name":"STALL"},{"access":"read-write","bitOffset":22,"bitWidth":4,"description":"TxFIFO number","name":"TXFNUM"},{"access":"write-only","bitOffset":26,"bitWidth":1,"description":"Clear NAK","name":"CNAK"},{"access":"write-only","bitOffset":27,"bitWidth":1,"description":"Set NAK","name":"SNAK"},{"access":"read-only","bitOffset":30,"bitWidth":1,"description":"Endpoint disable","name":"EPDIS"},{"access":"read-only","bitOffset":31,"bitWidth":1,"description":"Endpoint enable","name":"EPENA"}]},"name":"FS_DIEPCTL0","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x120","description":"OTG device endpoint-1 control register","displayName":"DIEPCTL1","fields":{"field":[{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"EPENA","name":"EPENA"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"EPDIS","name":"EPDIS"},{"access":"write-only","bitOffset":29,"bitWidth":1,"description":"SODDFRM/SD1PID","name":"SODDFRM_SD1PID"},{"access":"write-only","bitOffset":28,"bitWidth":1,"description":"SD0PID/SEVNFRM","name":"SD0PID_SEVNFRM"},{"access":"write-only","bitOffset":27,"bitWidth":1,"description":"SNAK","name":"SNAK"},{"access":"write-only","bitOffset":26,"bitWidth":1,"description":"CNAK","name":"CNAK"},{"access":"read-write","bitOffset":22,"bitWidth":4,"description":"TXFNUM","name":"TXFNUM"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Stall","name":"Stall"},{"access":"read-write","bitOffset":18,"bitWidth":2,"description":"EPTYP","name":"EPTYP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"NAKSTS","name":"NAKSTS"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"EONUM/DPID","name":"EONUM_DPID"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"USBAEP","name":"USBAEP"},{"access":"read-write","bitOffset":0,"bitWidth":11,"description":"MPSIZ","name":"MPSIZ"}]},"name":"DIEPCTL1","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x140","description":"OTG device endpoint-2 control register","displayName":"DIEPCTL2","fields":{"field":[{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"EPENA","name":"EPENA"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"EPDIS","name":"EPDIS"},{"access":"write-only","bitOffset":29,"bitWidth":1,"description":"SODDFRM","name":"SODDFRM"},{"access":"write-only","bitOffset":28,"bitWidth":1,"description":"SD0PID/SEVNFRM","name":"SD0PID_SEVNFRM"},{"access":"write-only","bitOffset":27,"bitWidth":1,"description":"SNAK","name":"SNAK"},{"access":"write-only","bitOffset":26,"bitWidth":1,"description":"CNAK","name":"CNAK"},{"access":"read-write","bitOffset":22,"bitWidth":4,"description":"TXFNUM","name":"TXFNUM"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Stall","name":"Stall"},{"access":"read-write","bitOffset":18,"bitWidth":2,"description":"EPTYP","name":"EPTYP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"NAKSTS","name":"NAKSTS"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"EONUM/DPID","name":"EONUM_DPID"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"USBAEP","name":"USBAEP"},{"access":"read-write","bitOffset":0,"bitWidth":11,"description":"MPSIZ","name":"MPSIZ"}]},"name":"DIEPCTL2","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x160","description":"OTG device endpoint-3 control register","displayName":"DIEPCTL3","fields":{"field":[{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"EPENA","name":"EPENA"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"EPDIS","name":"EPDIS"},{"access":"write-only","bitOffset":29,"bitWidth":1,"description":"SODDFRM","name":"SODDFRM"},{"access":"write-only","bitOffset":28,"bitWidth":1,"description":"SD0PID/SEVNFRM","name":"SD0PID_SEVNFRM"},{"access":"write-only","bitOffset":27,"bitWidth":1,"description":"SNAK","name":"SNAK"},{"access":"write-only","bitOffset":26,"bitWidth":1,"description":"CNAK","name":"CNAK"},{"access":"read-write","bitOffset":22,"bitWidth":4,"description":"TXFNUM","name":"TXFNUM"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Stall","name":"Stall"},{"access":"read-write","bitOffset":18,"bitWidth":2,"description":"EPTYP","name":"EPTYP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"NAKSTS","name":"NAKSTS"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"EONUM/DPID","name":"EONUM_DPID"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"USBAEP","name":"USBAEP"},{"access":"read-write","bitOffset":0,"bitWidth":11,"description":"MPSIZ","name":"MPSIZ"}]},"name":"DIEPCTL3","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x300","description":"device endpoint-0 control register","displayName":"DOEPCTL0","fields":{"field":[{"access":"write-only","bitOffset":31,"bitWidth":1,"description":"EPENA","name":"EPENA"},{"access":"read-only","bitOffset":30,"bitWidth":1,"description":"EPDIS","name":"EPDIS"},{"access":"write-only","bitOffset":27,"bitWidth":1,"description":"SNAK","name":"SNAK"},{"access":"write-only","bitOffset":26,"bitWidth":1,"description":"CNAK","name":"CNAK"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Stall","name":"Stall"},{"access":"read-write","bitOffset":20,"bitWidth":1,"description":"SNPM","name":"SNPM"},{"access":"read-only","bitOffset":18,"bitWidth":2,"description":"EPTYP","name":"EPTYP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"NAKSTS","name":"NAKSTS"},{"access":"read-only","bitOffset":15,"bitWidth":1,"description":"USBAEP","name":"USBAEP"},{"access":"read-only","bitOffset":0,"bitWidth":2,"description":"MPSIZ","name":"MPSIZ"}]},"name":"DOEPCTL0","resetValue":"0x00008000","size":"0x20"},{"addressOffset":"0x320","description":"device endpoint-1 control register","displayName":"DOEPCTL1","fields":{"field":[{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"EPENA","name":"EPENA"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"EPDIS","name":"EPDIS"},{"access":"write-only","bitOffset":29,"bitWidth":1,"description":"SODDFRM","name":"SODDFRM"},{"access":"write-only","bitOffset":28,"bitWidth":1,"description":"SD0PID/SEVNFRM","name":"SD0PID_SEVNFRM"},{"access":"write-only","bitOffset":27,"bitWidth":1,"description":"SNAK","name":"SNAK"},{"access":"write-only","bitOffset":26,"bitWidth":1,"description":"CNAK","name":"CNAK"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Stall","name":"Stall"},{"access":"read-write","bitOffset":20,"bitWidth":1,"description":"SNPM","name":"SNPM"},{"access":"read-write","bitOffset":18,"bitWidth":2,"description":"EPTYP","name":"EPTYP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"NAKSTS","name":"NAKSTS"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"EONUM/DPID","name":"EONUM_DPID"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"USBAEP","name":"USBAEP"},{"access":"read-write","bitOffset":0,"bitWidth":11,"description":"MPSIZ","name":"MPSIZ"}]},"name":"DOEPCTL1","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x340","description":"device endpoint-2 control register","displayName":"DOEPCTL2","fields":{"field":[{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"EPENA","name":"EPENA"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"EPDIS","name":"EPDIS"},{"access":"write-only","bitOffset":29,"bitWidth":1,"description":"SODDFRM","name":"SODDFRM"},{"access":"write-only","bitOffset":28,"bitWidth":1,"description":"SD0PID/SEVNFRM","name":"SD0PID_SEVNFRM"},{"access":"write-only","bitOffset":27,"bitWidth":1,"description":"SNAK","name":"SNAK"},{"access":"write-only","bitOffset":26,"bitWidth":1,"description":"CNAK","name":"CNAK"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Stall","name":"Stall"},{"access":"read-write","bitOffset":20,"bitWidth":1,"description":"SNPM","name":"SNPM"},{"access":"read-write","bitOffset":18,"bitWidth":2,"description":"EPTYP","name":"EPTYP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"NAKSTS","name":"NAKSTS"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"EONUM/DPID","name":"EONUM_DPID"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"USBAEP","name":"USBAEP"},{"access":"read-write","bitOffset":0,"bitWidth":11,"description":"MPSIZ","name":"MPSIZ"}]},"name":"DOEPCTL2","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x360","description":"device endpoint-3 control register","displayName":"DOEPCTL3","fields":{"field":[{"access":"read-write","bitOffset":31,"bitWidth":1,"description":"EPENA","name":"EPENA"},{"access":"read-write","bitOffset":30,"bitWidth":1,"description":"EPDIS","name":"EPDIS"},{"access":"write-only","bitOffset":29,"bitWidth":1,"description":"SODDFRM","name":"SODDFRM"},{"access":"write-only","bitOffset":28,"bitWidth":1,"description":"SD0PID/SEVNFRM","name":"SD0PID_SEVNFRM"},{"access":"write-only","bitOffset":27,"bitWidth":1,"description":"SNAK","name":"SNAK"},{"access":"write-only","bitOffset":26,"bitWidth":1,"description":"CNAK","name":"CNAK"},{"access":"read-write","bitOffset":21,"bitWidth":1,"description":"Stall","name":"Stall"},{"access":"read-write","bitOffset":20,"bitWidth":1,"description":"SNPM","name":"SNPM"},{"access":"read-write","bitOffset":18,"bitWidth":2,"description":"EPTYP","name":"EPTYP"},{"access":"read-only","bitOffset":17,"bitWidth":1,"description":"NAKSTS","name":"NAKSTS"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"EONUM/DPID","name":"EONUM_DPID"},{"access":"read-write","bitOffset":15,"bitWidth":1,"description":"USBAEP","name":"USBAEP"},{"access":"read-write","bitOffset":0,"bitWidth":11,"description":"MPSIZ","name":"MPSIZ"}]},"name":"DOEPCTL3","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0x108","description":"device endpoint-x interrupt register","displayName":"DIEPINT0","fields":{"field":[{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"TXFE","name":"TXFE"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"INEPNE","name":"INEPNE"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"ITTXFE","name":"ITTXFE"},{"access":"read-write","bitOffset":3,"bitWidth":1,"description":"TOC","name":"TOC"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"EPDISD","name":"EPDISD"},{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"XFRC","name":"XFRC"}]},"name":"DIEPINT0","resetValue":"0x00000080","size":"0x20"},{"addressOffset":"0x128","description":"device endpoint-1 interrupt register","displayName":"DIEPINT1","fields":{"field":[{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"TXFE","name":"TXFE"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"INEPNE","name":"INEPNE"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"ITTXFE","name":"ITTXFE"},{"access":"read-write","bitOffset":3,"bitWidth":1,"description":"TOC","name":"TOC"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"EPDISD","name":"EPDISD"},{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"XFRC","name":"XFRC"}]},"name":"DIEPINT1","resetValue":"0x00000080","size":"0x20"},{"addressOffset":"0x148","description":"device endpoint-2 interrupt register","displayName":"DIEPINT2","fields":{"field":[{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"TXFE","name":"TXFE"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"INEPNE","name":"INEPNE"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"ITTXFE","name":"ITTXFE"},{"access":"read-write","bitOffset":3,"bitWidth":1,"description":"TOC","name":"TOC"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"EPDISD","name":"EPDISD"},{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"XFRC","name":"XFRC"}]},"name":"DIEPINT2","resetValue":"0x00000080","size":"0x20"},{"addressOffset":"0x168","description":"device endpoint-3 interrupt register","displayName":"DIEPINT3","fields":{"field":[{"access":"read-only","bitOffset":7,"bitWidth":1,"description":"TXFE","name":"TXFE"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"INEPNE","name":"INEPNE"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"ITTXFE","name":"ITTXFE"},{"access":"read-write","bitOffset":3,"bitWidth":1,"description":"TOC","name":"TOC"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"EPDISD","name":"EPDISD"},{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"XFRC","name":"XFRC"}]},"name":"DIEPINT3","resetValue":"0x00000080","size":"0x20"},{"access":"read-write","addressOffset":"0x308","description":"device endpoint-0 interrupt register","displayName":"DOEPINT0","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"B2BSTUP","name":"B2BSTUP"},{"bitOffset":4,"bitWidth":1,"description":"OTEPDIS","name":"OTEPDIS"},{"bitOffset":3,"bitWidth":1,"description":"STUP","name":"STUP"},{"bitOffset":1,"bitWidth":1,"description":"EPDISD","name":"EPDISD"},{"bitOffset":0,"bitWidth":1,"description":"XFRC","name":"XFRC"}]},"name":"DOEPINT0","resetValue":"0x00000080","size":"0x20"},{"access":"read-write","addressOffset":"0x328","description":"device endpoint-1 interrupt register","displayName":"DOEPINT1","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"B2BSTUP","name":"B2BSTUP"},{"bitOffset":4,"bitWidth":1,"description":"OTEPDIS","name":"OTEPDIS"},{"bitOffset":3,"bitWidth":1,"description":"STUP","name":"STUP"},{"bitOffset":1,"bitWidth":1,"description":"EPDISD","name":"EPDISD"},{"bitOffset":0,"bitWidth":1,"description":"XFRC","name":"XFRC"}]},"name":"DOEPINT1","resetValue":"0x00000080","size":"0x20"},{"access":"read-write","addressOffset":"0x348","description":"device endpoint-2 interrupt register","displayName":"DOEPINT2","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"B2BSTUP","name":"B2BSTUP"},{"bitOffset":4,"bitWidth":1,"description":"OTEPDIS","name":"OTEPDIS"},{"bitOffset":3,"bitWidth":1,"description":"STUP","name":"STUP"},{"bitOffset":1,"bitWidth":1,"description":"EPDISD","name":"EPDISD"},{"bitOffset":0,"bitWidth":1,"description":"XFRC","name":"XFRC"}]},"name":"DOEPINT2","resetValue":"0x00000080","size":"0x20"},{"access":"read-write","addressOffset":"0x368","description":"device endpoint-3 interrupt register","displayName":"DOEPINT3","fields":{"field":[{"bitOffset":6,"bitWidth":1,"description":"B2BSTUP","name":"B2BSTUP"},{"bitOffset":4,"bitWidth":1,"description":"OTEPDIS","name":"OTEPDIS"},{"bitOffset":3,"bitWidth":1,"description":"STUP","name":"STUP"},{"bitOffset":1,"bitWidth":1,"description":"EPDISD","name":"EPDISD"},{"bitOffset":0,"bitWidth":1,"description":"XFRC","name":"XFRC"}]},"name":"DOEPINT3","resetValue":"0x00000080","size":"0x20"},{"access":"read-write","addressOffset":"0x110","description":"device endpoint-0 transfer size register","displayName":"DIEPTSIZ0","fields":{"field":[{"bitOffset":19,"bitWidth":2,"description":"Packet count","name":"PKTCNT"},{"bitOffset":0,"bitWidth":7,"description":"Transfer size","name":"XFRSIZ"}]},"name":"DIEPTSIZ0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x310","description":"device OUT endpoint-0 transfer size register","displayName":"DOEPTSIZ0","fields":{"field":[{"bitOffset":29,"bitWidth":2,"description":"SETUP packet count","name":"STUPCNT"},{"bitOffset":19,"bitWidth":1,"description":"Packet count","name":"PKTCNT"},{"bitOffset":0,"bitWidth":7,"description":"Transfer size","name":"XFRSIZ"}]},"name":"DOEPTSIZ0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x130","description":"device endpoint-1 transfer size register","displayName":"DIEPTSIZ1","fields":{"field":[{"bitOffset":29,"bitWidth":2,"description":"Multi count","name":"MCNT"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"}]},"name":"DIEPTSIZ1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x150","description":"device endpoint-2 transfer size register","displayName":"DIEPTSIZ2","fields":{"field":[{"bitOffset":29,"bitWidth":2,"description":"Multi count","name":"MCNT"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"}]},"name":"DIEPTSIZ2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x170","description":"device endpoint-3 transfer size register","displayName":"DIEPTSIZ3","fields":{"field":[{"bitOffset":29,"bitWidth":2,"description":"Multi count","name":"MCNT"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"}]},"name":"DIEPTSIZ3","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x118","description":"OTG_FS device IN endpoint transmit FIFO status register","displayName":"DTXFSTS0","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"IN endpoint TxFIFO space available","name":"INEPTFSAV"}},"name":"DTXFSTS0","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x138","description":"OTG_FS device IN endpoint transmit FIFO status register","displayName":"DTXFSTS1","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"IN endpoint TxFIFO space available","name":"INEPTFSAV"}},"name":"DTXFSTS1","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x158","description":"OTG_FS device IN endpoint transmit FIFO status register","displayName":"DTXFSTS2","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"IN endpoint TxFIFO space available","name":"INEPTFSAV"}},"name":"DTXFSTS2","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x178","description":"OTG_FS device IN endpoint transmit FIFO status register","displayName":"DTXFSTS3","fields":{"field":{"bitOffset":0,"bitWidth":16,"description":"IN endpoint TxFIFO space available","name":"INEPTFSAV"}},"name":"DTXFSTS3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x330","description":"device OUT endpoint-1 transfer size register","displayName":"DOEPTSIZ1","fields":{"field":[{"bitOffset":29,"bitWidth":2,"description":"Received data PID/SETUP packet count","name":"RXDPID_STUPCNT"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"}]},"name":"DOEPTSIZ1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x350","description":"device OUT endpoint-2 transfer size register","displayName":"DOEPTSIZ2","fields":{"field":[{"bitOffset":29,"bitWidth":2,"description":"Received data PID/SETUP packet count","name":"RXDPID_STUPCNT"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"}]},"name":"DOEPTSIZ2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x370","description":"device OUT endpoint-3 transfer size register","displayName":"DOEPTSIZ3","fields":{"field":[{"bitOffset":29,"bitWidth":2,"description":"Received data PID/SETUP packet count","name":"RXDPID_STUPCNT"},{"bitOffset":19,"bitWidth":10,"description":"Packet count","name":"PKTCNT"},{"bitOffset":0,"bitWidth":19,"description":"Transfer size","name":"XFRSIZ"}]},"name":"DOEPTSIZ3","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x50000E00","description":"USB on the go full speed","groupName":"USB_OTG_FS","name":"OTG_FS_PWRCLK","registers":{"register":{"access":"read-write","addressOffset":"0x0","description":"OTG_FS power and clock gating control register","displayName":"FS_PCGCCTL","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Stop PHY clock","name":"STPPCLK"},{"bitOffset":1,"bitWidth":1,"description":"Gate HCLK","name":"GATEHCLK"},{"bitOffset":4,"bitWidth":1,"description":"PHY Suspended","name":"PHYSUSP"}]},"name":"FS_PCGCCTL","resetValue":"0x00000000","size":"0x20"}}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40023C00","description":"FLASH","groupName":"FLASH","interrupt":{"description":"FLASH global interrupt","name":"FLASH","value":4},"name":"FLASH","registers":{"register":[{"addressOffset":"0x0","description":"Flash access control register","displayName":"ACR","fields":{"field":[{"access":"read-write","bitOffset":0,"bitWidth":3,"description":"Latency","name":"LATENCY"},{"access":"read-write","bitOffset":8,"bitWidth":1,"description":"Prefetch enable","name":"PRFTEN"},{"access":"read-write","bitOffset":9,"bitWidth":1,"description":"Instruction cache enable","name":"ICEN"},{"access":"read-write","bitOffset":10,"bitWidth":1,"description":"Data cache enable","name":"DCEN"},{"access":"write-only","bitOffset":11,"bitWidth":1,"description":"Instruction cache reset","name":"ICRST"},{"access":"read-write","bitOffset":12,"bitWidth":1,"description":"Data cache reset","name":"DCRST"}]},"name":"ACR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x4","description":"Flash key register","displayName":"KEYR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"FPEC key","name":"KEY"}},"name":"KEYR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0x8","description":"Flash option key register","displayName":"OPTKEYR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Option byte key","name":"OPTKEY"}},"name":"OPTKEYR","resetValue":"0x00000000","size":"0x20"},{"addressOffset":"0xC","description":"Status register","displayName":"SR","fields":{"field":[{"access":"read-write","bitOffset":0,"bitWidth":1,"description":"End of operation","name":"EOP"},{"access":"read-write","bitOffset":1,"bitWidth":1,"description":"Operation error","name":"OPERR"},{"access":"read-write","bitOffset":4,"bitWidth":1,"description":"Write protection error","name":"WRPERR"},{"access":"read-write","bitOffset":5,"bitWidth":1,"description":"Programming alignment error","name":"PGAERR"},{"access":"read-write","bitOffset":6,"bitWidth":1,"description":"Programming parallelism error","name":"PGPERR"},{"access":"read-write","bitOffset":7,"bitWidth":1,"description":"Programming sequence error","name":"PGSERR"},{"access":"read-only","bitOffset":16,"bitWidth":1,"description":"Busy","name":"BSY"}]},"name":"SR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"Control register","displayName":"CR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Programming","name":"PG"},{"bitOffset":1,"bitWidth":1,"description":"Sector Erase","name":"SER"},{"bitOffset":2,"bitWidth":1,"description":"Mass Erase","name":"MER"},{"bitOffset":3,"bitWidth":4,"description":"Sector number","name":"SNB"},{"bitOffset":8,"bitWidth":2,"description":"Program size","name":"PSIZE"},{"bitOffset":16,"bitWidth":1,"description":"Start","name":"STRT"},{"bitOffset":24,"bitWidth":1,"description":"End of operation interrupt enable","name":"EOPIE"},{"bitOffset":25,"bitWidth":1,"description":"Error interrupt enable","name":"ERRIE"},{"bitOffset":31,"bitWidth":1,"description":"Lock","name":"LOCK"}]},"name":"CR","resetValue":"0x80000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"Flash option control register","displayName":"OPTCR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Option lock","name":"OPTLOCK"},{"bitOffset":1,"bitWidth":1,"description":"Option start","name":"OPTSTRT"},{"bitOffset":2,"bitWidth":2,"description":"BOR reset Level","name":"BOR_LEV"},{"bitOffset":5,"bitWidth":1,"description":"WDG_SW User option bytes","name":"WDG_SW"},{"bitOffset":6,"bitWidth":1,"description":"nRST_STOP User option bytes","name":"nRST_STOP"},{"bitOffset":7,"bitWidth":1,"description":"nRST_STDBY User option bytes","name":"nRST_STDBY"},{"bitOffset":8,"bitWidth":8,"description":"Read protect","name":"RDP"},{"bitOffset":16,"bitWidth":12,"description":"Not write protect","name":"nWRP"}]},"name":"OPTCR","resetValue":"0x00000014","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40013C00","description":"External interrupt/event controller","groupName":"EXTI","interrupt":[{"description":"          Tamper and TimeStamp interrupts through the          EXTI line        ","name":"TAMP_STAMP","value":2},{"description":"EXTI Line0 interrupt","name":"EXTI0","value":6},{"description":"EXTI Line1 interrupt","name":"EXTI1","value":7},{"description":"EXTI Line2 interrupt","name":"EXTI2","value":8},{"description":"EXTI Line3 interrupt","name":"EXTI3","value":9},{"description":"EXTI Line4 interrupt","name":"EXTI4","value":10},{"description":"EXTI Line[9:5] interrupts","name":"EXTI9_5","value":23},{"description":"EXTI Line[15:10] interrupts","name":"EXTI15_10","value":40}],"name":"EXTI","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"Interrupt mask register (EXTI_IMR)","displayName":"IMR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Interrupt Mask on line 0","name":"MR0"},{"bitOffset":1,"bitWidth":1,"description":"Interrupt Mask on line 1","name":"MR1"},{"bitOffset":2,"bitWidth":1,"description":"Interrupt Mask on line 2","name":"MR2"},{"bitOffset":3,"bitWidth":1,"description":"Interrupt Mask on line 3","name":"MR3"},{"bitOffset":4,"bitWidth":1,"description":"Interrupt Mask on line 4","name":"MR4"},{"bitOffset":5,"bitWidth":1,"description":"Interrupt Mask on line 5","name":"MR5"},{"bitOffset":6,"bitWidth":1,"description":"Interrupt Mask on line 6","name":"MR6"},{"bitOffset":7,"bitWidth":1,"description":"Interrupt Mask on line 7","name":"MR7"},{"bitOffset":8,"bitWidth":1,"description":"Interrupt Mask on line 8","name":"MR8"},{"bitOffset":9,"bitWidth":1,"description":"Interrupt Mask on line 9","name":"MR9"},{"bitOffset":10,"bitWidth":1,"description":"Interrupt Mask on line 10","name":"MR10"},{"bitOffset":11,"bitWidth":1,"description":"Interrupt Mask on line 11","name":"MR11"},{"bitOffset":12,"bitWidth":1,"description":"Interrupt Mask on line 12","name":"MR12"},{"bitOffset":13,"bitWidth":1,"description":"Interrupt Mask on line 13","name":"MR13"},{"bitOffset":14,"bitWidth":1,"description":"Interrupt Mask on line 14","name":"MR14"},{"bitOffset":15,"bitWidth":1,"description":"Interrupt Mask on line 15","name":"MR15"},{"bitOffset":16,"bitWidth":1,"description":"Interrupt Mask on line 16","name":"MR16"},{"bitOffset":17,"bitWidth":1,"description":"Interrupt Mask on line 17","name":"MR17"},{"bitOffset":18,"bitWidth":1,"description":"Interrupt Mask on line 18","name":"MR18"},{"bitOffset":19,"bitWidth":1,"description":"Interrupt Mask on line 19","name":"MR19"},{"bitOffset":20,"bitWidth":1,"description":"Interrupt Mask on line 20","name":"MR20"},{"bitOffset":21,"bitWidth":1,"description":"Interrupt Mask on line 21","name":"MR21"},{"bitOffset":22,"bitWidth":1,"description":"Interrupt Mask on line 22","name":"MR22"}]},"name":"IMR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Event mask register (EXTI_EMR)","displayName":"EMR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Event Mask on line 0","name":"MR0"},{"bitOffset":1,"bitWidth":1,"description":"Event Mask on line 1","name":"MR1"},{"bitOffset":2,"bitWidth":1,"description":"Event Mask on line 2","name":"MR2"},{"bitOffset":3,"bitWidth":1,"description":"Event Mask on line 3","name":"MR3"},{"bitOffset":4,"bitWidth":1,"description":"Event Mask on line 4","name":"MR4"},{"bitOffset":5,"bitWidth":1,"description":"Event Mask on line 5","name":"MR5"},{"bitOffset":6,"bitWidth":1,"description":"Event Mask on line 6","name":"MR6"},{"bitOffset":7,"bitWidth":1,"description":"Event Mask on line 7","name":"MR7"},{"bitOffset":8,"bitWidth":1,"description":"Event Mask on line 8","name":"MR8"},{"bitOffset":9,"bitWidth":1,"description":"Event Mask on line 9","name":"MR9"},{"bitOffset":10,"bitWidth":1,"description":"Event Mask on line 10","name":"MR10"},{"bitOffset":11,"bitWidth":1,"description":"Event Mask on line 11","name":"MR11"},{"bitOffset":12,"bitWidth":1,"description":"Event Mask on line 12","name":"MR12"},{"bitOffset":13,"bitWidth":1,"description":"Event Mask on line 13","name":"MR13"},{"bitOffset":14,"bitWidth":1,"description":"Event Mask on line 14","name":"MR14"},{"bitOffset":15,"bitWidth":1,"description":"Event Mask on line 15","name":"MR15"},{"bitOffset":16,"bitWidth":1,"description":"Event Mask on line 16","name":"MR16"},{"bitOffset":17,"bitWidth":1,"description":"Event Mask on line 17","name":"MR17"},{"bitOffset":18,"bitWidth":1,"description":"Event Mask on line 18","name":"MR18"},{"bitOffset":19,"bitWidth":1,"description":"Event Mask on line 19","name":"MR19"},{"bitOffset":20,"bitWidth":1,"description":"Event Mask on line 20","name":"MR20"},{"bitOffset":21,"bitWidth":1,"description":"Event Mask on line 21","name":"MR21"},{"bitOffset":22,"bitWidth":1,"description":"Event Mask on line 22","name":"MR22"}]},"name":"EMR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Rising Trigger selection register (EXTI_RTSR)","displayName":"RTSR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Rising trigger event configuration of line 0","name":"TR0"},{"bitOffset":1,"bitWidth":1,"description":"Rising trigger event configuration of line 1","name":"TR1"},{"bitOffset":2,"bitWidth":1,"description":"Rising trigger event configuration of line 2","name":"TR2"},{"bitOffset":3,"bitWidth":1,"description":"Rising trigger event configuration of line 3","name":"TR3"},{"bitOffset":4,"bitWidth":1,"description":"Rising trigger event configuration of line 4","name":"TR4"},{"bitOffset":5,"bitWidth":1,"description":"Rising trigger event configuration of line 5","name":"TR5"},{"bitOffset":6,"bitWidth":1,"description":"Rising trigger event configuration of line 6","name":"TR6"},{"bitOffset":7,"bitWidth":1,"description":"Rising trigger event configuration of line 7","name":"TR7"},{"bitOffset":8,"bitWidth":1,"description":"Rising trigger event configuration of line 8","name":"TR8"},{"bitOffset":9,"bitWidth":1,"description":"Rising trigger event configuration of line 9","name":"TR9"},{"bitOffset":10,"bitWidth":1,"description":"Rising trigger event configuration of line 10","name":"TR10"},{"bitOffset":11,"bitWidth":1,"description":"Rising trigger event configuration of line 11","name":"TR11"},{"bitOffset":12,"bitWidth":1,"description":"Rising trigger event configuration of line 12","name":"TR12"},{"bitOffset":13,"bitWidth":1,"description":"Rising trigger event configuration of line 13","name":"TR13"},{"bitOffset":14,"bitWidth":1,"description":"Rising trigger event configuration of line 14","name":"TR14"},{"bitOffset":15,"bitWidth":1,"description":"Rising trigger event configuration of line 15","name":"TR15"},{"bitOffset":16,"bitWidth":1,"description":"Rising trigger event configuration of line 16","name":"TR16"},{"bitOffset":17,"bitWidth":1,"description":"Rising trigger event configuration of line 17","name":"TR17"},{"bitOffset":18,"bitWidth":1,"description":"Rising trigger event configuration of line 18","name":"TR18"},{"bitOffset":19,"bitWidth":1,"description":"Rising trigger event configuration of line 19","name":"TR19"},{"bitOffset":20,"bitWidth":1,"description":"Rising trigger event configuration of line 20","name":"TR20"},{"bitOffset":21,"bitWidth":1,"description":"Rising trigger event configuration of line 21","name":"TR21"},{"bitOffset":22,"bitWidth":1,"description":"Rising trigger event configuration of line 22","name":"TR22"}]},"name":"RTSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Falling Trigger selection register (EXTI_FTSR)","displayName":"FTSR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Falling trigger event configuration of line 0","name":"TR0"},{"bitOffset":1,"bitWidth":1,"description":"Falling trigger event configuration of line 1","name":"TR1"},{"bitOffset":2,"bitWidth":1,"description":"Falling trigger event configuration of line 2","name":"TR2"},{"bitOffset":3,"bitWidth":1,"description":"Falling trigger event configuration of line 3","name":"TR3"},{"bitOffset":4,"bitWidth":1,"description":"Falling trigger event configuration of line 4","name":"TR4"},{"bitOffset":5,"bitWidth":1,"description":"Falling trigger event configuration of line 5","name":"TR5"},{"bitOffset":6,"bitWidth":1,"description":"Falling trigger event configuration of line 6","name":"TR6"},{"bitOffset":7,"bitWidth":1,"description":"Falling trigger event configuration of line 7","name":"TR7"},{"bitOffset":8,"bitWidth":1,"description":"Falling trigger event configuration of line 8","name":"TR8"},{"bitOffset":9,"bitWidth":1,"description":"Falling trigger event configuration of line 9","name":"TR9"},{"bitOffset":10,"bitWidth":1,"description":"Falling trigger event configuration of line 10","name":"TR10"},{"bitOffset":11,"bitWidth":1,"description":"Falling trigger event configuration of line 11","name":"TR11"},{"bitOffset":12,"bitWidth":1,"description":"Falling trigger event configuration of line 12","name":"TR12"},{"bitOffset":13,"bitWidth":1,"description":"Falling trigger event configuration of line 13","name":"TR13"},{"bitOffset":14,"bitWidth":1,"description":"Falling trigger event configuration of line 14","name":"TR14"},{"bitOffset":15,"bitWidth":1,"description":"Falling trigger event configuration of line 15","name":"TR15"},{"bitOffset":16,"bitWidth":1,"description":"Falling trigger event configuration of line 16","name":"TR16"},{"bitOffset":17,"bitWidth":1,"description":"Falling trigger event configuration of line 17","name":"TR17"},{"bitOffset":18,"bitWidth":1,"description":"Falling trigger event configuration of line 18","name":"TR18"},{"bitOffset":19,"bitWidth":1,"description":"Falling trigger event configuration of line 19","name":"TR19"},{"bitOffset":20,"bitWidth":1,"description":"Falling trigger event configuration of line 20","name":"TR20"},{"bitOffset":21,"bitWidth":1,"description":"Falling trigger event configuration of line 21","name":"TR21"},{"bitOffset":22,"bitWidth":1,"description":"Falling trigger event configuration of line 22","name":"TR22"}]},"name":"FTSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"Software interrupt event register (EXTI_SWIER)","displayName":"SWIER","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Software Interrupt on line 0","name":"SWIER0"},{"bitOffset":1,"bitWidth":1,"description":"Software Interrupt on line 1","name":"SWIER1"},{"bitOffset":2,"bitWidth":1,"description":"Software Interrupt on line 2","name":"SWIER2"},{"bitOffset":3,"bitWidth":1,"description":"Software Interrupt on line 3","name":"SWIER3"},{"bitOffset":4,"bitWidth":1,"description":"Software Interrupt on line 4","name":"SWIER4"},{"bitOffset":5,"bitWidth":1,"description":"Software Interrupt on line 5","name":"SWIER5"},{"bitOffset":6,"bitWidth":1,"description":"Software Interrupt on line 6","name":"SWIER6"},{"bitOffset":7,"bitWidth":1,"description":"Software Interrupt on line 7","name":"SWIER7"},{"bitOffset":8,"bitWidth":1,"description":"Software Interrupt on line 8","name":"SWIER8"},{"bitOffset":9,"bitWidth":1,"description":"Software Interrupt on line 9","name":"SWIER9"},{"bitOffset":10,"bitWidth":1,"description":"Software Interrupt on line 10","name":"SWIER10"},{"bitOffset":11,"bitWidth":1,"description":"Software Interrupt on line 11","name":"SWIER11"},{"bitOffset":12,"bitWidth":1,"description":"Software Interrupt on line 12","name":"SWIER12"},{"bitOffset":13,"bitWidth":1,"description":"Software Interrupt on line 13","name":"SWIER13"},{"bitOffset":14,"bitWidth":1,"description":"Software Interrupt on line 14","name":"SWIER14"},{"bitOffset":15,"bitWidth":1,"description":"Software Interrupt on line 15","name":"SWIER15"},{"bitOffset":16,"bitWidth":1,"description":"Software Interrupt on line 16","name":"SWIER16"},{"bitOffset":17,"bitWidth":1,"description":"Software Interrupt on line 17","name":"SWIER17"},{"bitOffset":18,"bitWidth":1,"description":"Software Interrupt on line 18","name":"SWIER18"},{"bitOffset":19,"bitWidth":1,"description":"Software Interrupt on line 19","name":"SWIER19"},{"bitOffset":20,"bitWidth":1,"description":"Software Interrupt on line 20","name":"SWIER20"},{"bitOffset":21,"bitWidth":1,"description":"Software Interrupt on line 21","name":"SWIER21"},{"bitOffset":22,"bitWidth":1,"description":"Software Interrupt on line 22","name":"SWIER22"}]},"name":"SWIER","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"Pending register (EXTI_PR)","displayName":"PR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Pending bit 0","name":"PR0"},{"bitOffset":1,"bitWidth":1,"description":"Pending bit 1","name":"PR1"},{"bitOffset":2,"bitWidth":1,"description":"Pending bit 2","name":"PR2"},{"bitOffset":3,"bitWidth":1,"description":"Pending bit 3","name":"PR3"},{"bitOffset":4,"bitWidth":1,"description":"Pending bit 4","name":"PR4"},{"bitOffset":5,"bitWidth":1,"description":"Pending bit 5","name":"PR5"},{"bitOffset":6,"bitWidth":1,"description":"Pending bit 6","name":"PR6"},{"bitOffset":7,"bitWidth":1,"description":"Pending bit 7","name":"PR7"},{"bitOffset":8,"bitWidth":1,"description":"Pending bit 8","name":"PR8"},{"bitOffset":9,"bitWidth":1,"description":"Pending bit 9","name":"PR9"},{"bitOffset":10,"bitWidth":1,"description":"Pending bit 10","name":"PR10"},{"bitOffset":11,"bitWidth":1,"description":"Pending bit 11","name":"PR11"},{"bitOffset":12,"bitWidth":1,"description":"Pending bit 12","name":"PR12"},{"bitOffset":13,"bitWidth":1,"description":"Pending bit 13","name":"PR13"},{"bitOffset":14,"bitWidth":1,"description":"Pending bit 14","name":"PR14"},{"bitOffset":15,"bitWidth":1,"description":"Pending bit 15","name":"PR15"},{"bitOffset":16,"bitWidth":1,"description":"Pending bit 16","name":"PR16"},{"bitOffset":17,"bitWidth":1,"description":"Pending bit 17","name":"PR17"},{"bitOffset":18,"bitWidth":1,"description":"Pending bit 18","name":"PR18"},{"bitOffset":19,"bitWidth":1,"description":"Pending bit 19","name":"PR19"},{"bitOffset":20,"bitWidth":1,"description":"Pending bit 20","name":"PR20"},{"bitOffset":21,"bitWidth":1,"description":"Pending bit 21","name":"PR21"},{"bitOffset":22,"bitWidth":1,"description":"Pending bit 22","name":"PR22"}]},"name":"PR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x1001","usage":"registers"},"baseAddress":"0xE000E000","description":"Nested Vectored Interrupt Controller","groupName":"NVIC","name":"NVIC","registers":{"register":[{"access":"read-only","addressOffset":"0x4","description":"Interrupt Controller Type Register","displayName":"ICTR","fields":{"field":{"bitOffset":0,"bitWidth":4,"description":"Total number of interrupt lines in groups","name":"INTLINESNUM"}},"name":"ICTR","resetValue":"0x00000000","size":"0x20"},{"access":"write-only","addressOffset":"0xF00","description":"Software Triggered Interrupt Register","displayName":"STIR","fields":{"field":{"bitOffset":0,"bitWidth":9,"description":"interrupt to be triggered","name":"INTID"}},"name":"STIR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x100","description":"Interrupt Set-Enable Register","displayName":"ISER0","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"SETENA","name":"SETENA"}},"name":"ISER0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x104","description":"Interrupt Set-Enable Register","displayName":"ISER1","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"SETENA","name":"SETENA"}},"name":"ISER1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x108","description":"Interrupt Set-Enable Register","displayName":"ISER2","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"SETENA","name":"SETENA"}},"name":"ISER2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x180","description":"Interrupt Clear-Enable Register","displayName":"ICER0","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"CLRENA","name":"CLRENA"}},"name":"ICER0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x184","description":"Interrupt Clear-Enable Register","displayName":"ICER1","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"CLRENA","name":"CLRENA"}},"name":"ICER1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x188","description":"Interrupt Clear-Enable Register","displayName":"ICER2","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"CLRENA","name":"CLRENA"}},"name":"ICER2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x200","description":"Interrupt Set-Pending Register","displayName":"ISPR0","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"SETPEND","name":"SETPEND"}},"name":"ISPR0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x204","description":"Interrupt Set-Pending Register","displayName":"ISPR1","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"SETPEND","name":"SETPEND"}},"name":"ISPR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x208","description":"Interrupt Set-Pending Register","displayName":"ISPR2","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"SETPEND","name":"SETPEND"}},"name":"ISPR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x280","description":"Interrupt Clear-Pending Register","displayName":"ICPR0","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"CLRPEND","name":"CLRPEND"}},"name":"ICPR0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x284","description":"Interrupt Clear-Pending Register","displayName":"ICPR1","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"CLRPEND","name":"CLRPEND"}},"name":"ICPR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x288","description":"Interrupt Clear-Pending Register","displayName":"ICPR2","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"CLRPEND","name":"CLRPEND"}},"name":"ICPR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x300","description":"Interrupt Active Bit Register","displayName":"IABR0","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"ACTIVE","name":"ACTIVE"}},"name":"IABR0","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x304","description":"Interrupt Active Bit Register","displayName":"IABR1","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"ACTIVE","name":"ACTIVE"}},"name":"IABR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-only","addressOffset":"0x308","description":"Interrupt Active Bit Register","displayName":"IABR2","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"ACTIVE","name":"ACTIVE"}},"name":"IABR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x400","description":"Interrupt Priority Register","displayName":"IPR0","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR0","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x404","description":"Interrupt Priority Register","displayName":"IPR1","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x408","description":"Interrupt Priority Register","displayName":"IPR2","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x40C","description":"Interrupt Priority Register","displayName":"IPR3","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x410","description":"Interrupt Priority Register","displayName":"IPR4","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR4","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x414","description":"Interrupt Priority Register","displayName":"IPR5","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR5","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x418","description":"Interrupt Priority Register","displayName":"IPR6","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR6","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x41C","description":"Interrupt Priority Register","displayName":"IPR7","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR7","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x420","description":"Interrupt Priority Register","displayName":"IPR8","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR8","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x424","description":"Interrupt Priority Register","displayName":"IPR9","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR9","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x428","description":"Interrupt Priority Register","displayName":"IPR10","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR10","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x42C","description":"Interrupt Priority Register","displayName":"IPR11","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR11","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x430","description":"Interrupt Priority Register","displayName":"IPR12","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR12","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x434","description":"Interrupt Priority Register","displayName":"IPR13","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR13","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x438","description":"Interrupt Priority Register","displayName":"IPR14","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR14","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x43C","description":"Interrupt Priority Register","displayName":"IPR15","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR15","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x440","description":"Interrupt Priority Register","displayName":"IPR16","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR16","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x444","description":"Interrupt Priority Register","displayName":"IPR17","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR17","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x448","description":"Interrupt Priority Register","displayName":"IPR18","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR18","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x44C","description":"Interrupt Priority Register","displayName":"IPR19","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"IPR_N0","name":"IPR_N0"},{"bitOffset":8,"bitWidth":8,"description":"IPR_N1","name":"IPR_N1"},{"bitOffset":16,"bitWidth":8,"description":"IPR_N2","name":"IPR_N2"},{"bitOffset":24,"bitWidth":8,"description":"IPR_N3","name":"IPR_N3"}]},"name":"IPR19","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x400","usage":"registers"},"baseAddress":"0x40012300","description":"ADC common registers","groupName":"ADC","name":"ADC_Common","registers":{"register":[{"access":"read-only","addressOffset":"0x0","description":"ADC Common status register","displayName":"CSR","fields":{"field":[{"bitOffset":21,"bitWidth":1,"description":"Overrun flag of ADC3","name":"OVR3"},{"bitOffset":20,"bitWidth":1,"description":"Regular channel Start flag of ADC 3","name":"STRT3"},{"bitOffset":19,"bitWidth":1,"description":"Injected channel Start flag of ADC 3","name":"JSTRT3"},{"bitOffset":18,"bitWidth":1,"description":"Injected channel end of conversion of ADC 3","name":"JEOC3"},{"bitOffset":17,"bitWidth":1,"description":"End of conversion of ADC 3","name":"EOC3"},{"bitOffset":16,"bitWidth":1,"description":"Analog watchdog flag of ADC 3","name":"AWD3"},{"bitOffset":13,"bitWidth":1,"description":"Overrun flag of ADC 2","name":"OVR2"},{"bitOffset":12,"bitWidth":1,"description":"Regular channel Start flag of ADC 2","name":"STRT2"},{"bitOffset":11,"bitWidth":1,"description":"Injected channel Start flag of ADC 2","name":"JSTRT2"},{"bitOffset":10,"bitWidth":1,"description":"Injected channel end of conversion of ADC 2","name":"JEOC2"},{"bitOffset":9,"bitWidth":1,"description":"End of conversion of ADC 2","name":"EOC2"},{"bitOffset":8,"bitWidth":1,"description":"Analog watchdog flag of ADC 2","name":"AWD2"},{"bitOffset":5,"bitWidth":1,"description":"Overrun flag of ADC 1","name":"OVR1"},{"bitOffset":4,"bitWidth":1,"description":"Regular channel Start flag of ADC 1","name":"STRT1"},{"bitOffset":3,"bitWidth":1,"description":"Injected channel Start flag of ADC 1","name":"JSTRT1"},{"bitOffset":2,"bitWidth":1,"description":"Injected channel end of conversion of ADC 1","name":"JEOC1"},{"bitOffset":1,"bitWidth":1,"description":"End of conversion of ADC 1","name":"EOC1"},{"bitOffset":0,"bitWidth":1,"description":"Analog watchdog flag of ADC 1","name":"AWD1"}]},"name":"CSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"ADC common control register","displayName":"CCR","fields":{"field":[{"bitOffset":23,"bitWidth":1,"description":"Temperature sensor and VREFINT enable","name":"TSVREFE"},{"bitOffset":22,"bitWidth":1,"description":"VBAT enable","name":"VBATE"},{"bitOffset":16,"bitWidth":2,"description":"ADC prescaler","name":"ADCPRE"},{"bitOffset":14,"bitWidth":2,"description":"Direct memory access mode for multi ADC mode","name":"DMA"},{"bitOffset":13,"bitWidth":1,"description":"DMA disable selection for multi-ADC mode","name":"DDS"},{"bitOffset":8,"bitWidth":4,"description":"Delay between 2 sampling phases","name":"DELAY"}]},"name":"CCR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0xD","usage":"registers"},"baseAddress":"0xE000EF34","description":"Floting point unit","groupName":"FPU","interrupt":{"description":"Floating point unit interrupt","name":"FPU","value":81},"name":"FPU","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"Floating-point context control register","displayName":"FPCCR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"LSPACT","name":"LSPACT"},{"bitOffset":1,"bitWidth":1,"description":"USER","name":"USER"},{"bitOffset":3,"bitWidth":1,"description":"THREAD","name":"THREAD"},{"bitOffset":4,"bitWidth":1,"description":"HFRDY","name":"HFRDY"},{"bitOffset":5,"bitWidth":1,"description":"MMRDY","name":"MMRDY"},{"bitOffset":6,"bitWidth":1,"description":"BFRDY","name":"BFRDY"},{"bitOffset":8,"bitWidth":1,"description":"MONRDY","name":"MONRDY"},{"bitOffset":30,"bitWidth":1,"description":"LSPEN","name":"LSPEN"},{"bitOffset":31,"bitWidth":1,"description":"ASPEN","name":"ASPEN"}]},"name":"FPCCR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Floating-point context address register","displayName":"FPCAR","fields":{"field":{"bitOffset":3,"bitWidth":29,"description":"Location of unpopulated floating-point","name":"ADDRESS"}},"name":"FPCAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Floating-point status control register","displayName":"FPSCR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Invalid operation cumulative exception bit","name":"IOC"},{"bitOffset":1,"bitWidth":1,"description":"Division by zero cumulative exception bit.","name":"DZC"},{"bitOffset":2,"bitWidth":1,"description":"Overflow cumulative exception bit","name":"OFC"},{"bitOffset":3,"bitWidth":1,"description":"Underflow cumulative exception bit","name":"UFC"},{"bitOffset":4,"bitWidth":1,"description":"Inexact cumulative exception bit","name":"IXC"},{"bitOffset":7,"bitWidth":1,"description":"Input denormal cumulative exception bit.","name":"IDC"},{"bitOffset":22,"bitWidth":2,"description":"Rounding Mode control field","name":"RMode"},{"bitOffset":24,"bitWidth":1,"description":"Flush-to-zero mode control bit:","name":"FZ"},{"bitOffset":25,"bitWidth":1,"description":"Default NaN mode control bit","name":"DN"},{"bitOffset":26,"bitWidth":1,"description":"Alternative half-precision control bit","name":"AHP"},{"bitOffset":28,"bitWidth":1,"description":"Overflow condition code flag","name":"V"},{"bitOffset":29,"bitWidth":1,"description":"Carry condition code flag","name":"C"},{"bitOffset":30,"bitWidth":1,"description":"Zero condition code flag","name":"Z"},{"bitOffset":31,"bitWidth":1,"description":"Negative condition code flag","name":"N"}]},"name":"FPSCR","resetValue":"0x00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x15","usage":"registers"},"baseAddress":"0xE000ED90","description":"Memory protection unit","groupName":"MPU","name":"MPU","registers":{"register":[{"access":"read-only","addressOffset":"0x0","description":"MPU type register","displayName":"MPU_TYPER","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Separate flag","name":"SEPARATE"},{"bitOffset":8,"bitWidth":8,"description":"Number of MPU data regions","name":"DREGION"},{"bitOffset":16,"bitWidth":8,"description":"Number of MPU instruction regions","name":"IREGION"}]},"name":"MPU_TYPER","resetValue":"0X00000800","size":"0x20"},{"access":"read-only","addressOffset":"0x4","description":"MPU control register","displayName":"MPU_CTRL","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Enables the MPU","name":"ENABLE"},{"bitOffset":1,"bitWidth":1,"description":"Enables the operation of MPU during hard fault","name":"HFNMIENA"},{"bitOffset":2,"bitWidth":1,"description":"Enable priviliged software access to default memory map","name":"PRIVDEFENA"}]},"name":"MPU_CTRL","resetValue":"0X00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"MPU region number register","displayName":"MPU_RNR","fields":{"field":{"bitOffset":0,"bitWidth":8,"description":"MPU region","name":"REGION"}},"name":"MPU_RNR","resetValue":"0X00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"MPU region base address register","displayName":"MPU_RBAR","fields":{"field":[{"bitOffset":0,"bitWidth":4,"description":"MPU region field","name":"REGION"},{"bitOffset":4,"bitWidth":1,"description":"MPU region number valid","name":"VALID"},{"bitOffset":5,"bitWidth":27,"description":"Region base address field","name":"ADDR"}]},"name":"MPU_RBAR","resetValue":"0X00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"MPU region attribute and size register","displayName":"MPU_RASR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Region enable bit.","name":"ENABLE"},{"bitOffset":1,"bitWidth":5,"description":"Size of the MPU protection region","name":"SIZE"},{"bitOffset":8,"bitWidth":8,"description":"Subregion disable bits","name":"SRD"},{"bitOffset":16,"bitWidth":1,"description":"memory attribute","name":"B"},{"bitOffset":17,"bitWidth":1,"description":"memory attribute","name":"C"},{"bitOffset":18,"bitWidth":1,"description":"Shareable memory attribute","name":"S"},{"bitOffset":19,"bitWidth":3,"description":"memory attribute","name":"TEX"},{"bitOffset":24,"bitWidth":3,"description":"Access permission","name":"AP"},{"bitOffset":28,"bitWidth":1,"description":"Instruction access disable bit","name":"XN"}]},"name":"MPU_RASR","resetValue":"0X00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x11","usage":"registers"},"baseAddress":"0xE000E010","description":"SysTick timer","groupName":"STK","name":"STK","registers":{"register":[{"access":"read-write","addressOffset":"0x0","description":"SysTick control and status register","displayName":"CTRL","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Counter enable","name":"ENABLE"},{"bitOffset":1,"bitWidth":1,"description":"SysTick exception request enable","name":"TICKINT"},{"bitOffset":2,"bitWidth":1,"description":"Clock source selection","name":"CLKSOURCE"},{"bitOffset":16,"bitWidth":1,"description":"COUNTFLAG","name":"COUNTFLAG"}]},"name":"CTRL","resetValue":"0X00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"SysTick reload value register","displayName":"LOAD","fields":{"field":{"bitOffset":0,"bitWidth":24,"description":"RELOAD value","name":"RELOAD"}},"name":"LOAD","resetValue":"0X00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"SysTick current value register","displayName":"VAL","fields":{"field":{"bitOffset":0,"bitWidth":24,"description":"Current counter value","name":"CURRENT"}},"name":"VAL","resetValue":"0X00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"SysTick calibration value register","displayName":"CALIB","fields":{"field":[{"bitOffset":0,"bitWidth":24,"description":"Calibration value","name":"TENMS"},{"bitOffset":30,"bitWidth":1,"description":"SKEW flag: Indicates whether the TENMS value is exact","name":"SKEW"},{"bitOffset":31,"bitWidth":1,"description":"NOREF flag. Reads as zero","name":"NOREF"}]},"name":"CALIB","resetValue":"0X00000000","size":"0x20"}]}},{"addressBlock":{"offset":"0x0","size":"0x41","usage":"registers"},"baseAddress":"0xE000ED00","description":"System control block","groupName":"SCB","name":"SCB","registers":{"register":[{"access":"read-only","addressOffset":"0x0","description":"CPUID base register","displayName":"CPUID","fields":{"field":[{"bitOffset":0,"bitWidth":4,"description":"Revision number","name":"Revision"},{"bitOffset":4,"bitWidth":12,"description":"Part number of the processor","name":"PartNo"},{"bitOffset":16,"bitWidth":4,"description":"Reads as 0xF","name":"Constant"},{"bitOffset":20,"bitWidth":4,"description":"Variant number","name":"Variant"},{"bitOffset":24,"bitWidth":8,"description":"Implementer code","name":"Implementer"}]},"name":"CPUID","resetValue":"0x410FC241","size":"0x20"},{"access":"read-write","addressOffset":"0x4","description":"Interrupt control and state register","displayName":"ICSR","fields":{"field":[{"bitOffset":0,"bitWidth":9,"description":"Active vector","name":"VECTACTIVE"},{"bitOffset":11,"bitWidth":1,"description":"Return to base level","name":"RETTOBASE"},{"bitOffset":12,"bitWidth":7,"description":"Pending vector","name":"VECTPENDING"},{"bitOffset":22,"bitWidth":1,"description":"Interrupt pending flag","name":"ISRPENDING"},{"bitOffset":25,"bitWidth":1,"description":"SysTick exception clear-pending bit","name":"PENDSTCLR"},{"bitOffset":26,"bitWidth":1,"description":"SysTick exception set-pending bit","name":"PENDSTSET"},{"bitOffset":27,"bitWidth":1,"description":"PendSV clear-pending bit","name":"PENDSVCLR"},{"bitOffset":28,"bitWidth":1,"description":"PendSV set-pending bit","name":"PENDSVSET"},{"bitOffset":31,"bitWidth":1,"description":"NMI set-pending bit.","name":"NMIPENDSET"}]},"name":"ICSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x8","description":"Vector table offset register","displayName":"VTOR","fields":{"field":{"bitOffset":9,"bitWidth":21,"description":"Vector table base offset field","name":"TBLOFF"}},"name":"VTOR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0xC","description":"Application interrupt and reset control register","displayName":"AIRCR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"VECTRESET","name":"VECTRESET"},{"bitOffset":1,"bitWidth":1,"description":"VECTCLRACTIVE","name":"VECTCLRACTIVE"},{"bitOffset":2,"bitWidth":1,"description":"SYSRESETREQ","name":"SYSRESETREQ"},{"bitOffset":8,"bitWidth":3,"description":"PRIGROUP","name":"PRIGROUP"},{"bitOffset":15,"bitWidth":1,"description":"ENDIANESS","name":"ENDIANESS"},{"bitOffset":16,"bitWidth":16,"description":"Register key","name":"VECTKEY"}]},"name":"AIRCR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x10","description":"System control register","displayName":"SCR","fields":{"field":[{"bitOffset":1,"bitWidth":1,"description":"SLEEPONEXIT","name":"SLEEPONEXIT"},{"bitOffset":2,"bitWidth":1,"description":"SLEEPDEEP","name":"SLEEPDEEP"},{"bitOffset":4,"bitWidth":1,"description":"Send Event on Pending bit","name":"SEVEONPEND"}]},"name":"SCR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x14","description":"Configuration and control register","displayName":"CCR","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Configures how the processor enters Thread mode","name":"NONBASETHRDENA"},{"bitOffset":1,"bitWidth":1,"description":"USERSETMPEND","name":"USERSETMPEND"},{"bitOffset":3,"bitWidth":1,"description":"UNALIGN_ TRP","name":"UNALIGN__TRP"},{"bitOffset":4,"bitWidth":1,"description":"DIV_0_TRP","name":"DIV_0_TRP"},{"bitOffset":8,"bitWidth":1,"description":"BFHFNMIGN","name":"BFHFNMIGN"},{"bitOffset":9,"bitWidth":1,"description":"STKALIGN","name":"STKALIGN"}]},"name":"CCR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x18","description":"System handler priority registers","displayName":"SHPR1","fields":{"field":[{"bitOffset":0,"bitWidth":8,"description":"Priority of system handler 4","name":"PRI_4"},{"bitOffset":8,"bitWidth":8,"description":"Priority of system handler 5","name":"PRI_5"},{"bitOffset":16,"bitWidth":8,"description":"Priority of system handler 6","name":"PRI_6"}]},"name":"SHPR1","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x1C","description":"System handler priority registers","displayName":"SHPR2","fields":{"field":{"bitOffset":24,"bitWidth":8,"description":"Priority of system handler 11","name":"PRI_11"}},"name":"SHPR2","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x20","description":"System handler priority registers","displayName":"SHPR3","fields":{"field":[{"bitOffset":16,"bitWidth":8,"description":"Priority of system handler 14","name":"PRI_14"},{"bitOffset":24,"bitWidth":8,"description":"Priority of system handler 15","name":"PRI_15"}]},"name":"SHPR3","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x24","description":"System handler control and state register","displayName":"SHCRS","fields":{"field":[{"bitOffset":0,"bitWidth":1,"description":"Memory management fault exception active bit","name":"MEMFAULTACT"},{"bitOffset":1,"bitWidth":1,"description":"Bus fault exception active bit","name":"BUSFAULTACT"},{"bitOffset":3,"bitWidth":1,"description":"Usage fault exception active bit","name":"USGFAULTACT"},{"bitOffset":7,"bitWidth":1,"description":"SVC call active bit","name":"SVCALLACT"},{"bitOffset":8,"bitWidth":1,"description":"Debug monitor active bit","name":"MONITORACT"},{"bitOffset":10,"bitWidth":1,"description":"PendSV exception active bit","name":"PENDSVACT"},{"bitOffset":11,"bitWidth":1,"description":"SysTick exception active bit","name":"SYSTICKACT"},{"bitOffset":12,"bitWidth":1,"description":"Usage fault exception pending bit","name":"USGFAULTPENDED"},{"bitOffset":13,"bitWidth":1,"description":"Memory management fault exception pending bit","name":"MEMFAULTPENDED"},{"bitOffset":14,"bitWidth":1,"description":"Bus fault exception pending bit","name":"BUSFAULTPENDED"},{"bitOffset":15,"bitWidth":1,"description":"SVC call pending bit","name":"SVCALLPENDED"},{"bitOffset":16,"bitWidth":1,"description":"Memory management fault enable bit","name":"MEMFAULTENA"},{"bitOffset":17,"bitWidth":1,"description":"Bus fault enable bit","name":"BUSFAULTENA"},{"bitOffset":18,"bitWidth":1,"description":"Usage fault enable bit","name":"USGFAULTENA"}]},"name":"SHCRS","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x28","description":"Configurable fault status register","displayName":"CFSR_UFSR_BFSR_MMFSR","fields":{"field":[{"bitOffset":1,"bitWidth":1,"description":"Instruction access violation flag","name":"IACCVIOL"},{"bitOffset":3,"bitWidth":1,"description":"Memory manager fault on unstacking for a return from exception","name":"MUNSTKERR"},{"bitOffset":4,"bitWidth":1,"description":"Memory manager fault on stacking for exception entry.","name":"MSTKERR"},{"bitOffset":5,"bitWidth":1,"description":"MLSPERR","name":"MLSPERR"},{"bitOffset":7,"bitWidth":1,"description":"Memory Management Fault Address Register (MMAR) valid flag","name":"MMARVALID"},{"bitOffset":8,"bitWidth":1,"description":"Instruction bus error","name":"IBUSERR"},{"bitOffset":9,"bitWidth":1,"description":"Precise data bus error","name":"PRECISERR"},{"bitOffset":10,"bitWidth":1,"description":"Imprecise data bus error","name":"IMPRECISERR"},{"bitOffset":11,"bitWidth":1,"description":"Bus fault on unstacking for a return from exception","name":"UNSTKERR"},{"bitOffset":12,"bitWidth":1,"description":"Bus fault on stacking for exception entry","name":"STKERR"},{"bitOffset":13,"bitWidth":1,"description":"Bus fault on floating-point lazy state preservation","name":"LSPERR"},{"bitOffset":15,"bitWidth":1,"description":"Bus Fault Address Register (BFAR) valid flag","name":"BFARVALID"},{"bitOffset":16,"bitWidth":1,"description":"Undefined instruction usage fault","name":"UNDEFINSTR"},{"bitOffset":17,"bitWidth":1,"description":"Invalid state usage fault","name":"INVSTATE"},{"bitOffset":18,"bitWidth":1,"description":"Invalid PC load usage fault","name":"INVPC"},{"bitOffset":19,"bitWidth":1,"description":"No coprocessor usage fault.","name":"NOCP"},{"bitOffset":24,"bitWidth":1,"description":"Unaligned access usage fault","name":"UNALIGNED"},{"bitOffset":25,"bitWidth":1,"description":"Divide by zero usage fault","name":"DIVBYZERO"}]},"name":"CFSR_UFSR_BFSR_MMFSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x2C","description":"Hard fault status register","displayName":"HFSR","fields":{"field":[{"bitOffset":1,"bitWidth":1,"description":"Vector table hard fault","name":"VECTTBL"},{"bitOffset":30,"bitWidth":1,"description":"Forced hard fault","name":"FORCED"},{"bitOffset":31,"bitWidth":1,"description":"Reserved for Debug use","name":"DEBUG_VT"}]},"name":"HFSR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x34","description":"Memory management fault address register","displayName":"MMFAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Memory management fault address","name":"MMFAR"}},"name":"MMFAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x38","description":"Bus fault address register","displayName":"BFAR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Bus fault address","name":"BFAR"}},"name":"BFAR","resetValue":"0x00000000","size":"0x20"},{"access":"read-write","addressOffset":"0x3C","description":"Auxiliary fault status register","displayName":"AFSR","fields":{"field":{"bitOffset":0,"bitWidth":32,"description":"Implementation defined","name":"IMPDEF"}},"name":"AFSR","resetValue":"0x00000000","size":"0x20"}]}}]},"resetMask":"0xFFFFFFFF","resetValue":"0x0","schemaVersion":"1.1","size":"0x20","version":"1.0","width":32,"xmlns:xs":"http://www.w3.org/2001/XMLSchema-instance","xs:noNamespaceSchemaLocation":"CMSIS-SVD_Schema_1_1.xsd"}}