<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCMachineScheduler.h source code [llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::PPCPostRASchedStrategy,llvm::PPCPreRASchedStrategy "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCMachineScheduler.h.html'>PPCMachineScheduler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- PPCMachineScheduler.h - Custom PowerPC MI scheduler --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Custom PowerPC MI scheduler.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_POWERPC_POWERPCMACHINESCHEDULER_H">LLVM_LIB_TARGET_POWERPC_POWERPCMACHINESCHEDULER_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_POWERPC_POWERPCMACHINESCHEDULER_H" data-ref="_M/LLVM_LIB_TARGET_POWERPC_POWERPCMACHINESCHEDULER_H">LLVM_LIB_TARGET_POWERPC_POWERPCMACHINESCHEDULER_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i class="doc">/// A MachineSchedStrategy implementation for PowerPC pre RA scheduling.</i></td></tr>
<tr><th id="21">21</th><td><b>class</b> <dfn class="type def" id="llvm::PPCPreRASchedStrategy" title='llvm::PPCPreRASchedStrategy' data-ref="llvm::PPCPreRASchedStrategy">PPCPreRASchedStrategy</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a> {</td></tr>
<tr><th id="22">22</th><td><b>public</b>:</td></tr>
<tr><th id="23">23</th><td>  <dfn class="decl def" id="_ZN4llvm21PPCPreRASchedStrategyC1EPKNS_19MachineSchedContextE" title='llvm::PPCPreRASchedStrategy::PPCPreRASchedStrategy' data-ref="_ZN4llvm21PPCPreRASchedStrategyC1EPKNS_19MachineSchedContextE">PPCPreRASchedStrategy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col1 decl" id="1C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="1C">C</dfn>) :</td></tr>
<tr><th id="24">24</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm16GenericSchedulerC1EPKNS_19MachineSchedContextE" title='llvm::GenericScheduler::GenericScheduler' data-ref="_ZN4llvm16GenericSchedulerC1EPKNS_19MachineSchedContextE">(</a><a class="local col1 ref" href="#1C" title='C' data-ref="1C">C</a>) {}</td></tr>
<tr><th id="25">25</th><td><b>protected</b>:</td></tr>
<tr><th id="26">26</th><td>  <em>void</em> <a class="virtual decl" href="PPCMachineScheduler.cpp.html#_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" title='llvm::PPCPreRASchedStrategy::tryCandidate' data-ref="_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" id="_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE">tryCandidate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col2 decl" id="2Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="2Cand">Cand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col3 decl" id="3TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="3TryCand">TryCand</dfn>,</td></tr>
<tr><th id="27">27</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> *<dfn class="local col4 decl" id="4Zone" title='Zone' data-type='llvm::SchedBoundary *' data-ref="4Zone">Zone</dfn>) <em>const</em> override;</td></tr>
<tr><th id="28">28</th><td><b>private</b>:</td></tr>
<tr><th id="29">29</th><td>  <em>bool</em> <a class="decl" href="PPCMachineScheduler.cpp.html#_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE" title='llvm::PPCPreRASchedStrategy::biasAddiLoadCandidate' data-ref="_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE" id="_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE">biasAddiLoadCandidate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col5 decl" id="5Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="5Cand">Cand</dfn>,</td></tr>
<tr><th id="30">30</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="6TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="6TryCand">TryCand</dfn>,</td></tr>
<tr><th id="31">31</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col7 decl" id="7Zone" title='Zone' data-type='llvm::SchedBoundary &amp;' data-ref="7Zone">Zone</dfn>) <em>const</em>;</td></tr>
<tr><th id="32">32</th><td>};</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i class="doc">/// A MachineSchedStrategy implementation for PowerPC post RA scheduling.</i></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="type def" id="llvm::PPCPostRASchedStrategy" title='llvm::PPCPostRASchedStrategy' data-ref="llvm::PPCPostRASchedStrategy">PPCPostRASchedStrategy</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a> {</td></tr>
<tr><th id="36">36</th><td><b>public</b>:</td></tr>
<tr><th id="37">37</th><td>  <dfn class="decl def" id="_ZN4llvm22PPCPostRASchedStrategyC1EPKNS_19MachineSchedContextE" title='llvm::PPCPostRASchedStrategy::PPCPostRASchedStrategy' data-ref="_ZN4llvm22PPCPostRASchedStrategyC1EPKNS_19MachineSchedContextE">PPCPostRASchedStrategy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col8 decl" id="8C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="8C">C</dfn>) :</td></tr>
<tr><th id="38">38</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20PostGenericSchedulerC1EPKNS_19MachineSchedContextE" title='llvm::PostGenericScheduler::PostGenericScheduler' data-ref="_ZN4llvm20PostGenericSchedulerC1EPKNS_19MachineSchedContextE">(</a><a class="local col8 ref" href="#8C" title='C' data-ref="8C">C</a>) {}</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>protected</b>:</td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <a class="virtual decl" href="PPCMachineScheduler.cpp.html#_ZN4llvm22PPCPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::PPCPostRASchedStrategy::initialize' data-ref="_ZN4llvm22PPCPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE" id="_ZN4llvm22PPCPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col9 decl" id="9Dag" title='Dag' data-type='llvm::ScheduleDAGMI *' data-ref="9Dag">Dag</dfn>) override;</td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="virtual decl" href="PPCMachineScheduler.cpp.html#_ZN4llvm22PPCPostRASchedStrategy8pickNodeERb" title='llvm::PPCPostRASchedStrategy::pickNode' data-ref="_ZN4llvm22PPCPostRASchedStrategy8pickNodeERb" id="_ZN4llvm22PPCPostRASchedStrategy8pickNodeERb">pickNode</a>(<em>bool</em> &amp;<dfn class="local col0 decl" id="10IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="10IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="43">43</th><td>  <em>void</em> <a class="virtual decl" href="PPCMachineScheduler.cpp.html#_ZN4llvm22PPCPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE" title='llvm::PPCPostRASchedStrategy::enterMBB' data-ref="_ZN4llvm22PPCPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE" id="_ZN4llvm22PPCPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE">enterMBB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="11MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="11MBB">MBB</dfn>) override;</td></tr>
<tr><th id="44">44</th><td>  <em>void</em> <a class="virtual decl" href="PPCMachineScheduler.cpp.html#_ZN4llvm22PPCPostRASchedStrategy8leaveMBBEv" title='llvm::PPCPostRASchedStrategy::leaveMBB' data-ref="_ZN4llvm22PPCPostRASchedStrategy8leaveMBBEv" id="_ZN4llvm22PPCPostRASchedStrategy8leaveMBBEv">leaveMBB</a>() override;</td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_POWERPC_POWERPCMACHINESCHEDULER_H</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='PPCMachineScheduler.cpp.html'>llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
