set ::env(PROJECT_NAME) rect2polar
set ::env(DESIGN_TOP) r2p_corproc
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/cordic/rtl/rect2polar
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/cordic/rtl/rect2polar/r2p_corproc.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
