*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Dec  9 2023 10:40:12
*************************************************
parsing config file: /home/gio/Prefetcher-Research-Project/config/bingo.ini

trace_0 /home/gio/Prefetcher-Research-Project/traces/482.sphinx3-1100B.champsimtrace.xz
adding L2C_PREFETCHER: Bingo
Initialize SHIP state
warmup_instructions 1000000
simulation_instructions 5000000
champsim_seed 260
measure_ipc 0
measure_ipc_epoch 1000
measure_dram_bw 1
measure_dram_bw_epoch 256
measure_cache_acc 1
measure_cache_acc_epoch 1024
l1d_perfect 0
l2c_perfect 0
llc_perfect 0
l1d_semi_perfect 0
l2c_semi_perfect 0
llc_semi_perfect 0
semi_perfect_cache_page_buffer_size 64

num_cpus 1
cpu_freq 550
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
log2_dram_channels 0
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 2
decode_width 2
exec_width 2
lq_width 1
sq_width 1
retire_width 5
scheduler_size 1
branch_mispredict_penalty 1
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 1024
itlb_way 1024
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 0

dtlb_set 1024
dtlb_way 1024
dtlb_rq_size 32
dtlb_wq_size 32
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 0

stlb_set 1024
stlb_way 1024
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 0

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 32
l1i_mshr_size 8
l1i_latency 4

l1d_size 8
l1d_set 16
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 5

l2c_size 32
l2c_set 64
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 16
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 4
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 1

bingo_region_size 2048
bingo_pattern_len 32
bingo_pc_width 16
bingo_min_addr_width 5
bingo_max_addr_width 16
bingo_ft_size 64
bingo_at_size 128
bingo_pht_size 4096
bingo_pht_ways 16
bingo_pf_streamer_size 128
bingo_debug_level 0
bingo_l1d_thresh 1.01
bingo_l2c_thresh 0.8
bingo_llc_thresh 0.05
bingo_pc_address_fill_level L2


Heartbeat CPU  0 instructions:    1000000 cycles:    1272691 heartbeat IPC: 0.78574 cumulative IPC: 0.78574 (Simulation time: 0 hr 0 min 4 sec) 

Warmup complete CPU  0 instructions:    1000001 cycles:    1272693 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU  0 instructions:    2000000 cycles:   11190011 heartbeat IPC: 0.10083 cumulative IPC: 0.10083 (Simulation time: 0 hr 0 min 9 sec) 
Heartbeat CPU  0 instructions:    3000000 cycles:   21224042 heartbeat IPC: 0.09966 cumulative IPC: 0.10024 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU  0 instructions:    4000000 cycles:   31319640 heartbeat IPC: 0.09905 cumulative IPC: 0.09984 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU  0 instructions:    5000000 cycles:   41180891 heartbeat IPC: 0.10141 cumulative IPC: 0.10023 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU  0 instructions:    6000000 cycles:   50637685 heartbeat IPC: 0.10574 cumulative IPC: 0.10129 (Simulation time: 0 hr 0 min 26 sec) 
Finished CPU 0 instructions: 5000000 cycles: 49365000 cumulative IPC: 0.10129 (Simulation time: 0 hr 0 min 26 sec) 

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 5000000
Core_0_cycles 49365000
Core_0_IPC 0.10129

Core_0_branch_prediction_accuracy 97.26156
Core_0_branch_MPKI 2.48620
Core_0_average_ROB_occupancy_at_mispredict 126.64146

Core_0_L1D_total_access 1375103
Core_0_L1D_total_hit 1294978
Core_0_L1D_total_miss 80125
Core_0_L1D_loads 1295872
Core_0_L1D_load_hit 1220277
Core_0_L1D_load_miss 75595
Core_0_L1D_RFOs 79231
Core_0_L1D_RFO_hit 74701
Core_0_L1D_RFO_miss 4530
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_dropped 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_filled 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 35.86782

Core_0_L1D_rq_access 1295873
Core_0_L1D_rq_forward 0
Core_0_L1D_rq_merged 0
Core_0_L1D_rq_to_cache 1295873
Core_0_L1D_rq_full 0

Core_0_L1D_wq_access 91128
Core_0_L1D_wq_forward 0
Core_0_L1D_wq_merged 0
Core_0_L1D_wq_to_cache 91128
Core_0_L1D_wq_full 0

Core_0_L1D_pq_access 0
Core_0_L1D_pq_forward 0
Core_0_L1D_pq_merged 0
Core_0_L1D_pq_to_cache 0
Core_0_L1D_pq_full 0

Core_0_L1D_acc_epochs 49260
Core_0_L1D_acc_level_0 49260
Core_0_L1D_acc_level_1 0
Core_0_L1D_acc_level_2 0
Core_0_L1D_acc_level_3 0
Core_0_L1D_acc_level_4 0
Core_0_L1D_acc_level_5 0
Core_0_L1D_acc_level_6 0
Core_0_L1D_acc_level_7 0
Core_0_L1D_acc_level_8 0
Core_0_L1D_acc_level_9 0

Core_0_L1I_total_access 3628674
Core_0_L1I_total_hit 3628459
Core_0_L1I_total_miss 215
Core_0_L1I_loads 3628674
Core_0_L1I_load_hit 3628459
Core_0_L1I_load_miss 215
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_dropped 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_filled 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency 101.97674

Core_0_L1I_rq_access 5000000
Core_0_L1I_rq_forward 0
Core_0_L1I_rq_merged 1371190
Core_0_L1I_rq_to_cache 3628810
Core_0_L1I_rq_full 0

Core_0_L1I_wq_access 0
Core_0_L1I_wq_forward 0
Core_0_L1I_wq_merged 0
Core_0_L1I_wq_to_cache 0
Core_0_L1I_wq_full 0

Core_0_L1I_pq_access 0
Core_0_L1I_pq_forward 0
Core_0_L1I_pq_merged 0
Core_0_L1I_pq_to_cache 0
Core_0_L1I_pq_full 0

Core_0_L1I_acc_epochs 49260
Core_0_L1I_acc_level_0 49260
Core_0_L1I_acc_level_1 0
Core_0_L1I_acc_level_2 0
Core_0_L1I_acc_level_3 0
Core_0_L1I_acc_level_4 0
Core_0_L1I_acc_level_5 0
Core_0_L1I_acc_level_6 0
Core_0_L1I_acc_level_7 0
Core_0_L1I_acc_level_8 0
Core_0_L1I_acc_level_9 0

Core_0_L2C_total_access 131827
Core_0_L2C_total_hit 50344
Core_0_L2C_total_miss 81483
Core_0_L2C_loads 75810
Core_0_L2C_load_hit 39567
Core_0_L2C_load_miss 36243
Core_0_L2C_RFOs 4530
Core_0_L2C_RFO_hit 426
Core_0_L2C_RFO_miss 4104
Core_0_L2C_prefetches 45034
Core_0_L2C_prefetch_hit 4041
Core_0_L2C_prefetch_miss 40993
Core_0_L2C_writebacks 6453
Core_0_L2C_writeback_hit 6310
Core_0_L2C_writeback_miss 143
Core_0_L2C_prefetch_requested 89159
Core_0_L2C_prefetch_dropped 0
Core_0_L2C_prefetch_issued 89159
Core_0_L2C_prefetch_filled 49324
Core_0_L2C_prefetch_useful 43134
Core_0_L2C_prefetch_useless 6157
Core_0_L2C_prefetch_late 0
Core_0_L2C_average_miss_latency 51.62245

Core_0_L2C_rq_access 80340
Core_0_L2C_rq_forward 0
Core_0_L2C_rq_merged 0
Core_0_L2C_rq_to_cache 80340
Core_0_L2C_rq_full 0

Core_0_L2C_wq_access 6453
Core_0_L2C_wq_forward 0
Core_0_L2C_wq_merged 0
Core_0_L2C_wq_to_cache 6453
Core_0_L2C_wq_full 0

Core_0_L2C_pq_access 89159
Core_0_L2C_pq_forward 0
Core_0_L2C_pq_merged 0
Core_0_L2C_pq_to_cache 89159
Core_0_L2C_pq_full 0

Core_0_L2C_acc_epochs 49260
Core_0_L2C_acc_level_0 47110
Core_0_L2C_acc_level_1 917
Core_0_L2C_acc_level_2 478
Core_0_L2C_acc_level_3 199
Core_0_L2C_acc_level_4 49
Core_0_L2C_acc_level_5 251
Core_0_L2C_acc_level_6 56
Core_0_L2C_acc_level_7 36
Core_0_L2C_acc_level_8 19
Core_0_L2C_acc_level_9 145

Core_0_LLC_total_access 122694
Core_0_LLC_total_hit 49601
Core_0_LLC_total_miss 73093
Core_0_LLC_loads 36243
Core_0_LLC_load_hit 24715
Core_0_LLC_load_miss 11528
Core_0_LLC_RFOs 4104
Core_0_LLC_RFO_hit 1192
Core_0_LLC_RFO_miss 2912
Core_0_LLC_prefetches 76392
Core_0_LLC_prefetch_hit 17758
Core_0_LLC_prefetch_miss 58634
Core_0_LLC_writebacks 5955
Core_0_LLC_writeback_hit 5936
Core_0_LLC_writeback_miss 19
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_dropped 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_filled 67239
Core_0_LLC_prefetch_useful 10646
Core_0_LLC_prefetch_useless 44109
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 30.36008

Core_0_LLC_rq_access 40347
Core_0_LLC_rq_forward 0
Core_0_LLC_rq_merged 0
Core_0_LLC_rq_to_cache 40347
Core_0_LLC_rq_full 0

Core_0_LLC_wq_access 5955
Core_0_LLC_wq_forward 0
Core_0_LLC_wq_merged 0
Core_0_LLC_wq_to_cache 5955
Core_0_LLC_wq_full 0

Core_0_LLC_pq_access 85118
Core_0_LLC_pq_forward 0
Core_0_LLC_pq_merged 0
Core_0_LLC_pq_to_cache 85118
Core_0_LLC_pq_full 0

Core_0_LLC_acc_epochs 49451
Core_0_LLC_acc_level_0 48992
Core_0_LLC_acc_level_1 208
Core_0_LLC_acc_level_2 119
Core_0_LLC_acc_level_3 11
Core_0_LLC_acc_level_4 1
Core_0_LLC_acc_level_5 86
Core_0_LLC_acc_level_6 1
Core_0_LLC_acc_level_7 8
Core_0_LLC_acc_level_8 0
Core_0_LLC_acc_level_9 25

Core_0_major_page_fault 0
Core_0_minor_page_fault 2201

[Bingo] PHT Access: 9430
[Bingo] PHT Hit PC+Addr: 1617
[Bingo] PHT Hit PC+Offs: 5395
[Bingo] PHT Miss: 2418
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0.00000
[Bingo] L2 Prefetch per Region: 8.27638
[Bingo] L3 Prefetch per Region: 5.49800
[Bingo] No Prefetch per Region: 18.22561
[Bingo] Number of Voters Mean: 6.88749
[Bingo] Number of Voters SD: 5.95763

Channel_0_RQ_row_buffer_hit 59199
Channel_0_RQ_row_buffer_miss 13875
Channel_0_WQ_row_buffer_hit 8
Channel_0_WQ_row_buffer_miss 282
Channel_0_WQ_full 0
Channel_0_dbus_congested 0

avg_congested_cycle 0

DRAM_bw_pochs 197804
DRAM_bw_level_0 197804
DRAM_bw_level_1 0
DRAM_bw_level_2 0
DRAM_bw_level_3 0
