OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef at line 922.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/placement/9-replace.def
[INFO ODB-0128] Design: mgmt_core
[INFO ODB-0130]     Created 818 pins.
[INFO ODB-0131]     Created 36033 components and 177270 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 111980 connections.
[INFO ODB-0133]     Created 19421 nets and 65261 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/mgmt_core/runs/RUN_2021.11.23_18.34.59/tmp/placement/9-replace.def
###############################################################################
# Created by write_sdc
# Tue Nov 23 18:36:27 2021
###############################################################################
current_design mgmt_core
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clk -period 30.0000 [get_ports {core_clk}]
set_clock_transition 0.1500 [get_clocks {core_clk}]
set_clock_uncertainty 0.2500 core_clk
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {core_rst}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_rx}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io1_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io2_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_di}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_do}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io3_oeb}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_in_pad}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_ack_i}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_dat_i[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[100]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[101]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[102]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[103]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[104]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[105]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[106]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[107]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[108]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[109]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[110]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[111]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[112]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[113]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[114]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[115]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[116]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[117]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[118]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[119]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[120]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[121]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[122]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[123]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[124]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[125]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[126]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[127]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[32]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[33]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[34]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[35]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[36]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[37]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[38]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[39]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[40]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[41]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[42]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[43]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[44]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[45]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[46]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[47]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[48]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[49]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[50]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[51]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[52]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[53]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[54]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[55]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[56]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[57]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[58]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[59]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[60]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[61]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[62]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[63]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[64]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[65]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[66]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[67]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[68]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[69]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[70]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[71]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[72]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[73]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[74]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[75]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[76]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[77]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[78]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[79]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[80]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[81]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[82]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[83]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[84]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[85]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[86]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[87]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[88]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[89]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[90]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[91]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[92]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[93]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[94]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[95]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[96]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[97]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[98]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[99]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_input[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Do[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_ack_i}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[10]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[11]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[12]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[13]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[14]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[15]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[16]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[17]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[18]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[19]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[20]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[21]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[22]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[23]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[24]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[25]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[26]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[27]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[28]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[29]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[30]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[31]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[5]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[6]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[7]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[8]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_i[9]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {serial_rx}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_miso}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {trap}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[0]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[1]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[2]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[3]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[4]}]
set_input_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_mode}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_oeb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {debug_tx}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_cs_n}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_do}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {flash_io0_oeb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_inenb_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_mode0_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_mode1_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_out_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {gpio_outenb_pad}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {hk_stb_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_iena[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_oenb[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[100]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[101]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[102]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[103]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[104]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[105]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[106]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[107]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[108]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[109]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[110]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[111]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[112]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[113]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[114]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[115]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[116]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[117]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[118]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[119]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[120]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[121]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[122]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[123]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[124]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[125]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[126]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[127]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[32]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[33]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[34]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[35]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[36]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[37]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[38]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[39]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[40]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[41]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[42]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[43]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[44]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[45]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[46]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[47]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[48]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[49]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[50]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[51]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[52]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[53]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[54]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[55]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[56]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[57]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[58]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[59]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[60]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[61]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[62]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[63]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[64]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[65]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[66]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[67]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[68]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[69]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[70]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[71]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[72]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[73]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[74]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[75]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[76]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[77]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[78]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[79]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[80]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[81]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[82]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[83]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[84]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[85]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[86]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[87]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[88]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[89]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[90]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[91]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[92]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[93]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[94]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[95]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[96]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[97]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[98]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[99]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {la_output[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_A[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_Di[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_EN}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mgmt_soc_dff_WE[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_adr_o[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_cyc_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_dat_o[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_sel_o[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_stb_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_wb_iena}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {mprj_we_o}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {qspi_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {serial_tx}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_cs_n}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_mosi}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {spi_sdoenb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_addr[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_clk}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_csb}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[10]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[11]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[12]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[13]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[14]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[15]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[16]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[17]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[18]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[19]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[20]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[21]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[22]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[23]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[24]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[25]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[26]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[27]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[28]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[29]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[2]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[30]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[31]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[3]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[4]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[5]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[6]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[7]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[8]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {sram_ro_data[9]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {uart_enabled}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[0]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[1]}]
set_output_delay 6.0000 -clock [get_clocks {core_clk}] -add_delay [get_ports {user_irq_ena[2]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {debug_mode}]
set_load -pin_load 0.0334 [get_ports {debug_oeb}]
set_load -pin_load 0.0334 [get_ports {debug_tx}]
set_load -pin_load 0.0334 [get_ports {flash_clk}]
set_load -pin_load 0.0334 [get_ports {flash_cs_n}]
set_load -pin_load 0.0334 [get_ports {flash_io0_do}]
set_load -pin_load 0.0334 [get_ports {flash_io0_oeb}]
set_load -pin_load 0.0334 [get_ports {gpio_inenb_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_mode0_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_mode1_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_out_pad}]
set_load -pin_load 0.0334 [get_ports {gpio_outenb_pad}]
set_load -pin_load 0.0334 [get_ports {hk_stb_o}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_EN}]
set_load -pin_load 0.0334 [get_ports {mprj_cyc_o}]
set_load -pin_load 0.0334 [get_ports {mprj_stb_o}]
set_load -pin_load 0.0334 [get_ports {mprj_wb_iena}]
set_load -pin_load 0.0334 [get_ports {mprj_we_o}]
set_load -pin_load 0.0334 [get_ports {qspi_enabled}]
set_load -pin_load 0.0334 [get_ports {serial_tx}]
set_load -pin_load 0.0334 [get_ports {spi_clk}]
set_load -pin_load 0.0334 [get_ports {spi_cs_n}]
set_load -pin_load 0.0334 [get_ports {spi_enabled}]
set_load -pin_load 0.0334 [get_ports {spi_mosi}]
set_load -pin_load 0.0334 [get_ports {spi_sdoenb}]
set_load -pin_load 0.0334 [get_ports {sram_ro_clk}]
set_load -pin_load 0.0334 [get_ports {sram_ro_csb}]
set_load -pin_load 0.0334 [get_ports {uart_enabled}]
set_load -pin_load 0.0334 [get_ports {la_iena[127]}]
set_load -pin_load 0.0334 [get_ports {la_iena[126]}]
set_load -pin_load 0.0334 [get_ports {la_iena[125]}]
set_load -pin_load 0.0334 [get_ports {la_iena[124]}]
set_load -pin_load 0.0334 [get_ports {la_iena[123]}]
set_load -pin_load 0.0334 [get_ports {la_iena[122]}]
set_load -pin_load 0.0334 [get_ports {la_iena[121]}]
set_load -pin_load 0.0334 [get_ports {la_iena[120]}]
set_load -pin_load 0.0334 [get_ports {la_iena[119]}]
set_load -pin_load 0.0334 [get_ports {la_iena[118]}]
set_load -pin_load 0.0334 [get_ports {la_iena[117]}]
set_load -pin_load 0.0334 [get_ports {la_iena[116]}]
set_load -pin_load 0.0334 [get_ports {la_iena[115]}]
set_load -pin_load 0.0334 [get_ports {la_iena[114]}]
set_load -pin_load 0.0334 [get_ports {la_iena[113]}]
set_load -pin_load 0.0334 [get_ports {la_iena[112]}]
set_load -pin_load 0.0334 [get_ports {la_iena[111]}]
set_load -pin_load 0.0334 [get_ports {la_iena[110]}]
set_load -pin_load 0.0334 [get_ports {la_iena[109]}]
set_load -pin_load 0.0334 [get_ports {la_iena[108]}]
set_load -pin_load 0.0334 [get_ports {la_iena[107]}]
set_load -pin_load 0.0334 [get_ports {la_iena[106]}]
set_load -pin_load 0.0334 [get_ports {la_iena[105]}]
set_load -pin_load 0.0334 [get_ports {la_iena[104]}]
set_load -pin_load 0.0334 [get_ports {la_iena[103]}]
set_load -pin_load 0.0334 [get_ports {la_iena[102]}]
set_load -pin_load 0.0334 [get_ports {la_iena[101]}]
set_load -pin_load 0.0334 [get_ports {la_iena[100]}]
set_load -pin_load 0.0334 [get_ports {la_iena[99]}]
set_load -pin_load 0.0334 [get_ports {la_iena[98]}]
set_load -pin_load 0.0334 [get_ports {la_iena[97]}]
set_load -pin_load 0.0334 [get_ports {la_iena[96]}]
set_load -pin_load 0.0334 [get_ports {la_iena[95]}]
set_load -pin_load 0.0334 [get_ports {la_iena[94]}]
set_load -pin_load 0.0334 [get_ports {la_iena[93]}]
set_load -pin_load 0.0334 [get_ports {la_iena[92]}]
set_load -pin_load 0.0334 [get_ports {la_iena[91]}]
set_load -pin_load 0.0334 [get_ports {la_iena[90]}]
set_load -pin_load 0.0334 [get_ports {la_iena[89]}]
set_load -pin_load 0.0334 [get_ports {la_iena[88]}]
set_load -pin_load 0.0334 [get_ports {la_iena[87]}]
set_load -pin_load 0.0334 [get_ports {la_iena[86]}]
set_load -pin_load 0.0334 [get_ports {la_iena[85]}]
set_load -pin_load 0.0334 [get_ports {la_iena[84]}]
set_load -pin_load 0.0334 [get_ports {la_iena[83]}]
set_load -pin_load 0.0334 [get_ports {la_iena[82]}]
set_load -pin_load 0.0334 [get_ports {la_iena[81]}]
set_load -pin_load 0.0334 [get_ports {la_iena[80]}]
set_load -pin_load 0.0334 [get_ports {la_iena[79]}]
set_load -pin_load 0.0334 [get_ports {la_iena[78]}]
set_load -pin_load 0.0334 [get_ports {la_iena[77]}]
set_load -pin_load 0.0334 [get_ports {la_iena[76]}]
set_load -pin_load 0.0334 [get_ports {la_iena[75]}]
set_load -pin_load 0.0334 [get_ports {la_iena[74]}]
set_load -pin_load 0.0334 [get_ports {la_iena[73]}]
set_load -pin_load 0.0334 [get_ports {la_iena[72]}]
set_load -pin_load 0.0334 [get_ports {la_iena[71]}]
set_load -pin_load 0.0334 [get_ports {la_iena[70]}]
set_load -pin_load 0.0334 [get_ports {la_iena[69]}]
set_load -pin_load 0.0334 [get_ports {la_iena[68]}]
set_load -pin_load 0.0334 [get_ports {la_iena[67]}]
set_load -pin_load 0.0334 [get_ports {la_iena[66]}]
set_load -pin_load 0.0334 [get_ports {la_iena[65]}]
set_load -pin_load 0.0334 [get_ports {la_iena[64]}]
set_load -pin_load 0.0334 [get_ports {la_iena[63]}]
set_load -pin_load 0.0334 [get_ports {la_iena[62]}]
set_load -pin_load 0.0334 [get_ports {la_iena[61]}]
set_load -pin_load 0.0334 [get_ports {la_iena[60]}]
set_load -pin_load 0.0334 [get_ports {la_iena[59]}]
set_load -pin_load 0.0334 [get_ports {la_iena[58]}]
set_load -pin_load 0.0334 [get_ports {la_iena[57]}]
set_load -pin_load 0.0334 [get_ports {la_iena[56]}]
set_load -pin_load 0.0334 [get_ports {la_iena[55]}]
set_load -pin_load 0.0334 [get_ports {la_iena[54]}]
set_load -pin_load 0.0334 [get_ports {la_iena[53]}]
set_load -pin_load 0.0334 [get_ports {la_iena[52]}]
set_load -pin_load 0.0334 [get_ports {la_iena[51]}]
set_load -pin_load 0.0334 [get_ports {la_iena[50]}]
set_load -pin_load 0.0334 [get_ports {la_iena[49]}]
set_load -pin_load 0.0334 [get_ports {la_iena[48]}]
set_load -pin_load 0.0334 [get_ports {la_iena[47]}]
set_load -pin_load 0.0334 [get_ports {la_iena[46]}]
set_load -pin_load 0.0334 [get_ports {la_iena[45]}]
set_load -pin_load 0.0334 [get_ports {la_iena[44]}]
set_load -pin_load 0.0334 [get_ports {la_iena[43]}]
set_load -pin_load 0.0334 [get_ports {la_iena[42]}]
set_load -pin_load 0.0334 [get_ports {la_iena[41]}]
set_load -pin_load 0.0334 [get_ports {la_iena[40]}]
set_load -pin_load 0.0334 [get_ports {la_iena[39]}]
set_load -pin_load 0.0334 [get_ports {la_iena[38]}]
set_load -pin_load 0.0334 [get_ports {la_iena[37]}]
set_load -pin_load 0.0334 [get_ports {la_iena[36]}]
set_load -pin_load 0.0334 [get_ports {la_iena[35]}]
set_load -pin_load 0.0334 [get_ports {la_iena[34]}]
set_load -pin_load 0.0334 [get_ports {la_iena[33]}]
set_load -pin_load 0.0334 [get_ports {la_iena[32]}]
set_load -pin_load 0.0334 [get_ports {la_iena[31]}]
set_load -pin_load 0.0334 [get_ports {la_iena[30]}]
set_load -pin_load 0.0334 [get_ports {la_iena[29]}]
set_load -pin_load 0.0334 [get_ports {la_iena[28]}]
set_load -pin_load 0.0334 [get_ports {la_iena[27]}]
set_load -pin_load 0.0334 [get_ports {la_iena[26]}]
set_load -pin_load 0.0334 [get_ports {la_iena[25]}]
set_load -pin_load 0.0334 [get_ports {la_iena[24]}]
set_load -pin_load 0.0334 [get_ports {la_iena[23]}]
set_load -pin_load 0.0334 [get_ports {la_iena[22]}]
set_load -pin_load 0.0334 [get_ports {la_iena[21]}]
set_load -pin_load 0.0334 [get_ports {la_iena[20]}]
set_load -pin_load 0.0334 [get_ports {la_iena[19]}]
set_load -pin_load 0.0334 [get_ports {la_iena[18]}]
set_load -pin_load 0.0334 [get_ports {la_iena[17]}]
set_load -pin_load 0.0334 [get_ports {la_iena[16]}]
set_load -pin_load 0.0334 [get_ports {la_iena[15]}]
set_load -pin_load 0.0334 [get_ports {la_iena[14]}]
set_load -pin_load 0.0334 [get_ports {la_iena[13]}]
set_load -pin_load 0.0334 [get_ports {la_iena[12]}]
set_load -pin_load 0.0334 [get_ports {la_iena[11]}]
set_load -pin_load 0.0334 [get_ports {la_iena[10]}]
set_load -pin_load 0.0334 [get_ports {la_iena[9]}]
set_load -pin_load 0.0334 [get_ports {la_iena[8]}]
set_load -pin_load 0.0334 [get_ports {la_iena[7]}]
set_load -pin_load 0.0334 [get_ports {la_iena[6]}]
set_load -pin_load 0.0334 [get_ports {la_iena[5]}]
set_load -pin_load 0.0334 [get_ports {la_iena[4]}]
set_load -pin_load 0.0334 [get_ports {la_iena[3]}]
set_load -pin_load 0.0334 [get_ports {la_iena[2]}]
set_load -pin_load 0.0334 [get_ports {la_iena[1]}]
set_load -pin_load 0.0334 [get_ports {la_iena[0]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[127]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[126]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[125]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[124]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[123]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[122]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[121]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[120]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[119]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[118]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[117]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[116]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[115]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[114]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[113]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[112]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[111]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[110]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[109]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[108]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[107]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[106]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[105]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[104]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[103]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[102]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[101]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[100]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[99]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[98]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[97]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[96]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[95]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[94]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[93]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[92]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[91]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[90]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[89]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[88]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[87]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[86]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[85]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[84]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[83]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[82]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[81]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[80]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[79]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[78]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[77]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[76]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[75]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[74]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[73]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[72]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[71]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[70]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[69]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[68]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[67]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[66]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[65]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[64]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[63]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[62]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[61]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[60]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[59]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[58]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[57]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[56]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[55]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[54]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[53]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[52]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[51]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[50]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[49]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[48]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[47]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[46]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[45]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[44]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[43]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[42]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[41]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[40]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[39]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[38]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[37]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[36]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[35]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[34]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[33]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[32]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[31]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[30]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[29]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[28]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[27]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[26]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[25]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[24]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[23]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[22]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[21]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[20]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[19]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[18]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[17]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[16]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[15]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[14]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[13]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[12]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[11]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[10]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[9]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[8]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[7]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[6]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[5]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[4]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[3]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[2]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[1]}]
set_load -pin_load 0.0334 [get_ports {la_oenb[0]}]
set_load -pin_load 0.0334 [get_ports {la_output[127]}]
set_load -pin_load 0.0334 [get_ports {la_output[126]}]
set_load -pin_load 0.0334 [get_ports {la_output[125]}]
set_load -pin_load 0.0334 [get_ports {la_output[124]}]
set_load -pin_load 0.0334 [get_ports {la_output[123]}]
set_load -pin_load 0.0334 [get_ports {la_output[122]}]
set_load -pin_load 0.0334 [get_ports {la_output[121]}]
set_load -pin_load 0.0334 [get_ports {la_output[120]}]
set_load -pin_load 0.0334 [get_ports {la_output[119]}]
set_load -pin_load 0.0334 [get_ports {la_output[118]}]
set_load -pin_load 0.0334 [get_ports {la_output[117]}]
set_load -pin_load 0.0334 [get_ports {la_output[116]}]
set_load -pin_load 0.0334 [get_ports {la_output[115]}]
set_load -pin_load 0.0334 [get_ports {la_output[114]}]
set_load -pin_load 0.0334 [get_ports {la_output[113]}]
set_load -pin_load 0.0334 [get_ports {la_output[112]}]
set_load -pin_load 0.0334 [get_ports {la_output[111]}]
set_load -pin_load 0.0334 [get_ports {la_output[110]}]
set_load -pin_load 0.0334 [get_ports {la_output[109]}]
set_load -pin_load 0.0334 [get_ports {la_output[108]}]
set_load -pin_load 0.0334 [get_ports {la_output[107]}]
set_load -pin_load 0.0334 [get_ports {la_output[106]}]
set_load -pin_load 0.0334 [get_ports {la_output[105]}]
set_load -pin_load 0.0334 [get_ports {la_output[104]}]
set_load -pin_load 0.0334 [get_ports {la_output[103]}]
set_load -pin_load 0.0334 [get_ports {la_output[102]}]
set_load -pin_load 0.0334 [get_ports {la_output[101]}]
set_load -pin_load 0.0334 [get_ports {la_output[100]}]
set_load -pin_load 0.0334 [get_ports {la_output[99]}]
set_load -pin_load 0.0334 [get_ports {la_output[98]}]
set_load -pin_load 0.0334 [get_ports {la_output[97]}]
set_load -pin_load 0.0334 [get_ports {la_output[96]}]
set_load -pin_load 0.0334 [get_ports {la_output[95]}]
set_load -pin_load 0.0334 [get_ports {la_output[94]}]
set_load -pin_load 0.0334 [get_ports {la_output[93]}]
set_load -pin_load 0.0334 [get_ports {la_output[92]}]
set_load -pin_load 0.0334 [get_ports {la_output[91]}]
set_load -pin_load 0.0334 [get_ports {la_output[90]}]
set_load -pin_load 0.0334 [get_ports {la_output[89]}]
set_load -pin_load 0.0334 [get_ports {la_output[88]}]
set_load -pin_load 0.0334 [get_ports {la_output[87]}]
set_load -pin_load 0.0334 [get_ports {la_output[86]}]
set_load -pin_load 0.0334 [get_ports {la_output[85]}]
set_load -pin_load 0.0334 [get_ports {la_output[84]}]
set_load -pin_load 0.0334 [get_ports {la_output[83]}]
set_load -pin_load 0.0334 [get_ports {la_output[82]}]
set_load -pin_load 0.0334 [get_ports {la_output[81]}]
set_load -pin_load 0.0334 [get_ports {la_output[80]}]
set_load -pin_load 0.0334 [get_ports {la_output[79]}]
set_load -pin_load 0.0334 [get_ports {la_output[78]}]
set_load -pin_load 0.0334 [get_ports {la_output[77]}]
set_load -pin_load 0.0334 [get_ports {la_output[76]}]
set_load -pin_load 0.0334 [get_ports {la_output[75]}]
set_load -pin_load 0.0334 [get_ports {la_output[74]}]
set_load -pin_load 0.0334 [get_ports {la_output[73]}]
set_load -pin_load 0.0334 [get_ports {la_output[72]}]
set_load -pin_load 0.0334 [get_ports {la_output[71]}]
set_load -pin_load 0.0334 [get_ports {la_output[70]}]
set_load -pin_load 0.0334 [get_ports {la_output[69]}]
set_load -pin_load 0.0334 [get_ports {la_output[68]}]
set_load -pin_load 0.0334 [get_ports {la_output[67]}]
set_load -pin_load 0.0334 [get_ports {la_output[66]}]
set_load -pin_load 0.0334 [get_ports {la_output[65]}]
set_load -pin_load 0.0334 [get_ports {la_output[64]}]
set_load -pin_load 0.0334 [get_ports {la_output[63]}]
set_load -pin_load 0.0334 [get_ports {la_output[62]}]
set_load -pin_load 0.0334 [get_ports {la_output[61]}]
set_load -pin_load 0.0334 [get_ports {la_output[60]}]
set_load -pin_load 0.0334 [get_ports {la_output[59]}]
set_load -pin_load 0.0334 [get_ports {la_output[58]}]
set_load -pin_load 0.0334 [get_ports {la_output[57]}]
set_load -pin_load 0.0334 [get_ports {la_output[56]}]
set_load -pin_load 0.0334 [get_ports {la_output[55]}]
set_load -pin_load 0.0334 [get_ports {la_output[54]}]
set_load -pin_load 0.0334 [get_ports {la_output[53]}]
set_load -pin_load 0.0334 [get_ports {la_output[52]}]
set_load -pin_load 0.0334 [get_ports {la_output[51]}]
set_load -pin_load 0.0334 [get_ports {la_output[50]}]
set_load -pin_load 0.0334 [get_ports {la_output[49]}]
set_load -pin_load 0.0334 [get_ports {la_output[48]}]
set_load -pin_load 0.0334 [get_ports {la_output[47]}]
set_load -pin_load 0.0334 [get_ports {la_output[46]}]
set_load -pin_load 0.0334 [get_ports {la_output[45]}]
set_load -pin_load 0.0334 [get_ports {la_output[44]}]
set_load -pin_load 0.0334 [get_ports {la_output[43]}]
set_load -pin_load 0.0334 [get_ports {la_output[42]}]
set_load -pin_load 0.0334 [get_ports {la_output[41]}]
set_load -pin_load 0.0334 [get_ports {la_output[40]}]
set_load -pin_load 0.0334 [get_ports {la_output[39]}]
set_load -pin_load 0.0334 [get_ports {la_output[38]}]
set_load -pin_load 0.0334 [get_ports {la_output[37]}]
set_load -pin_load 0.0334 [get_ports {la_output[36]}]
set_load -pin_load 0.0334 [get_ports {la_output[35]}]
set_load -pin_load 0.0334 [get_ports {la_output[34]}]
set_load -pin_load 0.0334 [get_ports {la_output[33]}]
set_load -pin_load 0.0334 [get_ports {la_output[32]}]
set_load -pin_load 0.0334 [get_ports {la_output[31]}]
set_load -pin_load 0.0334 [get_ports {la_output[30]}]
set_load -pin_load 0.0334 [get_ports {la_output[29]}]
set_load -pin_load 0.0334 [get_ports {la_output[28]}]
set_load -pin_load 0.0334 [get_ports {la_output[27]}]
set_load -pin_load 0.0334 [get_ports {la_output[26]}]
set_load -pin_load 0.0334 [get_ports {la_output[25]}]
set_load -pin_load 0.0334 [get_ports {la_output[24]}]
set_load -pin_load 0.0334 [get_ports {la_output[23]}]
set_load -pin_load 0.0334 [get_ports {la_output[22]}]
set_load -pin_load 0.0334 [get_ports {la_output[21]}]
set_load -pin_load 0.0334 [get_ports {la_output[20]}]
set_load -pin_load 0.0334 [get_ports {la_output[19]}]
set_load -pin_load 0.0334 [get_ports {la_output[18]}]
set_load -pin_load 0.0334 [get_ports {la_output[17]}]
set_load -pin_load 0.0334 [get_ports {la_output[16]}]
set_load -pin_load 0.0334 [get_ports {la_output[15]}]
set_load -pin_load 0.0334 [get_ports {la_output[14]}]
set_load -pin_load 0.0334 [get_ports {la_output[13]}]
set_load -pin_load 0.0334 [get_ports {la_output[12]}]
set_load -pin_load 0.0334 [get_ports {la_output[11]}]
set_load -pin_load 0.0334 [get_ports {la_output[10]}]
set_load -pin_load 0.0334 [get_ports {la_output[9]}]
set_load -pin_load 0.0334 [get_ports {la_output[8]}]
set_load -pin_load 0.0334 [get_ports {la_output[7]}]
set_load -pin_load 0.0334 [get_ports {la_output[6]}]
set_load -pin_load 0.0334 [get_ports {la_output[5]}]
set_load -pin_load 0.0334 [get_ports {la_output[4]}]
set_load -pin_load 0.0334 [get_ports {la_output[3]}]
set_load -pin_load 0.0334 [get_ports {la_output[2]}]
set_load -pin_load 0.0334 [get_ports {la_output[1]}]
set_load -pin_load 0.0334 [get_ports {la_output[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[7]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[6]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[5]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[4]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_A[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[31]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[30]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[29]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[28]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[27]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[26]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[25]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[24]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[23]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[22]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[21]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[20]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[19]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[18]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[17]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[16]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[15]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[14]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[13]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[12]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[11]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[10]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[9]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[8]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[7]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[6]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[5]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[4]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_Di[0]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[3]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[2]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[1]}]
set_load -pin_load 0.0334 [get_ports {mgmt_soc_dff_WE[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[31]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[30]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[29]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[28]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[27]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[26]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[25]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[24]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[23]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[22]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[21]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[20]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[19]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[18]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[17]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[16]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[15]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[14]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[13]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[12]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[11]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[10]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[9]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[8]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[7]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[6]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[5]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[4]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_adr_o[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[31]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[30]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[29]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[28]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[27]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[26]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[25]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[24]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[23]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[22]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[21]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[20]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[19]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[18]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[17]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[16]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[15]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[14]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[13]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[12]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[11]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[10]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[9]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[8]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[7]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[6]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[5]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[4]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_dat_o[0]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[3]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[2]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[1]}]
set_load -pin_load 0.0334 [get_ports {mprj_sel_o[0]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[7]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[6]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[5]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[4]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[3]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[2]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[1]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_addr[0]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[31]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[30]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[29]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[28]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[27]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[26]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[25]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[24]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[23]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[22]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[21]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[20]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[19]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[18]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[17]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[16]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[15]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[14]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[13]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[12]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[11]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[10]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[9]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[8]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[7]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[6]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[5]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[4]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[3]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[2]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[1]}]
set_load -pin_load 0.0334 [get_ports {sram_ro_data[0]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[2]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[1]}]
set_load -pin_load 0.0334 [get_ports {user_irq_ena[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {core_clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {core_rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {debug_rx}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io0_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io1_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io2_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_di}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_do}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {flash_io3_oeb}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {gpio_in_pad}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_ack_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_ack_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {serial_rx}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {spi_miso}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {trap}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {hk_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_input[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mgmt_soc_dff_Do[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mprj_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_1 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_irq[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 8.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 238 input buffers.
[INFO RSZ-0028] Inserted 552 output buffers.
[INFO RSZ-0058] Using max wire length 2319um.
[INFO RSZ-0034] Found 28 slew violations.
[INFO RSZ-0036] Found 70 capacitance violations.
[INFO RSZ-0038] Inserted 1535 buffers in 86 nets.
[INFO RSZ-0039] Resized 16614 instances.
[INFO RSZ-0042] Inserted 27 tie sky130_fd_sc_hd__conb_1 instances.
Placement Analysis
---------------------------------
total displacement      62011.8 u
average displacement        1.6 u
max displacement          219.5 u
original HPWL         1562739.5 u
legalized HPWL        1599038.7 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 7850 instances
[INFO DPL-0021] HPWL before          1599038.7 u
[INFO DPL-0022] HPWL after           1582614.9 u
[INFO DPL-0023] HPWL delta               -1.0 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _29706_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29705_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _29706_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    0.31 v _29706_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           multiregimpl135_regs0 (net)
                  0.02    0.00    0.31 v _29705_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.31   data arrival time

                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _29705_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _29774_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29773_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _29774_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    0.31 v _29774_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           multiregimpl101_regs0 (net)
                  0.02    0.00    0.31 v _29773_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.31   data arrival time

                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _29773_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _29704_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29703_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _29704_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    0.31 v _29704_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           multiregimpl136_regs0 (net)
                  0.02    0.00    0.31 v _29703_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.31   data arrival time

                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _29703_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _29740_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29739_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _29740_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    0.31 v _29740_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           multiregimpl118_regs0 (net)
                  0.02    0.00    0.31 v _29739_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.31   data arrival time

                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _29739_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _29744_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: _29743_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _29744_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.31    0.31 v _29744_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           multiregimpl116_regs0 (net)
                  0.03    0.00    0.31 v _29743_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.31   data arrival time

                  0.15    0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _29743_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29434_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock network delay (ideal)
                  0.15    0.00   15.00 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   15.43 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   15.43 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   15.54 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.04    0.00   15.54 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.26    0.29   15.83 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.07                           net2129 (net)
                  0.26    0.02   15.84 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.22   16.06 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   16.06 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.16    0.36   16.42 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     1    0.06                           _11189_ (net)
                  0.16    0.01   16.44 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.53   16.97 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   16.97 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.09    0.38   17.35 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     4    0.03                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.09    0.00   17.35 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.34   17.69 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   17.69 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   17.76 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.04    0.00   17.76 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.58    0.53   18.30 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    35    0.35                           _00325_ (net)
                  0.58    0.03   18.33 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.43   18.76 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    37    0.33                           net812 (net)
                  0.37    0.03   18.79 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.42    0.40   19.19 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    42    0.38                           net808 (net)
                  0.47    0.11   19.30 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.37   19.66 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    36    0.34                           net807 (net)
                  0.45    0.14   19.80 ^ _29177_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.10    0.66   20.46 v _29177_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00527_ (net)
                  0.10    0.00   20.46 v _29178_/A3 (sky130_fd_sc_hd__mux4_2)
                  0.25    0.73   21.19 v _29178_/X (sky130_fd_sc_hd__mux4_2)
     1    0.07                           _00528_ (net)
                  0.25    0.02   21.21 v _27851_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.12    0.49   21.70 v _27851_/X (sky130_fd_sc_hd__mux2_8)
     1    0.09                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[19] (net)
                  0.12    0.03   21.73 v _29434_/D (sky130_fd_sc_hd__dfxtp_1)
                                 21.73   data arrival time

                  0.15   30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _29434_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -21.73   data arrival time
-----------------------------------------------------------------------------
                                  7.90   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29433_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock network delay (ideal)
                  0.15    0.00   15.00 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   15.43 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   15.43 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   15.54 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.04    0.00   15.54 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.26    0.29   15.83 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.07                           net2129 (net)
                  0.26    0.02   15.84 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.22   16.06 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   16.06 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.16    0.36   16.42 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     1    0.06                           _11189_ (net)
                  0.16    0.01   16.44 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.53   16.97 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   16.97 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.09    0.38   17.35 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     4    0.03                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.09    0.00   17.35 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.34   17.69 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   17.69 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   17.76 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.04    0.00   17.76 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.58    0.53   18.30 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    35    0.35                           _00325_ (net)
                  0.58    0.03   18.33 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.43   18.76 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    37    0.33                           net812 (net)
                  0.37    0.03   18.79 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.42    0.40   19.19 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    42    0.38                           net808 (net)
                  0.47    0.11   19.30 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.37   19.66 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    36    0.34                           net807 (net)
                  0.44    0.12   19.78 ^ _29170_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.11    0.69   20.47 v _29170_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00520_ (net)
                  0.11    0.00   20.47 v _29173_/A1 (sky130_fd_sc_hd__mux4_2)
                  0.14    0.59   21.06 v _29173_/X (sky130_fd_sc_hd__mux4_2)
     1    0.02                           _00523_ (net)
                  0.14    0.00   21.06 v _27850_/A1 (sky130_fd_sc_hd__mux2_8)
                  0.14    0.45   21.51 v _27850_/X (sky130_fd_sc_hd__mux2_8)
     1    0.13                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[18] (net)
                  0.16    0.05   21.56 v _29433_/D (sky130_fd_sc_hd__dfxtp_1)
                                 21.56   data arrival time

                  0.15   30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _29433_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.14   29.61   library setup time
                                 29.61   data required time
-----------------------------------------------------------------------------
                                 29.61   data required time
                                -21.56   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29435_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock network delay (ideal)
                  0.15    0.00   15.00 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   15.43 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   15.43 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   15.54 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.04    0.00   15.54 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.26    0.29   15.83 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.07                           net2129 (net)
                  0.26    0.02   15.84 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.22   16.06 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   16.06 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.16    0.36   16.42 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     1    0.06                           _11189_ (net)
                  0.16    0.01   16.44 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.53   16.97 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   16.97 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.09    0.38   17.35 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     4    0.03                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.09    0.00   17.35 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.34   17.69 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   17.69 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   17.76 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.04    0.00   17.76 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.58    0.53   18.30 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    35    0.35                           _00325_ (net)
                  0.58    0.03   18.33 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.43   18.76 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    37    0.33                           net812 (net)
                  0.37    0.03   18.79 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.42    0.40   19.19 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    42    0.38                           net808 (net)
                  0.47    0.11   19.30 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.37   19.66 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    36    0.34                           net807 (net)
                  0.40    0.07   19.73 ^ _29192_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.11    0.68   20.41 v _29192_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00542_ (net)
                  0.11    0.00   20.41 v _29193_/A3 (sky130_fd_sc_hd__mux4_2)
                  0.17    0.64   21.06 v _29193_/X (sky130_fd_sc_hd__mux4_2)
     1    0.03                           _00543_ (net)
                  0.17    0.00   21.06 v _27852_/A1 (sky130_fd_sc_hd__mux2_8)
                  0.10    0.42   21.48 v _27852_/X (sky130_fd_sc_hd__mux2_8)
     1    0.06                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[20] (net)
                  0.10    0.01   21.49 v _29435_/D (sky130_fd_sc_hd__dfxtp_2)
                                 21.49   data arrival time

                  0.15   30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _29435_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -21.49   data arrival time
-----------------------------------------------------------------------------
                                  8.15   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29438_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock network delay (ideal)
                  0.15    0.00   15.00 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   15.43 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   15.43 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   15.54 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.04    0.00   15.54 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.26    0.29   15.83 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.07                           net2129 (net)
                  0.26    0.02   15.84 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.22   16.06 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   16.06 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.16    0.36   16.42 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     1    0.06                           _11189_ (net)
                  0.16    0.01   16.44 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.53   16.97 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   16.97 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.09    0.38   17.35 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     4    0.03                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.09    0.00   17.35 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.34   17.69 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   17.69 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   17.76 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.04    0.00   17.76 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.58    0.53   18.30 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    35    0.35                           _00325_ (net)
                  0.58    0.03   18.33 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.43   18.76 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    37    0.33                           net812 (net)
                  0.37    0.03   18.79 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.42    0.40   19.19 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    42    0.38                           net808 (net)
                  0.47    0.11   19.30 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.37   19.66 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    36    0.34                           net807 (net)
                  0.43    0.11   19.77 ^ _29221_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.11    0.68   20.45 v _29221_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00571_ (net)
                  0.11    0.00   20.45 v _29223_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.17    0.64   21.09 v _29223_/X (sky130_fd_sc_hd__mux4_2)
     1    0.04                           _00573_ (net)
                  0.17    0.00   21.10 v _27855_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.36   21.46 v _27855_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[23] (net)
                  0.06    0.00   21.46 v _29438_/D (sky130_fd_sc_hd__dfxtp_4)
                                 21.46   data arrival time

                  0.15   30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _29438_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.10   29.65   library setup time
                                 29.65   data required time
-----------------------------------------------------------------------------
                                 29.65   data required time
                                -21.46   data arrival time
-----------------------------------------------------------------------------
                                  8.20   slack (MET)


Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29430_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock network delay (ideal)
                  0.15    0.00   15.00 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   15.43 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   15.43 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   15.54 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.04    0.00   15.54 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.26    0.29   15.83 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.07                           net2129 (net)
                  0.26    0.02   15.84 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.22   16.06 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   16.06 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.16    0.36   16.42 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     1    0.06                           _11189_ (net)
                  0.16    0.01   16.44 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.53   16.97 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   16.97 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.09    0.38   17.35 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     4    0.03                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.09    0.00   17.35 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.34   17.69 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   17.69 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   17.76 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.04    0.00   17.76 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.58    0.53   18.30 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    35    0.35                           _00325_ (net)
                  0.58    0.03   18.33 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.43   18.76 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    37    0.33                           net812 (net)
                  0.37    0.03   18.79 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.42    0.40   19.19 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    42    0.38                           net808 (net)
                  0.47    0.11   19.30 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.37   19.66 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    36    0.34                           net807 (net)
                  0.38    0.04   19.70 ^ _29141_/S0 (sky130_fd_sc_hd__mux4_2)
                  0.12    0.66   20.36 v _29141_/X (sky130_fd_sc_hd__mux4_2)
     1    0.02                           _00491_ (net)
                  0.12    0.00   20.36 v _29143_/A2 (sky130_fd_sc_hd__mux4_2)
                  0.13    0.59   20.95 v _29143_/X (sky130_fd_sc_hd__mux4_2)
     1    0.02                           _00493_ (net)
                  0.13    0.00   20.95 v _27847_/A1 (sky130_fd_sc_hd__mux2_8)
                  0.09    0.39   21.34 v _27847_/X (sky130_fd_sc_hd__mux2_8)
     1    0.05                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[15] (net)
                  0.09    0.01   21.35 v _29430_/D (sky130_fd_sc_hd__dfxtp_1)
                                 21.35   data arrival time

                  0.15   30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _29430_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -21.35   data arrival time
-----------------------------------------------------------------------------
                                  8.30   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: sky130_sram_2kbyte_1rw1r_32x512_8
            (falling edge-triggered flip-flop clocked by core_clk)
Endpoint: _29434_ (rising edge-triggered flip-flop clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   15.00   15.00   clock core_clk (fall edge)
                          0.00   15.00   clock network delay (ideal)
                  0.15    0.00   15.00 v sky130_sram_2kbyte_1rw1r_32x512_8/clk0 (sky130_sram_2kbyte_1rw1r_32x512_8)
                  0.00    0.43   15.43 v sky130_sram_2kbyte_1rw1r_32x512_8/dout0[20] (sky130_sram_2kbyte_1rw1r_32x512_8)
     1    0.01                           sram_bus_dat_r[20] (net)
                  0.00    0.00   15.43 v repeater2130/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.11   15.54 v repeater2130/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2130 (net)
                  0.04    0.00   15.54 v repeater2129/A (sky130_fd_sc_hd__clkbuf_2)
                  0.26    0.29   15.83 v repeater2129/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.07                           net2129 (net)
                  0.26    0.02   15.84 v repeater2128/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.22   16.06 v repeater2128/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2128 (net)
                  0.05    0.00   16.06 v _22814_/B2 (sky130_fd_sc_hd__a22o_2)
                  0.16    0.36   16.42 v _22814_/X (sky130_fd_sc_hd__a22o_2)
     1    0.06                           _11189_ (net)
                  0.16    0.01   16.44 v _22817_/B1 (sky130_fd_sc_hd__a2111o_4)
                  0.07    0.53   16.97 v _22817_/X (sky130_fd_sc_hd__a2111o_4)
     1    0.01                           _11192_ (net)
                  0.07    0.00   16.97 v _22818_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.09    0.38   17.35 v _22818_/X (sky130_fd_sc_hd__a211o_4)
     4    0.03                           VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst[20] (net)
                  0.09    0.00   17.35 v _28148_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.08    0.34   17.69 v _28148_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _00323_ (net)
                  0.08    0.00   17.69 v _25778_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07   17.76 ^ _25778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _00324_ (net)
                  0.04    0.00   17.76 ^ _28147_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.58    0.53   18.30 ^ _28147_/X (sky130_fd_sc_hd__mux2_8)
    35    0.35                           _00325_ (net)
                  0.58    0.03   18.33 ^ repeater812/A (sky130_fd_sc_hd__buf_12)
                  0.37    0.43   18.76 ^ repeater812/X (sky130_fd_sc_hd__buf_12)
    37    0.33                           net812 (net)
                  0.37    0.03   18.79 ^ repeater808/A (sky130_fd_sc_hd__buf_12)
                  0.42    0.40   19.19 ^ repeater808/X (sky130_fd_sc_hd__buf_12)
    42    0.38                           net808 (net)
                  0.47    0.11   19.30 ^ repeater807/A (sky130_fd_sc_hd__buf_12)
                  0.38    0.37   19.66 ^ repeater807/X (sky130_fd_sc_hd__buf_12)
    36    0.34                           net807 (net)
                  0.45    0.14   19.80 ^ _29177_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.10    0.66   20.46 v _29177_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00527_ (net)
                  0.10    0.00   20.46 v _29178_/A3 (sky130_fd_sc_hd__mux4_2)
                  0.25    0.73   21.19 v _29178_/X (sky130_fd_sc_hd__mux4_2)
     1    0.07                           _00528_ (net)
                  0.25    0.02   21.21 v _27851_/A0 (sky130_fd_sc_hd__mux2_8)
                  0.12    0.49   21.70 v _27851_/X (sky130_fd_sc_hd__mux2_8)
     1    0.09                           VexRiscv.RegFilePlugin_regFile$rdreg[0]$d[19] (net)
                  0.12    0.03   21.73 v _29434_/D (sky130_fd_sc_hd__dfxtp_1)
                                 21.73   data arrival time

                  0.15   30.00   30.00   clock core_clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _29434_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -21.73   data arrival time
-----------------------------------------------------------------------------
                                  7.90   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[2]    0.04    0.27   -0.23 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[3]    0.04    0.27   -0.23 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[7]    0.04    0.19   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[6]    0.04    0.19   -0.15 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[0]    0.04    0.18   -0.14 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[1]    0.04    0.18   -0.14 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[0]    0.04    0.18   -0.14 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/wmask0[1]    0.04    0.18   -0.14 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[3]    0.04    0.18   -0.14 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[8]    0.04    0.17   -0.13 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[4]    0.04    0.16   -0.12 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[2]    0.04    0.10   -0.06 (VIOLATED)
sky130_sram_2kbyte_1rw1r_32x512_8/addr0[5]    0.04    0.09   -0.05 (VIOLATED)


===========================================================================
max slew violation count 13
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 7.90

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.07
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock core_clk
Latency      CRPR       Skew
_29415_/CLK ^
  46.83
_31214_/CLK ^
  42.37      0.00       4.46

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.54e-02   5.40e-04   3.36e-08   1.59e-02  75.2%
Combinational          2.65e-03   2.59e-03   1.78e-05   5.26e-03  24.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.81e-02   3.13e-03   1.78e-05   2.12e-02 100.0%
                          85.1%      14.8%       0.1%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 537992 u^2 38% utilization.
area_report_end
