Timing Analyzer report for Sram_CIC
Fri Sep  6 12:34:05 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clk_50'
 13. Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 14. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 15. Slow 1200mV 85C Model Setup: 'Pix_clk'
 16. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 17. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 18. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 19. Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 20. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 21. Slow 1200mV 85C Model Hold: 'Clk_50'
 22. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 23. Slow 1200mV 85C Model Hold: 'Pix_clk'
 24. Slow 1200mV 85C Model Recovery: 'Clk_50'
 25. Slow 1200mV 85C Model Recovery: 'Pix_clk'
 26. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 27. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 28. Slow 1200mV 85C Model Removal: 'Clk_50'
 29. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 30. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 31. Slow 1200mV 85C Model Removal: 'Pix_clk'
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'Clk_50'
 40. Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 41. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 42. Slow 1200mV 0C Model Setup: 'Pix_clk'
 43. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 44. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 45. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 46. Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 47. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 48. Slow 1200mV 0C Model Hold: 'Clk_50'
 49. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 50. Slow 1200mV 0C Model Hold: 'Pix_clk'
 51. Slow 1200mV 0C Model Recovery: 'Pix_clk'
 52. Slow 1200mV 0C Model Recovery: 'Clk_50'
 53. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 54. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 55. Slow 1200mV 0C Model Removal: 'Clk_50'
 56. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 57. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 58. Slow 1200mV 0C Model Removal: 'Pix_clk'
 59. Slow 1200mV 0C Model Metastability Summary
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'Clk_50'
 66. Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 67. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 68. Fast 1200mV 0C Model Setup: 'Pix_clk'
 69. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 70. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 71. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 72. Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 73. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 74. Fast 1200mV 0C Model Hold: 'Clk_50'
 75. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 76. Fast 1200mV 0C Model Hold: 'Pix_clk'
 77. Fast 1200mV 0C Model Recovery: 'Clk_50'
 78. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 79. Fast 1200mV 0C Model Recovery: 'Pix_clk'
 80. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 81. Fast 1200mV 0C Model Removal: 'Clk_50'
 82. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 83. Fast 1200mV 0C Model Removal: 'Pix_clk'
 84. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 85. Fast 1200mV 0C Model Metastability Summary
 86. Multicorner Timing Analysis Summary
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths Summary
 99. Clock Status Summary
100. Unconstrained Input Ports
101. Unconstrained Output Ports
102. Unconstrained Input Ports
103. Unconstrained Output Ports
104. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processor 3            ;   2.4%      ;
;     Processor 4            ;   2.3%      ;
;     Processors 5-12        ;   0.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CIC_SRAM_controller_UART:inst|clk_25 }                           ;
; Clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pix_clk                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pix_clk }                                                        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int_2 } ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 209.91 MHz ; 209.91 MHz      ; Clk_50                                                         ;                                                               ;
; 224.82 MHz ; 224.82 MHz      ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 240.27 MHz ; 240.27 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 305.72 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 342.7 MHz  ; 342.7 MHz       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 362.84 MHz ; 362.84 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.764 ; -300.967      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.448 ; -95.389       ;
; divisor:inst2|clk_int                                          ; -3.162 ; -57.046       ;
; Pix_clk                                                        ; -2.271 ; -44.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.918 ; -22.206       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.756 ; -29.798       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; divisor:inst2|clk_int                                          ; 0.293 ; 0.000         ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.386 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.388 ; 0.000         ;
; Clk_50                                                         ; 0.402 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.403 ; 0.000         ;
; Pix_clk                                                        ; 0.480 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -1.386 ; -118.294      ;
; Pix_clk                                                        ; -1.367 ; -34.060       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.270 ; -20.150       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.746 ; -9.330        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.950 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.964 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.473 ; 0.000         ;
; Pix_clk                                                        ; 1.493 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -234.300      ;
; Pix_clk                                                        ; -3.000 ; -50.545       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -51.400       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_50'                                                                                                                           ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -3.764 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.080     ; 4.682      ;
; -3.764 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.080     ; 4.682      ;
; -3.756 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.080     ; 4.674      ;
; -3.756 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.080     ; 4.674      ;
; -3.751 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.076     ; 4.673      ;
; -3.751 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.076     ; 4.673      ;
; -3.751 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.076     ; 4.673      ;
; -3.751 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.076     ; 4.673      ;
; -3.743 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.076     ; 4.665      ;
; -3.743 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.076     ; 4.665      ;
; -3.743 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.076     ; 4.665      ;
; -3.743 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.076     ; 4.665      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.738 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.675      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.730 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.061     ; 4.667      ;
; -3.726 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 4.641      ;
; -3.726 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 4.641      ;
; -3.725 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 4.640      ;
; -3.725 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 4.640      ;
; -3.713 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.079     ; 4.632      ;
; -3.713 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.079     ; 4.632      ;
; -3.713 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.079     ; 4.632      ;
; -3.713 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.079     ; 4.632      ;
; -3.712 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.079     ; 4.631      ;
; -3.712 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.079     ; 4.631      ;
; -3.712 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.079     ; 4.631      ;
; -3.712 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.079     ; 4.631      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.707 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.640      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.700 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.634      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.065     ; 4.632      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.699 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.064     ; 4.633      ;
; -3.676 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 4.591      ;
; -3.676 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 4.591      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.669 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.599      ;
; -3.668 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.598      ;
; -3.668 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.598      ;
; -3.668 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.598      ;
; -3.668 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.598      ;
; -3.668 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.598      ;
; -3.668 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.598      ;
; -3.668 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.598      ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                             ;
+--------+---------------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.448 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.936      ;
; -3.448 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.936      ;
; -3.448 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.936      ;
; -3.442 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.358      ;
; -3.441 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.357      ;
; -3.441 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.357      ;
; -3.433 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.349      ;
; -3.432 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.348      ;
; -3.432 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.348      ;
; -3.414 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 3.904      ;
; -3.414 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 3.904      ;
; -3.412 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 3.902      ;
; -3.411 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 3.901      ;
; -3.405 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.498     ; 3.905      ;
; -3.402 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.498     ; 3.902      ;
; -3.398 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.316      ;
; -3.398 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.316      ;
; -3.396 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.314      ;
; -3.395 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.313      ;
; -3.389 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.307      ;
; -3.389 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.307      ;
; -3.387 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.305      ;
; -3.386 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.314      ;
; -3.386 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.304      ;
; -3.383 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.311      ;
; -3.377 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.305      ;
; -3.374 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.302      ;
; -3.368 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.507     ; 3.859      ;
; -3.343 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.262      ;
; -3.334 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.253      ;
; -3.328 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.244      ;
; -3.327 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.243      ;
; -3.327 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.243      ;
; -3.304 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.219      ;
; -3.303 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.218      ;
; -3.303 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.218      ;
; -3.290 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.214      ;
; -3.288 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.776      ;
; -3.288 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.776      ;
; -3.288 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.776      ;
; -3.286 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.205      ;
; -3.284 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.202      ;
; -3.284 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.202      ;
; -3.282 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.200      ;
; -3.281 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.199      ;
; -3.281 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.205      ;
; -3.277 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.196      ;
; -3.272 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.200      ;
; -3.269 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.197      ;
; -3.265 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.507     ; 3.756      ;
; -3.260 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.177      ;
; -3.260 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.177      ;
; -3.258 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.175      ;
; -3.258 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.095     ; 4.161      ;
; -3.258 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.095     ; 4.161      ;
; -3.258 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.095     ; 4.161      ;
; -3.257 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.174      ;
; -3.254 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 3.744      ;
; -3.254 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 3.744      ;
; -3.252 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 3.742      ;
; -3.251 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 3.741      ;
; -3.248 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.175      ;
; -3.245 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.498     ; 3.745      ;
; -3.245 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.172      ;
; -3.242 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.498     ; 3.742      ;
; -3.229 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.148      ;
; -3.224 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.148      ;
; -3.224 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.148      ;
; -3.224 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.093     ; 4.129      ;
; -3.224 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.093     ; 4.129      ;
; -3.223 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.147      ;
; -3.223 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.147      ;
; -3.222 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.093     ; 4.127      ;
; -3.221 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.145      ;
; -3.221 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.093     ; 4.126      ;
; -3.215 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.130      ;
; -3.215 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.139      ;
; -3.215 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.139      ;
; -3.214 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.138      ;
; -3.214 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.138      ;
; -3.212 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.092     ; 4.118      ;
; -3.212 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.127      ;
; -3.212 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.136      ;
; -3.211 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.092     ; 4.117      ;
; -3.211 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.092     ; 4.117      ;
; -3.208 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.507     ; 3.699      ;
; -3.205 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.123      ;
; -3.198 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.502     ; 3.694      ;
; -3.197 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.114      ;
; -3.196 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.113      ;
; -3.196 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.113      ;
; -3.185 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.101      ;
; -3.184 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.100      ;
; -3.184 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.100      ;
; -3.184 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.092     ; 4.090      ;
; -3.183 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.092     ; 4.089      ;
; -3.183 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.092     ; 4.089      ;
; -3.182 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.670      ;
; -3.181 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.669      ;
; -3.181 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 3.669      ;
+--------+---------------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.162 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.079      ;
; -3.150 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.067      ;
; -3.002 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.919      ;
; -2.989 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.906      ;
; -2.969 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 3.885      ;
; -2.918 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.835      ;
; -2.900 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.817      ;
; -2.881 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.798      ;
; -2.451 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.368      ;
; -2.338 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.255      ;
; -1.967 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.885      ;
; -1.936 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.853      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.757      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.833 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.750      ;
; -1.809 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.725      ;
; -1.802 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.718      ;
; -1.800 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.716      ;
; -1.793 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.709      ;
; -1.793 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.709      ;
; -1.786 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.702      ;
; -1.758 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.675      ;
; -1.728 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.645      ;
; -1.727 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.644      ;
; -1.716 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.633      ;
; -1.715 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.632      ;
; -1.713 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.630      ;
; -1.688 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.606      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.671 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.588      ;
; -1.640 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.556      ;
; -1.631 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.547      ;
; -1.624 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.540      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; UART_TX:inst6|r_TX_Data[1]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.538      ;
; -1.603 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.520      ;
; -1.590 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.506      ;
; -1.581 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.497      ;
; -1.574 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.490      ;
; -1.542 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.460      ;
; -1.513 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.083     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.511 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.428      ;
; -1.510 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.427      ;
; -1.506 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.083     ; 2.421      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.485 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.402      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.396      ;
; -1.473 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.390      ;
; -1.471 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 2.387      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pix_clk'                                                                                                                                       ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.271 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 3.274      ;
; -2.139 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 3.142      ;
; -2.120 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 3.123      ;
; -2.007 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 3.010      ;
; -1.988 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 2.991      ;
; -1.956 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.103     ; 2.871      ;
; -1.942 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.819      ;
; -1.941 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.818      ;
; -1.923 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.800      ;
; -1.923 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.800      ;
; -1.904 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.781      ;
; -1.875 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 2.878      ;
; -1.856 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 2.859      ;
; -1.850 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.727      ;
; -1.849 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.726      ;
; -1.810 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.687      ;
; -1.809 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.686      ;
; -1.799 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.676      ;
; -1.791 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.668      ;
; -1.791 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.668      ;
; -1.772 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.649      ;
; -1.753 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.076     ; 2.695      ;
; -1.743 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 2.746      ;
; -1.734 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.076     ; 2.676      ;
; -1.725 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.602      ;
; -1.724 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 2.727      ;
; -1.718 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.595      ;
; -1.718 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.595      ;
; -1.717 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.594      ;
; -1.700 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.577      ;
; -1.678 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.555      ;
; -1.677 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.554      ;
; -1.667 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.544      ;
; -1.659 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.536      ;
; -1.659 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.536      ;
; -1.640 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.517      ;
; -1.637 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.041     ; 2.614      ;
; -1.621 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.076     ; 2.563      ;
; -1.602 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.076     ; 2.544      ;
; -1.594 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.471      ;
; -1.593 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.470      ;
; -1.592 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.015     ; 2.595      ;
; -1.586 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.463      ;
; -1.586 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.463      ;
; -1.585 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.462      ;
; -1.569 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.172     ; 2.415      ;
; -1.568 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.445      ;
; -1.550 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.427      ;
; -1.546 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.423      ;
; -1.545 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.422      ;
; -1.535 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.412      ;
; -1.531 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.408      ;
; -1.527 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.404      ;
; -1.527 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.404      ;
; -1.524 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.172     ; 2.370      ;
; -1.522 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.399      ;
; -1.508 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.385      ;
; -1.505 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.172     ; 2.351      ;
; -1.505 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.041     ; 2.482      ;
; -1.503 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.380      ;
; -1.489 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.076     ; 2.431      ;
; -1.486 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.041     ; 2.463      ;
; -1.478 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.172     ; 2.324      ;
; -1.470 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.076     ; 2.412      ;
; -1.462 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.339      ;
; -1.461 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.338      ;
; -1.454 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.331      ;
; -1.454 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.331      ;
; -1.453 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.330      ;
; -1.436 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.313      ;
; -1.427 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.172     ; 2.273      ;
; -1.418 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.295      ;
; -1.417 ; captura_pixeles:inst4|pix_count_interno_0[9]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.294      ;
; -1.414 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.291      ;
; -1.413 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.290      ;
; -1.412 ; captura_pixeles:inst4|pix_count_interno_0[11] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 2.378      ;
; -1.403 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.280      ;
; -1.399 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.276      ;
; -1.395 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.272      ;
; -1.395 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.272      ;
; -1.390 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.267      ;
; -1.376 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.253      ;
; -1.371 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.248      ;
; -1.357 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.076     ; 2.299      ;
; -1.354 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.041     ; 2.331      ;
; -1.338 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.076     ; 2.280      ;
; -1.330 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.207      ;
; -1.329 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.206      ;
; -1.327 ; captura_pixeles:inst4|pix_count_interno_0[12] ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 2.293      ;
; -1.322 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.199      ;
; -1.322 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.199      ;
; -1.321 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.198      ;
; -1.315 ; captura_pixeles:inst4|pix_count_interno_0[9]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.192      ;
; -1.308 ; captura_pixeles:inst4|pix_count_interno_0[12] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 2.274      ;
; -1.304 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.181      ;
; -1.286 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.163      ;
; -1.285 ; captura_pixeles:inst4|pix_count_interno_0[9]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.162      ;
; -1.280 ; captura_pixeles:inst4|pix_count_interno_0[11] ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 2.246      ;
; -1.277 ; captura_pixeles:inst4|pix_count_interno_0[11] ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 2.243      ;
; -1.271 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.141     ; 2.148      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.918 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.837      ;
; -1.918 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.837      ;
; -1.918 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.837      ;
; -1.918 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.837      ;
; -1.918 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.837      ;
; -1.889 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.749      ;
; -1.889 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.749      ;
; -1.889 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.749      ;
; -1.889 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.749      ;
; -1.889 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.749      ;
; -1.876 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.736      ;
; -1.876 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.736      ;
; -1.876 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.736      ;
; -1.876 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.736      ;
; -1.876 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.736      ;
; -1.829 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.690      ;
; -1.829 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.690      ;
; -1.829 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.690      ;
; -1.829 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.690      ;
; -1.829 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.690      ;
; -1.811 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.672      ;
; -1.811 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.672      ;
; -1.811 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.672      ;
; -1.811 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.672      ;
; -1.811 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.672      ;
; -1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.570      ;
; -1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.570      ;
; -1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.570      ;
; -1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.570      ;
; -1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.570      ;
; -1.685 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.604      ;
; -1.685 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.604      ;
; -1.685 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.604      ;
; -1.685 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.604      ;
; -1.685 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.604      ;
; -1.679 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.538      ;
; -1.666 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.525      ;
; -1.642 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.503      ;
; -1.642 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.503      ;
; -1.642 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.503      ;
; -1.642 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.503      ;
; -1.642 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.503      ;
; -1.619 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.479      ;
; -1.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.473      ;
; -1.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.473      ;
; -1.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.473      ;
; -1.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.473      ;
; -1.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.473      ;
; -1.581 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.441      ;
; -1.570 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.430      ;
; -1.549 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.409      ;
; -1.540 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.402      ;
; -1.540 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.402      ;
; -1.540 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.402      ;
; -1.540 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.402      ;
; -1.540 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.136     ; 2.402      ;
; -1.499 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.359      ;
; -1.450 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.368      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.305      ;
; -1.440 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.140     ; 2.298      ;
; -1.432 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.292      ;
; -1.427 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.140     ; 2.285      ;
; -1.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.261      ;
; -1.396 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.257      ;
; -1.396 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.257      ;
; -1.396 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.257      ;
; -1.396 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.257      ;
; -1.396 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 2.257      ;
; -1.384 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.243      ;
; -1.380 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.239      ;
; -1.367 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.227      ;
; -1.363 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.222      ;
; -1.324 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.243      ;
; -1.296 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.156      ;
; -1.261 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.178      ;
; -1.261 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.178      ;
; -1.261 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.178      ;
; -1.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.119      ;
; -1.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.140     ; 2.118      ;
; -1.232 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.092      ;
; -1.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.070      ;
; -1.193 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.052      ;
; -1.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.040      ;
; -1.177 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.094      ;
; -1.175 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 2.035      ;
; -1.166 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.084      ;
; -1.162 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 2.021      ;
; -1.118 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.037      ;
; -1.082 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.999      ;
; -1.082 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.999      ;
; -1.082 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.999      ;
; -1.025 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.140     ; 1.883      ;
; -1.022 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.881      ;
; -1.022 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.881      ;
; -1.022 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.881      ;
; -0.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.139     ; 1.848      ;
; -0.980 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.897      ;
; -0.980 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.898      ;
; -0.957 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 1.876      ;
; -0.813 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 1.674      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.756 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 3.051      ;
; -1.756 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 3.051      ;
; -1.735 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 3.030      ;
; -1.735 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 3.030      ;
; -1.668 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 2.195      ;
; -1.666 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 2.193      ;
; -1.632 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.296      ; 2.926      ;
; -1.632 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.296      ; 2.926      ;
; -1.621 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.916      ;
; -1.621 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.916      ;
; -1.617 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.143      ;
; -1.617 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.143      ;
; -1.617 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.143      ;
; -1.617 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.143      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.132      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.132      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.132      ;
; -1.605 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.131      ;
; -1.566 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 2.092      ;
; -1.553 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.848      ;
; -1.553 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.848      ;
; -1.378 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 2.236      ;
; -1.378 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 2.236      ;
; -1.378 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 2.236      ;
; -1.375 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.670      ;
; -1.375 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.670      ;
; -1.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.296      ; 2.649      ;
; -1.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.296      ; 2.649      ;
; -1.336 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.631      ;
; -1.336 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.297      ; 2.631      ;
; -1.311 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.838      ;
; -1.309 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.471     ; 1.836      ;
; -1.284 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.810      ;
; -1.260 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.786      ;
; -1.260 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.786      ;
; -1.260 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.786      ;
; -1.260 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.786      ;
; -1.257 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 2.115      ;
; -1.249 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.775      ;
; -1.249 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.775      ;
; -1.249 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.775      ;
; -1.248 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.774      ;
; -1.235 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 2.093      ;
; -1.209 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.735      ;
; -1.184 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.237      ; 2.419      ;
; -1.184 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.237      ; 2.419      ;
; -1.179 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.098      ;
; -1.139 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.997      ;
; -1.139 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.997      ;
; -1.139 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.997      ;
; -1.119 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.237      ; 2.354      ;
; -1.119 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.237      ; 2.354      ;
; -1.105 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.022      ;
; -1.049 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.095     ; 1.952      ;
; -1.034 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.952      ;
; -1.032 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.891      ;
; -1.028 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.887      ;
; -1.015 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.873      ;
; -0.998 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.856      ;
; -0.952 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.810      ;
; -0.951 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.809      ;
; -0.950 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.808      ;
; -0.947 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.805      ;
; -0.941 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.799      ;
; -0.938 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.796      ;
; -0.937 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.795      ;
; -0.932 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.790      ;
; -0.929 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.787      ;
; -0.927 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.472     ; 1.453      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.237      ; 2.120      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.237      ; 2.120      ;
; -0.815 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.674      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 1.671      ;
; -0.683 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.541      ;
; -0.682 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.540      ;
; -0.681 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.539      ;
; -0.679 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.537      ;
; -0.678 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.536      ;
; -0.675 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.533      ;
; -0.671 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.529      ;
; -0.671 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.529      ;
; -0.669 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.527      ;
; -0.643 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.561      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.510      ;
; -0.505 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 1.362      ;
; -0.458 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.376      ;
; -0.429 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.346      ;
; -0.378 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.296      ;
; -0.313 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.231      ;
; -0.309 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.228      ;
; -0.270 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.187      ;
; -0.258 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.176      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.158      ;
; -0.230 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.148      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.132      ;
; -0.203 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.121      ;
; -0.183 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 1.040      ;
; -0.169 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.087      ;
; -0.148 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.066      ;
; 0.138  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.095     ; 0.765      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                         ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+
; 0.293 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.209      ; 0.718      ;
; 0.294 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.209      ; 0.719      ;
; 0.295 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.209      ; 0.720      ;
; 0.295 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.209      ; 0.720      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.449 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.716      ;
; 0.462 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.209      ; 0.887      ;
; 0.463 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.209      ; 0.888      ;
; 0.464 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.209      ; 0.889      ;
; 0.464 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.209      ; 0.889      ;
; 0.466 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.732      ;
; 0.636 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.902      ;
; 0.642 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.909      ;
; 0.644 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.911      ;
; 0.647 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.915      ;
; 0.654 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.921      ;
; 0.659 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.926      ;
; 0.662 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.929      ;
; 0.666 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.933      ;
; 0.671 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.937      ;
; 0.691 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.958      ;
; 0.705 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.971      ;
; 0.706 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.972      ;
; 0.723 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.989      ;
; 0.749 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 0.000        ; 0.441      ; 1.396      ;
; 0.784 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 0.000        ; 0.439      ; 1.429      ;
; 0.797 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.064      ;
; 0.838 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.104      ;
; 0.899 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.165      ;
; 0.921 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.187      ;
; 0.924 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.191      ;
; 0.925 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.192      ;
; 0.930 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.196      ;
; 0.938 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.204      ;
; 0.952 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.219      ;
; 0.953 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.220      ;
; 0.959 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.229      ;
; 0.961 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.229      ;
; 0.963 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.230      ;
; 0.967 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.234      ;
; 0.967 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.234      ;
; 0.968 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.235      ;
; 0.974 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.243      ;
; 0.979 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.247      ;
; 0.993 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.260      ;
; 0.995 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.262      ;
; 0.995 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.261      ;
; 0.996 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.263      ;
; 0.996 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.262      ;
; 1.014 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.281      ;
; 1.015 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.282      ;
; 1.016 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.282      ;
; 1.022 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.288      ;
; 1.044 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.310      ;
; 1.052 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.318      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.320      ;
; 1.058 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.324      ;
; 1.069 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.335      ;
; 1.074 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.341      ;
; 1.077 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.343      ;
; 1.077 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.344      ;
; 1.079 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.346      ;
; 1.081 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.348      ;
; 1.082 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.349      ;
; 1.086 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.353      ;
; 1.087 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.354      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                             ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.386 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 0.669      ;
; 0.388 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.669      ;
; 0.393 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.674      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.467 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.733      ;
; 0.576 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.841      ;
; 0.664 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.945      ;
; 0.693 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.974      ;
; 0.699 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.980      ;
; 0.699 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.980      ;
; 0.706 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.095      ; 0.987      ;
; 0.814 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.459      ; 1.459      ;
; 0.896 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.162      ;
; 0.918 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.183      ;
; 0.962 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.228      ;
; 1.071 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.304     ; 0.953      ;
; 1.109 ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.077      ; 1.372      ;
; 1.123 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 1.819      ;
; 1.135 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.401      ;
; 1.136 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.304     ; 1.018      ;
; 1.195 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.107     ; 1.304      ;
; 1.211 ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.076      ; 1.473      ;
; 1.249 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 1.945      ;
; 1.272 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.538      ;
; 1.289 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.087     ; 1.418      ;
; 1.322 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.160     ; 1.368      ;
; 1.351 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.104     ; 1.463      ;
; 1.411 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.100      ; 1.697      ;
; 1.528 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 1.811      ;
; 1.545 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.166     ; 1.585      ;
; 1.551 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 1.834      ;
; 1.573 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.083      ; 1.842      ;
; 1.589 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.160     ; 1.635      ;
; 1.638 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.905      ;
; 1.654 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 1.937      ;
; 1.665 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.479      ; 2.330      ;
; 1.665 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.479      ; 2.330      ;
; 1.665 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.479      ; 2.330      ;
; 1.676 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.943      ;
; 1.678 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.945      ;
; 1.704 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.969      ;
; 1.717 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.983      ;
; 1.735 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 2.001      ;
; 1.762 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 2.033      ;
; 1.786 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 2.053      ;
; 1.798 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.159     ; 1.845      ;
; 1.801 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.083      ; 2.070      ;
; 1.822 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 2.087      ;
; 1.822 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.075      ; 2.083      ;
; 1.827 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 2.094      ;
; 1.843 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.075      ; 2.104      ;
; 1.850 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.318     ; 1.718      ;
; 1.852 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 2.120      ;
; 1.864 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 2.124      ;
; 1.865 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.083      ; 2.134      ;
; 1.877 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.075      ; 2.138      ;
; 1.901 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 2.167      ;
; 1.902 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.286     ; 1.802      ;
; 1.912 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.256      ; 2.374      ;
; 1.912 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.256      ; 2.374      ;
; 1.913 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.256      ; 2.375      ;
; 1.931 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 2.198      ;
; 1.938 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 2.204      ;
; 1.953 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 2.225      ;
; 1.957 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.332     ; 1.811      ;
; 1.966 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.332     ; 1.820      ;
; 1.970 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 2.238      ;
; 1.980 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.083      ; 2.249      ;
; 1.980 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.332     ; 1.834      ;
; 1.980 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 2.245      ;
; 1.982 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 2.242      ;
; 1.989 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.166     ; 2.029      ;
; 1.989 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.166     ; 2.029      ;
; 1.990 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.166     ; 2.030      ;
; 1.990 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.166     ; 2.030      ;
; 1.991 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.166     ; 2.031      ;
; 2.003 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 2.258      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.388 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 0.669      ;
; 0.393 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 0.674      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.563 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 1.221      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 0.950      ;
; 0.641 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.907      ;
; 0.661 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.927      ;
; 0.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.953      ;
; 0.699 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.965      ;
; 0.701 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.967      ;
; 0.712 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.978      ;
; 0.775 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.041      ;
; 0.815 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.082      ;
; 0.822 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.088      ;
; 0.850 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.115      ;
; 0.868 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.134      ;
; 0.902 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 1.245      ;
; 0.916 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.181      ;
; 0.973 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 1.631      ;
; 1.041 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.307      ;
; 1.042 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 1.700      ;
; 1.042 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.386      ;
; 1.044 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 1.702      ;
; 1.046 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.390      ;
; 1.050 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.394      ;
; 1.054 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.398      ;
; 1.060 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.717      ;
; 1.061 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.405      ;
; 1.062 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.719      ;
; 1.069 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.413      ;
; 1.072 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.416      ;
; 1.074 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.418      ;
; 1.075 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.419      ;
; 1.089 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.356      ;
; 1.138 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.483      ;
; 1.141 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.486      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 1.807      ;
; 1.184 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 1.842      ;
; 1.186 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 1.844      ;
; 1.229 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.495      ;
; 1.250 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.594      ;
; 1.258 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.602      ;
; 1.259 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.603      ;
; 1.260 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.604      ;
; 1.261 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.605      ;
; 1.261 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.605      ;
; 1.262 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.606      ;
; 1.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.609      ;
; 1.268 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.612      ;
; 1.276 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.933      ;
; 1.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.471      ; 1.935      ;
; 1.306 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.650      ;
; 1.332 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.676      ;
; 1.345 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.530      ; 2.081      ;
; 1.345 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.530      ; 2.081      ;
; 1.375 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 2.033      ;
; 1.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 2.035      ;
; 1.391 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 2.049      ;
; 1.393 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 2.051      ;
; 1.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.741      ;
; 1.399 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 1.744      ;
; 1.400 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.472      ; 2.058      ;
; 1.414 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.303      ;
; 1.520 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.095      ; 1.801      ;
; 1.520 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.864      ;
; 1.536 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.880      ;
; 1.563 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.530      ; 2.299      ;
; 1.563 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.530      ; 2.299      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.835      ;
; 1.577 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.530      ; 2.313      ;
; 1.577 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.530      ; 2.313      ;
; 1.589 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.854      ;
; 1.622 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.966      ;
; 1.622 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.966      ;
; 1.622 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.966      ;
; 1.651 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.540      ;
; 1.651 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.540      ;
; 1.652 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.541      ;
; 1.652 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.541      ;
; 1.661 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.550      ;
; 1.670 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.559      ;
; 1.671 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.560      ;
; 1.671 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.560      ;
; 1.671 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.560      ;
; 1.691 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.958      ;
; 1.692 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.297     ; 1.581      ;
; 1.786 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.296     ; 1.676      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_50'                                                                                                                                                                    ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; Sram_CIC_3:inst1|state.fin                      ; Sram_CIC_3:inst1|state.fin                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; divisor:inst2|cuenta[2]                         ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; divisor:inst2|cuenta[1]                         ; divisor:inst2|cuenta[1]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sram_CIC_3:inst1|add_count[0]                   ; Sram_CIC_3:inst1|add_count[0]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; divisor:inst2|cuenta[0]                         ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; captura_pixeles:inst4|register_1[6]             ; captura_pixeles:inst4|register_out[6]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; captura_pixeles:inst4|register_1[2]             ; captura_pixeles:inst4|register_out[2]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.696      ;
; 0.434 ; divisor:inst2|cuenta[0]                         ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; divisor:inst2|cuenta[0]                         ; divisor:inst2|cuenta[1]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; divisor:inst2|cuenta[0]                         ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.442 ; Sram_CIC_3:inst1|add_count[19]                  ; Sram_CIC_3:inst1|add_count[19]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.709      ;
; 0.445 ; divisor:inst2|cuenta[1]                         ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.712      ;
; 0.447 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[7]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.713      ;
; 0.447 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[11]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.713      ;
; 0.447 ; captura_pixeles:inst4|pix_count_interno_out[18] ; Sram_CIC_3:inst1|pix_previo[18]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.713      ;
; 0.459 ; captura_pixeles:inst4|pix_count_interno_out[5]  ; Sram_CIC_3:inst1|pix_previo[5]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; captura_pixeles:inst4|pix_count_interno_out[1]  ; Sram_CIC_3:inst1|pix_previo[1]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.726      ;
; 0.564 ; divisor:inst2|cuenta[2]                         ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.831      ;
; 0.609 ; captura_pixeles:inst4|pix_count_interno_out[3]  ; Sram_CIC_3:inst1|pix_previo[3]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.875      ;
; 0.614 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[6]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.880      ;
; 0.616 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[10]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.882      ;
; 0.622 ; captura_pixeles:inst4|pix_count_interno_out[17] ; Sram_CIC_3:inst1|pix_previo[17]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.888      ;
; 0.624 ; captura_pixeles:inst4|register_out[4]           ; Sram_CIC_3:inst1|data_reg[4]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.890      ;
; 0.630 ; captura_pixeles:inst4|pix_count_interno_out[14] ; Sram_CIC_3:inst1|pix_previo[14]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.896      ;
; 0.651 ; divisor:inst2|cuenta[1]                         ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.918      ;
; 0.655 ; CIC_SRAM_controller_UART:inst|clk_25            ; CIC_SRAM_controller_UART:inst|clk_25            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 3.099      ; 4.202      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[16]                  ; Sram_CIC_3:inst1|add_count[16]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[10]                  ; Sram_CIC_3:inst1|add_count[10]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[13]                  ; Sram_CIC_3:inst1|add_count[13]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[12]                  ; Sram_CIC_3:inst1|add_count[12]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[9]                   ; Sram_CIC_3:inst1|add_count[9]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[7]                   ; Sram_CIC_3:inst1|add_count[7]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[15]                  ; Sram_CIC_3:inst1|add_count[15]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[14]                  ; Sram_CIC_3:inst1|add_count[14]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[8]                   ; Sram_CIC_3:inst1|add_count[8]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[6]                   ; Sram_CIC_3:inst1|add_count[6]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[5]                   ; Sram_CIC_3:inst1|add_count[5]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[4]                   ; Sram_CIC_3:inst1|add_count[4]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[18]                  ; Sram_CIC_3:inst1|add_count[18]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[2]                   ; Sram_CIC_3:inst1|add_count[2]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[11]                  ; Sram_CIC_3:inst1|add_count[11]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; Sram_CIC_3:inst1|add_count[3]                   ; Sram_CIC_3:inst1|add_count[3]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; Sram_CIC_3:inst1|add_count[17]                  ; Sram_CIC_3:inst1|add_count[17]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.929      ;
; 0.675 ; Sram_CIC_3:inst1|add_count[0]                   ; Sram_CIC_3:inst1|add_count[1]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.941      ;
; 0.676 ; Sram_CIC_3:inst1|add_count[1]                   ; Sram_CIC_3:inst1|add_count[1]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.942      ;
; 0.710 ; Sram_CIC_3:inst1|state.idle                     ; Sram_CIC_3:inst1|state.espero_proximo           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 0.976      ;
; 0.715 ; divisor:inst2|cuenta[1]                         ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.982      ;
; 0.737 ; captura_pixeles:inst4|pix_count_interno_out[13] ; Sram_CIC_3:inst1|pix_previo[13]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.003      ;
; 0.742 ; divisor:inst2|cuenta[2]                         ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.009      ;
; 0.746 ; Sram_CIC_3:inst1|data_reg[4]                    ; sram:inst3|SRAM_DQ[4]~reg0                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.012      ;
; 0.790 ; captura_pixeles:inst4|pix_count_interno_out[12] ; Sram_CIC_3:inst1|pix_previo[12]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.056      ;
; 0.795 ; captura_pixeles:inst4|register_1[3]             ; captura_pixeles:inst4|register_out[3]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.078      ; 1.059      ;
; 0.799 ; CIC_SRAM_controller_UART:inst|count_mem[6]      ; sram:inst3|SRAM_ADDR[6]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.360      ;
; 0.806 ; captura_pixeles:inst4|register_1[1]             ; captura_pixeles:inst4|register_out[1]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.078      ; 1.070      ;
; 0.815 ; captura_pixeles:inst4|pix_count_interno_1[8]    ; captura_pixeles:inst4|pix_count_interno_out[8]  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.073      ;
; 0.818 ; captura_pixeles:inst4|pix_count_interno_out[2]  ; Sram_CIC_3:inst1|pix_previo[2]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.084      ;
; 0.819 ; captura_pixeles:inst4|pix_count_interno_out[19] ; Sram_CIC_3:inst1|pix_previo[19]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.079      ; 1.084      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|count_mem[18]     ; sram:inst3|SRAM_ADDR[18]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.354      ; 1.409      ;
; 0.844 ; captura_pixeles:inst4|register_1[5]             ; captura_pixeles:inst4|register_out[5]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.078      ; 1.108      ;
; 0.851 ; captura_pixeles:inst4|register_1[7]             ; captura_pixeles:inst4|register_out[7]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.078      ; 1.115      ;
; 0.864 ; CIC_SRAM_controller_UART:inst|count_mem[4]      ; sram:inst3|SRAM_ADDR[4]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.357      ; 1.437      ;
; 0.865 ; captura_pixeles:inst4|register_1[0]             ; captura_pixeles:inst4|register_out[0]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.078      ; 1.129      ;
; 0.879 ; CIC_SRAM_controller_UART:inst|count_mem[13]     ; sram:inst3|SRAM_ADDR[13]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.450      ;
; 0.884 ; captura_pixeles:inst4|pix_count_interno_1[11]   ; captura_pixeles:inst4|pix_count_interno_out[11] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 1.143      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[14]                  ; sram:inst3|SRAM_ADDR[14]                        ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 1.156      ;
; 0.899 ; captura_pixeles:inst4|pix_count_interno_1[12]   ; captura_pixeles:inst4|pix_count_interno_out[12] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 1.158      ;
; 0.912 ; captura_pixeles:inst4|pix_count_interno_1[3]    ; captura_pixeles:inst4|pix_count_interno_out[3]  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.076      ; 1.174      ;
; 0.928 ; Sram_CIC_3:inst1|data_reg[6]                    ; sram:inst3|SRAM_DQ[6]~reg0                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.194      ;
; 0.929 ; captura_pixeles:inst4|register_out[1]           ; Sram_CIC_3:inst1|data_reg[1]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 1.188      ;
; 0.929 ; captura_pixeles:inst4|pix_count_interno_1[14]   ; captura_pixeles:inst4|pix_count_interno_out[14] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 1.189      ;
; 0.932 ; CIC_SRAM_controller_UART:inst|count_mem[7]      ; sram:inst3|SRAM_ADDR[7]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.493      ;
; 0.944 ; captura_pixeles:inst4|pix_count_interno_1[13]   ; captura_pixeles:inst4|pix_count_interno_out[13] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 1.203      ;
; 0.953 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|S_ACTION                             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.515      ;
; 0.961 ; captura_pixeles:inst4|register_out[3]           ; Sram_CIC_3:inst1|data_reg[3]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 1.220      ;
; 0.970 ; Sram_CIC_3:inst1|add_count[2]                   ; sram:inst3|SRAM_ADDR[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.083      ; 1.239      ;
; 0.970 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[1]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 1.529      ;
; 0.971 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[2]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 1.530      ;
; 0.972 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[3]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 1.531      ;
; 0.973 ; Sram_CIC_3:inst1|add_count[10]                  ; Sram_CIC_3:inst1|add_count[11]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[12]                  ; Sram_CIC_3:inst1|add_count[13]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[16]                  ; Sram_CIC_3:inst1|add_count[17]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[7]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 1.533      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[8]                   ; Sram_CIC_3:inst1|add_count[9]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[6]                   ; Sram_CIC_3:inst1|add_count[7]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[14]                  ; Sram_CIC_3:inst1|add_count[15]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[4]                   ; Sram_CIC_3:inst1|add_count[5]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[18]                  ; Sram_CIC_3:inst1|add_count[19]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[2]                   ; Sram_CIC_3:inst1|add_count[3]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.242      ;
; 0.979 ; Sram_CIC_3:inst1|add_count[9]                   ; Sram_CIC_3:inst1|add_count[10]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.085      ; 1.250      ;
; 0.981 ; CIC_SRAM_controller_UART:inst|count_mem[15]     ; sram:inst3|SRAM_ADDR[15]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.552      ;
; 0.984 ; captura_pixeles:inst4|pix_count_interno_out[20] ; Sram_CIC_3:inst1|pix_previo[20]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[13]                  ; Sram_CIC_3:inst1|add_count[14]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[7]                   ; Sram_CIC_3:inst1|add_count[8]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[9]                   ; Sram_CIC_3:inst1|add_count[11]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.085      ; 1.255      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[15]                  ; Sram_CIC_3:inst1|add_count[16]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[5]                   ; Sram_CIC_3:inst1|add_count[6]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[0]                   ; Sram_CIC_3:inst1|add_count[2]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[0]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.547      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[11]                  ; Sram_CIC_3:inst1|add_count[12]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[3]                   ; Sram_CIC_3:inst1|add_count[4]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.080      ; 1.254      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.430 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.696      ;
; 0.437 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.703      ;
; 0.512 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 0.858      ;
; 0.512 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 0.858      ;
; 0.527 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 0.873      ;
; 0.533 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 0.880      ;
; 0.536 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 0.883      ;
; 0.564 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.830      ;
; 0.603 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.869      ;
; 0.609 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.875      ;
; 0.614 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.880      ;
; 0.615 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.882      ;
; 0.618 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.885      ;
; 0.628 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.893      ;
; 0.629 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.894      ;
; 0.632 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.897      ;
; 0.695 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.961      ;
; 0.712 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.978      ;
; 0.763 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.029      ;
; 0.765 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.032      ;
; 0.769 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.035      ;
; 0.809 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.156      ;
; 0.822 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.169      ;
; 0.823 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.170      ;
; 0.826 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.093      ;
; 0.847 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.113      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.218      ;
; 0.883 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.230      ;
; 0.893 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.239      ;
; 0.899 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.164      ;
; 0.928 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.273      ;
; 0.947 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.292      ;
; 0.948 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.214      ;
; 0.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.334      ;
; 0.998 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.265      ;
; 0.999 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.345      ;
; 1.010 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.357      ;
; 1.011 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.357      ;
; 1.014 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.361      ;
; 1.058 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.405      ;
; 1.119 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.466      ;
; 1.131 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.478      ;
; 1.175 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.522      ;
; 1.220 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.567      ;
; 1.239 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.506      ;
; 1.303 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.569      ;
; 1.316 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.662      ;
; 1.356 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.622      ;
; 1.359 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.706      ;
; 1.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.706      ;
; 1.375 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.720      ;
; 1.388 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.735      ;
; 1.388 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.735      ;
; 1.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.750      ;
; 1.412 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.679      ;
; 1.416 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.681      ;
; 1.430 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.138      ; 1.774      ;
; 1.455 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.801      ;
; 1.471 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.818      ;
; 1.525 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.871      ;
; 1.526 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.871      ;
; 1.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.885      ;
; 1.540 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.807      ;
; 1.559 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.904      ;
; 1.566 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.832      ;
; 1.567 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.913      ;
; 1.573 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.918      ;
; 1.573 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.918      ;
; 1.573 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.918      ;
; 1.580 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.925      ;
; 1.594 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 1.939      ;
; 1.651 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.138      ; 1.995      ;
; 1.706 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 2.052      ;
; 1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 2.055      ;
; 1.725 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.070      ;
; 1.731 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.996      ;
; 1.731 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.996      ;
; 1.731 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.996      ;
; 1.732 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.997      ;
; 1.745 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.138      ; 2.089      ;
; 1.748 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 2.095      ;
; 1.749 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 2.096      ;
; 1.750 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.095      ;
; 1.754 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.138      ; 2.098      ;
; 1.766 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 2.112      ;
; 1.766 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.111      ;
; 1.780 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 2.126      ;
; 1.801 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.139      ; 2.146      ;
; 1.834 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 2.180      ;
; 1.860 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.127      ;
; 1.900 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 2.246      ;
; 1.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 2.262      ;
; 1.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 2.262      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pix_clk'                                                                                                                                                                     ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.480 ; captura_pixeles:inst4|pix_count_interno_0[20]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.709      ;
; 0.623 ; captura_pixeles:inst4|contador[7]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.852      ;
; 0.678 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.907      ;
; 0.679 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.908      ;
; 0.682 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.911      ;
; 0.684 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.913      ;
; 0.693 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.922      ;
; 0.695 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[1]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.928      ;
; 0.712 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.941      ;
; 0.722 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[0]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.951      ;
; 0.855 ; captura_pixeles:inst4|pix_count_interno_0[4]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.084      ;
; 0.855 ; captura_pixeles:inst4|pix_count_interno_0[10]       ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.084      ;
; 0.855 ; captura_pixeles:inst4|pix_count_interno_0[15]       ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.084      ;
; 0.859 ; captura_pixeles:inst4|pix_count_interno_0[13]       ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.088      ;
; 0.861 ; captura_pixeles:inst4|pix_count_interno_0[5]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.090      ;
; 0.861 ; captura_pixeles:inst4|pix_count_interno_0[7]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.090      ;
; 0.861 ; captura_pixeles:inst4|pix_count_interno_0[19]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.090      ;
; 0.864 ; captura_pixeles:inst4|pix_count_interno_0[12]       ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.093      ;
; 0.870 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|register_0[3]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.070      ; 1.126      ;
; 0.870 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|register_0[4]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.070      ; 1.126      ;
; 0.882 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|register_0[1]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.070      ; 1.138      ;
; 0.899 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|register_0[5]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.070      ; 1.155      ;
; 0.903 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|register_0[0]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.070      ; 1.159      ;
; 0.906 ; captura_pixeles:inst4|pix_count_interno_0[11]       ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.135      ;
; 0.971 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.102      ; 1.259      ;
; 0.977 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|register_0[2]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.202      ;
; 0.986 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.225      ;
; 0.988 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.226      ;
; 0.989 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.228      ;
; 0.989 ; captura_pixeles:inst4|pix_count_interno_0[0]        ; captura_pixeles:inst4|pix_count_interno_0[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.199      ; 1.374      ;
; 1.001 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.240      ;
; 1.002 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.240      ;
; 1.005 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.243      ;
; 1.006 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.245      ;
; 1.008 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.242      ;
; 1.008 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.242      ;
; 1.008 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.242      ;
; 1.012 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.251      ;
; 1.014 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.252      ;
; 1.015 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.254      ;
; 1.017 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.256      ;
; 1.017 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.251      ;
; 1.018 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.252      ;
; 1.019 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.257      ;
; 1.021 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.255      ;
; 1.021 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[1]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.255      ;
; 1.023 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.257      ;
; 1.026 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.260      ;
; 1.026 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.260      ;
; 1.047 ; captura_pixeles:inst4|pix_count_interno_0[6]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.172      ; 1.405      ;
; 1.063 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.102      ; 1.351      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.642      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.642      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.642      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.642      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.642      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.642      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.642      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.860      ; 1.642      ;
; 1.092 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.102      ; 1.380      ;
; 1.097 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.102      ; 1.385      ;
; 1.107 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.346      ;
; 1.109 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.347      ;
; 1.110 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.349      ;
; 1.111 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|register_0[6]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.035      ; 1.332      ;
; 1.113 ; captura_pixeles:inst4|pix_count_interno_0[10]       ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.102      ; 1.401      ;
; 1.114 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.352      ;
; 1.115 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.354      ;
; 1.123 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.361      ;
; 1.126 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.364      ;
; 1.128 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.366      ;
; 1.129 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.363      ;
; 1.129 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.363      ;
; 1.129 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.363      ;
; 1.132 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.371      ;
; 1.134 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.368      ;
; 1.134 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.368      ;
; 1.138 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.377      ;
; 1.140 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.378      ;
; 1.143 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.382      ;
; 1.144 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.378      ;
; 1.147 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.381      ;
; 1.147 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.381      ;
; 1.152 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.386      ;
; 1.152 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.386      ;
; 1.163 ; captura_pixeles:inst4|pix_count_interno_0[4]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.402      ;
; 1.168 ; captura_pixeles:inst4|pix_count_interno_0[6]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.172      ; 1.526      ;
; 1.172 ; captura_pixeles:inst4|pix_count_interno_0[12]       ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.410      ;
; 1.173 ; captura_pixeles:inst4|pix_count_interno_0[15]       ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.411      ;
; 1.173 ; captura_pixeles:inst4|pix_count_interno_0[6]        ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.172      ; 1.531      ;
; 1.177 ; captura_pixeles:inst4|pix_count_interno_0[13]       ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.052      ; 1.415      ;
; 1.178 ; captura_pixeles:inst4|pix_count_interno_0[7]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.053      ; 1.417      ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_50'                                                                                                                                                                     ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.386 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.091      ; 2.465      ;
; -1.386 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.091      ; 2.465      ;
; -1.386 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.091      ; 2.465      ;
; -1.386 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.091      ; 2.465      ;
; -1.375 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.095      ; 2.458      ;
; -1.375 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.095      ; 2.458      ;
; -1.375 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.095      ; 2.458      ;
; -1.375 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.095      ; 2.458      ;
; -1.351 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.104      ; 2.443      ;
; -1.351 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.104      ; 2.443      ;
; -1.351 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.104      ; 2.443      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.093      ; 2.321      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.093      ; 2.321      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.093      ; 2.321      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.093      ; 2.321      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.093      ; 2.321      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.094      ; 2.313      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.094      ; 2.313      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.094      ; 2.313      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.094      ; 2.313      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.094      ; 2.313      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.094      ; 2.313      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.094      ; 2.313      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.094      ; 2.313      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.308      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.308      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.308      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.308      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.308      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.308      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.308      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle                     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.319      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.319      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.106      ; 2.313      ;
; -1.207 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.098      ; 2.293      ;
; -1.207 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.098      ; 2.293      ;
; -1.207 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.098      ; 2.293      ;
; -1.207 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.098      ; 2.293      ;
; -1.207 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.098      ; 2.293      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura                ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.092      ; 2.266      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.110      ; 2.271      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.101      ; 2.233      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.101      ; 2.233      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.101      ; 2.233      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.101      ; 2.233      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.101      ; 2.233      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.101      ; 2.233      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.174      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.174      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.174      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.174      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.174      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.174      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.099      ; 2.174      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[20]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.102      ; 2.172      ;
; -0.568 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[2]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.656      ;
; -0.568 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[8]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.656      ;
; -0.568 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[10]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.656      ;
; -0.568 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[11]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.656      ;
; -0.568 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[12]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.656      ;
; -0.568 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[13]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.656      ;
; -0.568 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[14]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.656      ;
; -0.568 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[15]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.656      ;
; -0.559 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_LB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.647      ;
; -0.559 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_UB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.100      ; 1.647      ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pix_clk'                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.367 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.537      ; 2.392      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 2.293      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 2.293      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.199 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.621      ; 2.308      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.602      ; 2.233      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 2.172      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 2.172      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 2.172      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 2.172      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 2.172      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 2.172      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 2.172      ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.270 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 2.129      ;
; -1.270 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.139     ; 2.129      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 2.004      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.141     ; 2.004      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.140     ; 1.952      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.746 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 1.607      ;
; -0.746 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 1.607      ;
; -0.746 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.137     ; 1.607      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.138     ; 1.451      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_50'                                                                                                                                                                     ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_LB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_UB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[0]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[1]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[3]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[4]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[5]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[6]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[7]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[9]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.511      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[2]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.516      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[8]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.516      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[10]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.516      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[11]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.516      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[12]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.516      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[13]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.516      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[14]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.516      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[15]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.516      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[20]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 2.038      ;
; 1.479 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.344      ; 2.039      ;
; 1.479 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.344      ; 2.039      ;
; 1.479 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.344      ; 2.039      ;
; 1.479 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.344      ; 2.039      ;
; 1.479 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.344      ; 2.039      ;
; 1.479 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.344      ; 2.039      ;
; 1.479 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.344      ; 2.039      ;
; 1.519 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 2.080      ;
; 1.519 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 2.080      ;
; 1.519 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 2.080      ;
; 1.519 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 2.080      ;
; 1.519 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 2.080      ;
; 1.519 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 2.080      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 2.121      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.342      ; 2.126      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.342      ; 2.126      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.342      ; 2.126      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura                ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.342      ; 2.126      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.342      ; 2.126      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.336      ; 2.120      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.585 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 2.151      ;
; 1.587 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 2.146      ;
; 1.587 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 2.146      ;
; 1.587 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 2.146      ;
; 1.587 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 2.146      ;
; 1.587 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 2.146      ;
; 1.587 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 2.146      ;
; 1.587 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.343      ; 2.146      ;
; 1.588 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle                     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.354      ; 2.158      ;
; 1.588 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.354      ; 2.158      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 2.156      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 2.156      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 2.156      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 2.156      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 2.156      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 2.156      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 2.156      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 2.156      ;
; 1.611 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.337      ; 2.164      ;
; 1.611 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.337      ; 2.164      ;
; 1.611 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.337      ; 2.164      ;
; 1.611 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.337      ; 2.164      ;
; 1.611 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.337      ; 2.164      ;
; 1.730 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.349      ; 2.295      ;
; 1.730 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.349      ; 2.295      ;
; 1.730 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.349      ; 2.295      ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.140      ; 1.310      ;
; 1.137 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.484      ;
; 1.137 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.484      ;
; 1.137 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.141      ; 1.484      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.473 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.138      ; 1.817      ;
; 1.515 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 1.858      ;
; 1.515 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.137      ; 1.858      ;
; 1.684 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 2.029      ;
; 1.684 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.139      ; 2.029      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pix_clk'                                                                                                                                                                  ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.493 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.871      ; 2.080      ;
; 1.512 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.810      ; 2.038      ;
; 1.512 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.810      ; 2.038      ;
; 1.512 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.810      ; 2.038      ;
; 1.512 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.810      ; 2.038      ;
; 1.512 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.810      ; 2.038      ;
; 1.512 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.810      ; 2.038      ;
; 1.512 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.810      ; 2.038      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.539 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.891      ; 2.146      ;
; 1.584 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.826      ; 2.126      ;
; 1.584 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.826      ; 2.126      ;
; 1.754 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.804      ; 2.274      ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 227.58 MHz ; 227.58 MHz      ; Clk_50                                                         ;                                                               ;
; 247.46 MHz ; 247.46 MHz      ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 262.47 MHz ; 262.47 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 339.44 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 378.21 MHz ; 378.21 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 396.51 MHz ; 396.51 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.394 ; -261.410      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.041 ; -83.519       ;
; divisor:inst2|clk_int                                          ; -2.810 ; -48.467       ;
; Pix_clk                                                        ; -1.946 ; -36.418       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.644 ; -18.482       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.522 ; -25.097       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; divisor:inst2|clk_int                                          ; 0.302 ; 0.000         ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.339 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.340 ; 0.000         ;
; Clk_50                                                         ; 0.353 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.354 ; 0.000         ;
; Pix_clk                                                        ; 0.433 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pix_clk                                                        ; -1.171 ; -27.841       ;
; Clk_50                                                         ; -1.120 ; -91.509       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.064 ; -16.400       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.580 ; -6.852        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.832 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.873 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.348 ; 0.000         ;
; Pix_clk                                                        ; 1.387 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -234.300      ;
; Pix_clk                                                        ; -3.000 ; -50.545       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -51.400       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_50'                                                                                                                            ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.340      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.071     ; 4.322      ;
; -3.394 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.071     ; 4.322      ;
; -3.390 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.321      ;
; -3.390 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.321      ;
; -3.390 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.321      ;
; -3.390 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.321      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.053     ; 4.333      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.071     ; 4.315      ;
; -3.383 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.314      ;
; -3.383 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.314      ;
; -3.383 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.314      ;
; -3.383 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 4.314      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.362 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.305      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.355 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 4.298      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.290      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.073     ; 4.272      ;
; -3.346 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.073     ; 4.272      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.055     ; 4.289      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.073     ; 4.271      ;
; -3.345 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.073     ; 4.271      ;
; -3.342 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.070     ; 4.271      ;
; -3.342 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.070     ; 4.271      ;
; -3.342 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.070     ; 4.271      ;
; -3.342 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.070     ; 4.271      ;
; -3.341 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.070     ; 4.270      ;
; -3.341 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.070     ; 4.270      ;
; -3.341 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.070     ; 4.270      ;
; -3.341 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.070     ; 4.270      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.314 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.255      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
; -3.313 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.058     ; 4.254      ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.041 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.963      ;
; -3.041 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.963      ;
; -3.041 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.963      ;
; -3.035 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.957      ;
; -3.035 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.957      ;
; -3.035 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.957      ;
; -3.029 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.561      ;
; -3.029 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.561      ;
; -3.029 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.561      ;
; -3.002 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.929      ;
; -3.002 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.929      ;
; -3.000 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.066     ; 3.933      ;
; -3.000 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.927      ;
; -2.999 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.926      ;
; -2.997 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.066     ; 3.930      ;
; -2.996 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.923      ;
; -2.996 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.923      ;
; -2.994 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.066     ; 3.927      ;
; -2.994 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.921      ;
; -2.993 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.920      ;
; -2.991 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.066     ; 3.924      ;
; -2.990 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 3.527      ;
; -2.990 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 3.527      ;
; -2.988 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.531      ;
; -2.988 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 3.525      ;
; -2.987 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 3.524      ;
; -2.985 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.528      ;
; -2.963 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.891      ;
; -2.959 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.881      ;
; -2.959 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.881      ;
; -2.959 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.881      ;
; -2.957 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.885      ;
; -2.951 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.461     ; 3.489      ;
; -2.939 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 3.851      ;
; -2.939 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 3.851      ;
; -2.939 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 3.851      ;
; -2.920 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.847      ;
; -2.920 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.847      ;
; -2.919 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 3.840      ;
; -2.919 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 3.840      ;
; -2.919 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 3.840      ;
; -2.918 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.066     ; 3.851      ;
; -2.918 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.845      ;
; -2.917 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.844      ;
; -2.915 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.066     ; 3.848      ;
; -2.900 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 3.817      ;
; -2.900 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 3.817      ;
; -2.898 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 3.821      ;
; -2.898 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 3.815      ;
; -2.897 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 3.814      ;
; -2.895 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 3.818      ;
; -2.887 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.815      ;
; -2.882 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.414      ;
; -2.882 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.414      ;
; -2.882 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.414      ;
; -2.881 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.809      ;
; -2.880 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.461     ; 3.418      ;
; -2.880 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.806      ;
; -2.880 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.806      ;
; -2.879 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.807      ;
; -2.878 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.067     ; 3.810      ;
; -2.878 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.804      ;
; -2.877 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.803      ;
; -2.875 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.067     ; 3.807      ;
; -2.863 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 3.779      ;
; -2.863 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 3.779      ;
; -2.863 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 3.779      ;
; -2.861 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 3.779      ;
; -2.860 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.782      ;
; -2.860 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.782      ;
; -2.860 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 3.782      ;
; -2.857 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 3.773      ;
; -2.857 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 3.773      ;
; -2.857 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 3.773      ;
; -2.848 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.775      ;
; -2.848 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.775      ;
; -2.848 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.775      ;
; -2.847 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.067     ; 3.779      ;
; -2.845 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.457     ; 3.387      ;
; -2.843 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 3.380      ;
; -2.843 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 3.380      ;
; -2.841 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.384      ;
; -2.841 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 3.378      ;
; -2.841 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.768      ;
; -2.840 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.372      ;
; -2.840 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.372      ;
; -2.840 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.372      ;
; -2.840 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 3.377      ;
; -2.839 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.067     ; 3.771      ;
; -2.838 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.381      ;
; -2.824 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 3.745      ;
; -2.824 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 3.745      ;
; -2.822 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.749      ;
; -2.822 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 3.743      ;
; -2.821 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.748      ;
; -2.821 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.748      ;
; -2.821 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 3.742      ;
; -2.819 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.066     ; 3.752      ;
; -2.819 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.746      ;
; -2.819 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.746      ;
+--------+---------------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                                                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.810 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.736      ;
; -2.799 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.725      ;
; -2.671 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.598      ;
; -2.660 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.587      ;
; -2.646 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.572      ;
; -2.587 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.514      ;
; -2.580 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.506      ;
; -2.572 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.498      ;
; -2.163 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.089      ;
; -2.081 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.008      ;
; -1.694 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.622      ;
; -1.665 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.592      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.585 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.512      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.506      ;
; -1.559 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.485      ;
; -1.553 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.479      ;
; -1.545 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.471      ;
; -1.544 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.470      ;
; -1.539 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.465      ;
; -1.538 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.464      ;
; -1.487 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.413      ;
; -1.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.374      ;
; -1.447 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.373      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.372      ;
; -1.446 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.374      ;
; -1.445 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.371      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.364      ;
; -1.413 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.339      ;
; -1.411 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.337      ;
; -1.397 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.323      ;
; -1.396 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.322      ;
; -1.386 ; UART_TX:inst6|r_TX_Data[1]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.313      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.382 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.309      ;
; -1.358 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.285      ;
; -1.351 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.277      ;
; -1.351 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.277      ;
; -1.337 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.263      ;
; -1.336 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.262      ;
; -1.320 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; Programador_controlador_block:inst5|controlador:inst|clk_int ; divisor:inst2|clk_int ; 0.500        ; 2.738      ; 4.770      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.076     ; 2.214      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.291 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.218      ;
; -1.285 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.076     ; 2.208      ;
; -1.265 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.191      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.260 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.187      ;
; -1.251 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.177      ;
; -1.250 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                        ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.176      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.946 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.949      ;
; -1.830 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.833      ;
; -1.801 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.804      ;
; -1.714 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.717      ;
; -1.702 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.093     ; 2.628      ;
; -1.685 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.688      ;
; -1.623 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.517      ;
; -1.614 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.508      ;
; -1.598 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.492      ;
; -1.598 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.601      ;
; -1.585 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.479      ;
; -1.569 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.463      ;
; -1.569 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.572      ;
; -1.561 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.455      ;
; -1.535 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.429      ;
; -1.507 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.401      ;
; -1.498 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.392      ;
; -1.498 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.392      ;
; -1.482 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.376      ;
; -1.482 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.485      ;
; -1.469 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.363      ;
; -1.453 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.347      ;
; -1.453 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.456      ;
; -1.450 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.399      ;
; -1.445 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.339      ;
; -1.445 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.339      ;
; -1.424 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.318      ;
; -1.421 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.370      ;
; -1.419 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.313      ;
; -1.402 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.296      ;
; -1.391 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.285      ;
; -1.390 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.040     ; 2.369      ;
; -1.382 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.276      ;
; -1.382 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.276      ;
; -1.366 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.260      ;
; -1.353 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.247      ;
; -1.337 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.231      ;
; -1.337 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.016     ; 2.340      ;
; -1.334 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.283      ;
; -1.329 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.152     ; 2.196      ;
; -1.329 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.223      ;
; -1.329 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.223      ;
; -1.308 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.202      ;
; -1.308 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.202      ;
; -1.305 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.254      ;
; -1.303 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.197      ;
; -1.286 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.180      ;
; -1.275 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.169      ;
; -1.274 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.040     ; 2.253      ;
; -1.268 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.162      ;
; -1.267 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.152     ; 2.134      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.160      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.160      ;
; -1.260 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.152     ; 2.127      ;
; -1.250 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.144      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.040     ; 2.224      ;
; -1.244 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.152     ; 2.111      ;
; -1.244 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.138      ;
; -1.239 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.133      ;
; -1.237 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.131      ;
; -1.221 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.115      ;
; -1.218 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.167      ;
; -1.215 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.109      ;
; -1.213 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.107      ;
; -1.213 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.107      ;
; -1.204 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.152     ; 2.071      ;
; -1.192 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.086      ;
; -1.192 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.086      ;
; -1.189 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.138      ;
; -1.187 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.081      ;
; -1.178 ; captura_pixeles:inst4|pix_count_interno_0[11] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.046     ; 2.151      ;
; -1.170 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.064      ;
; -1.163 ; captura_pixeles:inst4|pix_count_interno_0[9]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.057      ;
; -1.159 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.053      ;
; -1.152 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.046      ;
; -1.150 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.044      ;
; -1.150 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.044      ;
; -1.134 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.028      ;
; -1.129 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.040     ; 2.108      ;
; -1.128 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.022      ;
; -1.123 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.017      ;
; -1.121 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 2.015      ;
; -1.105 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.999      ;
; -1.102 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.051      ;
; -1.099 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.993      ;
; -1.097 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.991      ;
; -1.097 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.991      ;
; -1.076 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.970      ;
; -1.076 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.970      ;
; -1.073 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.022      ;
; -1.072 ; captura_pixeles:inst4|pix_count_interno_0[12] ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.046     ; 2.045      ;
; -1.071 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.965      ;
; -1.064 ; captura_pixeles:inst4|pix_count_interno_0[9]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.958      ;
; -1.062 ; captura_pixeles:inst4|pix_count_interno_0[11] ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.046     ; 2.035      ;
; -1.054 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.948      ;
; -1.047 ; captura_pixeles:inst4|pix_count_interno_0[9]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.941      ;
; -1.043 ; captura_pixeles:inst4|pix_count_interno_0[12] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.046     ; 2.016      ;
; -1.042 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.040     ; 2.021      ;
; -1.036 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.930      ;
; -1.034 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.125     ; 1.928      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.644 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.573      ;
; -1.644 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.573      ;
; -1.644 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.573      ;
; -1.644 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.573      ;
; -1.644 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.573      ;
; -1.628 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.503      ;
; -1.628 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.503      ;
; -1.628 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.503      ;
; -1.628 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.503      ;
; -1.628 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.503      ;
; -1.618 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.493      ;
; -1.618 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.493      ;
; -1.618 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.493      ;
; -1.618 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.493      ;
; -1.618 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.493      ;
; -1.583 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.459      ;
; -1.583 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.459      ;
; -1.583 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.459      ;
; -1.583 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.459      ;
; -1.583 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.459      ;
; -1.567 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.443      ;
; -1.567 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.443      ;
; -1.567 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.443      ;
; -1.567 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.443      ;
; -1.567 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.443      ;
; -1.470 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.346      ;
; -1.470 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.346      ;
; -1.470 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.346      ;
; -1.470 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.346      ;
; -1.470 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.346      ;
; -1.463 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.337      ;
; -1.453 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.327      ;
; -1.438 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.367      ;
; -1.438 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.367      ;
; -1.438 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.367      ;
; -1.438 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.367      ;
; -1.438 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.367      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.295      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.295      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.295      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.295      ;
; -1.419 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.295      ;
; -1.418 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.293      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.280      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.280      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.280      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.280      ;
; -1.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.280      ;
; -1.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.235      ;
; -1.336 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.211      ;
; -1.318 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.193      ;
; -1.317 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.195      ;
; -1.317 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.195      ;
; -1.317 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.195      ;
; -1.317 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.195      ;
; -1.317 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.195      ;
; -1.305 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.180      ;
; -1.251 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.179      ;
; -1.243 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 2.116      ;
; -1.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 2.106      ;
; -1.229 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.104      ;
; -1.222 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.096      ;
; -1.201 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.076      ;
; -1.198 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.072      ;
; -1.177 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.053      ;
; -1.177 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.053      ;
; -1.177 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.053      ;
; -1.177 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.053      ;
; -1.177 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.053      ;
; -1.164 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 2.039      ;
; -1.153 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.027      ;
; -1.135 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 2.009      ;
; -1.135 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.063      ;
; -1.107 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 1.982      ;
; -1.085 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 1.959      ;
; -1.059 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 1.934      ;
; -1.045 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.918      ;
; -1.045 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.971      ;
; -1.045 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.971      ;
; -1.045 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.971      ;
; -1.031 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.958      ;
; -1.009 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 1.883      ;
; -1.009 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 1.883      ;
; -0.981 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 1.855      ;
; -0.981 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 1.855      ;
; -0.954 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 1.829      ;
; -0.946 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.874      ;
; -0.896 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.824      ;
; -0.890 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.816      ;
; -0.890 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.816      ;
; -0.890 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.816      ;
; -0.866 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.126     ; 1.739      ;
; -0.845 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 1.720      ;
; -0.845 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 1.720      ;
; -0.845 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.124     ; 1.720      ;
; -0.799 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.125     ; 1.673      ;
; -0.781 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.708      ;
; -0.775 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.702      ;
; -0.754 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.682      ;
; -0.634 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.561      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.522 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.793      ;
; -1.522 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.793      ;
; -1.504 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.775      ;
; -1.504 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.775      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.678      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.678      ;
; -1.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.673      ;
; -1.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.673      ;
; -1.400 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.970      ;
; -1.399 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.969      ;
; -1.358 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.927      ;
; -1.358 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.927      ;
; -1.358 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.927      ;
; -1.358 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.927      ;
; -1.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.621      ;
; -1.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.621      ;
; -1.344 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.913      ;
; -1.344 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.913      ;
; -1.344 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.913      ;
; -1.343 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.912      ;
; -1.311 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.880      ;
; -1.175 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.445      ;
; -1.175 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.445      ;
; -1.156 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.427      ;
; -1.156 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.427      ;
; -1.155 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 2.029      ;
; -1.155 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 2.029      ;
; -1.155 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 2.029      ;
; -1.149 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.420      ;
; -1.149 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.420      ;
; -1.107 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.677      ;
; -1.106 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.676      ;
; -1.064 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.633      ;
; -1.040 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.609      ;
; -1.040 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.609      ;
; -1.040 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.609      ;
; -1.040 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.609      ;
; -1.026 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.595      ;
; -1.026 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.595      ;
; -1.026 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.595      ;
; -1.025 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.594      ;
; -1.025 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.899      ;
; -1.007 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.881      ;
; -0.993 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.921      ;
; -0.993 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.562      ;
; -0.980 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.219      ; 2.198      ;
; -0.980 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.219      ; 2.198      ;
; -0.962 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.836      ;
; -0.962 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.836      ;
; -0.962 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.836      ;
; -0.961 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.887      ;
; -0.919 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.219      ; 2.137      ;
; -0.919 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.219      ; 2.137      ;
; -0.905 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.833      ;
; -0.901 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.086     ; 1.814      ;
; -0.841 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.715      ;
; -0.831 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.124     ; 1.706      ;
; -0.829 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.703      ;
; -0.828 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.124     ; 1.703      ;
; -0.755 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.629      ;
; -0.754 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.628      ;
; -0.753 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.627      ;
; -0.750 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.624      ;
; -0.746 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.430     ; 1.315      ;
; -0.741 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.615      ;
; -0.738 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.612      ;
; -0.734 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.608      ;
; -0.730 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.604      ;
; -0.726 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.600      ;
; -0.724 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.219      ; 1.942      ;
; -0.724 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.219      ; 1.942      ;
; -0.670 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.124     ; 1.545      ;
; -0.667 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.124     ; 1.542      ;
; -0.540 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.414      ;
; -0.536 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.410      ;
; -0.534 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.408      ;
; -0.533 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.407      ;
; -0.532 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.406      ;
; -0.532 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.406      ;
; -0.529 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.403      ;
; -0.529 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.403      ;
; -0.521 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.395      ;
; -0.516 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.443      ;
; -0.459 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.388      ;
; -0.350 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.126     ; 1.223      ;
; -0.330 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.257      ;
; -0.277 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.203      ;
; -0.234 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.161      ;
; -0.172 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.099      ;
; -0.171 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.097      ;
; -0.167 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.095      ;
; -0.127 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.054      ;
; -0.114 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.041      ;
; -0.105 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.032      ;
; -0.088 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.015      ;
; -0.086 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.013      ;
; -0.055 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.126     ; 0.928      ;
; -0.048 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.975      ;
; -0.029 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.956      ;
; 0.230  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.086     ; 0.683      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                         ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+
; 0.302 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.157      ; 0.660      ;
; 0.303 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.157      ; 0.661      ;
; 0.303 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.157      ; 0.661      ;
; 0.303 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.157      ; 0.661      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.406 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.649      ;
; 0.430 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.672      ;
; 0.452 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.157      ; 0.810      ;
; 0.453 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.157      ; 0.811      ;
; 0.454 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.157      ; 0.812      ;
; 0.454 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                               ; divisor:inst2|clk_int ; 0.000        ; 0.157      ; 0.812      ;
; 0.581 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.833      ;
; 0.592 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.836      ;
; 0.599 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.841      ;
; 0.602 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.848      ;
; 0.608 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.851      ;
; 0.615 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.857      ;
; 0.633 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.876      ;
; 0.644 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.886      ;
; 0.644 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.886      ;
; 0.656 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 0.000        ; 0.407      ; 1.254      ;
; 0.663 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.905      ;
; 0.678 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25 ; divisor:inst2|clk_int ; 0.000        ; 0.405      ; 1.274      ;
; 0.740 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.984      ;
; 0.777 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.019      ;
; 0.837 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.079      ;
; 0.841 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.083      ;
; 0.845 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.088      ;
; 0.846 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.089      ;
; 0.849 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.091      ;
; 0.864 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.106      ;
; 0.868 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.111      ;
; 0.868 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.112      ;
; 0.869 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.112      ;
; 0.870 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.113      ;
; 0.874 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.117      ;
; 0.877 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.124      ;
; 0.882 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.124      ;
; 0.889 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.133      ;
; 0.891 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.135      ;
; 0.896 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.139      ;
; 0.905 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.148      ;
; 0.906 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.149      ;
; 0.918 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.161      ;
; 0.919 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.162      ;
; 0.923 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.166      ;
; 0.924 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.167      ;
; 0.925 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.167      ;
; 0.939 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.181      ;
; 0.951 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.193      ;
; 0.962 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.204      ;
; 0.966 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.208      ;
; 0.969 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.212      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.972 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.214      ;
; 0.973 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.216      ;
; 0.974 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.218      ;
; 0.976 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.219      ;
; 0.978 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.221      ;
; 0.979 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.222      ;
; 0.980 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.223      ;
; 0.984 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.227      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.339 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.597      ;
; 0.351 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.431 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.673      ;
; 0.527 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.770      ;
; 0.610 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.867      ;
; 0.631 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.888      ;
; 0.634 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.891      ;
; 0.636 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.893      ;
; 0.644 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.901      ;
; 0.759 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.415      ; 1.345      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.065      ;
; 0.843 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.086      ;
; 0.870 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.113      ;
; 0.975 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.277     ; 0.869      ;
; 1.010 ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.068      ; 1.249      ;
; 1.018 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.261      ;
; 1.023 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.467      ; 1.661      ;
; 1.034 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.277     ; 0.928      ;
; 1.085 ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.066      ; 1.322      ;
; 1.125 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.467      ; 1.763      ;
; 1.151 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.142     ; 1.210      ;
; 1.164 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.406      ;
; 1.194 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.156     ; 1.229      ;
; 1.201 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.122     ; 1.280      ;
; 1.268 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.091      ; 1.530      ;
; 1.278 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.136     ; 1.343      ;
; 1.393 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 1.651      ;
; 1.405 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 1.663      ;
; 1.410 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.159     ; 1.442      ;
; 1.431 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.680      ;
; 1.443 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.156     ; 1.478      ;
; 1.495 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 1.753      ;
; 1.501 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.434      ; 2.106      ;
; 1.501 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.434      ; 2.106      ;
; 1.501 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.434      ; 2.106      ;
; 1.502 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.746      ;
; 1.525 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.768      ;
; 1.528 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.771      ;
; 1.547 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.790      ;
; 1.549 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.791      ;
; 1.553 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.796      ;
; 1.582 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.075      ; 1.828      ;
; 1.630 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.879      ;
; 1.632 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.874      ;
; 1.638 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.882      ;
; 1.676 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.077      ; 1.924      ;
; 1.676 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.153     ; 1.714      ;
; 1.680 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.929      ;
; 1.683 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.068      ; 1.922      ;
; 1.687 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.293     ; 1.565      ;
; 1.688 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.932      ;
; 1.704 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.068      ; 1.943      ;
; 1.707 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.067      ; 1.945      ;
; 1.711 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.068      ; 1.950      ;
; 1.717 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.960      ;
; 1.721 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.227      ; 2.139      ;
; 1.721 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.227      ; 2.139      ;
; 1.722 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.227      ; 2.140      ;
; 1.723 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.254     ; 1.640      ;
; 1.749 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.992      ;
; 1.759 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.077      ; 2.007      ;
; 1.766 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.077      ; 2.014      ;
; 1.768 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 2.010      ;
; 1.768 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.076      ; 2.015      ;
; 1.780 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.308     ; 1.643      ;
; 1.783 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.067      ; 2.021      ;
; 1.792 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 2.035      ;
; 1.798 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.308     ; 1.661      ;
; 1.806 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.159     ; 1.838      ;
; 1.806 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.159     ; 1.838      ;
; 1.806 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.159     ; 1.838      ;
; 1.806 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.159     ; 1.838      ;
; 1.808 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.308     ; 1.671      ;
; 1.808 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.159     ; 1.840      ;
; 1.819 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.075      ; 2.065      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.510 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.111      ;
; 0.564 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 0.877      ;
; 0.587 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.830      ;
; 0.605 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.848      ;
; 0.629 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.872      ;
; 0.636 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.879      ;
; 0.642 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.885      ;
; 0.650 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.893      ;
; 0.719 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.962      ;
; 0.753 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 0.997      ;
; 0.761 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.004      ;
; 0.762 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.004      ;
; 0.788 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.031      ;
; 0.829 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.142      ;
; 0.830 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.072      ;
; 0.853 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.454      ;
; 0.932 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.247      ;
; 0.936 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.251      ;
; 0.940 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.255      ;
; 0.943 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.258      ;
; 0.949 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.550      ;
; 0.951 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.552      ;
; 0.954 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.197      ;
; 0.954 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.269      ;
; 0.962 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.277      ;
; 0.966 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.281      ;
; 0.967 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.282      ;
; 0.968 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.283      ;
; 0.976 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.576      ;
; 0.978 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.578      ;
; 1.001 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.245      ;
; 1.014 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 1.330      ;
; 1.018 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 1.334      ;
; 1.022 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.623      ;
; 1.052 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.653      ;
; 1.054 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.655      ;
; 1.112 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.355      ;
; 1.145 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.745      ;
; 1.147 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.747      ;
; 1.147 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.462      ;
; 1.154 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.469      ;
; 1.157 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.472      ;
; 1.158 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.473      ;
; 1.159 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.474      ;
; 1.162 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.477      ;
; 1.164 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.479      ;
; 1.168 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.483      ;
; 1.172 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.487      ;
; 1.172 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.487      ;
; 1.194 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.509      ;
; 1.225 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.482      ; 1.898      ;
; 1.225 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.482      ; 1.898      ;
; 1.229 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.830      ;
; 1.231 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.832      ;
; 1.244 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.845      ;
; 1.246 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.847      ;
; 1.259 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.860      ;
; 1.263 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 1.579      ;
; 1.267 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 1.583      ;
; 1.310 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.209      ;
; 1.361 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 1.618      ;
; 1.393 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.635      ;
; 1.400 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.715      ;
; 1.407 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.648      ;
; 1.410 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.725      ;
; 1.439 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.482      ; 2.112      ;
; 1.439 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.482      ; 2.112      ;
; 1.449 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.482      ; 2.122      ;
; 1.449 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.482      ; 2.122      ;
; 1.480 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.795      ;
; 1.480 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.795      ;
; 1.480 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.795      ;
; 1.515 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.759      ;
; 1.533 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.432      ;
; 1.534 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.433      ;
; 1.534 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.433      ;
; 1.534 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.433      ;
; 1.538 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.437      ;
; 1.541 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.440      ;
; 1.541 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.440      ;
; 1.541 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.440      ;
; 1.541 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.440      ;
; 1.562 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.272     ; 1.461      ;
; 1.591 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.491      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                                     ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.353 ; divisor:inst2|cuenta[2]                         ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; divisor:inst2|cuenta[1]                         ; divisor:inst2|cuenta[1]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sram_CIC_3:inst1|add_count[0]                   ; Sram_CIC_3:inst1|add_count[0]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sram_CIC_3:inst1|state.fin                      ; Sram_CIC_3:inst1|state.fin                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; divisor:inst2|cuenta[0]                         ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.608      ;
; 0.391 ; divisor:inst2|cuenta[0]                         ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.635      ;
; 0.393 ; divisor:inst2|cuenta[0]                         ; divisor:inst2|cuenta[1]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.637      ;
; 0.394 ; divisor:inst2|cuenta[0]                         ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.638      ;
; 0.397 ; captura_pixeles:inst4|register_1[6]             ; captura_pixeles:inst4|register_out[6]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; captura_pixeles:inst4|register_1[2]             ; captura_pixeles:inst4|register_out[2]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; Sram_CIC_3:inst1|add_count[19]                  ; Sram_CIC_3:inst1|add_count[19]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.643      ;
; 0.411 ; divisor:inst2|cuenta[1]                         ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.655      ;
; 0.412 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[7]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.654      ;
; 0.412 ; captura_pixeles:inst4|pix_count_interno_out[18] ; Sram_CIC_3:inst1|pix_previo[18]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.655      ;
; 0.413 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[11]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.655      ;
; 0.424 ; captura_pixeles:inst4|pix_count_interno_out[5]  ; Sram_CIC_3:inst1|pix_previo[5]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.666      ;
; 0.425 ; captura_pixeles:inst4|pix_count_interno_out[1]  ; Sram_CIC_3:inst1|pix_previo[1]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.667      ;
; 0.516 ; divisor:inst2|cuenta[2]                         ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.760      ;
; 0.556 ; captura_pixeles:inst4|pix_count_interno_out[3]  ; Sram_CIC_3:inst1|pix_previo[3]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.798      ;
; 0.563 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[6]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.805      ;
; 0.565 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[10]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.807      ;
; 0.567 ; captura_pixeles:inst4|pix_count_interno_out[17] ; Sram_CIC_3:inst1|pix_previo[17]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.810      ;
; 0.571 ; captura_pixeles:inst4|register_out[4]           ; Sram_CIC_3:inst1|data_reg[4]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.813      ;
; 0.575 ; captura_pixeles:inst4|pix_count_interno_out[14] ; Sram_CIC_3:inst1|pix_previo[14]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.818      ;
; 0.594 ; divisor:inst2|cuenta[1]                         ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.838      ;
; 0.599 ; Sram_CIC_3:inst1|add_count[9]                   ; Sram_CIC_3:inst1|add_count[9]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[16]                  ; Sram_CIC_3:inst1|add_count[16]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[13]                  ; Sram_CIC_3:inst1|add_count[13]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[7]                   ; Sram_CIC_3:inst1|add_count[7]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[5]                   ; Sram_CIC_3:inst1|add_count[5]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[15]                  ; Sram_CIC_3:inst1|add_count[15]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[10]                  ; Sram_CIC_3:inst1|add_count[10]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[12]                  ; Sram_CIC_3:inst1|add_count[12]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[8]                   ; Sram_CIC_3:inst1|add_count[8]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[6]                   ; Sram_CIC_3:inst1|add_count[6]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; CIC_SRAM_controller_UART:inst|clk_25            ; CIC_SRAM_controller_UART:inst|clk_25            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 2.815      ; 3.831      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[14]                  ; Sram_CIC_3:inst1|add_count[14]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[4]                   ; Sram_CIC_3:inst1|add_count[4]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[2]                   ; Sram_CIC_3:inst1|add_count[2]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[18]                  ; Sram_CIC_3:inst1|add_count[18]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[11]                  ; Sram_CIC_3:inst1|add_count[11]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[3]                   ; Sram_CIC_3:inst1|add_count[3]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Sram_CIC_3:inst1|add_count[17]                  ; Sram_CIC_3:inst1|add_count[17]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.849      ;
; 0.620 ; Sram_CIC_3:inst1|add_count[0]                   ; Sram_CIC_3:inst1|add_count[1]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.863      ;
; 0.620 ; Sram_CIC_3:inst1|add_count[1]                   ; Sram_CIC_3:inst1|add_count[1]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.863      ;
; 0.650 ; Sram_CIC_3:inst1|state.idle                     ; Sram_CIC_3:inst1|state.espero_proximo           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.893      ;
; 0.656 ; divisor:inst2|cuenta[1]                         ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.900      ;
; 0.663 ; Sram_CIC_3:inst1|data_reg[4]                    ; sram:inst3|SRAM_DQ[4]~reg0                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.905      ;
; 0.677 ; divisor:inst2|cuenta[2]                         ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 0.921      ;
; 0.685 ; captura_pixeles:inst4|pix_count_interno_out[13] ; Sram_CIC_3:inst1|pix_previo[13]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.927      ;
; 0.698 ; CIC_SRAM_controller_UART:inst|count_mem[6]      ; sram:inst3|SRAM_ADDR[6]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.250      ;
; 0.711 ; captura_pixeles:inst4|register_1[3]             ; captura_pixeles:inst4|register_out[3]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.070      ; 0.952      ;
; 0.723 ; captura_pixeles:inst4|register_1[1]             ; captura_pixeles:inst4|register_out[1]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.070      ; 0.964      ;
; 0.729 ; captura_pixeles:inst4|pix_count_interno_1[8]    ; captura_pixeles:inst4|pix_count_interno_out[8]  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.065      ; 0.965      ;
; 0.731 ; CIC_SRAM_controller_UART:inst|count_mem[18]     ; sram:inst3|SRAM_ADDR[18]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.356      ; 1.288      ;
; 0.734 ; captura_pixeles:inst4|pix_count_interno_out[12] ; Sram_CIC_3:inst1|pix_previo[12]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 0.976      ;
; 0.739 ; CIC_SRAM_controller_UART:inst|count_mem[13]     ; sram:inst3|SRAM_ADDR[13]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.357      ; 1.297      ;
; 0.745 ; CIC_SRAM_controller_UART:inst|count_mem[4]      ; sram:inst3|SRAM_ADDR[4]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.362      ; 1.308      ;
; 0.748 ; captura_pixeles:inst4|register_1[5]             ; captura_pixeles:inst4|register_out[5]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.070      ; 0.989      ;
; 0.753 ; captura_pixeles:inst4|register_1[7]             ; captura_pixeles:inst4|register_out[7]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.070      ; 0.994      ;
; 0.760 ; captura_pixeles:inst4|pix_count_interno_out[2]  ; Sram_CIC_3:inst1|pix_previo[2]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 1.002      ;
; 0.760 ; captura_pixeles:inst4|pix_count_interno_out[19] ; Sram_CIC_3:inst1|pix_previo[19]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 1.002      ;
; 0.765 ; captura_pixeles:inst4|register_1[0]             ; captura_pixeles:inst4|register_out[0]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.070      ; 1.006      ;
; 0.794 ; CIC_SRAM_controller_UART:inst|count_mem[7]      ; sram:inst3|SRAM_ADDR[7]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.346      ;
; 0.801 ; Sram_CIC_3:inst1|add_count[14]                  ; sram:inst3|SRAM_ADDR[14]                        ; Clk_50                               ; Clk_50      ; 0.000        ; 0.073      ; 1.045      ;
; 0.812 ; captura_pixeles:inst4|pix_count_interno_1[11]   ; captura_pixeles:inst4|pix_count_interno_out[11] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.061      ; 1.044      ;
; 0.827 ; captura_pixeles:inst4|pix_count_interno_1[12]   ; captura_pixeles:inst4|pix_count_interno_out[12] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.061      ; 1.059      ;
; 0.829 ; captura_pixeles:inst4|pix_count_interno_1[3]    ; captura_pixeles:inst4|pix_count_interno_out[3]  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.068      ; 1.068      ;
; 0.831 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[1]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.347      ; 1.379      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[2]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.347      ; 1.380      ;
; 0.833 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[3]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.347      ; 1.381      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[7]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.347      ; 1.385      ;
; 0.838 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|S_ACTION                             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.390      ;
; 0.844 ; Sram_CIC_3:inst1|data_reg[6]                    ; sram:inst3|SRAM_DQ[6]~reg0                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.071      ; 1.086      ;
; 0.848 ; CIC_SRAM_controller_UART:inst|count_mem[15]     ; sram:inst3|SRAM_ADDR[15]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.357      ; 1.406      ;
; 0.852 ; captura_pixeles:inst4|pix_count_interno_1[14]   ; captura_pixeles:inst4|pix_count_interno_out[14] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.063      ; 1.086      ;
; 0.861 ; captura_pixeles:inst4|pix_count_interno_1[13]   ; captura_pixeles:inst4|pix_count_interno_out[13] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.061      ; 1.093      ;
; 0.863 ; captura_pixeles:inst4|register_out[1]           ; Sram_CIC_3:inst1|data_reg[1]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.062      ; 1.096      ;
; 0.869 ; CIC_SRAM_controller_UART:inst|count_mem[9]      ; sram:inst3|SRAM_ADDR[9]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.349      ; 1.419      ;
; 0.880 ; CIC_SRAM_controller_UART:inst|state.escritura   ; sram:inst3|SRAM_DQ[0]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.432      ;
; 0.882 ; CIC_SRAM_controller_UART:inst|count_mem[11]     ; sram:inst3|SRAM_ADDR[11]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.349      ; 1.432      ;
; 0.884 ; Sram_CIC_3:inst1|add_count[9]                   ; Sram_CIC_3:inst1|add_count[10]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.075      ; 1.130      ;
; 0.886 ; Sram_CIC_3:inst1|add_count[16]                  ; Sram_CIC_3:inst1|add_count[17]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; captura_pixeles:inst4|register_out[3]           ; Sram_CIC_3:inst1|data_reg[3]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.062      ; 1.120      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[10]                  ; Sram_CIC_3:inst1|add_count[11]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[7]                   ; Sram_CIC_3:inst1|add_count[8]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[5]                   ; Sram_CIC_3:inst1|add_count[6]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[13]                  ; Sram_CIC_3:inst1|add_count[14]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[0]                   ; Sram_CIC_3:inst1|add_count[2]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[8]                   ; Sram_CIC_3:inst1|add_count[9]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[12]                  ; Sram_CIC_3:inst1|add_count[13]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[6]                   ; Sram_CIC_3:inst1|add_count[7]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[15]                  ; Sram_CIC_3:inst1|add_count[16]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[4]                   ; Sram_CIC_3:inst1|add_count[5]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[14]                  ; Sram_CIC_3:inst1|add_count[15]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[2]                   ; Sram_CIC_3:inst1|add_count[3]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[18]                  ; Sram_CIC_3:inst1|add_count[19]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[11]                  ; Sram_CIC_3:inst1|add_count[12]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; CIC_SRAM_controller_UART:inst|count_mem[10]     ; sram:inst3|SRAM_ADDR[10]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.353      ; 1.446      ;
; 0.893 ; Sram_CIC_3:inst1|add_count[3]                   ; Sram_CIC_3:inst1|add_count[4]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 1.136      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.396 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.639      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.647      ;
; 0.468 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 0.785      ;
; 0.468 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 0.785      ;
; 0.481 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 0.798      ;
; 0.492 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 0.810      ;
; 0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 0.812      ;
; 0.517 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.760      ;
; 0.551 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.794      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.799      ;
; 0.562 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.805      ;
; 0.569 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.813      ;
; 0.573 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.816      ;
; 0.580 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.822      ;
; 0.581 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.823      ;
; 0.584 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.826      ;
; 0.633 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.876      ;
; 0.652 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.895      ;
; 0.698 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.941      ;
; 0.708 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.952      ;
; 0.714 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.957      ;
; 0.749 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.067      ;
; 0.762 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.080      ;
; 0.762 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.080      ;
; 0.768 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.011      ;
; 0.775 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.018      ;
; 0.805 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.121      ;
; 0.820 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.138      ;
; 0.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.144      ;
; 0.832 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.074      ;
; 0.853 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.169      ;
; 0.872 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.188      ;
; 0.872 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.114      ;
; 0.874 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.190      ;
; 0.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.196      ;
; 0.916 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.160      ;
; 0.929 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.245      ;
; 0.937 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.255      ;
; 0.942 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.260      ;
; 0.980 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.298      ;
; 1.027 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.344      ;
; 1.045 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.363      ;
; 1.083 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.401      ;
; 1.091 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.409      ;
; 1.144 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.388      ;
; 1.189 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.432      ;
; 1.215 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.458      ;
; 1.216 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.533      ;
; 1.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.551      ;
; 1.234 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.552      ;
; 1.249 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.565      ;
; 1.254 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.571      ;
; 1.258 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.576      ;
; 1.280 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.522      ;
; 1.285 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.124      ; 1.600      ;
; 1.296 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.614      ;
; 1.299 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.615      ;
; 1.302 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.546      ;
; 1.328 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.646      ;
; 1.387 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.703      ;
; 1.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.717      ;
; 1.406 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.722      ;
; 1.406 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.722      ;
; 1.416 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.660      ;
; 1.428 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.744      ;
; 1.436 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.752      ;
; 1.442 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.684      ;
; 1.446 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.762      ;
; 1.446 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.762      ;
; 1.446 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.762      ;
; 1.448 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.124      ; 1.763      ;
; 1.507 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.124      ; 1.822      ;
; 1.536 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.852      ;
; 1.545 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.787      ;
; 1.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.866      ;
; 1.557 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.873      ;
; 1.562 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.880      ;
; 1.563 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 1.881      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.124      ; 1.884      ;
; 1.577 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.124      ; 1.892      ;
; 1.597 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.913      ;
; 1.601 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.917      ;
; 1.604 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.846      ;
; 1.604 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.846      ;
; 1.604 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.846      ;
; 1.614 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.930      ;
; 1.615 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.931      ;
; 1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.124      ; 1.958      ;
; 1.650 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 1.966      ;
; 1.671 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.914      ;
; 1.727 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 2.043      ;
; 1.742 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.125      ; 2.058      ;
; 1.757 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.127      ; 2.075      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.433 ; captura_pixeles:inst4|pix_count_interno_0[20]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.643      ;
; 0.573 ; captura_pixeles:inst4|contador[7]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.783      ;
; 0.618 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.828      ;
; 0.619 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.829      ;
; 0.623 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.833      ;
; 0.624 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.834      ;
; 0.632 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.842      ;
; 0.634 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.844      ;
; 0.636 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[1]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.653 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.863      ;
; 0.659 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[0]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.869      ;
; 0.770 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|register_0[3]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.066      ; 1.007      ;
; 0.777 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|register_0[4]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.066      ; 1.014      ;
; 0.783 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|register_0[1]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.066      ; 1.020      ;
; 0.791 ; captura_pixeles:inst4|pix_count_interno_0[10]       ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.001      ;
; 0.792 ; captura_pixeles:inst4|pix_count_interno_0[4]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.002      ;
; 0.792 ; captura_pixeles:inst4|pix_count_interno_0[15]       ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.002      ;
; 0.794 ; captura_pixeles:inst4|pix_count_interno_0[13]       ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.004      ;
; 0.795 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|register_0[5]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.066      ; 1.032      ;
; 0.796 ; captura_pixeles:inst4|pix_count_interno_0[5]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.006      ;
; 0.796 ; captura_pixeles:inst4|pix_count_interno_0[7]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.006      ;
; 0.796 ; captura_pixeles:inst4|pix_count_interno_0[19]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.006      ;
; 0.800 ; captura_pixeles:inst4|pix_count_interno_0[12]       ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.010      ;
; 0.801 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|register_0[0]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.066      ; 1.038      ;
; 0.835 ; captura_pixeles:inst4|pix_count_interno_0[11]       ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 1.045      ;
; 0.882 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 1.146      ;
; 0.882 ; captura_pixeles:inst4|pix_count_interno_0[0]        ; captura_pixeles:inst4|pix_count_interno_0[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.176      ; 1.229      ;
; 0.883 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|register_0[2]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.041      ; 1.095      ;
; 0.895 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.114      ;
; 0.898 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.115      ;
; 0.901 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.120      ;
; 0.903 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.122      ;
; 0.911 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.128      ;
; 0.912 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.131      ;
; 0.912 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.132      ;
; 0.912 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.132      ;
; 0.913 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.133      ;
; 0.913 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.133      ;
; 0.913 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.133      ;
; 0.914 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.133      ;
; 0.915 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.132      ;
; 0.916 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.135      ;
; 0.916 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.136      ;
; 0.916 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[1]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.136      ;
; 0.917 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.134      ;
; 0.923 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.142      ;
; 0.923 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.143      ;
; 0.926 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.143      ;
; 0.927 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.147      ;
; 0.927 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.147      ;
; 0.960 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 1.224      ;
; 0.971 ; captura_pixeles:inst4|pix_count_interno_0[6]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.152      ; 1.294      ;
; 0.981 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 1.245      ;
; 0.982 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|register_0[6]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.036      ; 1.189      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.820      ; 1.506      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.820      ; 1.506      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.820      ; 1.506      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.820      ; 1.506      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.820      ; 1.506      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.820      ; 1.506      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.820      ; 1.506      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.820      ; 1.506      ;
; 0.992 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 1.256      ;
; 0.994 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.213      ;
; 0.997 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.214      ;
; 1.000 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.219      ;
; 1.008 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.225      ;
; 1.010 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.227      ;
; 1.011 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.230      ;
; 1.012 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.232      ;
; 1.012 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.232      ;
; 1.012 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.232      ;
; 1.016 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.233      ;
; 1.021 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.238      ;
; 1.022 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.241      ;
; 1.022 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.242      ;
; 1.023 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.243      ;
; 1.023 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.243      ;
; 1.024 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.243      ;
; 1.024 ; captura_pixeles:inst4|pix_count_interno_0[10]       ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 1.288      ;
; 1.025 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.242      ;
; 1.026 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.246      ;
; 1.026 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.246      ;
; 1.033 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.252      ;
; 1.037 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.257      ;
; 1.037 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.257      ;
; 1.043 ; captura_pixeles:inst4|pix_count_interno_0[6]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.152      ; 1.366      ;
; 1.058 ; captura_pixeles:inst4|pix_count_interno_0[13]       ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.275      ;
; 1.059 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 1.323      ;
; 1.067 ; captura_pixeles:inst4|pix_count_interno_0[7]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.286      ;
; 1.069 ; captura_pixeles:inst4|pix_count_interno_0[4]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.048      ; 1.288      ;
; 1.069 ; captura_pixeles:inst4|pix_count_interno_0[19]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.046      ; 1.286      ;
; 1.070 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 1.334      ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.171 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 2.190      ;
; -1.024 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.550      ; 2.063      ;
; -1.024 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.550      ; 2.063      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.984 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.603      ; 2.076      ;
; -0.928 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.536      ; 1.953      ;
; -0.928 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.536      ; 1.953      ;
; -0.928 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.536      ; 1.953      ;
; -0.928 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.536      ; 1.953      ;
; -0.928 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.536      ; 1.953      ;
; -0.928 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.536      ; 1.953      ;
; -0.928 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.536      ; 1.953      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
; -0.927 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.587      ; 2.003      ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.120 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.124      ; 2.233      ;
; -1.120 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.124      ; 2.233      ;
; -1.120 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.124      ; 2.233      ;
; -1.120 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.124      ; 2.233      ;
; -1.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.121      ; 2.221      ;
; -1.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.121      ; 2.221      ;
; -1.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.121      ; 2.221      ;
; -1.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.121      ; 2.221      ;
; -1.089 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.214      ;
; -1.089 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.214      ;
; -1.089 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.214      ;
; -0.981 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.092      ;
; -0.981 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.092      ;
; -0.981 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.092      ;
; -0.981 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.092      ;
; -0.981 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.092      ;
; -0.972 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.123      ; 2.084      ;
; -0.972 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.123      ; 2.084      ;
; -0.972 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.123      ; 2.084      ;
; -0.972 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.123      ; 2.084      ;
; -0.972 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.123      ; 2.084      ;
; -0.972 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.123      ; 2.084      ;
; -0.972 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.123      ; 2.084      ;
; -0.972 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.123      ; 2.084      ;
; -0.960 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.076      ;
; -0.960 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.076      ;
; -0.960 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.076      ;
; -0.960 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.076      ;
; -0.960 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.076      ;
; -0.960 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.076      ;
; -0.960 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.076      ;
; -0.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle                     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.138      ; 2.086      ;
; -0.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.138      ; 2.086      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.957 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.136      ; 2.082      ;
; -0.947 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.063      ;
; -0.947 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.063      ;
; -0.947 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.063      ;
; -0.947 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.063      ;
; -0.947 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.127      ; 2.063      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura                ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.931 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.122      ; 2.042      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.139      ; 2.045      ;
; -0.881 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 2.003      ;
; -0.881 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 2.003      ;
; -0.881 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 2.003      ;
; -0.881 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 2.003      ;
; -0.881 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 2.003      ;
; -0.881 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 2.003      ;
; -0.835 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.955      ;
; -0.835 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.955      ;
; -0.835 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.955      ;
; -0.835 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.955      ;
; -0.835 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.955      ;
; -0.835 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.955      ;
; -0.835 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.955      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[20]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.831 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.133      ; 1.953      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[2]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.132      ; 1.489      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[8]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.132      ; 1.489      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[10]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.132      ; 1.489      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[11]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.132      ; 1.489      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[12]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.132      ; 1.489      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[13]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.132      ; 1.489      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[14]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.132      ; 1.489      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[15]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.132      ; 1.489      ;
; -0.366 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_LB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.486      ;
; -0.366 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_UB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.131      ; 1.486      ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.064 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.124     ; 1.939      ;
; -1.064 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.124     ; 1.939      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.126     ; 1.800      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.126     ; 1.800      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
; -0.887 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.125     ; 1.761      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.580 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.457      ;
; -0.580 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.457      ;
; -0.580 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.457      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
; -0.426 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.302      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_LB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_UB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[0]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[1]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[3]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[4]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[5]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[6]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[7]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.832 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[9]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.383      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[2]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.391      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[8]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.391      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[10]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.391      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[11]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.391      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[12]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.391      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[13]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.391      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[14]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.391      ;
; 0.839 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[15]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.391      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[20]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.318 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.352      ; 1.871      ;
; 1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.872      ;
; 1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.872      ;
; 1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.872      ;
; 1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.872      ;
; 1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.872      ;
; 1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.872      ;
; 1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.350      ; 1.872      ;
; 1.366 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.918      ;
; 1.366 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.918      ;
; 1.366 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.918      ;
; 1.366 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.918      ;
; 1.366 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.918      ;
; 1.366 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.351      ; 1.918      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.358      ; 1.947      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura                ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.402 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.340      ; 1.943      ;
; 1.406 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.952      ;
; 1.406 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.952      ;
; 1.406 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.952      ;
; 1.406 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.952      ;
; 1.406 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.345      ; 1.952      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.420 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.355      ; 1.976      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.346      ; 1.970      ;
; 1.426 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle                     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.357      ; 1.984      ;
; 1.426 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.357      ; 1.984      ;
; 1.434 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.976      ;
; 1.434 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.976      ;
; 1.434 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.976      ;
; 1.434 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.976      ;
; 1.434 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.976      ;
; 1.434 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.976      ;
; 1.434 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.976      ;
; 1.434 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.976      ;
; 1.443 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.985      ;
; 1.443 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.985      ;
; 1.443 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.985      ;
; 1.443 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.985      ;
; 1.443 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.341      ; 1.985      ;
; 1.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.354      ; 2.100      ;
; 1.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.354      ; 2.100      ;
; 1.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.354      ; 2.100      ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 0.873 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.190      ;
; 1.035 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.352      ;
; 1.035 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.352      ;
; 1.035 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.126      ; 1.352      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.348 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.124      ; 1.663      ;
; 1.392 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.705      ;
; 1.392 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.705      ;
; 1.522 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 1.838      ;
; 1.522 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.125      ; 1.838      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                   ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.830      ; 1.918      ;
; 1.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.777      ; 1.871      ;
; 1.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.777      ; 1.871      ;
; 1.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.777      ; 1.871      ;
; 1.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.777      ; 1.871      ;
; 1.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.777      ; 1.871      ;
; 1.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.777      ; 1.871      ;
; 1.393 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.777      ; 1.871      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.423 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.846      ; 1.970      ;
; 1.460 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.791      ; 1.952      ;
; 1.460 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.791      ; 1.952      ;
; 1.587 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.771      ; 2.059      ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -1.289 ; -85.969       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.215 ; -31.725       ;
; divisor:inst2|clk_int                                          ; -1.045 ; -8.851        ;
; Pix_clk                                                        ; -0.567 ; -5.526        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.408 ; -3.213        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.318 ; -4.579        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; divisor:inst2|clk_int                                          ; 0.125 ; 0.000         ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.174 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.174 ; 0.000         ;
; Clk_50                                                         ; 0.181 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.182 ; 0.000         ;
; Pix_clk                                                        ; 0.217 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -0.222 ; -9.876        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.139 ; -1.080        ;
; Pix_clk                                                        ; -0.085 ; -0.131        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.116  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.394 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.444 ; 0.000         ;
; Pix_clk                                                        ; 0.545 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.682 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -194.329      ;
; Pix_clk                                                        ; -3.000 ; -51.465       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -40.000       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.000 ; -33.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_50'                                                                                                                            ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -1.289 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.040     ; 2.236      ;
; -1.289 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.040     ; 2.236      ;
; -1.286 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.040     ; 2.233      ;
; -1.286 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.040     ; 2.233      ;
; -1.280 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.035     ; 2.232      ;
; -1.280 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.035     ; 2.232      ;
; -1.280 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.035     ; 2.232      ;
; -1.280 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.035     ; 2.232      ;
; -1.277 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.035     ; 2.229      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.269 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.237      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.266 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.019     ; 2.234      ;
; -1.265 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.044     ; 2.208      ;
; -1.265 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.044     ; 2.208      ;
; -1.260 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.044     ; 2.203      ;
; -1.260 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.044     ; 2.203      ;
; -1.257 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.205      ;
; -1.257 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.205      ;
; -1.257 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.205      ;
; -1.257 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.205      ;
; -1.256 ; captura_pixeles:inst4|pix_count_interno_out[14] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.043     ; 2.200      ;
; -1.256 ; captura_pixeles:inst4|pix_count_interno_out[14] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.043     ; 2.200      ;
; -1.256 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.204      ;
; -1.256 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.204      ;
; -1.256 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.204      ;
; -1.256 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.204      ;
; -1.251 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.199      ;
; -1.251 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.199      ;
; -1.251 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.199      ;
; -1.251 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.039     ; 2.199      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.249 ; captura_pixeles:inst4|pix_count_interno_out[7]  ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.214      ;
; -1.247 ; captura_pixeles:inst4|pix_count_interno_out[14] ; Sram_CIC_3:inst1|pix_previo[2] ; Clk_50       ; Clk_50      ; 1.000        ; -0.038     ; 2.196      ;
; -1.247 ; captura_pixeles:inst4|pix_count_interno_out[14] ; Sram_CIC_3:inst1|pix_previo[3] ; Clk_50       ; Clk_50      ; 1.000        ; -0.038     ; 2.196      ;
; -1.247 ; captura_pixeles:inst4|pix_count_interno_out[14] ; Sram_CIC_3:inst1|pix_previo[4] ; Clk_50       ; Clk_50      ; 1.000        ; -0.038     ; 2.196      ;
; -1.247 ; captura_pixeles:inst4|pix_count_interno_out[14] ; Sram_CIC_3:inst1|pix_previo[5] ; Clk_50       ; Clk_50      ; 1.000        ; -0.038     ; 2.196      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[13] ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.044     ; 2.189      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[13] ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.044     ; 2.189      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[10] ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.210      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[6]  ; Sram_CIC_3:inst1|add_count[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.022     ; 2.211      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[5]  ; Sram_CIC_3:inst1|pix_previo[7] ; Clk_50       ; Clk_50      ; 1.000        ; -0.046     ; 2.187      ;
; -1.246 ; captura_pixeles:inst4|pix_count_interno_out[5]  ; Sram_CIC_3:inst1|pix_previo[6] ; Clk_50       ; Clk_50      ; 1.000        ; -0.046     ; 2.187      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.245 ; captura_pixeles:inst4|pix_count_interno_out[11] ; Sram_CIC_3:inst1|add_count[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.209      ;
; -1.240 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|add_count[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.204      ;
; -1.240 ; captura_pixeles:inst4|pix_count_interno_out[15] ; Sram_CIC_3:inst1|add_count[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.023     ; 2.204      ;
+--------+-------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.215 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.156      ;
; -1.215 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.156      ;
; -1.214 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.155      ;
; -1.214 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.155      ;
; -1.214 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.155      ;
; -1.213 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.154      ;
; -1.188 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.134      ;
; -1.187 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.133      ;
; -1.187 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.133      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.132      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.132      ;
; -1.185 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.131      ;
; -1.185 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.131      ;
; -1.184 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.130      ;
; -1.179 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.034     ; 2.132      ;
; -1.178 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.034     ; 2.131      ;
; -1.177 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.920      ;
; -1.177 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.920      ;
; -1.176 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.919      ;
; -1.175 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.034     ; 2.128      ;
; -1.174 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.034     ; 2.127      ;
; -1.162 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.047     ; 2.102      ;
; -1.162 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.047     ; 2.102      ;
; -1.161 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.047     ; 2.101      ;
; -1.159 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.058     ; 2.088      ;
; -1.159 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.058     ; 2.088      ;
; -1.158 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.058     ; 2.087      ;
; -1.155 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.102      ;
; -1.154 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.101      ;
; -1.153 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.901      ;
; -1.153 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.901      ;
; -1.153 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.094      ;
; -1.153 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.094      ;
; -1.152 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.093      ;
; -1.151 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.899      ;
; -1.151 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.899      ;
; -1.145 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.232     ; 1.900      ;
; -1.142 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.232     ; 1.897      ;
; -1.135 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.080      ;
; -1.134 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.079      ;
; -1.133 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.078      ;
; -1.132 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.066      ;
; -1.132 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.077      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.065      ;
; -1.130 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.064      ;
; -1.129 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.063      ;
; -1.128 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.238     ; 1.877      ;
; -1.126 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.072      ;
; -1.126 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.035     ; 2.078      ;
; -1.125 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.071      ;
; -1.124 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.070      ;
; -1.123 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.069      ;
; -1.123 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.064      ;
; -1.122 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.035     ; 2.074      ;
; -1.119 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.060      ;
; -1.117 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.034     ; 2.070      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.034     ; 2.066      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|count_mem[2]        ; CIC_SRAM_controller_UART:inst|count_mem[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.238     ; 1.861      ;
; -1.110 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.044      ;
; -1.110 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.044      ;
; -1.109 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.043      ;
; -1.106 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.849      ;
; -1.106 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.849      ;
; -1.105 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.848      ;
; -1.105 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.848      ;
; -1.105 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.848      ;
; -1.104 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.244     ; 1.847      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|count_mem[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.048      ;
; -1.100 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.051      ;
; -1.099 ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|count_mem[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.052     ; 2.034      ;
; -1.099 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|count_mem[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.050      ;
; -1.098 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.044      ;
; -1.098 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.044      ;
; -1.097 ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.043      ;
; -1.093 ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|count_mem[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.040      ;
; -1.091 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.025      ;
; -1.091 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.025      ;
; -1.090 ; CIC_SRAM_controller_UART:inst|count_mem[6]        ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.024      ;
; -1.089 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.030      ;
; -1.089 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.030      ;
; -1.088 ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|count_mem[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.029      ;
; -1.083 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.048     ; 2.022      ;
; -1.082 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.048     ; 2.021      ;
; -1.081 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.048     ; 2.020      ;
; -1.081 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.829      ;
; -1.081 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.829      ;
; -1.080 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.048     ; 2.019      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.827      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.827      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.827      ;
; -1.078 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.826      ;
; -1.077 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.825      ;
; -1.076 ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|count_mem[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.239     ; 1.824      ;
; -1.074 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|state.wait_done ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; 0.098      ; 2.159      ;
; -1.074 ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|count_mem[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.020      ;
; -1.073 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.024      ;
; -1.073 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.024      ;
; -1.073 ; CIC_SRAM_controller_UART:inst|count_mem[0]        ; CIC_SRAM_controller_UART:inst|count_mem[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.232     ; 1.828      ;
; -1.073 ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|state.wait_done ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; 0.098      ; 2.158      ;
; -1.072 ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|count_mem[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.023      ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.045 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.990      ;
; -1.041 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.986      ;
; -1.038 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.983      ;
; -1.037 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.982      ;
; -1.030 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.975      ;
; -0.987 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.932      ;
; -0.924 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.869      ;
; -0.887 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.832      ;
; -0.724 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.669      ;
; -0.709 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.654      ;
; -0.631 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.605      ; 2.828      ;
; -0.491 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.605      ; 2.688      ;
; -0.465 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.411      ;
; -0.447 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.392      ;
; -0.343 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.286      ;
; -0.342 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.287      ;
; -0.341 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.286      ;
; -0.340 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.283      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.284      ;
; -0.339 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.282      ;
; -0.336 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.279      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.335 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.280      ;
; -0.334 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.277      ;
; -0.330 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.273      ;
; -0.324 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.270      ;
; -0.315 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.260      ;
; -0.308 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.253      ;
; -0.308 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.253      ;
; -0.308 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.253      ;
; -0.269 ; UART_TX:inst6|r_TX_Data[1]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.214      ;
; -0.261 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.206      ;
; -0.258 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.201      ;
; -0.255 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.198      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.199      ;
; -0.251 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.194      ;
; -0.249 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.192      ;
; -0.248 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.191      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.247 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.192      ;
; -0.242 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.185      ;
; -0.224 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.169      ;
; -0.208 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.153      ;
; -0.207 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.046     ; 1.148      ;
; -0.206 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.151      ;
; -0.203 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.046     ; 1.144      ;
; -0.186 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.129      ;
; -0.183 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.126      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.182 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.127      ;
; -0.179 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.122      ;
; -0.177 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.120      ;
; -0.176 ; UART_TX:inst6|r_TX_Data[4]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.121      ;
; -0.176 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.119      ;
; -0.175 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.120      ;
; -0.175 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.120      ;
; -0.175 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.120      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                        ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.567 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.565      ;
; -0.545 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.543      ;
; -0.499 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.497      ;
; -0.477 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.475      ;
; -0.464 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.390      ;
; -0.460 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.386      ;
; -0.452 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.378      ;
; -0.448 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.374      ;
; -0.443 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.369      ;
; -0.431 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.429      ;
; -0.409 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.407      ;
; -0.404 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.330      ;
; -0.396 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.322      ;
; -0.392 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.318      ;
; -0.384 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.310      ;
; -0.384 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.054     ; 1.337      ;
; -0.380 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.306      ;
; -0.378 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.304      ;
; -0.375 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.301      ;
; -0.368 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.294      ;
; -0.368 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.048     ; 1.327      ;
; -0.364 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.048     ; 1.323      ;
; -0.363 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.361      ;
; -0.344 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.270      ;
; -0.341 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.339      ;
; -0.336 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.262      ;
; -0.331 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.257      ;
; -0.328 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.254      ;
; -0.324 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.250      ;
; -0.316 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.242      ;
; -0.312 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.238      ;
; -0.310 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.236      ;
; -0.310 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.236      ;
; -0.307 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.233      ;
; -0.300 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.226      ;
; -0.300 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.048     ; 1.259      ;
; -0.296 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.048     ; 1.255      ;
; -0.295 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.293      ;
; -0.276 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.202      ;
; -0.276 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.202      ;
; -0.273 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.009     ; 1.271      ;
; -0.268 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.194      ;
; -0.263 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.189      ;
; -0.262 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.188      ;
; -0.260 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.186      ;
; -0.258 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.184      ;
; -0.256 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.182      ;
; -0.248 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.174      ;
; -0.248 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.093     ; 1.162      ;
; -0.244 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.170      ;
; -0.244 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.170      ;
; -0.242 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.168      ;
; -0.242 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.168      ;
; -0.240 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.166      ;
; -0.240 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.022     ; 1.225      ;
; -0.239 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.165      ;
; -0.236 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.093     ; 1.150      ;
; -0.232 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.158      ;
; -0.232 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.048     ; 1.191      ;
; -0.228 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.048     ; 1.187      ;
; -0.227 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.093     ; 1.141      ;
; -0.218 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.022     ; 1.203      ;
; -0.208 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.134      ;
; -0.208 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.134      ;
; -0.200 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.126      ;
; -0.195 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.121      ;
; -0.194 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.120      ;
; -0.192 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.118      ;
; -0.190 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.116      ;
; -0.188 ; captura_pixeles:inst4|pix_count_interno_0[4]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.114      ;
; -0.180 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.106      ;
; -0.176 ; captura_pixeles:inst4|pix_count_interno_0[2]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.102      ;
; -0.176 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.102      ;
; -0.174 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.100      ;
; -0.174 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.100      ;
; -0.172 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.098      ;
; -0.172 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.022     ; 1.157      ;
; -0.171 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.097      ;
; -0.171 ; captura_pixeles:inst4|pix_count_interno_0[9]  ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.097      ;
; -0.164 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.090      ;
; -0.164 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.048     ; 1.123      ;
; -0.162 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.093     ; 1.076      ;
; -0.160 ; captura_pixeles:inst4|pix_count_interno_0[6]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.048     ; 1.119      ;
; -0.152 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.093     ; 1.066      ;
; -0.150 ; captura_pixeles:inst4|pix_count_interno_0[0]  ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.022     ; 1.135      ;
; -0.140 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.066      ;
; -0.140 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.066      ;
; -0.139 ; captura_pixeles:inst4|pix_count_interno_0[12] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.027     ; 1.119      ;
; -0.138 ; captura_pixeles:inst4|pix_count_interno_0[11] ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.027     ; 1.118      ;
; -0.135 ; captura_pixeles:inst4|pix_count_interno_0[12] ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.027     ; 1.115      ;
; -0.133 ; captura_pixeles:inst4|pix_count_interno_0[9]  ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.059      ;
; -0.132 ; captura_pixeles:inst4|pix_count_interno_0[1]  ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.058      ;
; -0.127 ; captura_pixeles:inst4|pix_count_interno_0[3]  ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.053      ;
; -0.126 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.052      ;
; -0.122 ; captura_pixeles:inst4|pix_count_interno_0[10] ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.048      ;
; -0.108 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.034      ;
; -0.106 ; captura_pixeles:inst4|pix_count_interno_0[5]  ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.032      ;
; -0.106 ; captura_pixeles:inst4|pix_count_interno_0[7]  ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.032      ;
; -0.104 ; captura_pixeles:inst4|pix_count_interno_0[8]  ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.081     ; 1.030      ;
; -0.104 ; captura_pixeles:inst4|pix_count_interno_0[11] ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.027     ; 1.084      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.408 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.354      ;
; -0.408 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.354      ;
; -0.408 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.354      ;
; -0.408 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.354      ;
; -0.408 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.354      ;
; -0.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.297      ;
; -0.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.297      ;
; -0.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.297      ;
; -0.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.297      ;
; -0.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.297      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.292      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.292      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.292      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.292      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.292      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.266      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.266      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.266      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.266      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.266      ;
; -0.343 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.259      ;
; -0.343 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.259      ;
; -0.343 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.259      ;
; -0.343 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.259      ;
; -0.343 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.259      ;
; -0.302 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.248      ;
; -0.302 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.248      ;
; -0.302 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.248      ;
; -0.302 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.248      ;
; -0.302 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.248      ;
; -0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.213      ;
; -0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.213      ;
; -0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.213      ;
; -0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.213      ;
; -0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.213      ;
; -0.287 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.203      ;
; -0.287 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.203      ;
; -0.287 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.203      ;
; -0.287 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.203      ;
; -0.287 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.203      ;
; -0.283 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.198      ;
; -0.280 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.195      ;
; -0.268 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.184      ;
; -0.268 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.184      ;
; -0.268 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.184      ;
; -0.268 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.184      ;
; -0.268 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.184      ;
; -0.264 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.180      ;
; -0.259 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.175      ;
; -0.259 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.175      ;
; -0.259 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.175      ;
; -0.259 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.175      ;
; -0.259 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.175      ;
; -0.238 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.154      ;
; -0.234 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.180      ;
; -0.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.149      ;
; -0.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.139      ;
; -0.204 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.150      ;
; -0.203 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.119      ;
; -0.179 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.094      ;
; -0.161 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.077      ;
; -0.158 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.073      ;
; -0.152 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.068      ;
; -0.149 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.063      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.062      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.062      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.062      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.062      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.062      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.060      ;
; -0.143 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.058      ;
; -0.130 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.045      ;
; -0.126 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.042      ;
; -0.115 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.060      ;
; -0.115 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.060      ;
; -0.115 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.060      ;
; -0.100 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.016      ;
; -0.100 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.045      ;
; -0.099 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.013      ;
; -0.096 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.011      ;
; -0.088 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.004      ;
; -0.077 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.993      ;
; -0.069 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.984      ;
; -0.065 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.011      ;
; -0.051 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.966      ;
; -0.046 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.961      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.990      ;
; -0.032 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.947      ;
; -0.016 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 0.930      ;
; -0.013 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.958      ;
; -0.013 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.958      ;
; -0.013 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.958      ;
; 0.003  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.912      ;
; 0.007  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.908      ;
; 0.007  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.908      ;
; 0.007  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.908      ;
; 0.015  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.930      ;
; 0.027  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.918      ;
; 0.036  ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.910      ;
; 0.108  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.808      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.318 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.078      ;
; -0.317 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.077      ;
; -0.308 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.432      ;
; -0.308 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.432      ;
; -0.293 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.417      ;
; -0.293 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.417      ;
; -0.292 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.052      ;
; -0.291 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.051      ;
; -0.291 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.051      ;
; -0.289 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.049      ;
; -0.287 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.047      ;
; -0.286 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.046      ;
; -0.285 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.045      ;
; -0.283 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.043      ;
; -0.266 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 1.026      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.372      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.372      ;
; -0.236 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.360      ;
; -0.236 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.360      ;
; -0.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.320      ;
; -0.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.320      ;
; -0.181 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.095      ;
; -0.181 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.095      ;
; -0.181 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.095      ;
; -0.159 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.283      ;
; -0.159 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.283      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.269      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.136      ; 1.269      ;
; -0.141 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.901      ;
; -0.140 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.900      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.081      ;
; -0.133 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.047      ;
; -0.122 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.036      ;
; -0.121 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.881      ;
; -0.115 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.875      ;
; -0.114 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.874      ;
; -0.114 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.874      ;
; -0.112 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.872      ;
; -0.110 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.870      ;
; -0.109 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.869      ;
; -0.108 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.868      ;
; -0.106 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.866      ;
; -0.091 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.215      ;
; -0.091 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.137      ; 1.215      ;
; -0.089 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.849      ;
; -0.067 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.012      ;
; -0.061 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.105      ; 1.153      ;
; -0.061 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.105      ; 1.153      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.105      ; 1.136      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.105      ; 1.136      ;
; -0.028 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.942      ;
; -0.028 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.942      ;
; -0.028 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.942      ;
; -0.027 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.049     ; 0.965      ;
; -0.026 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.971      ;
; -0.023 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.937      ;
; -0.019 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.933      ;
; 0.021  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.893      ;
; 0.021  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.893      ;
; 0.023  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.891      ;
; 0.024  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.890      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.889      ;
; 0.027  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.887      ;
; 0.030  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.884      ;
; 0.034  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.880      ;
; 0.035  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.879      ;
; 0.037  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.877      ;
; 0.045  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.869      ;
; 0.056  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.227     ; 0.704      ;
; 0.105  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.105      ; 0.987      ;
; 0.105  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.105      ; 0.987      ;
; 0.145  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.769      ;
; 0.149  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.765      ;
; 0.184  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.730      ;
; 0.184  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.730      ;
; 0.186  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.728      ;
; 0.188  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.758      ;
; 0.188  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.726      ;
; 0.189  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.725      ;
; 0.193  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.721      ;
; 0.197  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.717      ;
; 0.198  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.716      ;
; 0.202  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.744      ;
; 0.202  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.712      ;
; 0.246  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.667      ;
; 0.289  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.657      ;
; 0.293  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.652      ;
; 0.322  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.624      ;
; 0.346  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.600      ;
; 0.347  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.599      ;
; 0.359  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.586      ;
; 0.383  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.563      ;
; 0.396  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.550      ;
; 0.400  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.546      ;
; 0.401  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.545      ;
; 0.407  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.506      ;
; 0.423  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.523      ;
; 0.425  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.521      ;
; 0.433  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.513      ;
; 0.579  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.049     ; 0.359      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.125 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.325      ;
; 0.127 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.327      ;
; 0.127 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.327      ;
; 0.127 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.327      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.197 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.397      ;
; 0.199 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.399      ;
; 0.199 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.399      ;
; 0.200 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.400      ;
; 0.204 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.330      ;
; 0.210 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.335      ;
; 0.283 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.409      ;
; 0.283 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.409      ;
; 0.289 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.415      ;
; 0.293 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.422      ;
; 0.298 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.300 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.221      ; 0.629      ;
; 0.305 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.430      ;
; 0.318 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.444      ;
; 0.322 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.218      ; 0.644      ;
; 0.330 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.455      ;
; 0.330 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.455      ;
; 0.335 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.460      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.481      ;
; 0.379 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.504      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.683      ; 2.296      ;
; 0.409 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.534      ;
; 0.417 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.542      ;
; 0.421 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.546      ;
; 0.421 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.547      ;
; 0.422 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.548      ;
; 0.426 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.551      ;
; 0.428 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.044      ; 0.556      ;
; 0.433 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.558      ;
; 0.438 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.564      ;
; 0.438 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.564      ;
; 0.442 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.569      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.570      ;
; 0.447 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.573      ;
; 0.450 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.576      ;
; 0.452 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.582      ;
; 0.463 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.589      ;
; 0.478 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.603      ;
; 0.480 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.605      ;
; 0.485 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.610      ;
; 0.486 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.611      ;
; 0.487 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.683      ; 2.379      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.491 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.616      ;
; 0.496 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.621      ;
; 0.501 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.627      ;
; 0.502 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.039      ; 0.625      ;
; 0.502 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.039      ; 0.625      ;
; 0.503 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.039      ; 0.626      ;
; 0.504 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.630      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.174 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.047      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.334      ;
; 0.263 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.387      ;
; 0.305 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.437      ;
; 0.323 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.455      ;
; 0.323 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.455      ;
; 0.325 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.457      ;
; 0.331 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.463      ;
; 0.393 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.209      ; 0.686      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.530      ;
; 0.414 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.538      ;
; 0.429 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.555      ;
; 0.503 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.142     ; 0.445      ;
; 0.504 ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.037      ; 0.625      ;
; 0.506 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.632      ;
; 0.513 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.244      ; 0.841      ;
; 0.531 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.142     ; 0.473      ;
; 0.556 ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.036      ; 0.676      ;
; 0.565 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.076     ; 0.603      ;
; 0.576 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.244      ; 0.904      ;
; 0.586 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.711      ;
; 0.588 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.070     ; 0.622      ;
; 0.589 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.053     ; 0.650      ;
; 0.633 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.064      ; 0.781      ;
; 0.639 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Clk_50                               ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.072     ; 0.681      ;
; 0.707 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.840      ;
; 0.717 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.850      ;
; 0.717 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.075     ; 0.746      ;
; 0.728 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.047      ; 0.859      ;
; 0.748 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.231      ; 1.063      ;
; 0.748 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.231      ; 1.063      ;
; 0.748 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.231      ; 1.063      ;
; 0.754 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.880      ;
; 0.758 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.070     ; 0.792      ;
; 0.770 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.903      ;
; 0.779 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.905      ;
; 0.782 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.907      ;
; 0.786 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.911      ;
; 0.787 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.911      ;
; 0.798 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.068     ; 0.834      ;
; 0.815 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.940      ;
; 0.821 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.947      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.951      ;
; 0.831 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.037      ; 0.952      ;
; 0.833 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.959      ;
; 0.845 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.037      ; 0.966      ;
; 0.847 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.047      ; 0.978      ;
; 0.851 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.036      ; 0.971      ;
; 0.852 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.976      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.137     ; 0.801      ;
; 0.859 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.046      ; 0.989      ;
; 0.862 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.105     ; 0.841      ;
; 0.868 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.993      ;
; 0.876 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 1.002      ;
; 0.879 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.037      ; 1.000      ;
; 0.887 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.047      ; 1.018      ;
; 0.892 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.046      ; 1.022      ;
; 0.907 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.154     ; 0.837      ;
; 0.912 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.154     ; 0.842      ;
; 0.913 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.118      ; 1.135      ;
; 0.913 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.118      ; 1.135      ;
; 0.914 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.118      ; 1.136      ;
; 0.916 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 1.041      ;
; 0.916 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.036      ; 1.036      ;
; 0.923 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.154     ; 0.853      ;
; 0.924 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.046      ; 1.054      ;
; 0.929 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 1.053      ;
; 0.931 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.035      ; 1.050      ;
; 0.935 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 1.060      ;
; 0.937 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.051      ; 1.072      ;
; 0.937 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.029      ; 1.050      ;
; 0.938 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.075     ; 0.967      ;
; 0.938 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.075     ; 0.967      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.242 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.553      ;
; 0.250 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.425      ;
; 0.293 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.418      ;
; 0.302 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.427      ;
; 0.313 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.438      ;
; 0.320 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.445      ;
; 0.322 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.447      ;
; 0.329 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.454      ;
; 0.336 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.461      ;
; 0.366 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.492      ;
; 0.369 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.494      ;
; 0.374 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.499      ;
; 0.387 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.512      ;
; 0.399 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.574      ;
; 0.409 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.534      ;
; 0.431 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.742      ;
; 0.449 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.574      ;
; 0.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.795      ;
; 0.485 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.796      ;
; 0.494 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.620      ;
; 0.497 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.808      ;
; 0.498 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.809      ;
; 0.501 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.676      ;
; 0.503 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.678      ;
; 0.506 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.681      ;
; 0.508 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.683      ;
; 0.511 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.686      ;
; 0.514 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.689      ;
; 0.516 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.691      ;
; 0.517 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.692      ;
; 0.518 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.693      ;
; 0.538 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.663      ;
; 0.553 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.729      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.732      ;
; 0.560 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.735      ;
; 0.562 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.737      ;
; 0.565 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.740      ;
; 0.567 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.742      ;
; 0.569 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.880      ;
; 0.570 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.745      ;
; 0.571 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.882      ;
; 0.573 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.748      ;
; 0.575 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.886      ;
; 0.575 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.750      ;
; 0.576 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.751      ;
; 0.577 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.752      ;
; 0.616 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.792      ;
; 0.619 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.930      ;
; 0.619 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.795      ;
; 0.620 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.931      ;
; 0.631 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.806      ;
; 0.632 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.257      ; 0.993      ;
; 0.632 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.257      ; 0.993      ;
; 0.636 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.811      ;
; 0.651 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.598      ;
; 0.664 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.975      ;
; 0.666 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.977      ;
; 0.676 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.809      ;
; 0.677 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.988      ;
; 0.679 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.990      ;
; 0.686 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.227      ; 0.997      ;
; 0.690 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.865      ;
; 0.695 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.870      ;
; 0.707 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.257      ; 1.068      ;
; 0.707 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.257      ; 1.068      ;
; 0.708 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.833      ;
; 0.711 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.257      ; 1.072      ;
; 0.711 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.257      ; 1.072      ;
; 0.712 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.838      ;
; 0.757 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.704      ;
; 0.757 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.704      ;
; 0.758 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.705      ;
; 0.759 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.706      ;
; 0.762 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.709      ;
; 0.770 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.717      ;
; 0.771 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.718      ;
; 0.771 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.718      ;
; 0.771 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.718      ;
; 0.778 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.904      ;
; 0.778 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.953      ;
; 0.778 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.953      ;
; 0.778 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.953      ;
; 0.785 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.137     ; 0.732      ;
; 0.799 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.136     ; 0.747      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                                        ;
+-------+----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[1]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sram_CIC_3:inst1|add_count[0]                      ; Sram_CIC_3:inst1|add_count[0]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_CIC_3:inst1|state.fin                         ; Sram_CIC_3:inst1|state.fin                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; captura_pixeles:inst4|register_1[6]                ; captura_pixeles:inst4|register_out[6]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; captura_pixeles:inst4|register_1[2]                ; captura_pixeles:inst4|register_out[2]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.315      ;
; 0.196 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[1]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Sram_CIC_3:inst1|add_count[19]                     ; Sram_CIC_3:inst1|add_count[19]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; captura_pixeles:inst4|pix_count_interno_out[7]     ; Sram_CIC_3:inst1|pix_previo[7]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; captura_pixeles:inst4|pix_count_interno_out[11]    ; Sram_CIC_3:inst1|pix_previo[11]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; captura_pixeles:inst4|pix_count_interno_out[18]    ; Sram_CIC_3:inst1|pix_previo[18]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.325      ;
; 0.205 ; captura_pixeles:inst4|pix_count_interno_out[5]     ; Sram_CIC_3:inst1|pix_previo[5]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; captura_pixeles:inst4|pix_count_interno_out[1]     ; Sram_CIC_3:inst1|pix_previo[1]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.331      ;
; 0.236 ; CIC_SRAM_controller_UART:inst|clk_25               ; CIC_SRAM_controller_UART:inst|clk_25            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 1.662      ; 2.117      ;
; 0.254 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.380      ;
; 0.268 ; captura_pixeles:inst4|pix_count_interno_out[3]     ; Sram_CIC_3:inst1|pix_previo[3]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.393      ;
; 0.272 ; captura_pixeles:inst4|pix_count_interno_out[6]     ; Sram_CIC_3:inst1|pix_previo[6]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; captura_pixeles:inst4|pix_count_interno_out[10]    ; Sram_CIC_3:inst1|pix_previo[10]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.398      ;
; 0.275 ; captura_pixeles:inst4|pix_count_interno_out[17]    ; Sram_CIC_3:inst1|pix_previo[17]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; captura_pixeles:inst4|register_out[4]              ; Sram_CIC_3:inst1|data_reg[4]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.400      ;
; 0.279 ; captura_pixeles:inst4|pix_count_interno_out[14]    ; Sram_CIC_3:inst1|pix_previo[14]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.403      ;
; 0.297 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; CIC_SRAM_controller_UART:inst|count_mem[6]         ; sram:inst3|SRAM_ADDR[6]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.608      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[16]                     ; Sram_CIC_3:inst1|add_count[16]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[10]                     ; Sram_CIC_3:inst1|add_count[10]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[9]                      ; Sram_CIC_3:inst1|add_count[9]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[8]                      ; Sram_CIC_3:inst1|add_count[8]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[7]                      ; Sram_CIC_3:inst1|add_count[7]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[18]                     ; Sram_CIC_3:inst1|add_count[18]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[15]                     ; Sram_CIC_3:inst1|add_count[15]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[13]                     ; Sram_CIC_3:inst1|add_count[13]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[12]                     ; Sram_CIC_3:inst1|add_count[12]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[11]                     ; Sram_CIC_3:inst1|add_count[11]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[6]                      ; Sram_CIC_3:inst1|add_count[6]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[5]                      ; Sram_CIC_3:inst1|add_count[5]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[4]                      ; Sram_CIC_3:inst1|add_count[4]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[2]                      ; Sram_CIC_3:inst1|add_count[2]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[17]                     ; Sram_CIC_3:inst1|add_count[17]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[14]                     ; Sram_CIC_3:inst1|add_count[14]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[3]                      ; Sram_CIC_3:inst1|add_count[3]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.427      ;
; 0.306 ; Sram_CIC_3:inst1|add_count[0]                      ; Sram_CIC_3:inst1|add_count[1]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; Sram_CIC_3:inst1|add_count[1]                      ; Sram_CIC_3:inst1|add_count[1]                   ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.432      ;
; 0.323 ; Sram_CIC_3:inst1|state.idle                        ; Sram_CIC_3:inst1|state.espero_proximo           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.448      ;
; 0.328 ; captura_pixeles:inst4|pix_count_interno_out[13]    ; Sram_CIC_3:inst1|pix_previo[13]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.452      ;
; 0.328 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|enable                            ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.454      ;
; 0.337 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|cuenta[0]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.463      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|count_mem[18]        ; sram:inst3|SRAM_ADDR[18]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.202      ; 0.653      ;
; 0.338 ; Sram_CIC_3:inst1|data_reg[4]                       ; sram:inst3|SRAM_DQ[4]~reg0                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.462      ;
; 0.343 ; CIC_SRAM_controller_UART:inst|count_mem[13]        ; sram:inst3|SRAM_ADDR[13]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.203      ; 0.660      ;
; 0.344 ; captura_pixeles:inst4|pix_count_interno_out[12]    ; Sram_CIC_3:inst1|pix_previo[12]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.468      ;
; 0.348 ; CIC_SRAM_controller_UART:inst|count_mem[4]         ; sram:inst3|SRAM_ADDR[4]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 0.670      ;
; 0.352 ; captura_pixeles:inst4|pix_count_interno_out[2]     ; Sram_CIC_3:inst1|pix_previo[2]                  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.477      ;
; 0.354 ; captura_pixeles:inst4|pix_count_interno_out[19]    ; Sram_CIC_3:inst1|pix_previo[19]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.039      ; 0.477      ;
; 0.355 ; captura_pixeles:inst4|register_1[3]                ; captura_pixeles:inst4|register_out[3]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.037      ; 0.476      ;
; 0.359 ; CIC_SRAM_controller_UART:inst|count_mem[7]         ; sram:inst3|SRAM_ADDR[7]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.669      ;
; 0.361 ; captura_pixeles:inst4|register_1[1]                ; captura_pixeles:inst4|register_out[1]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.037      ; 0.482      ;
; 0.366 ; captura_pixeles:inst4|pix_count_interno_1[8]       ; captura_pixeles:inst4|pix_count_interno_out[8]  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.032      ; 0.482      ;
; 0.371 ; captura_pixeles:inst4|register_1[5]                ; captura_pixeles:inst4|register_out[5]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.037      ; 0.492      ;
; 0.374 ; captura_pixeles:inst4|register_1[7]                ; captura_pixeles:inst4|register_out[7]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.037      ; 0.495      ;
; 0.378 ; captura_pixeles:inst4|register_1[0]                ; captura_pixeles:inst4|register_out[0]           ; Clk_50                               ; Clk_50      ; 0.000        ; 0.037      ; 0.499      ;
; 0.383 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_DQ[1]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.193      ; 0.690      ;
; 0.384 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_DQ[2]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.193      ; 0.691      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_DQ[3]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.193      ; 0.692      ;
; 0.388 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_DQ[0]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.700      ;
; 0.389 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_DQ[7]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.193      ; 0.696      ;
; 0.389 ; CIC_SRAM_controller_UART:inst|state.reset_state    ; sram:inst3|S_ACTION                             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.700      ;
; 0.392 ; Sram_CIC_3:inst1|add_count[14]                     ; sram:inst3|SRAM_ADDR[14]                        ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.518      ;
; 0.393 ; CIC_SRAM_controller_UART:inst|count_mem[15]        ; sram:inst3|SRAM_ADDR[15]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.203      ; 0.710      ;
; 0.407 ; captura_pixeles:inst4|pix_count_interno_1[3]       ; captura_pixeles:inst4|pix_count_interno_out[3]  ; Clk_50                               ; Clk_50      ; 0.000        ; 0.038      ; 0.529      ;
; 0.408 ; CIC_SRAM_controller_UART:inst|count_mem[10]        ; sram:inst3|SRAM_ADDR[10]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.199      ; 0.721      ;
; 0.409 ; Sram_CIC_3:inst1|data_reg[6]                       ; sram:inst3|SRAM_DQ[6]~reg0                      ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.533      ;
; 0.410 ; captura_pixeles:inst4|pix_count_interno_1[11]      ; captura_pixeles:inst4|pix_count_interno_out[11] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.030      ; 0.524      ;
; 0.411 ; CIC_SRAM_controller_UART:inst|count_mem[11]        ; sram:inst3|SRAM_ADDR[11]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.195      ; 0.720      ;
; 0.411 ; CIC_SRAM_controller_UART:inst|count_mem[9]         ; sram:inst3|SRAM_ADDR[9]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.195      ; 0.720      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|count_mem[1]         ; sram:inst3|SRAM_ADDR[1]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.205      ; 0.734      ;
; 0.416 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[0]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.728      ;
; 0.418 ; captura_pixeles:inst4|pix_count_interno_1[12]      ; captura_pixeles:inst4|pix_count_interno_out[12] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.030      ; 0.532      ;
; 0.429 ; captura_pixeles:inst4|pix_count_interno_1[14]      ; captura_pixeles:inst4|pix_count_interno_out[14] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.031      ; 0.544      ;
; 0.431 ; captura_pixeles:inst4|pix_count_interno_out[20]    ; Sram_CIC_3:inst1|pix_previo[20]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.040      ; 0.555      ;
; 0.432 ; Sram_CIC_3:inst1|add_count[2]                      ; sram:inst3|SRAM_ADDR[2]                         ; Clk_50                               ; Clk_50      ; 0.000        ; 0.046      ; 0.562      ;
; 0.432 ; captura_pixeles:inst4|pix_count_interno_1[13]      ; captura_pixeles:inst4|pix_count_interno_out[13] ; Clk_50                               ; Clk_50      ; 0.000        ; 0.030      ; 0.546      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[17]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.745      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[5]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.745      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[18]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.745      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[1]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.193      ; 0.742      ;
; 0.436 ; captura_pixeles:inst4|register_out[1]              ; Sram_CIC_3:inst1|data_reg[1]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.030      ; 0.550      ;
; 0.436 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[8]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.746      ;
; 0.436 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[3]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.746      ;
; 0.436 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[13]                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.746      ;
; 0.436 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[2]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.193      ; 0.743      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[3]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.193      ; 0.744      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[4]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.196      ; 0.748      ;
; 0.440 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_DQ[7]~reg0                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.193      ; 0.747      ;
; 0.442 ; captura_pixeles:inst4|pix_count_interno_out[16]    ; Sram_CIC_3:inst1|pix_previo[16]                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.039      ; 0.565      ;
; 0.446 ; captura_pixeles:inst4|register_out[3]              ; Sram_CIC_3:inst1|data_reg[3]                    ; Clk_50                               ; Clk_50      ; 0.000        ; 0.030      ; 0.560      ;
; 0.447 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[4]                         ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.214      ; 0.775      ;
+-------+----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.318      ;
; 0.214 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.392      ;
; 0.215 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.393      ;
; 0.215 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.393      ;
; 0.215 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.393      ;
; 0.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.401      ;
; 0.253 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.379      ;
; 0.264 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.390      ;
; 0.267 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.393      ;
; 0.269 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.396      ;
; 0.279 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.405      ;
; 0.282 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.407      ;
; 0.283 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.408      ;
; 0.286 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.411      ;
; 0.320 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.445      ;
; 0.327 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.452      ;
; 0.332 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.458      ;
; 0.340 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.466      ;
; 0.351 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.529      ;
; 0.352 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.478      ;
; 0.356 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.534      ;
; 0.357 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.535      ;
; 0.368 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.494      ;
; 0.372 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.549      ;
; 0.377 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.502      ;
; 0.378 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.556      ;
; 0.387 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.564      ;
; 0.397 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.574      ;
; 0.409 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.586      ;
; 0.409 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.534      ;
; 0.426 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.603      ;
; 0.428 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.553      ;
; 0.429 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.606      ;
; 0.433 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.611      ;
; 0.442 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.620      ;
; 0.445 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.623      ;
; 0.447 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.624      ;
; 0.454 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.580      ;
; 0.489 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.667      ;
; 0.490 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.668      ;
; 0.502 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.680      ;
; 0.558 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.684      ;
; 0.578 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.756      ;
; 0.580 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.758      ;
; 0.586 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.712      ;
; 0.590 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.768      ;
; 0.592 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.769      ;
; 0.594 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.772      ;
; 0.602 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.728      ;
; 0.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.784      ;
; 0.618 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.795      ;
; 0.619 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.797      ;
; 0.620 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.798      ;
; 0.630 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.755      ;
; 0.636 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.762      ;
; 0.668 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.845      ;
; 0.688 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.866      ;
; 0.694 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.871      ;
; 0.697 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.874      ;
; 0.699 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.876      ;
; 0.699 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.876      ;
; 0.699 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.876      ;
; 0.699 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.876      ;
; 0.701 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.827      ;
; 0.705 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.882      ;
; 0.706 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.831      ;
; 0.713 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.890      ;
; 0.719 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.896      ;
; 0.740 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.917      ;
; 0.759 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.936      ;
; 0.779 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.904      ;
; 0.781 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.958      ;
; 0.784 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.962      ;
; 0.784 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.962      ;
; 0.787 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.912      ;
; 0.787 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.912      ;
; 0.787 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.912      ;
; 0.791 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.968      ;
; 0.800 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.977      ;
; 0.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.986      ;
; 0.811 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.988      ;
; 0.816 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.993      ;
; 0.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.005      ;
; 0.834 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.011      ;
; 0.835 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.012      ;
; 0.838 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.015      ;
; 0.845 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.971      ;
; 0.859 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.036      ;
; 0.867 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.044      ;
; 0.875 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 1.053      ;
; 0.875 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 1.053      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.217 ; captura_pixeles:inst4|pix_count_interno_0[20]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.325      ;
; 0.276 ; captura_pixeles:inst4|contador[7]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.384      ;
; 0.309 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.417      ;
; 0.310 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.418      ;
; 0.311 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.419      ;
; 0.311 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.419      ;
; 0.317 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[1]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.323 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.431      ;
; 0.330 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[0]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.438      ;
; 0.344 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.814      ; 0.772      ;
; 0.344 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.814      ; 0.772      ;
; 0.344 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.814      ; 0.772      ;
; 0.344 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.814      ; 0.772      ;
; 0.344 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.814      ; 0.772      ;
; 0.344 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.814      ; 0.772      ;
; 0.344 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.814      ; 0.772      ;
; 0.344 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|contador[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.814      ; 0.772      ;
; 0.379 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|register_0[3]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.502      ;
; 0.380 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|register_0[4]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.503      ;
; 0.383 ; captura_pixeles:inst4|pix_count_interno_0[4]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.491      ;
; 0.384 ; captura_pixeles:inst4|pix_count_interno_0[15]       ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.492      ;
; 0.385 ; captura_pixeles:inst4|pix_count_interno_0[10]       ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.493      ;
; 0.386 ; captura_pixeles:inst4|pix_count_interno_0[5]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.494      ;
; 0.386 ; captura_pixeles:inst4|pix_count_interno_0[7]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.494      ;
; 0.386 ; captura_pixeles:inst4|pix_count_interno_0[12]       ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.494      ;
; 0.386 ; captura_pixeles:inst4|pix_count_interno_0[13]       ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.494      ;
; 0.386 ; captura_pixeles:inst4|pix_count_interno_0[19]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.494      ;
; 0.386 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|register_0[1]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.509      ;
; 0.391 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|register_0[5]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.514      ;
; 0.393 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|register_0[0]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.039      ; 0.516      ;
; 0.403 ; captura_pixeles:inst4|pix_count_interno_0[11]       ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.511      ;
; 0.423 ; captura_pixeles:inst4|pix_count_interno_0[0]        ; captura_pixeles:inst4|pix_count_interno_0[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.112      ; 0.619      ;
; 0.433 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|register_0[2]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.544      ;
; 0.448 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.055      ; 0.587      ;
; 0.454 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.566      ;
; 0.456 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.568      ;
; 0.456 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.567      ;
; 0.463 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.574      ;
; 0.463 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.575      ;
; 0.464 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.575      ;
; 0.464 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.576      ;
; 0.464 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.576      ;
; 0.465 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.577      ;
; 0.466 ; captura_pixeles:inst4|pix_count_interno_0[6]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 0.643      ;
; 0.468 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.580      ;
; 0.471 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.583      ;
; 0.472 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.584      ;
; 0.472 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.584      ;
; 0.472 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.584      ;
; 0.473 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.584      ;
; 0.473 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.585      ;
; 0.473 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[1]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.585      ;
; 0.474 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.586      ;
; 0.475 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.587      ;
; 0.476 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.587      ;
; 0.476 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.588      ;
; 0.476 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[2]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.588      ;
; 0.493 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.055      ; 0.632      ;
; 0.500 ; captura_pixeles:inst4|contador[6]                   ; captura_pixeles:inst4|register_0[6]           ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.019      ; 0.603      ;
; 0.503 ; captura_pixeles:inst4|pix_count_interno_0[10]       ; captura_pixeles:inst4|pix_count_interno_0[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.055      ; 0.642      ;
; 0.511 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.055      ; 0.650      ;
; 0.514 ; captura_pixeles:inst4|pix_count_interno_0[9]        ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.055      ; 0.653      ;
; 0.517 ; captura_pixeles:inst4|pix_count_interno_0[8]        ; captura_pixeles:inst4|pix_count_interno_0[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.629      ;
; 0.519 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.631      ;
; 0.519 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.630      ;
; 0.522 ; captura_pixeles:inst4|pix_count_interno_0[2]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.634      ;
; 0.522 ; captura_pixeles:inst4|pix_count_interno_0[16]       ; captura_pixeles:inst4|pix_count_interno_0[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.633      ;
; 0.526 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.637      ;
; 0.526 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.638      ;
; 0.527 ; captura_pixeles:inst4|pix_count_interno_0[18]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.638      ;
; 0.527 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.639      ;
; 0.527 ; captura_pixeles:inst4|contador[5]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.639      ;
; 0.528 ; captura_pixeles:inst4|pix_count_interno_0[4]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.640      ;
; 0.529 ; captura_pixeles:inst4|pix_count_interno_0[14]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.640      ;
; 0.529 ; captura_pixeles:inst4|contador[1]                   ; captura_pixeles:inst4|contador[4]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.641      ;
; 0.529 ; captura_pixeles:inst4|pix_count_interno_0[6]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 0.706      ;
; 0.530 ; captura_pixeles:inst4|contador[3]                   ; captura_pixeles:inst4|contador[6]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.642      ;
; 0.532 ; captura_pixeles:inst4|pix_count_interno_0[12]       ; captura_pixeles:inst4|pix_count_interno_0[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.643      ;
; 0.532 ; captura_pixeles:inst4|pix_count_interno_0[6]        ; captura_pixeles:inst4|pix_count_interno_0[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.093      ; 0.709      ;
; 0.534 ; captura_pixeles:inst4|pix_count_interno_0[3]        ; captura_pixeles:inst4|pix_count_interno_0[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.646      ;
; 0.537 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.649      ;
; 0.538 ; captura_pixeles:inst4|contador[4]                   ; captura_pixeles:inst4|contador[7]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.650      ;
; 0.539 ; captura_pixeles:inst4|pix_count_interno_0[15]       ; captura_pixeles:inst4|pix_count_interno_0[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.650      ;
; 0.539 ; captura_pixeles:inst4|pix_count_interno_0[17]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.650      ;
; 0.539 ; captura_pixeles:inst4|contador[2]                   ; captura_pixeles:inst4|contador[5]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.651      ;
; 0.539 ; captura_pixeles:inst4|contador[0]                   ; captura_pixeles:inst4|contador[3]             ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.651      ;
; 0.540 ; captura_pixeles:inst4|pix_count_interno_0[1]        ; captura_pixeles:inst4|pix_count_interno_0[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.652      ;
; 0.540 ; captura_pixeles:inst4|pix_count_interno_0[7]        ; captura_pixeles:inst4|pix_count_interno_0[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.028      ; 0.652      ;
; 0.541 ; captura_pixeles:inst4|pix_count_interno_0[13]       ; captura_pixeles:inst4|pix_count_interno_0[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.652      ;
; 0.541 ; captura_pixeles:inst4|pix_count_interno_0[19]       ; captura_pixeles:inst4|pix_count_interno_0[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.652      ;
; 0.542 ; captura_pixeles:inst4|pix_count_interno_0[15]       ; captura_pixeles:inst4|pix_count_interno_0[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.027      ; 0.653      ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.222 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.053      ; 1.252      ;
; -0.222 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.053      ; 1.252      ;
; -0.222 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.053      ; 1.252      ;
; -0.222 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.053      ; 1.252      ;
; -0.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.058      ; 1.247      ;
; -0.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.058      ; 1.247      ;
; -0.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.058      ; 1.247      ;
; -0.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.058      ; 1.247      ;
; -0.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.072      ; 1.226      ;
; -0.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.072      ; 1.226      ;
; -0.177 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.072      ; 1.226      ;
; -0.138 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.056      ; 1.171      ;
; -0.138 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.056      ; 1.171      ;
; -0.138 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.056      ; 1.171      ;
; -0.138 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.056      ; 1.171      ;
; -0.138 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.056      ; 1.171      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.057      ; 1.165      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.057      ; 1.165      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.057      ; 1.165      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.057      ; 1.165      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.057      ; 1.165      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.057      ; 1.165      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.057      ; 1.165      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.057      ; 1.165      ;
; -0.121 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.061      ; 1.159      ;
; -0.121 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.061      ; 1.159      ;
; -0.121 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.061      ; 1.159      ;
; -0.121 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.061      ; 1.159      ;
; -0.121 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.061      ; 1.159      ;
; -0.121 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.061      ; 1.159      ;
; -0.121 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.061      ; 1.159      ;
; -0.119 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle                     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.073      ; 1.169      ;
; -0.119 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.073      ; 1.169      ;
; -0.117 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.060      ; 1.154      ;
; -0.117 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.060      ; 1.154      ;
; -0.117 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.060      ; 1.154      ;
; -0.117 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.060      ; 1.154      ;
; -0.117 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.060      ; 1.154      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.114 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.071      ; 1.162      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura                ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.055      ; 1.143      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.093 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.074      ; 1.144      ;
; -0.070 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.067      ; 1.114      ;
; -0.070 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.067      ; 1.114      ;
; -0.070 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.067      ; 1.114      ;
; -0.070 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.067      ; 1.114      ;
; -0.070 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.067      ; 1.114      ;
; -0.070 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.067      ; 1.114      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[20]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.038 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.068      ; 1.083      ;
; -0.037 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 1.079      ;
; -0.037 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 1.079      ;
; -0.037 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 1.079      ;
; -0.037 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 1.079      ;
; -0.037 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 1.079      ;
; -0.037 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 1.079      ;
; -0.037 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 1.079      ;
; 0.216  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[2]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 0.826      ;
; 0.216  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[8]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 0.826      ;
; 0.216  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[10]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 0.826      ;
; 0.216  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[11]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 0.826      ;
; 0.216  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[12]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 0.826      ;
; 0.216  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[13]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 0.826      ;
; 0.216  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[14]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 0.826      ;
; 0.216  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[15]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.065      ; 0.826      ;
; 0.221  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_LB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.064      ; 0.820      ;
; 0.221  ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_UB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.064      ; 0.820      ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.139 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.053      ;
; -0.139 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.053      ;
; -0.072 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.985      ;
; -0.072 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 0.985      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
; -0.047 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.961      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.085 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.638      ; 1.200      ;
; -0.023 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.654      ; 1.154      ;
; -0.023 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.654      ; 1.154      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.004  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.686      ; 1.159      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.642      ; 1.083      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.673      ; 1.114      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.642      ; 1.083      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.642      ; 1.083      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.642      ; 1.083      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.642      ; 1.083      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.642      ; 1.083      ;
; 0.036  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.642      ; 1.083      ;
+--------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.116 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.800      ;
; 0.116 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.800      ;
; 0.116 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 0.800      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 0.715      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                         ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_LB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_UB_N                            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[0]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[1]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[3]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[4]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[5]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[6]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[7]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[9]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.705      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[2]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.710      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[8]~en                        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.710      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[10]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.710      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[11]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.710      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[12]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.710      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[13]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.710      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[14]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.710      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|SRAM_DQ[15]~en                       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.710      ;
; 0.650 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.194      ; 0.958      ;
; 0.650 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.194      ; 0.958      ;
; 0.650 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.194      ; 0.958      ;
; 0.650 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.194      ; 0.958      ;
; 0.650 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.194      ; 0.958      ;
; 0.650 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.194      ; 0.958      ;
; 0.650 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.194      ; 0.958      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[20]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.198      ; 0.963      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.978      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.978      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.978      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.978      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.978      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.197      ; 0.978      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.204      ; 1.010      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.703 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]                   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.201      ; 1.018      ;
; 0.706 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[9]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.190      ; 1.010      ;
; 0.706 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.190      ; 1.010      ;
; 0.706 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[1]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.190      ; 1.010      ;
; 0.706 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.190      ; 1.010      ;
; 0.706 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.190      ; 1.010      ;
; 0.709 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle                     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.203      ; 1.026      ;
; 0.709 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.203      ; 1.026      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.191      ; 1.015      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.191      ; 1.015      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.191      ; 1.015      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.191      ; 1.015      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.191      ; 1.015      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.191      ; 1.015      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_1[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.191      ; 1.015      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura                ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.713 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]                    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.184      ; 1.011      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.186      ; 1.021      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.186      ; 1.021      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.186      ; 1.021      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.186      ; 1.021      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.186      ; 1.021      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.186      ; 1.021      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.186      ; 1.021      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.186      ; 1.021      ;
; 0.728 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.185      ; 1.027      ;
; 0.728 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.185      ; 1.027      ;
; 0.728 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.185      ; 1.027      ;
; 0.728 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.185      ; 1.027      ;
; 0.728 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_out[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.185      ; 1.027      ;
; 0.761 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin                      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.202      ; 1.077      ;
; 0.761 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_1[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.202      ; 1.077      ;
; 0.761 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_out[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.202      ; 1.077      ;
+-------+-----------------------------------------------------+-------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.622      ;
; 0.517 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.695      ;
; 0.517 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.695      ;
; 0.517 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.074      ; 0.695      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                   ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.819      ; 0.978      ;
; 0.563 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.786      ; 0.963      ;
; 0.563 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[7]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.786      ; 0.963      ;
; 0.563 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[5]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.786      ; 0.963      ;
; 0.563 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[4]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.786      ; 0.963      ;
; 0.563 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[3]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.786      ; 0.963      ;
; 0.563 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[1]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.786      ; 0.963      ;
; 0.563 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[0]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.786      ; 0.963      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.832      ; 1.015      ;
; 0.597 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|pix_count_interno_0[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.799      ; 1.010      ;
; 0.597 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[2]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.799      ; 1.010      ;
; 0.673 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; captura_pixeles:inst4|register_0[6]           ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.782      ; 1.069      ;
+-------+-----------------------------------------------------+-----------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.682 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.857      ;
; 0.697 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.872      ;
; 0.697 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.872      ;
; 0.772 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.948      ;
; 0.772 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.948      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -3.764   ; 0.125 ; -1.386   ; 0.394   ; -3.000              ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -3.448   ; 0.174 ; N/A      ; N/A     ; -1.285              ;
;  Clk_50                                                         ; -3.764   ; 0.181 ; -1.386   ; 0.394   ; -3.000              ;
;  Pix_clk                                                        ; -2.271   ; 0.217 ; -1.367   ; 0.545   ; -3.000              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.918   ; 0.182 ; -0.746   ; 0.444   ; -1.285              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.756   ; 0.174 ; -1.270   ; 0.682   ; -1.285              ;
;  divisor:inst2|clk_int                                          ; -3.162   ; 0.125 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -549.406 ; 0.0   ; -181.834 ; 0.0     ; -435.19             ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -95.389  ; 0.000 ; N/A      ; N/A     ; -42.405             ;
;  Clk_50                                                         ; -300.967 ; 0.000 ; -118.294 ; 0.000   ; -234.300            ;
;  Pix_clk                                                        ; -44.000  ; 0.000 ; -34.060  ; 0.000   ; -51.465             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -22.206  ; 0.000 ; -9.330   ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -29.798  ; 0.000 ; -20.150  ; 0.000   ; -25.700             ;
;  divisor:inst2|clk_int                                          ; -57.046  ; 0.000 ; N/A      ; N/A     ; -51.400             ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Clk_camara     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sca            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Reset_camara   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_errase     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lectura    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trigger_camara ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_SDA        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Pix_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2322     ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 43       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 294      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 2764     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Pix_clk                                                        ; Clk_50                                                         ; 0        ; 29       ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 390      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 8        ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 275      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2322     ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 43       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 294      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 2764     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Pix_clk                                                        ; Clk_50                                                         ; 0        ; 29       ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 390      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 8        ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 275      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 108      ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 29       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 108      ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 29       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 298   ; 298  ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; Constrained ;
; Clk_50                                                         ; Clk_50                                                         ; Base ; Constrained ;
; Pix_clk                                                        ; Pix_clk                                                        ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Sep  6 12:34:03 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk_50 Clk_50
    Info (332105): create_clock -period 1.000 -name Pix_clk Pix_clk
    Info (332105): create_clock -period 1.000 -name CIC_SRAM_controller_UART:inst|clk_25 CIC_SRAM_controller_UART:inst|clk_25
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int_2 Programador_controlador_block:inst5|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int Programador_controlador_block:inst5|controlador:inst|clk_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.764            -300.967 Clk_50 
    Info (332119):    -3.448             -95.389 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -3.162             -57.046 divisor:inst2|clk_int 
    Info (332119):    -2.271             -44.000 Pix_clk 
    Info (332119):    -1.918             -22.206 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.756             -29.798 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 divisor:inst2|clk_int 
    Info (332119):     0.386               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.388               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.402               0.000 Clk_50 
    Info (332119):     0.403               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.480               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.386            -118.294 Clk_50 
    Info (332119):    -1.367             -34.060 Pix_clk 
    Info (332119):    -1.270             -20.150 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.746              -9.330 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.950
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.950               0.000 Clk_50 
    Info (332119):     0.964               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.473               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.493               0.000 Pix_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -234.300 Clk_50 
    Info (332119):    -3.000             -50.545 Pix_clk 
    Info (332119):    -1.285             -51.400 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.394            -261.410 Clk_50 
    Info (332119):    -3.041             -83.519 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -2.810             -48.467 divisor:inst2|clk_int 
    Info (332119):    -1.946             -36.418 Pix_clk 
    Info (332119):    -1.644             -18.482 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.522             -25.097 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.302               0.000 divisor:inst2|clk_int 
    Info (332119):     0.339               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.340               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.353               0.000 Clk_50 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.433               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.171             -27.841 Pix_clk 
    Info (332119):    -1.120             -91.509 Clk_50 
    Info (332119):    -1.064             -16.400 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.580              -6.852 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.832               0.000 Clk_50 
    Info (332119):     0.873               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.348               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.387               0.000 Pix_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -234.300 Clk_50 
    Info (332119):    -3.000             -50.545 Pix_clk 
    Info (332119):    -1.285             -51.400 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.289             -85.969 Clk_50 
    Info (332119):    -1.215             -31.725 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.045              -8.851 divisor:inst2|clk_int 
    Info (332119):    -0.567              -5.526 Pix_clk 
    Info (332119):    -0.408              -3.213 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.318              -4.579 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 divisor:inst2|clk_int 
    Info (332119):     0.174               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.174               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.181               0.000 Clk_50 
    Info (332119):     0.182               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.217               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -0.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.222              -9.876 Clk_50 
    Info (332119):    -0.139              -1.080 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.085              -0.131 Pix_clk 
    Info (332119):     0.116               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.394               0.000 Clk_50 
    Info (332119):     0.444               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.545               0.000 Pix_clk 
    Info (332119):     0.682               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -194.329 Clk_50 
    Info (332119):    -3.000             -51.465 Pix_clk 
    Info (332119):    -1.000             -40.000 divisor:inst2|clk_int 
    Info (332119):    -1.000             -33.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Fri Sep  6 12:34:05 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


