#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\software\pango2022.1\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: DESKTOP-NTRMANG
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Jan  8 17:17:00 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/ad_9708_wave.fdc(line number: 2)] | Port da_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/ad_9708_wave.fdc(line number: 9)] | Port da_data[6] has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:clk_50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_50M
Executing : get_ports clk_50M successfully.
Executing : create_clock -name square_wave|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name square_wave|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group square_wave|clk_50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group square_wave|clk_50M successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on N3_eq0 (bmsREDXOR).
I: Constant propagation done on N3_mux0 (bmsWIDEMUX).
I: Constant propagation done on N3_eq1 (bmsREDXOR).
I: Constant propagation done on N3_eq2 (bmsREDXOR).
I: Constant propagation done on N3_mux2 (bmsWIDEMUX).
I: Constant propagation done on N3_eq3 (bmsREDXOR).
I: Constant propagation done on N3_eq4 (bmsREDXOR).
I: Constant propagation done on N3_mux4 (bmsWIDEMUX).
I: Constant propagation done on N3_eq5 (bmsREDXOR).
I: Constant propagation done on N3_eq6 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (216.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    10 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT4                      3 uses
GTP_LUT5CARRY                 9 uses
GTP_PLL_E3                    1 use

I/O ports: 10
GTP_INBUF                   1 use
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 13 of 42800 (0.03%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 13
Total Registers: 10 of 64200 (0.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 134 (0.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 332 (3.01%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 10
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                10
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'square_wave' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to square_wave_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock square_wave|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'da_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[7]' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Jan  8 17:17:02 2024
Action synthesize: Peak memory pool usage is 255 MB
