Time resolution is 1 ps
$finish called at time : 80 ns : File "C:/Users/emanessam26/Desktop/verilog/majority/majority.srcs/sim_1/new/testbench.v" Line 49
