
---------- Begin Simulation Statistics ----------
final_tick                                28958727500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    415                       # Simulator instruction rate (inst/s)
host_mem_usage                               10425836                       # Number of bytes of host memory used
host_op_rate                                      426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33777.66                       # Real time elapsed on the host
host_tick_rate                                 629875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14017706                       # Number of instructions simulated
sim_ops                                      14383951                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021276                       # Number of seconds simulated
sim_ticks                                 21275706250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.996961                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417214                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430131                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                712                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6846                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            431920                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5735                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6718                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              983                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482658                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18261                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          890                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2846166                       # Number of instructions committed
system.cpu.committedOps                       2898505                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.290738                       # CPI: cycles per instruction
system.cpu.discardedOps                         15744                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1518956                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            149805                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           791930                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3090905                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.303883                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      637                       # number of quiesce instructions executed
system.cpu.numCycles                          9365986                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       637                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1929526     66.57%     66.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3200      0.11%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 151425      5.22%     71.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                814354     28.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2898505                       # Class of committed instruction
system.cpu.quiesceCycles                     24675144                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6275081                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          696                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        729856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              265141                       # Transaction distribution
system.membus.trans_dist::ReadResp             271216                       # Transaction distribution
system.membus.trans_dist::WriteReq             100369                       # Transaction distribution
system.membus.trans_dist::WriteResp            100369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          653                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5499                       # Transaction distribution
system.membus.trans_dist::ReadExReq               255                       # Transaction distribution
system.membus.trans_dist::ReadExResp              255                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5349                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           726                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       358685                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        358685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       720263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       733964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1467203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23422438                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1089344                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000648                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025449                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088638     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     706      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1089344                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1723965704                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13997625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15613562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2662250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13100215                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1548940950                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27264750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1437696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1582948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23003136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25165606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2694483750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2226773137                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1237682000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3080321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2310241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3080321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8470882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3080321                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2310241                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5390561                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3080321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5390561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5390561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13861443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2310241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5390561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7700802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2310241                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       794333                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3104574                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2310241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7700802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       794333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10805376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       706560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       717370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22609920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       419097                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       419097    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       419097                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    903980000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1416580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1511417747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12321283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18481925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1542220954                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30803208                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30850210                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61653417                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1542220954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43171493                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18481925                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1603874372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38010880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35258368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8126464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       540672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5029888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27722887                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1490875256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    267987908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1786586050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    844007893                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    813204685                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1657212578                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27722887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2334883149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1081192593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3443798628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       342336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       343680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       342336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       342336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5349                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5370                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16090465                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        63171                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16153635                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16090465                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16090465                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16090465                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        63171                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16153635                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16987628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6071168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          654                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94862                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        47002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    794722760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       794333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2887801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             798451896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1967314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12321283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    267987908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3080321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            285356826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1967314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12368285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1062710668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3080321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       794333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2887801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1083808722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    353004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006458237000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              481677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100464                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94862                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94862                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5931                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8537878930                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1325805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15498355180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32198.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58448.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247243                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88006                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265436                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94862                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  233562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    260                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.012432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.062214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.813764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          778      3.14%      3.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          695      2.81%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          374      1.51%      7.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          282      1.14%      8.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          654      2.64%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          298      1.20%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      1.30%     13.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          358      1.45%     15.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21014     84.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24774                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1064.927711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1755.120969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     65.46%     65.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.40%     65.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      8.03%     73.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.40%     74.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     74.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      2.81%     77.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.61%     79.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     11.24%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.80%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            3      1.20%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           11      4.42%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.81%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     380.987952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    102.998152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.977319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            132     53.01%     53.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.22%     58.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      3.61%     61.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.20%     63.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.20%     64.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.40%     64.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.40%     65.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     65.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.40%     65.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.80%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           83     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16970304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6071424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16987628                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6071168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       797.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       285.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    798.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21275577375                       # Total gap between requests
system.mem_ctrls.avgGap                      59049.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16890624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        43136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5700608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 47001.964975898270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 793892517.669066786766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 794333.208092680783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2887800.728119189851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2027476.761200347682                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12321283.106641875580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 267939777.557325482368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3080320.776660468895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       264192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          654                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       988110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15439672310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19865385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37829375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61174034885                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5386851750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 353543134500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3908663250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     49405.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58441.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74963.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39405.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  93538279.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1315149.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3968470.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3817053.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15377059425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1150800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4748120575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1274                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24210711.145997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    146770657.528618                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          637    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       792625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545232875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13536504500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15422223000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1414434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1414434                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1414434                       # number of overall hits
system.cpu.icache.overall_hits::total         1414434                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5349                       # number of overall misses
system.cpu.icache.overall_misses::total          5349                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    232953125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232953125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232953125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232953125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1419783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1419783                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1419783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1419783                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003767                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003767                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003767                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003767                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43550.780520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43550.780520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43550.780520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43550.780520                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5349                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    224704375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    224704375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    224704375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    224704375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003767                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003767                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003767                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003767                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42008.669845                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42008.669845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42008.669845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42008.669845                       # average overall mshr miss latency
system.cpu.icache.replacements                   5171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1414434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1414434                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5349                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232953125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232953125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1419783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1419783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43550.780520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43550.780520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    224704375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    224704375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42008.669845                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42008.669845                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.292753                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1815057                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5171                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            351.006962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.292753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.813072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.813072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2844915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2844915                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       240342                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           240342                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       240342                       # number of overall hits
system.cpu.dcache.overall_hits::total          240342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1236                       # number of overall misses
system.cpu.dcache.overall_misses::total          1236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     90447500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     90447500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     90447500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     90447500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       241578                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       241578                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       241578                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       241578                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005116                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005116                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73177.588997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73177.588997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73177.588997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73177.588997                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          653                       # number of writebacks
system.cpu.dcache.writebacks::total               653                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     70167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     70167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     70167000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70167000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14476125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14476125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71525.993884                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71525.993884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71525.993884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71525.993884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2121.043956                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2121.043956                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54211750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54211750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72963.324361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72963.324361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51900750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51900750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14476125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14476125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71488.636364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71488.636364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21801.393072                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21801.393072                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36235750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36235750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        89847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        89847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73500.507099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73500.507099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18266250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18266250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71632.352941                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71632.352941                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3749062750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3749062750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10452.242915                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10452.242915                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        55976                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        55976                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       302709                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       302709                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3610248329                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3610248329                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11926.465117                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11926.465117                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.495127                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16901                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               982                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.210794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.495127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3836773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3836773                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28958727500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28958876250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    415                       # Simulator instruction rate (inst/s)
host_mem_usage                               10425836                       # Number of bytes of host memory used
host_op_rate                                      426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33777.75                       # Real time elapsed on the host
host_tick_rate                                 629878                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14017715                       # Number of instructions simulated
sim_ops                                      14383966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021276                       # Number of seconds simulated
sim_ticks                                 21275855000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.996073                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417216                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430137                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                713                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6848                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            431921                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5735                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6719                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              984                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482666                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18263                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          890                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2846175                       # Number of instructions committed
system.cpu.committedOps                       2898520                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.290811                       # CPI: cycles per instruction
system.cpu.discardedOps                         15751                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1518975                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            149806                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           791931                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3091095                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.303876                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      637                       # number of quiesce instructions executed
system.cpu.numCycles                          9366224                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       637                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1929534     66.57%     66.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3200      0.11%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 151431      5.22%     71.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                814354     28.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2898520                       # Class of committed instruction
system.cpu.quiesceCycles                     24675144                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6275129                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          696                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        729860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              265141                       # Transaction distribution
system.membus.trans_dist::ReadResp             271218                       # Transaction distribution
system.membus.trans_dist::WriteReq             100369                       # Transaction distribution
system.membus.trans_dist::WriteResp            100369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          654                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5500                       # Transaction distribution
system.membus.trans_dist::ReadExReq               255                       # Transaction distribution
system.membus.trans_dist::ReadExResp              255                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5349                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           728                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       358685                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        358685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       720269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       733970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1467209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124794                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23422630                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1089346                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000648                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025449                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088640     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     706      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1089346                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1723975954                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13997625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15613562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2662250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13111715                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1548940950                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27264750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1437696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1582948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23003136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25165606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2694483750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2226773137                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1237682000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3080299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2310224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3080299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8470823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3080299                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2310224                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5390524                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3080299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5390524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5390524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13861347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2310224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5390524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7700748                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2310224                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       794328                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3104552                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2310224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7700748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       794328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10805300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       706560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       717370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22609920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       419097                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       419097    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       419097                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    903980000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1416580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1511407180                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12321197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18481795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1542210172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30802992                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30849994                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61652986                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1542210172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43171191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18481795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1603863158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38010880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35258368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8126464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       540672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5029888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27722693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1490864832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    267986034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1786573560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    844001992                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    813199000                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1657200991                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27722693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2334866824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1081185033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3443774551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       342336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       343680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       342336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       342336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5349                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5370                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16090352                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        63170                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16153522                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16090352                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16090352                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16090352                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        63170                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16153522                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16987756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6071232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          655                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94863                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        47002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    794717204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       794328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2893797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             798452330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1970309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12321197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    267986034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3080299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            285357839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1970309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12368199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1062703238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3080299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       794328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2893797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1083810169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    353004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006458237000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              481682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100464                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265439                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94863                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265439                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94863                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5931                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8537878930                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1325815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15498407680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32198.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58448.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247245                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88006                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265438                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94863                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  233562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    260                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.012432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.062214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.813764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          778      3.14%      3.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          695      2.81%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          374      1.51%      7.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          282      1.14%      8.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          654      2.64%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          298      1.20%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      1.30%     13.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          358      1.45%     15.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21014     84.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24774                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1064.927711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1755.120969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     65.46%     65.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.40%     65.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      8.03%     73.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.40%     74.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     74.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      2.81%     77.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.61%     79.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     11.24%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.80%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            3      1.20%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           11      4.42%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      2.81%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     380.987952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    102.998152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.977319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            132     53.01%     53.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.22%     58.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      3.61%     61.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.20%     63.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.20%     64.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.40%     64.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.40%     65.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     65.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.40%     65.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.80%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           83     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16970432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6071424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16987756                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6071232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       797.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       285.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    798.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21275841875                       # Total gap between requests
system.mem_ctrls.avgGap                      59050.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16890624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        43136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5700608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 47001.636361969940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 793886967.174762248993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 794327.654517292045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2893796.747533765621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2027462.586109935539                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12321196.962472248822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 267937904.258136749268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3080299.240618062206                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       264192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          655                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       988110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15439672310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19865385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37881875                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61174034885                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5386851750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 353543134500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3908663250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     49405.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58441.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74963.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39378.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  93395473.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1315149.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3968470.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3817053.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15377059425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1150800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4748269325                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1274                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24210711.145997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    146770657.528618                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          637    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       792625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545232875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13536653250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15422223000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1414447                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1414447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1414447                       # number of overall hits
system.cpu.icache.overall_hits::total         1414447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5349                       # number of overall misses
system.cpu.icache.overall_misses::total          5349                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    232953125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232953125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232953125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232953125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1419796                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1419796                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1419796                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1419796                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003767                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003767                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003767                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003767                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43550.780520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43550.780520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43550.780520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43550.780520                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5349                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    224704375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    224704375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    224704375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    224704375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003767                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003767                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003767                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003767                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42008.669845                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42008.669845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42008.669845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42008.669845                       # average overall mshr miss latency
system.cpu.icache.replacements                   5171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1414447                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1414447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5349                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232953125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232953125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1419796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1419796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43550.780520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43550.780520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    224704375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    224704375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42008.669845                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42008.669845                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.292765                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4854115                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5589                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            868.512256                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.292765                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.813072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.813072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2844941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2844941                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       240346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           240346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       240346                       # number of overall hits
system.cpu.dcache.overall_hits::total          240346                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1238                       # number of overall misses
system.cpu.dcache.overall_misses::total          1238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     90567500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     90567500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     90567500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     90567500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       241584                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       241584                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       241584                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       241584                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005125                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005125                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005125                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005125                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73156.300485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73156.300485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73156.300485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73156.300485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          654                       # number of writebacks
system.cpu.dcache.writebacks::total               654                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     70284375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     70284375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     70284375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70284375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14476125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14476125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004069                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004069                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71499.872838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71499.872838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71499.872838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71499.872838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2121.043956                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2121.043956                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    983                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54331750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54331750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72928.523490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72928.523490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52018125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52018125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14476125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14476125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71453.468407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71453.468407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21801.393072                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21801.393072                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36235750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36235750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        89847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        89847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73500.507099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73500.507099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18266250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18266250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71632.352941                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71632.352941                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3749062750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3749062750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10452.242915                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10452.242915                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        55976                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        55976                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       302709                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       302709                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3610248329                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3610248329                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11926.465117                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11926.465117                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.495123                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              243156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1495                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.646154                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.495123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3836799                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3836799                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28958876250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
