
---------- Begin Simulation Statistics ----------
final_tick                               504602000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67796                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701440                       # Number of bytes of host memory used
host_op_rate                                    73312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.87                       # Real time elapsed on the host
host_tick_rate                           103618817304                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      330132                       # Number of instructions simulated
sim_ops                                        357007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.504602                       # Number of seconds simulated
sim_ticks                                504602000000                       # Number of ticks simulated
system.cpu.Branches                             43401                       # Number of branches fetched
system.cpu.committedInsts                      330132                       # Number of instructions committed
system.cpu.committedOps                        357007                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          1009204                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1009203.999998                       # Number of busy cycles
system.cpu.num_cc_register_reads              1390903                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              229631                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        29475                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                       10448                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.000002                       # Number of idle cycles
system.cpu.num_int_alu_accesses                322655                       # Number of integer alu accesses
system.cpu.num_int_insts                       322655                       # number of integer instructions
system.cpu.num_int_register_reads              554656                       # number of times the integer registers were read
system.cpu.num_int_register_writes             246083                       # number of times the integer registers were written
system.cpu.num_load_insts                      109039                       # Number of load instructions
system.cpu.num_mem_refs                        153548                       # number of memory refs
system.cpu.num_store_insts                      44509                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  22                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  6                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    204545     56.96%     56.96% # Class of executed instruction
system.cpu.op_class::IntMult                     1025      0.29%     57.24% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.24% # Class of executed instruction
system.cpu.op_class::MemRead                   109039     30.36%     87.61% # Class of executed instruction
system.cpu.op_class::MemWrite                   44509     12.39%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     359118                       # Class of executed instruction
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           73                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                419                       # Transaction distribution
system.membus.trans_dist::WritebackClean           61                       # Transaction distribution
system.membus.trans_dist::ReadExReq                74                       # Transaction distribution
system.membus.trans_dist::ReadExResp               74                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            323                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            96                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               493                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.032454                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.177383                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     477     96.75%     96.75% # Request fanout histogram
system.membus.snoop_fanout::1                      16      3.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 493                       # Request fanout histogram
system.membus.reqLayer0.occupancy              798000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1765250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             932250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              31552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20672                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 493                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             40967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 62528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        40967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            40967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                62528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.998657032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              130633                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 34                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         57                       # Number of write requests accepted
system.mem_ctrls.readBursts                       493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       57                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8083000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                17120500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16769.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35519.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       24                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      26                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  4.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   57                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     70.837607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.852767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    33.066012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95          437     93.38%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159           23      4.91%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-223            3      0.64%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-287            2      0.43%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-351            1      0.21%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-415            1      0.21%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-479            1      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    128.062485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    261.629509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  30848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   31552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  504590500000                       # Total gap between requests
system.mem_ctrls.avgGap                  917437272.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 39571.781324687574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 21561.547516656690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4565.974768233182                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           57                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10958750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6161750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7421351525000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33928.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36245.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 130199149561.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     9.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               656535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1263780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              57420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39832359840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7581785460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     187382506560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       234799864815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.316952                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 487081940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16849560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    670500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2106300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1119525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2177700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39832359840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7781642850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     187214205600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       234833742315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.384089                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 486642033750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16849560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1110406250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                    500000                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       351982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           351982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       351982                       # number of overall hits
system.cpu.icache.overall_hits::total          351982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          323                       # number of overall misses
system.cpu.icache.overall_misses::total           323                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    817500000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    817500000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    817500000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    817500000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       352305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       352305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       352305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       352305                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000917                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000917                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000917                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000917                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 2530959.752322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 2530959.752322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 2530959.752322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 2530959.752322                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           61                       # number of writebacks
system.cpu.icache.writebacks::total                61                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          323                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          323                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          323                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    353689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    353689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    353689000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    353689000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000917                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000917                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000917                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 1095012.383901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 1095012.383901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 1095012.383901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 1095012.383901                       # average overall mshr miss latency
system.cpu.icache.replacements                     61                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       351982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          351982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           323                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    817500000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    817500000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       352305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       352305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000917                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000917                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 2530959.752322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 2530959.752322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    353689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    353689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 1095012.383901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 1095012.383901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           229.750250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              352305                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               323                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1090.727554                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           1063000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   229.750250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.448731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.448731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            704933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           704933                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       150246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150246                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       150271                       # number of overall hits
system.cpu.dcache.overall_hits::total          150271                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          168                       # number of overall misses
system.cpu.dcache.overall_misses::total           168                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    398500000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    398500000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    398500000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    398500000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       150403                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       150403                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       150439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       150439                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001117                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 2538216.560510                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 2538216.560510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 2372023.809524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 2372023.809524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data          157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          168                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    173528000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    173528000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    185221000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    185221000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 1105273.885350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 1105273.885350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 1102505.952381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 1102505.952381                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       107474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          107474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    213500000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    213500000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 2572289.156627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 2572289.156627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     94460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     94460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 1138072.289157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 1138072.289157                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    185000000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    185000000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data      2500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total      2500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           74                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     79068000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79068000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 1068486.486486                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 1068486.486486                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.305556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.305556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11693000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11693000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.305556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.305556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data      1063000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total      1063000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          622                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          622                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      5000000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5000000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003205                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003205                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data      2500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total      2500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      2126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003205                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003205                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data      1063000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total      1063000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          624                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 504602000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           154.508888                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              151687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            892.276471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           5563000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   154.508888                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.150888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.150888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            303544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           303544                       # Number of data accesses

---------- End Simulation Statistics   ----------
