EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F105R8T6
#
DEF STM32F105R8T6 CR 0 10 Y Y 1 F N
F0 "CR" 2500 -350 60 H V C CNN
F1 "STM32F105R8T6" 2500 -450 60 H V C CNN
F2 "LQFP-64" 2500 -510 60 H I C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 LQFP-64
 LQFP-64-M
 LQFP-64-L
$ENDFPLIST
DRAW
X VBAT 1 1600 500 300 D 59 59 1 0 B
X PC13-TAMPER-RTC 2 4200 -4900 300 L 59 59 1 0 B
X PC14-OSC32_IN 3 0 -1000 300 R 59 59 1 0 B
X PC15-OSC32_OUT 4 0 -1200 300 R 59 59 1 0 B
X OSC_IN 5 0 -400 300 R 59 59 1 0 B
X OSC_OUT 6 0 -600 300 R 59 59 1 0 B
X NRST 7 0 0 300 R 59 59 1 0 B
X PC0 8 4200 -3600 300 L 59 59 1 0 B
X PC1 9 4200 -3700 300 L 59 59 1 0 B
X PC2 10 4200 -3800 300 L 59 59 1 0 B
X PA4___SPI1_NSS/DAC_OUT1/USART2_CK/ADC12_IN4___SPI3_NSS/I2S3_WS 20 4200 -400 300 L 59 59 1 0 B
X PB11 30 4200 -3000 300 L 59 59 1 0 B
X PC9 40 4200 -4500 300 L 59 59 1 0 B
X JTI___SPI3_NSS/I2S3_WS___TIM2_CH1_ETR/PA15/SPI1_NSS 50 4200 -1500 300 L 59 59 1 0 B
X BOOT0 60 0 -1600 300 R 59 59 1 0 I
X PC3 11 4200 -3900 300 L 59 59 1 0 B
X PA5___SPI1_SCK/DAC_OUT2/SDC12_IN5 21 4200 -500 300 L 59 59 1 0 B
X VSS_1 31 2400 -5800 300 U 59 59 1 0 W
X PA8___USART1_CK/OTG_FS_SOF/TIM1_CH1/MCO 41 4200 -800 300 L 59 59 1 0 B
X PC10 51 4200 -4600 300 L 59 59 1 0 B
X PB8 61 4200 -2700 300 L 59 59 1 0 B
X VSSA 12 2000 -5800 300 U 59 59 1 0 W
X PA6___SPI1_MISO/ADC12_IN6/TIM3_CH1___TIM1_BKIN 22 4200 -600 300 L 59 59 1 0 B
X VDD_1 32 2400 500 300 D 59 59 1 0 W
X PA9___USART1_TX/TIM1_CH2/OTG_FS_VBUS 42 4200 -900 300 L 59 59 1 0 B
X PC11 52 4200 -4700 300 L 59 59 1 0 B
X PB9 62 4200 -2800 300 L 59 59 1 0 B
X VDDA 13 2000 500 300 D 59 59 1 0 W
X PA7___SPI1_MOSI/ADC12_IN7/TIM3_CH2/ETH_MII_CRS_DV___TIM1_CH1N 23 4200 -700 300 L 59 59 1 0 B
X PB12 33 4200 -3100 300 L 59 59 1 0 B
X PA10___USART1_RX/TIM1_CH3/OTG_FS_ID 43 4200 -1000 300 L 59 59 1 0 B
X PC12 53 4200 -4800 300 L 59 59 1 0 B
X VSS_3 63 2800 -5800 300 U 59 59 1 0 W
X PA0___WKUP/USART2_CTS/ADC12_IN0/TIM2_CH1/ETR-TIM5_CH1/ETH_MII_CRS_WKUP 14 4200 0 300 L 59 59 1 0 B
X PC4 24 4200 -4000 300 L 59 59 1 0 B
X PB13 34 4200 -3200 300 L 59 59 1 0 B
X PA11___USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM 44 4200 -1100 300 L 59 59 1 0 B
X PD2 54 4200 -5300 300 L 59 59 1 0 B
X VDD_3 64 2800 500 300 D 59 59 1 0 W
X PA1___USART2_RTS/ADC12_IN1/TIM5_CH2/TIM2_CH2/ETH_MII_RX_CLK/ETH_RMII_REF_CLK 15 4200 -100 300 L 59 59 1 0 B
X PC5 25 4200 -4100 300 L 59 59 1 0 B
X PB14 35 4200 -3300 300 L 59 59 1 0 B
X PA12__USART1_RTS/OTG_FS_DP/CAN1_TX/TIM1_ETR 45 4200 -1200 300 L 59 59 1 0 B
X PB3 55 4200 -2200 300 L 59 59 1 0 B
X PA2__USART2_TX/TIM5_CH3/ADC12_IN2/TIM2_CH3/ETH_MII/MDIO/ETH_RMII_MDIO 16 4200 -200 300 L 59 59 1 0 B
X PB0 26 4200 -1900 300 L 59 59 1 0 B
X PB15 36 4200 -3400 300 L 59 59 1 0 B
X JTMS-SWDIO___PA13 46 4200 -1300 300 L 59 59 1 0 B
X PB4 56 4200 -2300 300 L 59 59 1 0 B
X PA3___USART2_RX/TIM5_CH4/ADC12_IN3/TIM2_CH4/ETH_MII_COL 17 4200 -300 300 L 59 59 1 0 B
X PB1 27 4200 -2000 300 L 59 59 1 0 B
X PC6 37 4200 -4200 300 L 59 59 1 0 B
X VSS_2 47 2600 -5800 300 U 59 59 1 0 W
X PB5 57 4200 -2400 300 L 59 59 1 0 B
X VSS_4 18 3000 -5800 300 U 59 59 1 0 W
X PB2 28 4200 -2100 300 L 59 59 1 0 B
X PC7 38 4200 -4300 300 L 59 59 1 0 B
X VDD_2 48 2600 500 300 D 59 59 1 0 W
X PB6 58 4200 -2500 300 L 59 59 1 0 B
X VDD_4 19 3000 500 300 D 59 59 1 0 W
X PB10 29 4200 -2900 300 L 59 59 1 0 B
X PC8 39 4200 -4400 300 L 59 59 1 0 B
X JTCK-SQCLK___PA14 49 4200 -1400 300 L 59 59 1 0 B
X PB7 59 4200 -2600 300 L 59 59 1 0 B
S 300 200 3900 -5500 0 1 0 N
ENDDRAW
ENDDEF
#
#End Library
