

================================================================
== Vivado HLS Report for 'idct_col'
================================================================
* Date:           Tue May 26 00:26:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.664|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col_addr = getelementptr [100 x i32]* %col, i64 0, i64 0" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:24]   --->   Operation 5 'getelementptr' 'col_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col_addr_7 = getelementptr [100 x i32]* %col, i64 0, i64 56" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:82]   --->   Operation 6 'getelementptr' 'col_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:89]   --->   Operation 7 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 8 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_7, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:90]   --->   Operation 8 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%col_addr_3 = getelementptr [100 x i32]* %col, i64 0, i64 48" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:49]   --->   Operation 9 'getelementptr' 'col_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%col_addr_4 = getelementptr [100 x i32]* %col, i64 0, i64 8" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:56]   --->   Operation 10 'getelementptr' 'col_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_4, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:91]   --->   Operation 11 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 12 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_3, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:92]   --->   Operation 12 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%col_addr_1 = getelementptr [100 x i32]* %col, i64 0, i64 16" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:35]   --->   Operation 13 'getelementptr' 'col_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%col_addr_6 = getelementptr [100 x i32]* %col, i64 0, i64 40" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:75]   --->   Operation 14 'getelementptr' 'col_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_1, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:93]   --->   Operation 15 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 16 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_6, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:94]   --->   Operation 16 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %col) nounwind, !map !55"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @idct_col_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%col_addr_2 = getelementptr [100 x i32]* %col, i64 0, i64 32" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:42]   --->   Operation 19 'getelementptr' 'col_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%col_addr_5 = getelementptr [100 x i32]* %col, i64 0, i64 24" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:68]   --->   Operation 20 'getelementptr' 'col_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_5, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:95]   --->   Operation 21 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 22 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_2, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:96]   --->   Operation 22 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:97]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('col_addr', extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:24) [3]  (0 ns)
	'store' operation ('store_ln89', extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:89) of constant 0 on array 'col' [12]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('col_addr_3', extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:49) [7]  (0 ns)
	'store' operation ('store_ln92', extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:92) of constant 0 on array 'col' [15]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('col_addr_1', extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:35) [5]  (0 ns)
	'store' operation ('store_ln93', extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:93) of constant 0 on array 'col' [16]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('col_addr_2', extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:42) [6]  (0 ns)
	'store' operation ('store_ln96', extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:96) of constant 0 on array 'col' [19]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
