// Seed: 2823256698
module module_0;
  always id_1 <= #1 1;
  reg id_2;
  always id_2 <= id_2 == ~1'h0;
  assign id_2 = 1;
  wire id_3;
  reg  id_4 = 1;
  assign id_1 = 1 || 1;
  wire id_5 = 1;
  id_6(
      id_4, id_2
  );
  assign id_5 = !id_4;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    output wire id_4,
    input supply1 id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  wire id_8;
endmodule
