INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:32:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 buffer70/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer130/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.818ns (15.758%)  route 4.373ns (84.242%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2337, unset)         0.508     0.508    buffer70/control/clk
                         FDRE                                         r  buffer70/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer70/control/outputValid_reg/Q
                         net (fo=37, unplaced)        0.576     1.310    buffer70/control/outputValid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.429 r  buffer70/control/transmitValue_i_4__32/O
                         net (fo=4, unplaced)         0.246     1.675    buffer134/fifo/cond_br22_falseOut_valid
                         LUT6 (Prop_lut6_I2_O)        0.043     1.718 r  buffer134/fifo/transmitValue_i_4__31/O
                         net (fo=8, unplaced)         0.282     2.000    buffer72/control/cond_br25_falseOut_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     2.043 r  buffer72/control/dataReg[0]_i_2__4/O
                         net (fo=7, unplaced)         0.279     2.322    buffer232/fifo/cond_br27_falseOut_valid
                         LUT3 (Prop_lut3_I1_O)        0.043     2.365 r  buffer232/fifo/fullReg_i_2__31/O
                         net (fo=10, unplaced)        0.287     2.652    control_merge11/fork_valid/generateBlocks[1].regblock/tehbOut_valid_11
                         LUT6 (Prop_lut6_I3_O)        0.043     2.695 r  control_merge11/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__99/O
                         net (fo=9, unplaced)         0.285     2.980    control_merge11/tehb/control/outs_reg[4]
                         LUT4 (Prop_lut4_I2_O)        0.043     3.023 r  control_merge11/tehb/control/fullReg_i_2__29/O
                         net (fo=14, unplaced)        0.273     3.296    control_merge11/tehb/control/p_2_in_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.339 r  control_merge11/tehb/control/G_storeEn_INST_0_i_4/O
                         net (fo=3, unplaced)         0.262     3.601    fork73/control/generateBlocks[1].regblock/buffer95_outs_valid
                         LUT6 (Prop_lut6_I2_O)        0.043     3.644 f  fork73/control/generateBlocks[1].regblock/G_storeAddr[6]_INST_0_i_1/O
                         net (fo=52, unplaced)        0.327     3.971    fork88/control/generateBlocks[1].regblock/store5_dataToMem_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.014 f  fork88/control/generateBlocks[1].regblock/join_inputs/Head[0]_i_2__4/O
                         net (fo=5, unplaced)         0.272     4.286    fork83/control/generateBlocks[4].regblock/buffer202_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     4.329 r  fork83/control/generateBlocks[4].regblock/transmitValue_i_2__20/O
                         net (fo=2, unplaced)         0.716     5.045    fork83/control/generateBlocks[5].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     5.088 r  fork83/control/generateBlocks[5].regblock/transmitValue_i_3__7/O
                         net (fo=13, unplaced)        0.294     5.382    fork82/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     5.425 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__6/O
                         net (fo=5, unplaced)         0.274     5.699    buffer130/E[0]
                         FDRE                                         r  buffer130/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2337, unset)         0.483     7.683    buffer130/clk
                         FDRE                                         r  buffer130/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.455    buffer130/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.756    




