Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.FIR_subblock
Compiling module xil_defaultlib.FIR_subblock_0
Compiling module xil_defaultlib.FIR_subblock_1
Compiling module xil_defaultlib.FIR_subblock_2
Compiling module xil_defaultlib.FIR_subblock_3
Compiling module xil_defaultlib.FIR_subblock_4
Compiling module xil_defaultlib.FIR_subblock_5
Compiling module xil_defaultlib.FIR_subblock_6
Compiling module xil_defaultlib.FIR_subblock_7
Compiling module xil_defaultlib.FIR_subblock_8
Compiling module xil_defaultlib.FIR_subblock_9
Compiling module xil_defaultlib.FIR_subblock_10
Compiling module xil_defaultlib.FIR_subblock_11
Compiling module xil_defaultlib.FIR_subblock_12
Compiling module xil_defaultlib.FIR_subblock_13
Compiling module xil_defaultlib.FIR_subblock_14
Compiling module xil_defaultlib.FIR_subblock_15
Compiling module xil_defaultlib.FIR
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_synth
