#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c333d482b0 .scope module, "tb_custom_mup" "tb_custom_mup" 2 546;
 .timescale 0 0;
v0x55c333dbb660_0 .net "ALUOut_out", 15 0, L_0x55c333dc11c0;  1 drivers
v0x55c333dbb770_0 .net "PC_out", 15 0, L_0x55c333dc13a0;  1 drivers
v0x55c333dbb840_0 .var "PC_rst", 0 0;
v0x55c333dbb960_0 .var "clk", 0 0;
v0x55c333dbba00_0 .net "cont_out", 13 0, L_0x55c333dc0e30;  1 drivers
v0x55c333dbbaf0_0 .net "instr_out", 15 0, L_0x55c333dc0800;  1 drivers
v0x55c333dbbb90_0 .net "regA_out", 15 0, L_0x55c333dc1580;  1 drivers
v0x55c333dbbc60_0 .net "regB_out", 15 0, L_0x55c333dc1640;  1 drivers
v0x55c333dbbd30_0 .net "regC_out", 15 0, L_0x55c333dc17f0;  1 drivers
v0x55c333dbbe00_0 .var "rst", 0 0;
S_0x55c333d47f30 .scope module, "first_insta" "processor" 2 553, 2 1 0, S_0x55c333d482b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "cont_out"
    .port_info 1 /OUTPUT 16 "ALUOut_out"
    .port_info 2 /OUTPUT 16 "regA_out"
    .port_info 3 /OUTPUT 16 "regB_out"
    .port_info 4 /OUTPUT 16 "regC_out"
    .port_info 5 /OUTPUT 16 "PC_out"
    .port_info 6 /OUTPUT 16 "instr_out"
    .port_info 7 /INPUT 1 "rst"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "PC_rst"
L_0x55c333d4b710 .functor OR 1, L_0x55c333dbbfa0, L_0x55c333dbc200, C4<0>, C4<0>;
L_0x55c333dbc660 .functor OR 1, L_0x55c333d4b710, L_0x55c333dbc4b0, C4<0>, C4<0>;
L_0x55c333dbc9e0 .functor OR 1, L_0x55c333dbc660, L_0x55c333dbc8a0, C4<0>, C4<0>;
L_0x55c333dbcd80 .functor OR 1, L_0x55c333dbc9e0, L_0x55c333dbcbe0, C4<0>, C4<0>;
L_0x55c333dbd0c0 .functor OR 1, L_0x55c333dbcd80, L_0x55c333dbcf10, C4<0>, C4<0>;
L_0x55c333dbd050 .functor OR 1, L_0x55c333dbd0c0, L_0x55c333dbd270, C4<0>, C4<0>;
L_0x55c333dbd780 .functor OR 1, L_0x55c333dbd050, L_0x55c333dbd5b0, C4<0>, C4<0>;
L_0x55c333dbdd50 .functor OR 1, L_0x55c333dbd930, L_0x55c333dbdb60, C4<0>, C4<0>;
L_0x55c333dbe670 .functor NOT 1, L_0x55c333dbe4f0, C4<0>, C4<0>, C4<0>;
L_0x55c333dbf320 .functor OR 1, L_0x55c333dbee80, L_0x55c333dbf1b0, C4<0>, C4<0>;
L_0x55c333dc0320 .functor AND 1, v0x55c333db0390_0, v0x55c333dadf70_0, C4<1>, C4<1>;
L_0x55c333dc0790 .functor NOT 1, v0x55c333dadf70_0, C4<0>, C4<0>, C4<0>;
L_0x55c333dc0870 .functor AND 1, v0x55c333db0390_0, L_0x55c333dc0790, C4<1>, C4<1>;
L_0x55c333dc11c0 .functor BUFZ 16, v0x55c333db55d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c333dc0800 .functor BUFZ 16, v0x55c333db5a20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c333dc13a0 .functor BUFZ 16, v0x55c333daee60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c333dc1580 .functor BUFZ 16, v0x55c333dbb220_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c333dc1640 .functor BUFZ 16, v0x55c333dbb2e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55c333dc17f0 .functor BUFZ 16, v0x55c333dbb380_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c333db54a0_0 .net "ALUOp", 2 0, v0x55c333dafd70_0;  1 drivers
v0x55c333db55d0_0 .var "ALUOut", 15 0;
v0x55c333db5690_0 .net "ALUOut_out", 15 0, L_0x55c333dc11c0;  alias, 1 drivers
v0x55c333db5730_0 .net "ALUSrcA", 0 0, v0x55c333dafe50_0;  1 drivers
v0x55c333db5820_0 .net "ALUSrcB", 1 0, v0x55c333dafef0_0;  1 drivers
v0x55c333db5980_0 .net "ALUZero", 0 0, v0x55c333dadf70_0;  1 drivers
v0x55c333db5a20_0 .var "IR", 15 0;
v0x55c333db5ae0_0 .net "IRWrite", 0 0, v0x55c333daffc0_0;  1 drivers
v0x55c333db5b80_0 .net "IorD", 0 0, v0x55c333db0060_0;  1 drivers
v0x55c333db5cb0_0 .var "MDR", 15 0;
v0x55c333db5d50_0 .net "MUX_Control_To_Read_Reg1", 1 0, L_0x55c333dbdfa0;  1 drivers
v0x55c333db5e20_0 .net "MemRead", 0 0, v0x55c333db0170_0;  1 drivers
v0x55c333db5ec0_0 .net "MemWrite", 0 0, v0x55c333db0230_0;  1 drivers
v0x55c333db5f60_0 .net "PCControl", 0 0, L_0x55c333dc0a20;  1 drivers
v0x55c333db6000_0 .net "PCSrc", 0 0, v0x55c333db02f0_0;  1 drivers
v0x55c333db60f0_0 .net "PCWrite", 0 0, v0x55c333db0390_0;  1 drivers
v0x55c333db6190_0 .net "PC_out", 15 0, L_0x55c333dc13a0;  alias, 1 drivers
v0x55c333db6230_0 .net "PC_rst", 0 0, v0x55c333dbb840_0;  1 drivers
v0x55c333db6300_0 .net "RegDst", 0 0, v0x55c333db0430_0;  1 drivers
v0x55c333db63a0_0 .net "RegWrite", 0 0, v0x55c333db04f0_0;  1 drivers
v0x55c333db6490_0 .net *"_s1", 3 0, L_0x55c333dbbea0;  1 drivers
v0x55c333db6530_0 .net *"_s10", 0 0, L_0x55c333dbc200;  1 drivers
v0x55c333db65d0_0 .net *"_s107", 3 0, L_0x55c333dbec70;  1 drivers
L_0x7f31a17413c0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55c333db66b0_0 .net/2u *"_s108", 3 0, L_0x7f31a17413c0;  1 drivers
v0x55c333db6790_0 .net *"_s110", 0 0, L_0x55c333dbee80;  1 drivers
v0x55c333db6850_0 .net *"_s113", 3 0, L_0x55c333dbeff0;  1 drivers
L_0x7f31a1741408 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x55c333db6930_0 .net/2u *"_s114", 3 0, L_0x7f31a1741408;  1 drivers
v0x55c333db6a10_0 .net *"_s116", 0 0, L_0x55c333dbf1b0;  1 drivers
v0x55c333db6ad0_0 .net *"_s118", 0 0, L_0x55c333dbf320;  1 drivers
v0x55c333db6b90_0 .net *"_s12", 0 0, L_0x55c333d4b710;  1 drivers
L_0x7f31a1741450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c333db6c50_0 .net/2u *"_s120", 1 0, L_0x7f31a1741450;  1 drivers
v0x55c333db6d30_0 .net *"_s123", 3 0, L_0x55c333dbf490;  1 drivers
L_0x7f31a1741498 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55c333db6e10_0 .net/2u *"_s124", 3 0, L_0x7f31a1741498;  1 drivers
v0x55c333db6ef0_0 .net *"_s126", 0 0, L_0x55c333dbf090;  1 drivers
L_0x7f31a17414e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55c333db6fb0_0 .net/2u *"_s128", 1 0, L_0x7f31a17414e0;  1 drivers
L_0x7f31a1741528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c333db7090_0 .net/2u *"_s130", 1 0, L_0x7f31a1741528;  1 drivers
v0x55c333db7170_0 .net *"_s132", 1 0, L_0x55c333dbf660;  1 drivers
v0x55c333db7250_0 .net *"_s143", 3 0, L_0x55c333dbffd0;  1 drivers
L_0x7f31a1741570 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55c333db7330_0 .net/2u *"_s144", 3 0, L_0x7f31a1741570;  1 drivers
v0x55c333db7410_0 .net *"_s146", 0 0, L_0x55c333dc0070;  1 drivers
v0x55c333db74d0_0 .net *"_s148", 0 0, L_0x55c333dc0320;  1 drivers
v0x55c333db75b0_0 .net *"_s15", 3 0, L_0x55c333dbc410;  1 drivers
v0x55c333db7690_0 .net *"_s151", 3 0, L_0x55c333dc0430;  1 drivers
L_0x7f31a17415b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55c333db7770_0 .net/2u *"_s152", 3 0, L_0x7f31a17415b8;  1 drivers
v0x55c333db7850_0 .net *"_s154", 0 0, L_0x55c333dc04d0;  1 drivers
v0x55c333db7910_0 .net *"_s156", 0 0, L_0x55c333dc0790;  1 drivers
v0x55c333db79f0_0 .net *"_s158", 0 0, L_0x55c333dc0870;  1 drivers
L_0x7f31a17410a8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55c333db7ad0_0 .net/2u *"_s16", 3 0, L_0x7f31a17410a8;  1 drivers
v0x55c333db7bb0_0 .net *"_s160", 0 0, L_0x55c333dc0930;  1 drivers
v0x55c333db7c90_0 .net *"_s18", 0 0, L_0x55c333dbc4b0;  1 drivers
L_0x7f31a1741018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c333db7d50_0 .net/2u *"_s2", 3 0, L_0x7f31a1741018;  1 drivers
v0x55c333db7e30_0 .net *"_s20", 0 0, L_0x55c333dbc660;  1 drivers
v0x55c333db7ef0_0 .net *"_s23", 3 0, L_0x55c333dbc770;  1 drivers
L_0x7f31a17410f0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x55c333db7fd0_0 .net/2u *"_s24", 3 0, L_0x7f31a17410f0;  1 drivers
v0x55c333db80b0_0 .net *"_s26", 0 0, L_0x55c333dbc8a0;  1 drivers
v0x55c333db8170_0 .net *"_s28", 0 0, L_0x55c333dbc9e0;  1 drivers
v0x55c333db8230_0 .net *"_s31", 3 0, L_0x55c333dbcaf0;  1 drivers
L_0x7f31a1741138 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x55c333db8310_0 .net/2u *"_s32", 3 0, L_0x7f31a1741138;  1 drivers
v0x55c333db83f0_0 .net *"_s34", 0 0, L_0x55c333dbcbe0;  1 drivers
v0x55c333db84b0_0 .net *"_s36", 0 0, L_0x55c333dbcd80;  1 drivers
v0x55c333db8570_0 .net *"_s39", 3 0, L_0x55c333dbce70;  1 drivers
v0x55c333db8650_0 .net *"_s4", 0 0, L_0x55c333dbbfa0;  1 drivers
L_0x7f31a1741180 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55c333db8710_0 .net/2u *"_s40", 3 0, L_0x7f31a1741180;  1 drivers
v0x55c333db87f0_0 .net *"_s42", 0 0, L_0x55c333dbcf10;  1 drivers
v0x55c333db88b0_0 .net *"_s44", 0 0, L_0x55c333dbd0c0;  1 drivers
v0x55c333db8d80_0 .net *"_s47", 3 0, L_0x55c333dbd1d0;  1 drivers
L_0x7f31a17411c8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55c333db8e60_0 .net/2u *"_s48", 3 0, L_0x7f31a17411c8;  1 drivers
v0x55c333db8f40_0 .net *"_s50", 0 0, L_0x55c333dbd270;  1 drivers
v0x55c333db9000_0 .net *"_s52", 0 0, L_0x55c333dbd050;  1 drivers
v0x55c333db90c0_0 .net *"_s55", 3 0, L_0x55c333dbd510;  1 drivers
L_0x7f31a1741210 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55c333db91a0_0 .net/2u *"_s56", 3 0, L_0x7f31a1741210;  1 drivers
v0x55c333db9280_0 .net *"_s58", 0 0, L_0x55c333dbd5b0;  1 drivers
v0x55c333db9340_0 .net *"_s60", 0 0, L_0x55c333dbd780;  1 drivers
L_0x7f31a1741258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c333db9400_0 .net/2u *"_s62", 1 0, L_0x7f31a1741258;  1 drivers
v0x55c333db94e0_0 .net *"_s65", 3 0, L_0x55c333dbd890;  1 drivers
L_0x7f31a17412a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55c333db95c0_0 .net/2u *"_s66", 3 0, L_0x7f31a17412a0;  1 drivers
v0x55c333db96a0_0 .net *"_s68", 0 0, L_0x55c333dbd930;  1 drivers
v0x55c333db9760_0 .net *"_s7", 3 0, L_0x55c333dbc110;  1 drivers
v0x55c333db9840_0 .net *"_s71", 3 0, L_0x55c333dbdac0;  1 drivers
L_0x7f31a17412e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55c333db9920_0 .net/2u *"_s72", 3 0, L_0x7f31a17412e8;  1 drivers
v0x55c333db9a00_0 .net *"_s74", 0 0, L_0x55c333dbdb60;  1 drivers
v0x55c333db9ac0_0 .net *"_s76", 0 0, L_0x55c333dbdd50;  1 drivers
L_0x7f31a1741330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c333db9b80_0 .net/2u *"_s78", 1 0, L_0x7f31a1741330;  1 drivers
L_0x7f31a1741060 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x55c333db9c60_0 .net/2u *"_s8", 3 0, L_0x7f31a1741060;  1 drivers
L_0x7f31a1741378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55c333db9d40_0 .net/2u *"_s80", 1 0, L_0x7f31a1741378;  1 drivers
v0x55c333db9e20_0 .net *"_s82", 1 0, L_0x55c333dbda20;  1 drivers
v0x55c333db9f00_0 .net *"_s93", 0 0, L_0x55c333dbe4f0;  1 drivers
v0x55c333db9fe0_0 .net "clk", 0 0, v0x55c333dbb960_0;  1 drivers
v0x55c333dba080_0 .net "cont_out", 13 0, L_0x55c333dc0e30;  alias, 1 drivers
v0x55c333dba160_0 .net "data", 15 0, v0x55c333db11c0_0;  1 drivers
v0x55c333dba220_0 .net "extended_imm_data", 15 0, v0x55c333db52a0_0;  1 drivers
v0x55c333dba2c0_0 .net "input_to_ALUSrcA", 15 0, v0x55c333db4ad0_0;  1 drivers
v0x55c333dba3d0_0 .net "input_to_ALUSrcB", 15 0, v0x55c333d400d0_0;  1 drivers
v0x55c333dba4e0_0 .net "input_to_PC_from_ALU", 15 0, v0x55c333dae9e0_0;  1 drivers
v0x55c333dba5f0_0 .net "input_to_read_reg1", 3 0, v0x55c333db2250_0;  1 drivers
v0x55c333dba700_0 .net "input_to_read_reg3", 3 0, v0x55c333db29b0_0;  1 drivers
v0x55c333dba810_0 .net "input_to_regA", 15 0, v0x55c333db3ce0_0;  1 drivers
v0x55c333dba8d0_0 .net "input_to_regB", 15 0, v0x55c333db3db0_0;  1 drivers
v0x55c333dba970_0 .net "input_to_regC", 15 0, v0x55c333db3e90_0;  1 drivers
v0x55c333dbaa60_0 .net "input_to_write_data", 15 0, v0x55c333db36c0_0;  1 drivers
v0x55c333dbab70_0 .net "input_to_write_reg", 3 0, v0x55c333db3020_0;  1 drivers
v0x55c333dbac80_0 .net "instr_out", 15 0, L_0x55c333dc0800;  alias, 1 drivers
v0x55c333dbad60_0 .net "instruction", 15 0, v0x55c333db1960_0;  1 drivers
v0x55c333dbae20_0 .net "output_from_ALU", 15 0, v0x55c333d4a590_0;  1 drivers
v0x55c333dbaec0_0 .net "output_from_PC", 15 0, v0x55c333daee60_0;  1 drivers
v0x55c333dbaf80_0 .net "regA_out", 15 0, L_0x55c333dc1580;  alias, 1 drivers
v0x55c333dbb060_0 .net "regB_out", 15 0, L_0x55c333dc1640;  alias, 1 drivers
v0x55c333dbb140_0 .net "regC_out", 15 0, L_0x55c333dc17f0;  alias, 1 drivers
v0x55c333dbb220_0 .var "reg_A", 15 0;
v0x55c333dbb2e0_0 .var "reg_B", 15 0;
v0x55c333dbb380_0 .var "reg_C", 15 0;
v0x55c333dbb420_0 .net "rst", 0 0, v0x55c333dbbe00_0;  1 drivers
v0x55c333dbb4c0_0 .net "select_to_imm_data", 1 0, L_0x55c333dbf960;  1 drivers
L_0x55c333dbbea0 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbbfa0 .cmp/eq 4, L_0x55c333dbbea0, L_0x7f31a1741018;
L_0x55c333dbc110 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbc200 .cmp/eq 4, L_0x55c333dbc110, L_0x7f31a1741060;
L_0x55c333dbc410 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbc4b0 .cmp/eq 4, L_0x55c333dbc410, L_0x7f31a17410a8;
L_0x55c333dbc770 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbc8a0 .cmp/eq 4, L_0x55c333dbc770, L_0x7f31a17410f0;
L_0x55c333dbcaf0 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbcbe0 .cmp/eq 4, L_0x55c333dbcaf0, L_0x7f31a1741138;
L_0x55c333dbce70 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbcf10 .cmp/eq 4, L_0x55c333dbce70, L_0x7f31a1741180;
L_0x55c333dbd1d0 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbd270 .cmp/eq 4, L_0x55c333dbd1d0, L_0x7f31a17411c8;
L_0x55c333dbd510 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbd5b0 .cmp/eq 4, L_0x55c333dbd510, L_0x7f31a1741210;
L_0x55c333dbd890 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbd930 .cmp/eq 4, L_0x55c333dbd890, L_0x7f31a17412a0;
L_0x55c333dbdac0 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbdb60 .cmp/eq 4, L_0x55c333dbdac0, L_0x7f31a17412e8;
L_0x55c333dbda20 .functor MUXZ 2, L_0x7f31a1741378, L_0x7f31a1741330, L_0x55c333dbdd50, C4<>;
L_0x55c333dbdfa0 .functor MUXZ 2, L_0x55c333dbda20, L_0x7f31a1741258, L_0x55c333dbd780, C4<>;
L_0x55c333dbe240 .part v0x55c333db5a20_0, 8, 4;
L_0x55c333dbe2e0 .part v0x55c333db5a20_0, 8, 2;
L_0x55c333dbe450 .part v0x55c333db5a20_0, 4, 4;
L_0x55c333dbe4f0 .part v0x55c333db5a20_0, 14, 1;
L_0x55c333dbe730 .part v0x55c333db5a20_0, 8, 4;
L_0x55c333dbe7d0 .part v0x55c333db5a20_0, 10, 2;
L_0x55c333dbe960 .part v0x55c333db5a20_0, 8, 4;
L_0x55c333dbea00 .part v0x55c333db5a20_0, 10, 2;
L_0x55c333dbeba0 .part v0x55c333db5a20_0, 0, 4;
L_0x55c333dbec70 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbee80 .cmp/eq 4, L_0x55c333dbec70, L_0x7f31a17413c0;
L_0x55c333dbeff0 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbf1b0 .cmp/eq 4, L_0x55c333dbeff0, L_0x7f31a1741408;
L_0x55c333dbf490 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dbf090 .cmp/eq 4, L_0x55c333dbf490, L_0x7f31a1741498;
L_0x55c333dbf660 .functor MUXZ 2, L_0x7f31a1741528, L_0x7f31a17414e0, L_0x55c333dbf090, C4<>;
L_0x55c333dbf960 .functor MUXZ 2, L_0x55c333dbf660, L_0x7f31a1741450, L_0x55c333dbf320, C4<>;
L_0x55c333dbfb40 .part v0x55c333db5a20_0, 0, 8;
L_0x55c333dbfd30 .part v0x55c333db5a20_0, 0, 8;
L_0x55c333dbfdd0 .part v0x55c333db5a20_0, 0, 12;
L_0x55c333dbffd0 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dc0070 .cmp/eq 4, L_0x55c333dbffd0, L_0x7f31a1741570;
L_0x55c333dc0430 .part v0x55c333db5a20_0, 12, 4;
L_0x55c333dc04d0 .cmp/eq 4, L_0x55c333dc0430, L_0x7f31a17415b8;
L_0x55c333dc0930 .functor MUXZ 1, v0x55c333db0390_0, L_0x55c333dc0870, L_0x55c333dc04d0, C4<>;
L_0x55c333dc0a20 .functor MUXZ 1, L_0x55c333dc0930, L_0x55c333dc0320, L_0x55c333dc0070, C4<>;
L_0x55c333dc0d90 .part v0x55c333db5a20_0, 12, 4;
LS_0x55c333dc0e30_0_0 .concat [ 1 1 3 2], v0x55c333db04f0_0, v0x55c333db0430_0, v0x55c333dafd70_0, v0x55c333dafef0_0;
LS_0x55c333dc0e30_0_4 .concat [ 1 1 1 1], v0x55c333dafe50_0, v0x55c333daffc0_0, v0x55c333db0230_0, v0x55c333db0170_0;
LS_0x55c333dc0e30_0_8 .concat [ 1 1 1 0], v0x55c333db0060_0, v0x55c333db02f0_0, v0x55c333db0390_0;
L_0x55c333dc0e30 .concat [ 7 4 3 0], LS_0x55c333dc0e30_0_0, LS_0x55c333dc0e30_0_4, LS_0x55c333dc0e30_0_8;
S_0x55c333d47bb0 .scope module, "module10" "mux_4x1" 2 56, 2 175 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
    .port_info 4 /INPUT 16 "d2"
v0x55c333d48d50_0 .net "d0", 15 0, v0x55c333dbb2e0_0;  1 drivers
v0x55c333d2edf0_0 .net "d1", 15 0, v0x55c333db52a0_0;  alias, 1 drivers
v0x55c333d2f2a0_0 .net "d2", 15 0, v0x55c333db52a0_0;  alias, 1 drivers
v0x55c333d1e670_0 .net "s", 1 0, v0x55c333dafef0_0;  alias, 1 drivers
v0x55c333d400d0_0 .var "y", 15 0;
E_0x55c333cd5d80 .event edge, v0x55c333d1e670_0, v0x55c333d48d50_0, v0x55c333d2edf0_0, v0x55c333d2edf0_0;
S_0x55c333dadca0 .scope module, "module11" "alu" 2 57, 2 295 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inA"
    .port_info 1 /INPUT 16 "inB"
    .port_info 2 /INPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 16 "ALUOut"
    .port_info 4 /OUTPUT 1 "Zero"
v0x55c333d4a4f0_0 .net "ALUOp", 2 0, v0x55c333dafd70_0;  alias, 1 drivers
v0x55c333d4a590_0 .var "ALUOut", 15 0;
v0x55c333dadf70_0 .var "Zero", 0 0;
v0x55c333dae010_0 .var "func_field", 3 0;
v0x55c333dae0f0_0 .var "i", 3 0;
v0x55c333dae220_0 .net "inA", 15 0, v0x55c333db4ad0_0;  alias, 1 drivers
v0x55c333dae300_0 .net "inB", 15 0, v0x55c333d400d0_0;  alias, 1 drivers
v0x55c333dae3c0_0 .var "shift_amt", 3 0;
v0x55c333dae480_0 .var "temp", 15 0;
E_0x55c333cd5c70/0 .event edge, v0x55c333d400d0_0, v0x55c333d4a4f0_0, v0x55c333dae220_0, v0x55c333dae010_0;
E_0x55c333cd5c70/1 .event edge, v0x55c333dae0f0_0, v0x55c333dae3c0_0, v0x55c333dae480_0;
E_0x55c333cd5c70 .event/or E_0x55c333cd5c70/0, E_0x55c333cd5c70/1;
S_0x55c333dae600 .scope module, "module12" "mux_2x1" 2 58, 2 83 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x55c333dae7a0_0 .net "d0", 15 0, v0x55c333d4a590_0;  alias, 1 drivers
v0x55c333dae880_0 .net "d1", 15 0, v0x55c333dbb380_0;  1 drivers
v0x55c333dae940_0 .net "s", 0 0, v0x55c333db02f0_0;  alias, 1 drivers
v0x55c333dae9e0_0 .var "y", 15 0;
E_0x55c333cd53b0 .event edge, v0x55c333dae940_0, v0x55c333d4a590_0, v0x55c333dae880_0;
S_0x55c333daeb70 .scope module, "module13" "PC" 2 63, 2 341 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "PC_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 1 "PC_Write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
v0x55c333daed80_0 .net "PC_Write", 0 0, L_0x55c333dc0a20;  alias, 1 drivers
v0x55c333daee60_0 .var "PC_out", 15 0;
v0x55c333daef40_0 .net "address", 15 0, v0x55c333dae9e0_0;  alias, 1 drivers
v0x55c333daf040_0 .net "clk", 0 0, v0x55c333dbb960_0;  alias, 1 drivers
v0x55c333daf0e0_0 .net "reset", 0 0, v0x55c333dbb840_0;  alias, 1 drivers
E_0x55c333d8c590/0 .event edge, v0x55c333daf0e0_0;
E_0x55c333d8c590/1 .event negedge, v0x55c333daf040_0;
E_0x55c333d8c590 .event/or E_0x55c333d8c590/0, E_0x55c333d8c590/1;
S_0x55c333daf290 .scope module, "module14" "control" 2 64, 2 357 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 1 "PCWrite"
    .port_info 4 /OUTPUT 1 "PCSrc"
    .port_info 5 /OUTPUT 1 "IorD"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "IRWrite"
    .port_info 9 /OUTPUT 1 "ALUSrcA"
    .port_info 10 /OUTPUT 2 "ALUSrcB"
    .port_info 11 /OUTPUT 3 "ALUOp"
    .port_info 12 /OUTPUT 1 "RegDst"
    .port_info 13 /OUTPUT 1 "RegWrite"
P_0x55c333d0f160 .param/l "add" 0 2 373, C4<1000>;
P_0x55c333d0f1a0 .param/l "addi_se" 0 2 374, C4<1001>;
P_0x55c333d0f1e0 .param/l "addi_ze" 0 2 375, C4<1010>;
P_0x55c333d0f220 .param/l "beq" 0 2 384, C4<0100>;
P_0x55c333d0f260 .param/l "bne" 0 2 385, C4<0101>;
P_0x55c333d0f2a0 .param/l "jump" 0 2 386, C4<0011>;
P_0x55c333d0f2e0 .param/l "lw" 0 2 387, C4<0001>;
P_0x55c333d0f320 .param/l "op_nand" 0 2 380, C4<1011>;
P_0x55c333d0f360 .param/l "op_nandi" 0 2 381, C4<0111>;
P_0x55c333d0f3a0 .param/l "op_or" 0 2 382, C4<1111>;
P_0x55c333d0f3e0 .param/l "op_ori" 0 2 383, C4<0110>;
P_0x55c333d0f420 .param/l "shift" 0 2 379, C4<0000>;
P_0x55c333d0f460 .param/l "sub" 0 2 376, C4<1100>;
P_0x55c333d0f4a0 .param/l "subi_se" 0 2 377, C4<1101>;
P_0x55c333d0f4e0 .param/l "subi_ze" 0 2 378, C4<1110>;
P_0x55c333d0f520 .param/l "sw" 0 2 388, C4<0010>;
v0x55c333dafd70_0 .var "ALUOp", 2 0;
v0x55c333dafe50_0 .var "ALUSrcA", 0 0;
v0x55c333dafef0_0 .var "ALUSrcB", 1 0;
v0x55c333daffc0_0 .var "IRWrite", 0 0;
v0x55c333db0060_0 .var "IorD", 0 0;
v0x55c333db0170_0 .var "MemRead", 0 0;
v0x55c333db0230_0 .var "MemWrite", 0 0;
v0x55c333db02f0_0 .var "PCSrc", 0 0;
v0x55c333db0390_0 .var "PCWrite", 0 0;
v0x55c333db0430_0 .var "RegDst", 0 0;
v0x55c333db04f0_0 .var "RegWrite", 0 0;
v0x55c333db05b0_0 .net "clk", 0 0, v0x55c333dbb960_0;  alias, 1 drivers
v0x55c333db0680_0 .var "next_state", 3 0;
v0x55c333db0740_0 .net "opcode", 3 0, L_0x55c333dc0d90;  1 drivers
v0x55c333db0820_0 .var "present_state", 3 0;
v0x55c333db0900_0 .net "rst", 0 0, v0x55c333dbbe00_0;  alias, 1 drivers
E_0x55c333d8ccd0 .event edge, v0x55c333db0820_0, v0x55c333db0740_0;
E_0x55c333d92a80 .event posedge, v0x55c333daf040_0;
S_0x55c333db0c00 .scope module, "module15" "DM" 2 44, 2 242 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 16 "address"
    .port_info 3 /INPUT 1 "wen"
    .port_info 4 /INPUT 1 "ren"
    .port_info 5 /INPUT 1 "clk"
v0x55c333db0ee0_0 .net "address", 15 0, v0x55c333d4a590_0;  alias, 1 drivers
v0x55c333db1010_0 .net "clk", 0 0, v0x55c333dbb960_0;  alias, 1 drivers
v0x55c333db1120_0 .net "din", 15 0, v0x55c333db3e90_0;  alias, 1 drivers
v0x55c333db11c0_0 .var "dout", 15 0;
v0x55c333db12a0 .array "mem", 65535 0, 7 0;
v0x55c333db13b0_0 .net "ren", 0 0, v0x55c333db0170_0;  alias, 1 drivers
v0x55c333db1450_0 .net "wen", 0 0, v0x55c333db0230_0;  alias, 1 drivers
E_0x55c333db0e60 .event negedge, v0x55c333daf040_0;
S_0x55c333db15b0 .scope module, "module2" "IM" 2 43, 2 223 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 1 "clk"
v0x55c333db17b0_0 .net "address", 15 0, v0x55c333daee60_0;  alias, 1 drivers
v0x55c333db18c0_0 .net "clk", 0 0, v0x55c333dbb960_0;  alias, 1 drivers
v0x55c333db1960_0 .var "dout", 15 0;
v0x55c333db1a30 .array "mem", 65535 0, 7 0;
v0x55c333db1af0_0 .net "ren", 0 0, v0x55c333db0170_0;  alias, 1 drivers
S_0x55c333db1cb0 .scope module, "module3" "mux_3x1" 2 48, 2 120 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
    .port_info 4 /INPUT 4 "d2"
v0x55c333db1ed0_0 .net "d0", 3 0, L_0x55c333dbe240;  1 drivers
v0x55c333db1fd0_0 .net "d1", 1 0, L_0x55c333dbe2e0;  1 drivers
v0x55c333db20b0_0 .net "d2", 3 0, L_0x55c333dbe450;  1 drivers
v0x55c333db2170_0 .net "s", 1 0, L_0x55c333dbdfa0;  alias, 1 drivers
v0x55c333db2250_0 .var "y", 3 0;
E_0x55c333db0d80 .event edge, v0x55c333db2170_0, v0x55c333db1ed0_0, v0x55c333db1fd0_0, v0x55c333db20b0_0;
S_0x55c333db2420 .scope module, "module4" "mux_2x1_type1" 2 49, 2 103 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
v0x55c333db2700_0 .net "d0", 3 0, L_0x55c333dbe730;  1 drivers
v0x55c333db2800_0 .net "d1", 1 0, L_0x55c333dbe7d0;  1 drivers
v0x55c333db28e0_0 .net "s", 0 0, L_0x55c333dbe670;  1 drivers
v0x55c333db29b0_0 .var "y", 3 0;
E_0x55c333db2680 .event edge, v0x55c333db28e0_0, v0x55c333db2700_0, v0x55c333db2800_0;
S_0x55c333db2b40 .scope module, "module5" "mux_2x1_type1" 2 50, 2 103 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
v0x55c333db2d40_0 .net "d0", 3 0, L_0x55c333dbe960;  1 drivers
v0x55c333db2e40_0 .net "d1", 1 0, L_0x55c333dbea00;  1 drivers
v0x55c333db2f20_0 .net "s", 0 0, v0x55c333db0430_0;  alias, 1 drivers
v0x55c333db3020_0 .var "y", 3 0;
E_0x55c333db2cc0 .event edge, v0x55c333db0430_0, v0x55c333db2d40_0, v0x55c333db2e40_0;
S_0x55c333db3170 .scope module, "module6" "mux_2x1" 2 51, 2 83 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x55c333db33c0_0 .net "d0", 15 0, v0x55c333db55d0_0;  1 drivers
v0x55c333db34c0_0 .net "d1", 15 0, v0x55c333db5cb0_0;  1 drivers
v0x55c333db35a0_0 .net "s", 0 0, v0x55c333db0430_0;  alias, 1 drivers
v0x55c333db36c0_0 .var "y", 15 0;
E_0x55c333db3340 .event edge, v0x55c333db0430_0, v0x55c333db33c0_0, v0x55c333db34c0_0;
S_0x55c333db3800 .scope module, "module7" "reg_file" 2 52, 2 268 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rd1"
    .port_info 1 /OUTPUT 16 "rd2"
    .port_info 2 /OUTPUT 16 "rd3"
    .port_info 3 /INPUT 4 "read1"
    .port_info 4 /INPUT 4 "read2"
    .port_info 5 /INPUT 4 "read3"
    .port_info 6 /INPUT 4 "rwr"
    .port_info 7 /INPUT 16 "dwr"
    .port_info 8 /INPUT 1 "wen"
    .port_info 9 /INPUT 1 "clk"
v0x55c333db3ad0_0 .net "clk", 0 0, v0x55c333dbb960_0;  alias, 1 drivers
v0x55c333db3c20_0 .net "dwr", 15 0, v0x55c333db36c0_0;  alias, 1 drivers
v0x55c333db3ce0_0 .var "rd1", 15 0;
v0x55c333db3db0_0 .var "rd2", 15 0;
v0x55c333db3e90_0 .var "rd3", 15 0;
v0x55c333db3f50_0 .net "read1", 3 0, v0x55c333db2250_0;  alias, 1 drivers
v0x55c333db4020_0 .net "read2", 3 0, L_0x55c333dbeba0;  1 drivers
v0x55c333db40e0_0 .net "read3", 3 0, v0x55c333db29b0_0;  alias, 1 drivers
v0x55c333db41d0 .array "register", 15 0, 15 0;
v0x55c333db4300_0 .net "rwr", 3 0, v0x55c333db3020_0;  alias, 1 drivers
v0x55c333db43f0_0 .net "wen", 0 0, v0x55c333db04f0_0;  alias, 1 drivers
S_0x55c333db45c0 .scope module, "module8" "mux_2x1" 2 53, 2 83 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x55c333db47f0_0 .net "d0", 15 0, v0x55c333daee60_0;  alias, 1 drivers
v0x55c333db4920_0 .net "d1", 15 0, v0x55c333dbb220_0;  1 drivers
v0x55c333db4a00_0 .net "s", 0 0, v0x55c333dafe50_0;  alias, 1 drivers
v0x55c333db4ad0_0 .var "y", 15 0;
E_0x55c333db4770 .event edge, v0x55c333dafe50_0, v0x55c333daee60_0, v0x55c333db4920_0;
S_0x55c333db4c10 .scope module, "module9" "imm_data_extend" 2 55, 2 147 0, S_0x55c333d47f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 8 "d0"
    .port_info 3 /INPUT 8 "d1"
    .port_info 4 /INPUT 12 "d2"
v0x55c333db4ef0_0 .net "d0", 7 0, L_0x55c333dbfb40;  1 drivers
v0x55c333db4ff0_0 .net "d1", 7 0, L_0x55c333dbfd30;  1 drivers
v0x55c333db50d0_0 .net "d2", 11 0, L_0x55c333dbfdd0;  1 drivers
v0x55c333db51c0_0 .net "s", 1 0, L_0x55c333dbf960;  alias, 1 drivers
v0x55c333db52a0_0 .var "y", 15 0;
E_0x55c333db4e60 .event edge, v0x55c333db51c0_0, v0x55c333db4ef0_0, v0x55c333db4ff0_0, v0x55c333db50d0_0;
    .scope S_0x55c333db15b0;
T_0 ;
    %vpi_call 2 232 "$readmemh", "instr_mem.dat", v0x55c333db1a30 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55c333db15b0;
T_1 ;
    %wait E_0x55c333db0e60;
    %load/vec4 v0x55c333db1af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c333db17b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c333db1a30, 4;
    %load/vec4 v0x55c333db17b0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55c333db1a30, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c333db1960_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c333db0c00;
T_2 ;
    %vpi_call 2 251 "$readmemh", "data_mem.dat", v0x55c333db12a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55c333db0c00;
T_3 ;
    %wait E_0x55c333db0e60;
    %load/vec4 v0x55c333db1450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55c333db1120_0;
    %split/vec4 8;
    %load/vec4 v0x55c333db0ee0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c333db12a0, 0, 4;
    %load/vec4 v0x55c333db0ee0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c333db12a0, 0, 4;
    %vpi_call 2 257 "$writememh", "data_mem.dat", v0x55c333db12a0 {0 0 0};
T_3.0 ;
    %load/vec4 v0x55c333db13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c333db0ee0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c333db12a0, 4;
    %load/vec4 v0x55c333db0ee0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55c333db12a0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c333db11c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 255, 16;
    %assign/vec4 v0x55c333db11c0_0, 0;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c333db1cb0;
T_4 ;
    %wait E_0x55c333db0d80;
    %load/vec4 v0x55c333db2170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x55c333db1ed0_0;
    %store/vec4 v0x55c333db2250_0, 0, 4;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x55c333db1fd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c333db2250_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55c333db20b0_0;
    %store/vec4 v0x55c333db2250_0, 0, 4;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c333db2420;
T_5 ;
    %wait E_0x55c333db2680;
    %load/vec4 v0x55c333db28e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x55c333db2700_0;
    %store/vec4 v0x55c333db29b0_0, 0, 4;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x55c333db2800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c333db29b0_0, 0, 4;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c333db2b40;
T_6 ;
    %wait E_0x55c333db2cc0;
    %load/vec4 v0x55c333db2f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x55c333db2d40_0;
    %store/vec4 v0x55c333db3020_0, 0, 4;
    %jmp T_6.2;
T_6.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x55c333db2e40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c333db3020_0, 0, 4;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c333db3170;
T_7 ;
    %wait E_0x55c333db3340;
    %load/vec4 v0x55c333db35a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x55c333db33c0_0;
    %store/vec4 v0x55c333db36c0_0, 0, 16;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x55c333db34c0_0;
    %store/vec4 v0x55c333db36c0_0, 0, 16;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c333db3800;
T_8 ;
    %vpi_call 2 279 "$readmemh", "registers.dat", v0x55c333db41d0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55c333db3800;
T_9 ;
    %wait E_0x55c333db0e60;
    %load/vec4 v0x55c333db3f50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55c333db41d0, 4;
    %assign/vec4 v0x55c333db3ce0_0, 0;
    %load/vec4 v0x55c333db4020_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55c333db41d0, 4;
    %assign/vec4 v0x55c333db3db0_0, 0;
    %load/vec4 v0x55c333db40e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55c333db41d0, 4;
    %assign/vec4 v0x55c333db3e90_0, 0;
    %load/vec4 v0x55c333db43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55c333db3c20_0;
    %load/vec4 v0x55c333db4300_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55c333db41d0, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c333db3800;
T_10 ;
    %wait E_0x55c333db0e60;
    %load/vec4 v0x55c333db43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55c333db3c20_0;
    %load/vec4 v0x55c333db4300_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55c333db41d0, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c333db45c0;
T_11 ;
    %wait E_0x55c333db4770;
    %load/vec4 v0x55c333db4a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x55c333db47f0_0;
    %store/vec4 v0x55c333db4ad0_0, 0, 16;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x55c333db4920_0;
    %store/vec4 v0x55c333db4ad0_0, 0, 16;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c333db4c10;
T_12 ;
    %wait E_0x55c333db4e60;
    %load/vec4 v0x55c333db51c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55c333db4ef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c333db52a0_0, 0, 16;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x55c333db4ff0_0;
    %parti/s 1, 7, 4;
    %replicate 8;
    %load/vec4 v0x55c333db4ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c333db52a0_0, 0, 16;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 15, 15, 4;
    %load/vec4 v0x55c333db50d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c333db52a0_0, 0, 16;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55c333d47bb0;
T_13 ;
    %wait E_0x55c333cd5d80;
    %load/vec4 v0x55c333d1e670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x55c333d48d50_0;
    %store/vec4 v0x55c333d400d0_0, 0, 16;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x55c333d400d0_0, 0, 16;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x55c333d2edf0_0;
    %store/vec4 v0x55c333d400d0_0, 0, 16;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x55c333d2f2a0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55c333d400d0_0, 0, 16;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55c333dadca0;
T_14 ;
    %wait E_0x55c333cd5c70;
    %load/vec4 v0x55c333dae300_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55c333dae010_0, 0, 4;
    %load/vec4 v0x55c333dae300_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55c333dae3c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333dae0f0_0, 0, 4;
    %load/vec4 v0x55c333d4a4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x55c333d4a590_0, 0, 16;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x55c333dae220_0;
    %load/vec4 v0x55c333dae300_0;
    %add;
    %store/vec4 v0x55c333d4a590_0, 0, 16;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x55c333dae220_0;
    %load/vec4 v0x55c333dae300_0;
    %sub;
    %store/vec4 v0x55c333d4a590_0, 0, 16;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x55c333dae220_0;
    %load/vec4 v0x55c333dae300_0;
    %and;
    %inv;
    %store/vec4 v0x55c333d4a590_0, 0, 16;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x55c333dae220_0;
    %load/vec4 v0x55c333dae300_0;
    %or;
    %store/vec4 v0x55c333d4a590_0, 0, 16;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x55c333dae220_0;
    %store/vec4 v0x55c333dae480_0, 0, 16;
    %load/vec4 v0x55c333dae010_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333dae0f0_0, 0, 4;
T_14.11 ;
    %load/vec4 v0x55c333dae0f0_0;
    %load/vec4 v0x55c333dae3c0_0;
    %cmp/u;
    %jmp/0xz T_14.12, 5;
    %load/vec4 v0x55c333dae480_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55c333dae480_0, 0, 16;
    %load/vec4 v0x55c333dae0f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c333dae0f0_0, 0, 4;
    %jmp T_14.11;
T_14.12 ;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333dae0f0_0, 0, 4;
T_14.13 ;
    %load/vec4 v0x55c333dae0f0_0;
    %load/vec4 v0x55c333dae3c0_0;
    %cmp/u;
    %jmp/0xz T_14.14, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c333dae480_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c333dae480_0, 0, 16;
    %load/vec4 v0x55c333dae0f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c333dae0f0_0, 0, 4;
    %jmp T_14.13;
T_14.14 ;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333dae0f0_0, 0, 4;
T_14.15 ;
    %load/vec4 v0x55c333dae0f0_0;
    %load/vec4 v0x55c333dae3c0_0;
    %cmp/u;
    %jmp/0xz T_14.16, 5;
    %load/vec4 v0x55c333dae480_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55c333dae480_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c333dae480_0, 0, 16;
    %load/vec4 v0x55c333dae0f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c333dae0f0_0, 0, 4;
    %jmp T_14.15;
T_14.16 ;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55c333dae480_0;
    %store/vec4 v0x55c333d4a590_0, 0, 16;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %load/vec4 v0x55c333dae220_0;
    %load/vec4 v0x55c333dae300_0;
    %cmp/e;
    %jmp/0xz  T_14.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333dadf70_0, 0, 1;
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333dadf70_0, 0, 1;
T_14.18 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55c333dae600;
T_15 ;
    %wait E_0x55c333cd53b0;
    %load/vec4 v0x55c333dae940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0x55c333dae7a0_0;
    %store/vec4 v0x55c333dae9e0_0, 0, 16;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0x55c333dae880_0;
    %store/vec4 v0x55c333dae9e0_0, 0, 16;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55c333daeb70;
T_16 ;
    %wait E_0x55c333d8c590;
    %load/vec4 v0x55c333daf0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55c333daee60_0, 0;
T_16.0 ;
    %load/vec4 v0x55c333daed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55c333daef40_0;
    %assign/vec4 v0x55c333daee60_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c333daf290;
T_17 ;
    %wait E_0x55c333d92a80;
    %load/vec4 v0x55c333db0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c333db0820_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55c333db0680_0;
    %assign/vec4 v0x55c333db0820_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c333daf290;
T_18 ;
    %wait E_0x55c333d8ccd0;
    %load/vec4 v0x55c333db0820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.1 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_18.15, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_18.17, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.18;
T_18.17 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_18.19, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.20;
T_18.19 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_18.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.22;
T_18.21 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.24;
T_18.23 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
T_18.24 ;
T_18.22 ;
T_18.20 ;
T_18.18 ;
T_18.16 ;
    %jmp T_18.14;
T_18.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.7 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_18.25, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.26;
T_18.25 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
T_18.26 ;
    %jmp T_18.14;
T_18.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.12 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c333db0680_0, 0, 4;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55c333daf290;
T_19 ;
    %wait E_0x55c333d8ccd0;
    %load/vec4 v0x55c333db0820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db02f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333daffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333dafe50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c333dafef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db04f0_0, 0, 1;
    %jmp T_19.14;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db02f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333daffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333dafe50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c333dafef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db04f0_0, 0, 1;
    %jmp T_19.14;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db02f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333daffc0_0, 0, 1;
    %jmp T_19.14;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db02f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333dafe50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c333dafef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.14;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db02f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333dafe50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c333dafef0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.14;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db02f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333dafe50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c333dafef0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.14;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333dafe50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c333dafef0_0, 0, 2;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_19.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_19.17, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.18;
T_19.17 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_19.19, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.20;
T_19.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
T_19.20 ;
T_19.18 ;
T_19.16 ;
    %jmp T_19.14;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db04f0_0, 0, 1;
    %jmp T_19.14;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333dafe50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c333dafef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.14;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0060_0, 0, 1;
    %jmp T_19.14;
T_19.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0060_0, 0, 1;
    %jmp T_19.14;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db0430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db04f0_0, 0, 1;
    %jmp T_19.14;
T_19.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333dafe50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c333dafef0_0, 0, 2;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_19.21, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.22;
T_19.21 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 13, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 14, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_19.23, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.24;
T_19.23 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x55c333db0740_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_19.27, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
    %jmp T_19.28;
T_19.27 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c333dafd70_0, 0, 3;
T_19.28 ;
T_19.26 ;
T_19.24 ;
T_19.22 ;
    %jmp T_19.14;
T_19.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333db0430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333db04f0_0, 0, 1;
    %jmp T_19.14;
T_19.14 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55c333d47f30;
T_20 ;
    %wait E_0x55c333db0e60;
    %load/vec4 v0x55c333db5ae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55c333dbad60_0;
    %assign/vec4 v0x55c333db5a20_0, 0;
T_20.0 ;
    %load/vec4 v0x55c333dba160_0;
    %assign/vec4 v0x55c333db5cb0_0, 0;
    %load/vec4 v0x55c333dbae20_0;
    %assign/vec4 v0x55c333db55d0_0, 0;
    %load/vec4 v0x55c333dba810_0;
    %assign/vec4 v0x55c333dbb220_0, 0;
    %load/vec4 v0x55c333dba8d0_0;
    %assign/vec4 v0x55c333dbb2e0_0, 0;
    %load/vec4 v0x55c333dba970_0;
    %assign/vec4 v0x55c333dbb380_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55c333d482b0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333dbb840_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333dbb840_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x55c333d482b0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333dbb960_0, 0, 1;
T_22.0 ;
    %delay 5, 0;
    %load/vec4 v0x55c333dbb960_0;
    %inv;
    %store/vec4 v0x55c333dbb960_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x55c333d482b0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c333dbbe00_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c333dbbe00_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x55c333d482b0;
T_24 ;
    %vpi_call 2 581 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 582 "$display", "Addition: register addressing: RD = RS1 + RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 583 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 584 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011ontrol = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 585 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 586 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 590 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 591 "$display", "Addition: immediate addressing: RD = RD + Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 592 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 593 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 594 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 595 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 599 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 600 "$display", "Addition: immediate addressing: RD = RD + Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 601 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 602 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 603 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 604 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 608 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 609 "$display", "Subtraction: register addressing: RD = RS1 - RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 610 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 611 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 612 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 613 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 617 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 618 "$display", "Subtraction: immediate addressing:RD = RD - Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 619 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 620 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 621 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 622 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 626 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 627 "$display", "Subtraction: immediate addressing: RD = RD - Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 628 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 629 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 630 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 631 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 635 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 636 "$display", "Shift: Left Logical: RD = shift logical left" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 637 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 638 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 639 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 640 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 644 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 645 "$display", "Shift: Right Logical:RD = shift logical right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 646 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 647 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 648 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 649 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 653 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 654 "$display", "Shift: Right Arithmetic: RD = shift right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 655 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 656 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 657 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 658 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 661 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 662 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 663 "$display", "NAND: register addressing: RD = RS1 nand RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 664 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 665 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 666 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 667 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 669 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 670 "$display", "OR: register addressing: RD = RS1 or RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 671 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 672 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 673 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 674 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 677 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 678 "$display", "NAND: immediate addressing: RD = RD nand (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 679 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 680 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 681 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 682 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 685 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 686 "$display", "OR: immediate addressing: RD = RD or (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 687 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 688 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 689 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 690 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 692 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 693 "$display", "Store" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 694 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 695 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 696 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 697 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 700 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 701 "$display", "Load" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 702 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 703 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 704 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 705 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 706 "$display", "Cycle No: 5\011Cycle Name: WB\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 708 "$display", "Jump: Jump to PC + sign extended immediate data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 709 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 710 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 711 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 715 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 716 "$display", "Branch Equal: branch to the address in register RT when RA and RB are equal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 717 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 718 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 719 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %vpi_call 2 722 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 723 "$display", "Branch not Equal: branch to the address in register RT when RA and RB are unequal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 724 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 725 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 726 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55c333dbb770_0, v0x55c333dbbb90_0, v0x55c333dbbc60_0, v0x55c333dbbd30_0, v0x55c333dbb660_0, v0x55c333dbbaf0_0, v0x55c333dbba00_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 728 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor.v";
