-- Project:   PSoC_2_Pi
-- Generated: 10/21/2014 13:31:41
-- 

ENTITY PSoC_2_Pi IS
    PORT(
        GPIO_12_0(0)_PAD : INOUT std_ulogic;
        GPIO_12_1(0)_PAD : INOUT std_ulogic;
        GPIO_12_2(0)_PAD : INOUT std_ulogic;
        GPIO_12_3(0)_PAD : INOUT std_ulogic;
        GPIO_12_4(0)_PAD : INOUT std_ulogic;
        GPIO_12_5(0)_PAD : INOUT std_ulogic;
        GPIO_12_6(0)_PAD : INOUT std_ulogic;
        GPIO_12_7(0)_PAD : INOUT std_ulogic;
        GPIO_2_0(0)_PAD : INOUT std_ulogic;
        GPIO_2_1(0)_PAD : INOUT std_ulogic;
        GPIO_2_2(0)_PAD : INOUT std_ulogic;
        GPIO_2_3(0)_PAD : INOUT std_ulogic;
        GPIO_2_4(0)_PAD : INOUT std_ulogic;
        GPIO_2_5(0)_PAD : INOUT std_ulogic;
        GPIO_2_6(0)_PAD : INOUT std_ulogic;
        GPIO_2_7(0)_PAD : INOUT std_ulogic;
        GPIO_4_0(0)_PAD : INOUT std_ulogic;
        GPIO_4_1(0)_PAD : INOUT std_ulogic;
        GPIO_4_2(0)_PAD : INOUT std_ulogic;
        GPIO_4_3(0)_PAD : INOUT std_ulogic;
        GPIO_4_4(0)_PAD : INOUT std_ulogic;
        GPIO_4_5(0)_PAD : INOUT std_ulogic;
        GPIO_4_6(0)_PAD : INOUT std_ulogic;
        GPIO_4_7(0)_PAD : INOUT std_ulogic;
        GPIO_5_0(0)_PAD : INOUT std_ulogic;
        GPIO_5_1(0)_PAD : INOUT std_ulogic;
        GPIO_5_2(0)_PAD : INOUT std_ulogic;
        GPIO_5_3(0)_PAD : INOUT std_ulogic;
        GPIO_5_4(0)_PAD : INOUT std_ulogic;
        GPIO_5_5(0)_PAD : INOUT std_ulogic;
        GPIO_5_6(0)_PAD : INOUT std_ulogic;
        GPIO_5_7(0)_PAD : INOUT std_ulogic;
        PWM_out_1(0)_PAD : OUT std_ulogic;
        PWM_out_2(0)_PAD : OUT std_ulogic;
        PWM_out_3(0)_PAD : OUT std_ulogic;
        PWM_out_4(0)_PAD : OUT std_ulogic;
        PWM_out_5(0)_PAD : OUT std_ulogic;
        PWM_out_6(0)_PAD : OUT std_ulogic;
        PWM_out_7(0)_PAD : OUT std_ulogic;
        PWM_out_8(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        miso(0)_PAD : OUT std_ulogic;
        mosi(0)_PAD : IN std_ulogic;
        sclk(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_Vio1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_Vusb OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vddd OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio3 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vdda OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio2 OF __DEFAULT__ : ENTITY IS 5e0;
END PSoC_2_Pi;

ARCHITECTURE __DEFAULT__ OF PSoC_2_Pi IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DELSIG_IN(0)__PA : bit;
    SIGNAL GPIO_12_0(0)__PA : bit;
    SIGNAL GPIO_12_1(0)__PA : bit;
    SIGNAL GPIO_12_2(0)__PA : bit;
    SIGNAL GPIO_12_3(0)__PA : bit;
    SIGNAL GPIO_12_4(0)__PA : bit;
    SIGNAL GPIO_12_5(0)__PA : bit;
    SIGNAL GPIO_12_6(0)__PA : bit;
    SIGNAL GPIO_12_7(0)__PA : bit;
    SIGNAL GPIO_2_0(0)__PA : bit;
    SIGNAL GPIO_2_1(0)__PA : bit;
    SIGNAL GPIO_2_2(0)__PA : bit;
    SIGNAL GPIO_2_3(0)__PA : bit;
    SIGNAL GPIO_2_4(0)__PA : bit;
    SIGNAL GPIO_2_5(0)__PA : bit;
    SIGNAL GPIO_2_6(0)__PA : bit;
    SIGNAL GPIO_2_7(0)__PA : bit;
    SIGNAL GPIO_4_0(0)__PA : bit;
    SIGNAL GPIO_4_1(0)__PA : bit;
    SIGNAL GPIO_4_2(0)__PA : bit;
    SIGNAL GPIO_4_3(0)__PA : bit;
    SIGNAL GPIO_4_4(0)__PA : bit;
    SIGNAL GPIO_4_5(0)__PA : bit;
    SIGNAL GPIO_4_6(0)__PA : bit;
    SIGNAL GPIO_4_7(0)__PA : bit;
    SIGNAL GPIO_5_0(0)__PA : bit;
    SIGNAL GPIO_5_1(0)__PA : bit;
    SIGNAL GPIO_5_2(0)__PA : bit;
    SIGNAL GPIO_5_3(0)__PA : bit;
    SIGNAL GPIO_5_4(0)__PA : bit;
    SIGNAL GPIO_5_5(0)__PA : bit;
    SIGNAL GPIO_5_6(0)__PA : bit;
    SIGNAL GPIO_5_7(0)__PA : bit;
    SIGNAL IDAC_out_1(0)__PA : bit;
    SIGNAL Net_1005 : bit;
    SIGNAL Net_1019 : bit;
    SIGNAL Net_1033 : bit;
    SIGNAL Net_1063 : bit;
    SIGNAL Net_1100 : bit;
    ATTRIBUTE global_signal OF Net_1100 : SIGNAL IS true;
    SIGNAL Net_1100_adig : bit;
    SIGNAL Net_1100_adig_local : bit;
    SIGNAL Net_1100_local : bit;
    SIGNAL Net_1114 : bit;
    ATTRIBUTE global_signal OF Net_1114 : SIGNAL IS true;
    SIGNAL Net_1114_local : bit;
    SIGNAL Net_1148 : bit;
    SIGNAL Net_1185 : bit;
    SIGNAL Net_1186 : bit;
    SIGNAL Net_1381 : bit;
    SIGNAL Net_1384 : bit;
    SIGNAL Net_1686 : bit;
    ATTRIBUTE global_signal OF Net_1686 : SIGNAL IS true;
    SIGNAL Net_1686_local : bit;
    SIGNAL Net_1689 : bit;
    ATTRIBUTE global_signal OF Net_1689 : SIGNAL IS true;
    SIGNAL Net_1689_local : bit;
    SIGNAL Net_1690 : bit;
    ATTRIBUTE global_signal OF Net_1690 : SIGNAL IS true;
    SIGNAL Net_1690_local : bit;
    SIGNAL Net_2055 : bit;
    SIGNAL Net_2061 : bit;
    SIGNAL Net_2062 : bit;
    SIGNAL Net_2063 : bit;
    SIGNAL Net_2064 : bit;
    SIGNAL Net_2065 : bit;
    SIGNAL Net_2066 : bit;
    SIGNAL Net_2067 : bit;
    SIGNAL Net_2068 : bit;
    SIGNAL Net_2069 : bit;
    SIGNAL Net_2070 : bit;
    SIGNAL Net_2071 : bit;
    SIGNAL Net_2072 : bit;
    SIGNAL Net_2073 : bit;
    SIGNAL Net_2074 : bit;
    SIGNAL Net_2075 : bit;
    SIGNAL Net_2076 : bit;
    SIGNAL Net_2080 : bit;
    SIGNAL Net_2083 : bit;
    SIGNAL Net_2098 : bit;
    SIGNAL Net_2099 : bit;
    SIGNAL Net_2100 : bit;
    SIGNAL Net_2101 : bit;
    SIGNAL Net_2102 : bit;
    SIGNAL Net_2103 : bit;
    SIGNAL Net_2104 : bit;
    SIGNAL Net_2105 : bit;
    SIGNAL Net_2106 : bit;
    SIGNAL Net_2107 : bit;
    SIGNAL Net_2108 : bit;
    SIGNAL Net_2109 : bit;
    SIGNAL Net_2110 : bit;
    SIGNAL Net_2111 : bit;
    SIGNAL Net_2112 : bit;
    SIGNAL Net_2113 : bit;
    SIGNAL Net_2114 : bit;
    SIGNAL Net_2119 : bit;
    SIGNAL Net_2120 : bit;
    SIGNAL Net_2121 : bit;
    SIGNAL Net_2122 : bit;
    SIGNAL Net_2123 : bit;
    SIGNAL Net_2124 : bit;
    SIGNAL Net_2125 : bit;
    SIGNAL Net_2126 : bit;
    SIGNAL Net_2127 : bit;
    SIGNAL Net_2128 : bit;
    SIGNAL Net_2129 : bit;
    SIGNAL Net_2130 : bit;
    SIGNAL Net_2131 : bit;
    SIGNAL Net_2133 : bit;
    SIGNAL Net_2135 : bit;
    SIGNAL Net_2136 : bit;
    SIGNAL Net_2137 : bit;
    SIGNAL Net_2138 : bit;
    SIGNAL Net_2139 : bit;
    SIGNAL Net_2155 : bit;
    SIGNAL Net_2157 : bit;
    SIGNAL Net_2158 : bit;
    SIGNAL Net_2160 : bit;
    SIGNAL Net_2161 : bit;
    SIGNAL Net_2163 : bit;
    SIGNAL Net_2164 : bit;
    SIGNAL Net_2165 : bit;
    SIGNAL Net_2166 : bit;
    SIGNAL Net_2991 : bit;
    ATTRIBUTE global_signal OF Net_2991 : SIGNAL IS true;
    SIGNAL Net_2991_local : bit;
    SIGNAL Net_3183 : bit;
    SIGNAL Net_3184 : bit;
    SIGNAL Net_3274 : bit;
    SIGNAL Net_3290 : bit;
    SIGNAL Net_3293 : bit;
    SIGNAL Net_635 : bit;
    SIGNAL Net_636 : bit;
    SIGNAL Net_638 : bit;
    SIGNAL Net_949 : bit;
    SIGNAL Net_963 : bit;
    SIGNAL Net_991 : bit;
    SIGNAL PWM_out_1(0)__PA : bit;
    SIGNAL PWM_out_2(0)__PA : bit;
    SIGNAL PWM_out_3(0)__PA : bit;
    SIGNAL PWM_out_4(0)__PA : bit;
    SIGNAL PWM_out_5(0)__PA : bit;
    SIGNAL PWM_out_6(0)__PA : bit;
    SIGNAL PWM_out_7(0)__PA : bit;
    SIGNAL PWM_out_8(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL SAR_in_1(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL VDAC_out_1(0)__PA : bit;
    SIGNAL VDAC_out_2(0)__PA : bit;
    SIGNAL WaveDAC_out(0)__PA : bit;
    SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_488_adig\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_93_adig\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93_adig_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93_local\ : bit;
    SIGNAL \ADC_DelSig_1:aclock\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
    SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
    SIGNAL \\\ADC_SAR_1:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_1:Net_221\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_1:Net_221\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_1:Net_221_adig\ : bit;
    SIGNAL \ADC_SAR_1:Net_221_adig_local\ : bit;
    SIGNAL \ADC_SAR_1:Net_221_local\ : bit;
    SIGNAL \ADC_SAR_1:Net_252\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : bit;
    ATTRIBUTE soft OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : bit;
    SIGNAL \ADC_SAR_Seq_1:Net_3698\ : bit;
    SIGNAL \ADC_SAR_Seq_1:Net_3830\ : bit;
    SIGNAL \\\ADC_SAR_Seq_1:SAR:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_252\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:enable\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_0\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_1\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:nrq\ : bit;
    SIGNAL \DEBUG_UART:BUART:counter_load_not\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_bitclk\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_state_0\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_state_1\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_state_2\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_status_0\ : bit;
    SIGNAL \DEBUG_UART:BUART:tx_status_2\ : bit;
    SIGNAL \DEBUG_UART:BUART:txn\ : bit;
    SIGNAL \DEBUG_UART:Net_9\ : bit;
    ATTRIBUTE global_signal OF \DEBUG_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \DEBUG_UART:Net_9_local\ : bit;
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_643_0\ : bit;
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
    SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
    SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_2:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_2:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_2:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_2:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_2:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_3:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_3:PWMUDB:final_kill_reg\ : bit;
    SIGNAL \PWM_3:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_3:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_3:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_3:PWMUDB:status_5\ : bit;
    SIGNAL \PWM_3:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_4:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_4:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_4:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_4:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_4:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_4:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_4:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_4:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_4:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_4:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_4:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_4:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_4:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_5:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_5:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_5:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_5:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_5:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_5:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_5:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_5:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_5:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_5:PWMUDB:final_kill_reg\ : bit;
    SIGNAL \PWM_5:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_5:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_5:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_5:PWMUDB:status_5\ : bit;
    SIGNAL \PWM_5:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_6:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_6:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_6:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_6:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_6:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_6:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_6:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_6:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_6:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_6:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_6:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_6:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_6:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_7:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_7:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_7:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_7:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_7:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_7:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_7:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_7:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_7:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_7:PWMUDB:final_kill_reg\ : bit;
    SIGNAL \PWM_7:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_7:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_7:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_7:PWMUDB:status_5\ : bit;
    SIGNAL \PWM_7:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_8:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_8:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_8:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_8:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_8:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_8:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_8:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_8:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_8:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_8:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWM_8:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_8:PWMUDB:status_0\ : bit;
    SIGNAL \PWM_8:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_8:PWMUDB:tc_i\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_0\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_1\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_2\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_3\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_4\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_5\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_6\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_load\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ : bit;
    SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ : bit;
    SIGNAL \SPIS_1:Net_81\ : bit;
    ATTRIBUTE global_signal OF \SPIS_1:Net_81\ : SIGNAL IS true;
    SIGNAL \SPIS_1:Net_81_local\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_79\ : bit;
    SIGNAL \USBUART:Net_81\ : bit;
    SIGNAL \USBUART:Net_824\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_req_0\ : bit;
    SIGNAL \USBUART:dma_req_1\ : bit;
    SIGNAL \USBUART:dma_req_2\ : bit;
    SIGNAL \USBUART:dma_req_3\ : bit;
    SIGNAL \USBUART:dma_req_4\ : bit;
    SIGNAL \USBUART:dma_req_5\ : bit;
    SIGNAL \USBUART:dma_req_6\ : bit;
    SIGNAL \USBUART:dma_req_7\ : bit;
    SIGNAL \USBUART:ept_int_0\ : bit;
    SIGNAL \USBUART:ept_int_1\ : bit;
    SIGNAL \USBUART:ept_int_2\ : bit;
    SIGNAL \USBUART:ept_int_3\ : bit;
    SIGNAL \USBUART:ept_int_4\ : bit;
    SIGNAL \USBUART:ept_int_5\ : bit;
    SIGNAL \USBUART:ept_int_6\ : bit;
    SIGNAL \USBUART:ept_int_7\ : bit;
    SIGNAL \USBUART:ept_int_8\ : bit;
    SIGNAL \WaveDAC8_1:Net_107\ : bit;
    SIGNAL \WaveDAC8_1:Net_134\ : bit;
    SIGNAL \WaveDAC8_1:Net_183\ : bit;
    SIGNAL \WaveDAC8_1:Net_279\ : bit;
    ATTRIBUTE global_signal OF \WaveDAC8_1:Net_279\ : SIGNAL IS true;
    SIGNAL \WaveDAC8_1:Net_279_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL analog_in_1(0)__PA : bit;
    SIGNAL analog_in_10(0)__PA : bit;
    SIGNAL analog_in_2(0)__PA : bit;
    SIGNAL analog_in_3(0)__PA : bit;
    SIGNAL analog_in_4(0)__PA : bit;
    SIGNAL analog_in_5(0)__PA : bit;
    SIGNAL analog_in_6(0)__PA : bit;
    SIGNAL analog_in_7(0)__PA : bit;
    SIGNAL analog_in_8(0)__PA : bit;
    SIGNAL analog_in_9(0)__PA : bit;
    SIGNAL miso(0)__PA : bit;
    SIGNAL mosi(0)__PA : bit;
    SIGNAL sclk(0)__PA : bit;
    SIGNAL tmpOE__GPIO_12_1_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__GPIO_12_1_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_2__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_3__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF DELSIG_IN(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF DELSIG_IN(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF GPIO_12_0(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF GPIO_12_0(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF GPIO_12_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF GPIO_12_1(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF GPIO_12_2(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF GPIO_12_2(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF GPIO_12_3(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF GPIO_12_3(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF GPIO_12_4(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF GPIO_12_4(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF GPIO_12_5(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF GPIO_12_5(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF GPIO_12_6(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF GPIO_12_6(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF GPIO_12_7(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF GPIO_12_7(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF GPIO_2_0(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF GPIO_2_0(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF GPIO_2_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF GPIO_2_1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF GPIO_2_2(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF GPIO_2_2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF GPIO_2_3(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF GPIO_2_3(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF GPIO_2_4(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF GPIO_2_4(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF GPIO_2_5(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF GPIO_2_5(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF GPIO_2_6(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF GPIO_2_6(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF GPIO_2_7(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF GPIO_2_7(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF GPIO_4_0(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE lib_model OF GPIO_4_1(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE lib_model OF GPIO_4_2(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF GPIO_4_2(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF GPIO_4_3(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF GPIO_4_3(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF GPIO_4_4(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF GPIO_4_4(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF GPIO_4_5(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF GPIO_4_5(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF GPIO_4_6(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF GPIO_4_6(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF GPIO_4_7(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF GPIO_4_7(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF GPIO_5_0(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF GPIO_5_0(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF GPIO_5_1(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF GPIO_5_1(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF GPIO_5_2(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF GPIO_5_2(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF GPIO_5_3(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF GPIO_5_3(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF GPIO_5_4(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF GPIO_5_4(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF GPIO_5_5(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF GPIO_5_5(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF GPIO_5_6(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF GPIO_5_6(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF GPIO_5_7(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF GPIO_5_7(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF IDAC_out_1(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF IDAC_out_1(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Net_1005 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF Net_1019 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF Net_1033 : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF Net_1063 : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF Net_3184 : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF Net_3274 : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF Net_3293 : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF Net_949 : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF Net_963 : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_991 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF PWM_out_1(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF PWM_out_1(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF PWM_out_2(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF PWM_out_2(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF PWM_out_3(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF PWM_out_3(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF PWM_out_4(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF PWM_out_4(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF PWM_out_5(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF PWM_out_5(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF PWM_out_6(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF PWM_out_6(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF PWM_out_7(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF PWM_out_7(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF PWM_out_8(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF PWM_out_8(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF SAR_in_1(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF SAR_in_1(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF VDAC_out_1(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF VDAC_out_1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF VDAC_out_2(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF VDAC_out_2(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF WaveDAC_out(0) : LABEL IS "iocell48";
    ATTRIBUTE Location OF WaveDAC_out(0) : LABEL IS "P0[0]";
    ATTRIBUTE Location OF \ADC_DelSig_1:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_SAR_1:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_1:Bypass(0)\ : LABEL IS "iocell49";
    ATTRIBUTE Location OF \ADC_SAR_1:Bypass(0)\ : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:FinalBuf\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:SAR:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:SAR:Bypass(0)\ : LABEL IS "iocell50";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:SAR:Bypass(0)\ : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:TempBuf\ : LABEL IS "drqcell2";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:counter_load_not\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:tx_bitclk\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:tx_state_0\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:tx_state_1\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:tx_state_2\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:tx_status_0\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:tx_status_2\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \DEBUG_UART:BUART:txn\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \IDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:final_kill_reg\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:prevCompare1\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_0\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_5\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:prevCompare1\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:runmode_enable\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:status_0\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:final_kill_reg\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:prevCompare1\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:runmode_enable\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:status_0\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:status_5\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \PWM_4:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \PWM_4:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \PWM_4:PWMUDB:prevCompare1\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \PWM_4:PWMUDB:runmode_enable\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \PWM_4:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \PWM_4:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \PWM_4:PWMUDB:status_0\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:final_kill_reg\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:prevCompare1\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:runmode_enable\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:status_0\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \PWM_5:PWMUDB:status_5\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \PWM_6:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \PWM_6:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \PWM_6:PWMUDB:prevCompare1\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF \PWM_6:PWMUDB:runmode_enable\ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \PWM_6:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \PWM_6:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \PWM_6:PWMUDB:status_0\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:final_kill_reg\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:prevCompare1\ : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:runmode_enable\ : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:status_0\ : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF \PWM_7:PWMUDB:status_5\ : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF \PWM_8:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE lib_model OF \PWM_8:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \PWM_8:PWMUDB:prevCompare1\ : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \PWM_8:PWMUDB:runmode_enable\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \PWM_8:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF \PWM_8:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell18";
    ATTRIBUTE lib_model OF \PWM_8:PWMUDB:status_0\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF \Port_12_Control:Sync:ctrl_reg\ : LABEL IS "controlcell10";
    ATTRIBUTE lib_model OF \Port_12_Status:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE lib_model OF \Port_2_Control:Sync:ctrl_reg\ : LABEL IS "controlcell11";
    ATTRIBUTE lib_model OF \Port_2_Status:sts:sts_reg\ : LABEL IS "statuscell3";
    ATTRIBUTE lib_model OF \Port_4_Control:Sync:ctrl_reg\ : LABEL IS "controlcell12";
    ATTRIBUTE lib_model OF \Port_4_Status:sts:sts_reg\ : LABEL IS "statuscell4";
    ATTRIBUTE lib_model OF \Port_5_Control:Sync:ctrl_reg\ : LABEL IS "controlcell13";
    ATTRIBUTE lib_model OF \Port_5_Status:sts:sts_reg\ : LABEL IS "statuscell5";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\ : LABEL IS "statusicell11";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ : LABEL IS "macrocell131";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ : LABEL IS "macrocell132";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ : LABEL IS "macrocell133";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\ : LABEL IS "datapathcell19";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:tx_load\ : LABEL IS "macrocell134";
    ATTRIBUTE lib_model OF \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ : LABEL IS "macrocell135";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell51";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell52";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \VDAC8_2:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE Location OF \WaveDAC8_1:BuffAmp:ABuf\ : LABEL IS "F(Opamp,2)";
    ATTRIBUTE lib_model OF \WaveDAC8_1:Net_107\ : LABEL IS "macrocell136";
    ATTRIBUTE lib_model OF \WaveDAC8_1:Net_134\ : LABEL IS "macrocell137";
    ATTRIBUTE lib_model OF \WaveDAC8_1:Net_183\ : LABEL IS "macrocell138";
    ATTRIBUTE Location OF \WaveDAC8_1:VDAC8:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE lib_model OF \WaveDAC8_1:Wave1_DMA\ : LABEL IS "drqcell3";
    ATTRIBUTE lib_model OF \WaveDAC8_1:Wave2_DMA\ : LABEL IS "drqcell4";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell139";
    ATTRIBUTE lib_model OF analog_in_1(0) : LABEL IS "iocell53";
    ATTRIBUTE Location OF analog_in_1(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF analog_in_10(0) : LABEL IS "iocell54";
    ATTRIBUTE Location OF analog_in_10(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF analog_in_2(0) : LABEL IS "iocell55";
    ATTRIBUTE Location OF analog_in_2(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF analog_in_3(0) : LABEL IS "iocell56";
    ATTRIBUTE Location OF analog_in_3(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF analog_in_4(0) : LABEL IS "iocell57";
    ATTRIBUTE Location OF analog_in_4(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF analog_in_5(0) : LABEL IS "iocell58";
    ATTRIBUTE Location OF analog_in_5(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF analog_in_6(0) : LABEL IS "iocell59";
    ATTRIBUTE Location OF analog_in_6(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF analog_in_7(0) : LABEL IS "iocell60";
    ATTRIBUTE Location OF analog_in_7(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF analog_in_8(0) : LABEL IS "iocell61";
    ATTRIBUTE Location OF analog_in_8(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF analog_in_9(0) : LABEL IS "iocell62";
    ATTRIBUTE Location OF analog_in_9(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF miso(0) : LABEL IS "iocell63";
    ATTRIBUTE Location OF miso(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF mosi(0) : LABEL IS "iocell64";
    ATTRIBUTE Location OF mosi(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF sclk(0) : LABEL IS "iocell65";
    ATTRIBUTE Location OF sclk(0) : LABEL IS "P1[1]";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8lcdcell
        PORT (
            common_0 : OUT std_ulogic;
            common_1 : OUT std_ulogic;
            common_2 : OUT std_ulogic;
            common_3 : OUT std_ulogic;
            common_4 : OUT std_ulogic;
            common_5 : OUT std_ulogic;
            common_6 : OUT std_ulogic;
            common_7 : OUT std_ulogic;
            common_8 : OUT std_ulogic;
            common_9 : OUT std_ulogic;
            common_10 : OUT std_ulogic;
            common_11 : OUT std_ulogic;
            common_12 : OUT std_ulogic;
            common_13 : OUT std_ulogic;
            common_14 : OUT std_ulogic;
            common_15 : OUT std_ulogic;
            segment_0 : OUT std_ulogic;
            segment_1 : OUT std_ulogic;
            segment_2 : OUT std_ulogic;
            segment_3 : OUT std_ulogic;
            segment_4 : OUT std_ulogic;
            segment_5 : OUT std_ulogic;
            segment_6 : OUT std_ulogic;
            segment_7 : OUT std_ulogic;
            segment_8 : OUT std_ulogic;
            segment_9 : OUT std_ulogic;
            segment_10 : OUT std_ulogic;
            segment_11 : OUT std_ulogic;
            segment_12 : OUT std_ulogic;
            segment_13 : OUT std_ulogic;
            segment_14 : OUT std_ulogic;
            segment_15 : OUT std_ulogic;
            segment_16 : OUT std_ulogic;
            segment_17 : OUT std_ulogic;
            segment_18 : OUT std_ulogic;
            segment_19 : OUT std_ulogic;
            segment_20 : OUT std_ulogic;
            segment_21 : OUT std_ulogic;
            segment_22 : OUT std_ulogic;
            segment_23 : OUT std_ulogic;
            segment_24 : OUT std_ulogic;
            segment_25 : OUT std_ulogic;
            segment_26 : OUT std_ulogic;
            segment_27 : OUT std_ulogic;
            segment_28 : OUT std_ulogic;
            segment_29 : OUT std_ulogic;
            segment_30 : OUT std_ulogic;
            segment_31 : OUT std_ulogic;
            segment_32 : OUT std_ulogic;
            segment_33 : OUT std_ulogic;
            segment_34 : OUT std_ulogic;
            segment_35 : OUT std_ulogic;
            segment_36 : OUT std_ulogic;
            segment_37 : OUT std_ulogic;
            segment_38 : OUT std_ulogic;
            segment_39 : OUT std_ulogic;
            segment_40 : OUT std_ulogic;
            segment_41 : OUT std_ulogic;
            segment_42 : OUT std_ulogic;
            segment_43 : OUT std_ulogic;
            segment_44 : OUT std_ulogic;
            segment_45 : OUT std_ulogic;
            segment_46 : OUT std_ulogic;
            segment_47 : OUT std_ulogic;
            segment_48 : OUT std_ulogic;
            segment_49 : OUT std_ulogic;
            segment_50 : OUT std_ulogic;
            segment_51 : OUT std_ulogic;
            segment_52 : OUT std_ulogic;
            segment_53 : OUT std_ulogic;
            segment_54 : OUT std_ulogic;
            segment_55 : OUT std_ulogic;
            segment_56 : OUT std_ulogic;
            segment_57 : OUT std_ulogic;
            segment_58 : OUT std_ulogic;
            segment_59 : OUT std_ulogic;
            segment_60 : OUT std_ulogic;
            segment_61 : OUT std_ulogic;
            segment_62 : OUT std_ulogic;
            segment_63 : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8pmcell
        PORT (
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8spcifcell
        PORT (
            spcif_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8wdtcell
        PORT (
            wdt_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            dsi_out : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4anapumpcell
        PORT (
            pump_clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic;
            clk1 : IN std_ulogic;
            clk2 : IN std_ulogic;
            irq : OUT std_ulogic;
            comp : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac7cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac8cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4ctbmblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4halfuabcell
        PORT (
            clock : IN std_ulogic;
            comp : OUT std_ulogic;
            ctrl : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompcell
        PORT (
            cmpout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4rsbcell
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl0 : IN std_ulogic;
            swctrl1 : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarmuxcell
    END COMPONENT;
    COMPONENT p4tempcell
    END COMPONENT;
    COMPONENT p4vrefcell
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT ssccell
        PORT (
            rst_n : IN std_ulogic;
            scli : IN std_ulogic;
            sdai : IN std_ulogic;
            csel : IN std_ulogic;
            sclo : OUT std_ulogic;
            sdao : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_1114,
            dclk_0 => Net_1114_local,
            aclk_glb_0 => Net_1100,
            aclk_0 => Net_1100_local,
            clk_a_dig_glb_0 => Net_1100_adig,
            clk_a_dig_0 => Net_1100_adig_local,
            dclk_glb_1 => Net_1690,
            dclk_1 => Net_1690_local,
            dclk_glb_2 => Net_1686,
            dclk_2 => Net_1686_local,
            aclk_glb_1 => \ADC_DelSig_1:Net_93\,
            aclk_1 => \ADC_DelSig_1:Net_93_local\,
            clk_a_dig_glb_1 => \ADC_DelSig_1:Net_93_adig\,
            clk_a_dig_1 => \ADC_DelSig_1:Net_93_adig_local\,
            dclk_glb_3 => Net_1689,
            dclk_3 => Net_1689_local,
            dclk_glb_4 => Net_2991,
            dclk_4 => Net_2991_local,
            aclk_glb_2 => \ADC_SAR_1:Net_221\,
            aclk_2 => \ADC_SAR_1:Net_221_local\,
            clk_a_dig_glb_2 => \ADC_SAR_1:Net_221_adig\,
            clk_a_dig_2 => \ADC_SAR_1:Net_221_adig_local\,
            aclk_glb_3 => \ADC_DelSig_1:Net_488\,
            aclk_3 => \ADC_DelSig_1:Net_488_local\,
            clk_a_dig_glb_3 => \ADC_DelSig_1:Net_488_adig\,
            clk_a_dig_3 => \ADC_DelSig_1:Net_488_adig_local\,
            dclk_glb_5 => \SPIS_1:Net_81\,
            dclk_5 => \SPIS_1:Net_81_local\,
            dclk_glb_6 => \WaveDAC8_1:Net_279\,
            dclk_6 => \WaveDAC8_1:Net_279_local\,
            dclk_glb_7 => \DEBUG_UART:Net_9\,
            dclk_7 => \DEBUG_UART:Net_9_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_2 => \ClockBlock.aclk_glb_ff_2__sig\,
            aclk_glb_ff_3 => \ClockBlock.aclk_glb_ff_3__sig\);

    DELSIG_IN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "94d13af1-d21a-4bdf-b1ea-6c5bb0193c97",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DELSIG_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DELSIG_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DELSIG_IN(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_12_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "44906eef-7414-4079-8114-eb0c25d01ec7",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_12_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_12_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_12_0(0)__PA,
            oe => open,
            pin_input => Net_2083,
            fb => Net_2158,
            pad_out => GPIO_12_0(0)_PAD,
            pad_in => GPIO_12_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_12_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3b9c8f4a-7e6d-44a9-afe9-c15b1e795005",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_12_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_12_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_12_1(0)__PA,
            oe => open,
            pin_input => Net_2080,
            fb => Net_2055,
            pad_out => GPIO_12_1(0)_PAD,
            pad_in => GPIO_12_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_12_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3fe058a4-fb85-4ed2-9b6d-04d7808f2445",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_12_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_12_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_12_2(0)__PA,
            oe => open,
            pin_input => Net_2155,
            fb => Net_2160,
            pad_out => GPIO_12_2(0)_PAD,
            pad_in => GPIO_12_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_12_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "186ebcf2-5e77-4255-8a7d-9f2cf8ac7b08",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_12_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_12_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_12_3(0)__PA,
            oe => open,
            pin_input => Net_2110,
            fb => Net_2161,
            pad_out => GPIO_12_3(0)_PAD,
            pad_in => GPIO_12_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_12_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "906e8181-e17e-4993-a4dc-7e72a6b992a9",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_12_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_12_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_12_4(0)__PA,
            oe => open,
            pin_input => Net_2133,
            fb => Net_2163,
            pad_out => GPIO_12_4(0)_PAD,
            pad_in => GPIO_12_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_12_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a560cc7d-82b8-48a7-a61e-2e334d7f4ddd",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_12_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_12_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_12_5(0)__PA,
            oe => open,
            pin_input => Net_2131,
            fb => Net_2164,
            pad_out => GPIO_12_5(0)_PAD,
            pad_in => GPIO_12_5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_12_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "853600db-7954-405d-96d0-87fdf5ace36f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_12_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_12_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_12_6(0)__PA,
            oe => open,
            pin_input => Net_2157,
            fb => Net_2165,
            pad_out => GPIO_12_6(0)_PAD,
            pad_in => GPIO_12_6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_12_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "eff33801-fb2e-4640-bf27-fd7e8bc9bd1d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_12_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_12_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_12_7(0)__PA,
            oe => open,
            pin_input => Net_2127,
            fb => Net_2166,
            pad_out => GPIO_12_7(0)_PAD,
            pad_in => GPIO_12_7(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f5c0ed2a-7904-410d-9d11-c807b7da7a73",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_2_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_2_0(0)__PA,
            oe => open,
            pin_input => Net_2062,
            fb => Net_2061,
            pad_out => GPIO_2_0(0)_PAD,
            pad_in => GPIO_2_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "64305994-3242-44e2-9231-60f4f3387a4e",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_2_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_2_1(0)__PA,
            oe => open,
            pin_input => Net_2064,
            fb => Net_2063,
            pad_out => GPIO_2_1(0)_PAD,
            pad_in => GPIO_2_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "757bfb87-0dad-4dac-b514-23c22fc80a6f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_2_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_2_2(0)__PA,
            oe => open,
            pin_input => Net_2066,
            fb => Net_2065,
            pad_out => GPIO_2_2(0)_PAD,
            pad_in => GPIO_2_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "63aba168-c756-4039-bc77-e6f85f7d1f57",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_2_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_2_3(0)__PA,
            oe => open,
            pin_input => Net_2068,
            fb => Net_2067,
            pad_out => GPIO_2_3(0)_PAD,
            pad_in => GPIO_2_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4514081f-5fb2-4b97-b1e1-ea45179518f1",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_2_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_2_4(0)__PA,
            oe => open,
            pin_input => Net_2070,
            fb => Net_2069,
            pad_out => GPIO_2_4(0)_PAD,
            pad_in => GPIO_2_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a342e098-a7ef-4108-971c-741b8e235d29",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_2_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_2_5(0)__PA,
            oe => open,
            pin_input => Net_2072,
            fb => Net_2071,
            pad_out => GPIO_2_5(0)_PAD,
            pad_in => GPIO_2_5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "78b2d2ab-2027-4a8e-8fa9-c478ffd54e64",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_2_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_2_6(0)__PA,
            oe => open,
            pin_input => Net_2074,
            fb => Net_2073,
            pad_out => GPIO_2_6(0)_PAD,
            pad_in => GPIO_2_6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_2_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e967ee30-9b66-4d1f-b654-dd77aa4be0dc",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_2_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_2_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_2_7(0)__PA,
            oe => open,
            pin_input => Net_2076,
            fb => Net_2075,
            pad_out => GPIO_2_7(0)_PAD,
            pad_in => GPIO_2_7(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_4_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5e7d3bff-241d-47aa-9b2c-dc110e8ae358",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_4_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_4_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_4_0(0)__PA,
            oe => open,
            pin_input => Net_2099,
            fb => Net_2098,
            pad_out => GPIO_4_0(0)_PAD,
            pad_in => GPIO_4_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_4_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "46b97360-05f9-475c-9139-1ab56a4386ad",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_4_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_4_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_4_1(0)__PA,
            oe => open,
            pin_input => Net_2101,
            fb => Net_2100,
            pad_out => GPIO_4_1(0)_PAD,
            pad_in => GPIO_4_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_4_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0a893520-a2bc-4fbc-b246-fc4059b0a386",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_4_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_4_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_4_2(0)__PA,
            oe => open,
            pin_input => Net_2103,
            fb => Net_2102,
            pad_out => GPIO_4_2(0)_PAD,
            pad_in => GPIO_4_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_4_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "109ad78f-38d8-4ca2-aaf0-94692ef83a4f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_4_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_4_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_4_3(0)__PA,
            oe => open,
            pin_input => Net_2105,
            fb => Net_2104,
            pad_out => GPIO_4_3(0)_PAD,
            pad_in => GPIO_4_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_4_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4ca39c63-82e7-4436-a3ae-1874349a77d0",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_4_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_4_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_4_4(0)__PA,
            oe => open,
            pin_input => Net_2107,
            fb => Net_2106,
            pad_out => GPIO_4_4(0)_PAD,
            pad_in => GPIO_4_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_4_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "905110b4-adcc-44b3-88ff-b0813749d59a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_4_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_4_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_4_5(0)__PA,
            oe => open,
            pin_input => Net_2109,
            fb => Net_2108,
            pad_out => GPIO_4_5(0)_PAD,
            pad_in => GPIO_4_5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_4_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2d3807f6-387b-4e5a-b804-bb6d047144fa",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_4_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_4_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_4_6(0)__PA,
            oe => open,
            pin_input => Net_2112,
            fb => Net_2111,
            pad_out => GPIO_4_6(0)_PAD,
            pad_in => GPIO_4_6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_4_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9935db6f-b007-4188-8eb4-3bc257d22f5f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_4_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_4_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_4_7(0)__PA,
            oe => open,
            pin_input => Net_2114,
            fb => Net_2113,
            pad_out => GPIO_4_7(0)_PAD,
            pad_in => GPIO_4_7(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_5_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b35cd8ce-6fac-452f-9889-65aec846c003",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_5_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_5_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_5_0(0)__PA,
            oe => open,
            pin_input => Net_2120,
            fb => Net_2119,
            pad_out => GPIO_5_0(0)_PAD,
            pad_in => GPIO_5_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_5_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a2f63b0a-1167-4757-a683-017a518f9703",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_5_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_5_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_5_1(0)__PA,
            oe => open,
            pin_input => Net_2122,
            fb => Net_2121,
            pad_out => GPIO_5_1(0)_PAD,
            pad_in => GPIO_5_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_5_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e0ae3740-9f21-4d6c-ad12-94db8dda3a2f",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_5_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_5_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_5_2(0)__PA,
            oe => open,
            pin_input => Net_2124,
            fb => Net_2123,
            pad_out => GPIO_5_2(0)_PAD,
            pad_in => GPIO_5_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_5_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c19e7f01-fb74-4926-a658-42a3d3036aca",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_5_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_5_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_5_3(0)__PA,
            oe => open,
            pin_input => Net_2135,
            fb => Net_2125,
            pad_out => GPIO_5_3(0)_PAD,
            pad_in => GPIO_5_3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_5_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b4bea69f-f4e1-4624-a5d7-7ade5516b251",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_5_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_5_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_5_4(0)__PA,
            oe => open,
            pin_input => Net_2136,
            fb => Net_2126,
            pad_out => GPIO_5_4(0)_PAD,
            pad_in => GPIO_5_4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_5_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ccdfd47b-cdeb-450f-9343-54754d725451",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_5_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_5_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_5_5(0)__PA,
            oe => open,
            pin_input => Net_2137,
            fb => Net_2128,
            pad_out => GPIO_5_5(0)_PAD,
            pad_in => GPIO_5_5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_5_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c89f5e09-aba4-4b0f-93f4-dbebcc7b13f2",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_5_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_5_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_5_6(0)__PA,
            oe => open,
            pin_input => Net_2138,
            fb => Net_2129,
            pad_out => GPIO_5_6(0)_PAD,
            pad_in => GPIO_5_6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPIO_5_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "432b282d-d853-4976-b36a-23447d6fc912",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPIO_5_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPIO_5_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => GPIO_5_7(0)__PA,
            oe => open,
            pin_input => Net_2139,
            fb => Net_2130,
            pad_out => GPIO_5_7(0)_PAD,
            pad_in => GPIO_5_7(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IDAC_out_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e0c31ea8-4fc7-43f3-8329-56c8c0c7baf1",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    IDAC_out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IDAC_out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => IDAC_out_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_1005:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_1005,
            clock_0 => Net_1686,
            main_0 => \PWM_6:PWMUDB:control_7\,
            main_1 => \PWM_6:PWMUDB:cmp1_less\);

    Net_1019:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_1019,
            clock_0 => Net_1690,
            main_0 => \PWM_7:PWMUDB:control_7\,
            main_1 => \PWM_7:PWMUDB:cmp1_less\);

    Net_1033:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_1033,
            clock_0 => Net_1690,
            main_0 => \PWM_8:PWMUDB:control_7\,
            main_1 => \PWM_8:PWMUDB:cmp1_less\);

    Net_1063:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_1063,
            clock_0 => Net_1114,
            main_0 => \PWM_1:PWMUDB:control_7\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    Net_3184:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2)",
            clk_inv => '0')
        PORT MAP(
            q => Net_3184,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\,
            main_1 => Net_3184,
            main_2 => \ADC_SAR_Seq_1:nrq\);

    Net_3274:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_3274,
            clock_0 => Net_1689,
            main_0 => \PWM_4:PWMUDB:control_7\,
            main_1 => \PWM_4:PWMUDB:cmp1_less\);

    Net_3293:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_3293,
            main_0 => \DEBUG_UART:BUART:txn\);

    Net_949:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_949,
            clock_0 => Net_1114,
            main_0 => \PWM_2:PWMUDB:control_7\,
            main_1 => \PWM_2:PWMUDB:cmp1_less\);

    Net_963:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_963,
            clock_0 => Net_1689,
            main_0 => \PWM_3:PWMUDB:control_7\,
            main_1 => \PWM_3:PWMUDB:cmp1_less\);

    Net_991:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => Net_991,
            clock_0 => Net_1686,
            main_0 => \PWM_5:PWMUDB:control_7\,
            main_1 => \PWM_5:PWMUDB:cmp1_less\);

    PWM_out_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "786257f5-1539-4a60-81fb-599fdea90443",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_out_1(0)__PA,
            oe => open,
            pin_input => Net_1063,
            pad_out => PWM_out_1(0)_PAD,
            pad_in => PWM_out_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_out_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e086c59d-f941-4c26-992a-8fe66b3bc0f4",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_out_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_out_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_out_2(0)__PA,
            oe => open,
            pin_input => Net_949,
            pad_out => PWM_out_2(0)_PAD,
            pad_in => PWM_out_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_out_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a2c042ac-bffa-4936-b92d-17c1a13bd298",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_out_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_out_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_out_3(0)__PA,
            oe => open,
            pin_input => Net_963,
            pad_out => PWM_out_3(0)_PAD,
            pad_in => PWM_out_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_out_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "08fc33bf-82d3-4fe8-89e7-b6301b0fcf1d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_out_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_out_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_out_4(0)__PA,
            oe => open,
            pin_input => Net_3274,
            pad_out => PWM_out_4(0)_PAD,
            pad_in => PWM_out_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_out_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "31da1de4-8c27-429c-befa-7a83f5950b80",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_out_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_out_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_out_5(0)__PA,
            oe => open,
            pin_input => Net_991,
            pad_out => PWM_out_5(0)_PAD,
            pad_in => PWM_out_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_out_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4d834f7a-a5ef-4970-aace-50b338175fa2",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_out_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_out_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_out_6(0)__PA,
            oe => open,
            pin_input => Net_1005,
            pad_out => PWM_out_6(0)_PAD,
            pad_in => PWM_out_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_out_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fce7acfe-3854-4f0f-8bbb-922ec321b863",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_out_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_out_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_out_7(0)__PA,
            oe => open,
            pin_input => Net_1019,
            pad_out => PWM_out_7(0)_PAD,
            pad_in => PWM_out_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_out_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4ec48965-6b9f-448d-bfcc-b4510a110d07",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_out_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_out_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_out_8(0)__PA,
            oe => open,
            pin_input => Net_1033,
            pad_out => PWM_out_8(0)_PAD,
            pad_in => PWM_out_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SAR_in_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "72774d61-c3f2-4b0d-8180-a2bc6af0d1a0",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SAR_in_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SAR_in_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => SAR_in_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_0\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_3293,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VDAC_out_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d48881c0-8aa8-4a32-b263-c976a2c864bf",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VDAC_out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VDAC_out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => VDAC_out_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VDAC_out_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f186cc75-3162-41fb-b2eb-f5f717665931",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VDAC_out_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VDAC_out_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => VDAC_out_2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WaveDAC_out:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0c6412a0-b2ea-4b9d-8feb-24c851a1767d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WaveDAC_out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WaveDAC_out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => WaveDAC_out(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_DelSig_1:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DelSig_1:mod_reset\,
            interrupt => Net_1148);

    \ADC_DelSig_1:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 16)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_3__sig\,
            reset_udb => open,
            reset_dec => \ADC_DelSig_1:mod_reset\,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\,
            dec_clock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\);

    \ADC_DelSig_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1148,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_2__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_2__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_1:Net_252\,
            next => Net_1384,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\,
            eof_udb => Net_1381);

    \ADC_SAR_1:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_SAR_1:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_SAR_1:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_1:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "accd973d-c60f-4aaa-84a2-5b1f101369af/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_SAR_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1381,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5) + (!main_6 * main_7) + (main_8)")
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq_1:ch_addr_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:ch_addr_4\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq_1:ch_addr_3\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq_1:ch_addr_2\,
            main_8 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2 * !main_3) + (main_4 * !main_5) + (main_6 * !main_7) + (!main_8 * main_9) + (main_8 * !main_9) + (!main_10 * main_11) + (main_10 * !main_11)")
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq_1:ch_addr_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:ch_addr_4\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq_1:ch_addr_3\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq_1:ch_addr_2\,
            main_8 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_9 => \ADC_SAR_Seq_1:ch_addr_1\,
            main_10 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\,
            main_11 => \ADC_SAR_Seq_1:ch_addr_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_0\,
            clock_0 => Net_2991);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_1\,
            clock_0 => Net_2991);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_2\,
            clock_0 => Net_2991);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_3\,
            clock_0 => Net_2991);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_4\,
            clock_0 => Net_2991);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_5\,
            clock_0 => Net_2991);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\,
            clock_0 => Net_2991,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq_1:Net_3698\,
            termin => '0',
            termout => \ADC_SAR_Seq_1:nrq\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_3184,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => Net_2991_local,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_Seq_1:SAR:Net_252\,
            next => Net_3183,
            data_out_udb_11 => \ADC_SAR_Seq_1:SAR:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_Seq_1:SAR:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_Seq_1:SAR:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_Seq_1:SAR:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_Seq_1:SAR:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_Seq_1:SAR:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_Seq_1:SAR:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_Seq_1:SAR:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_Seq_1:SAR:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_Seq_1:SAR:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_Seq_1:SAR:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_Seq_1:SAR:Net_207_0\,
            eof_udb => \ADC_SAR_Seq_1:Net_3830\);

    \ADC_SAR_Seq_1:SAR:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_SAR_Seq_1:SAR:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_SAR_Seq_1:SAR:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_Seq_1:SAR:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "89df8a48-7748-4d81-af60-450d023917b3/dea208d9-07b0-438b-a5e0-ac5d207f2658/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_SAR_Seq_1:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq_1:Net_3830\,
            termin => '0',
            termout => \ADC_SAR_Seq_1:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001001",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0')
        PORT MAP(
            clock => Net_2991,
            load => open,
            enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
            count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\,
            count_5 => \ADC_SAR_Seq_1:ch_addr_5\,
            count_4 => \ADC_SAR_Seq_1:ch_addr_4\,
            count_3 => \ADC_SAR_Seq_1:ch_addr_3\,
            count_2 => \ADC_SAR_Seq_1:ch_addr_2\,
            count_1 => \ADC_SAR_Seq_1:ch_addr_1\,
            count_0 => \ADC_SAR_Seq_1:ch_addr_0\);

    \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_2991,
            control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\,
            control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\,
            control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\,
            control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\,
            control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\,
            control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\,
            control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\,
            control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0')
        PORT MAP(
            clock => Net_2991,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_3184);

    \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2)",
            clk_inv => '0')
        PORT MAP(
            q => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\,
            main_1 => Net_3184,
            main_2 => \ADC_SAR_Seq_1:nrq\);

    \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_2)")
        PORT MAP(
            q => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
            main_0 => Net_3183,
            main_1 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\,
            main_2 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\);

    \DEBUG_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)")
        PORT MAP(
            q => \DEBUG_UART:BUART:counter_load_not\,
            main_0 => \DEBUG_UART:BUART:tx_state_1\,
            main_1 => \DEBUG_UART:BUART:tx_state_0\,
            main_2 => \DEBUG_UART:BUART:tx_state_2\,
            main_3 => \DEBUG_UART:BUART:tx_bitclk\);

    \DEBUG_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            reset => open,
            clock => \DEBUG_UART:Net_9\,
            cs_addr_2 => \DEBUG_UART:BUART:tx_state_1\,
            cs_addr_1 => \DEBUG_UART:BUART:tx_state_0\,
            cs_addr_0 => \DEBUG_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \DEBUG_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \DEBUG_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \DEBUG_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \DEBUG_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0')
        PORT MAP(
            reset => open,
            clock => \DEBUG_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \DEBUG_UART:BUART:tx_fifo_notfull\,
            status_2 => \DEBUG_UART:BUART:tx_status_2\,
            status_1 => \DEBUG_UART:BUART:tx_fifo_empty\,
            status_0 => \DEBUG_UART:BUART:tx_status_0\);

    \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            reset => open,
            clock => \DEBUG_UART:Net_9\,
            cs_addr_0 => \DEBUG_UART:BUART:counter_load_not\,
            cl0_comb => \DEBUG_UART:BUART:tx_bitclk_dp\,
            cl1_comb => \DEBUG_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \DEBUG_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \DEBUG_UART:BUART:tx_bitclk\,
            clock_0 => \DEBUG_UART:Net_9\,
            main_0 => \DEBUG_UART:BUART:tx_bitclk_dp\);

    \DEBUG_UART:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \DEBUG_UART:BUART:tx_bitclk_enable_pre\,
            main_0 => \DEBUG_UART:BUART:tx_bitclk_dp\);

    \DEBUG_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \DEBUG_UART:BUART:tx_state_0\,
            clock_0 => \DEBUG_UART:Net_9\,
            main_0 => \DEBUG_UART:BUART:tx_state_1\,
            main_1 => \DEBUG_UART:BUART:tx_state_0\,
            main_2 => \DEBUG_UART:BUART:tx_fifo_empty\,
            main_3 => \DEBUG_UART:BUART:tx_state_2\,
            main_4 => \DEBUG_UART:BUART:tx_bitclk\);

    \DEBUG_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0')
        PORT MAP(
            q => \DEBUG_UART:BUART:tx_state_1\,
            clock_0 => \DEBUG_UART:Net_9\,
            main_0 => \DEBUG_UART:BUART:tx_state_1\,
            main_1 => \DEBUG_UART:BUART:tx_state_0\,
            main_2 => \DEBUG_UART:BUART:tx_state_2\,
            main_3 => \DEBUG_UART:BUART:tx_bitclk\,
            main_4 => \DEBUG_UART:BUART:tx_counter_dp\);

    \DEBUG_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0')
        PORT MAP(
            q => \DEBUG_UART:BUART:tx_state_2\,
            clock_0 => \DEBUG_UART:Net_9\,
            main_0 => \DEBUG_UART:BUART:tx_state_1\,
            main_1 => \DEBUG_UART:BUART:tx_state_0\,
            main_2 => \DEBUG_UART:BUART:tx_state_2\,
            main_3 => \DEBUG_UART:BUART:tx_bitclk\,
            main_4 => \DEBUG_UART:BUART:tx_counter_dp\);

    \DEBUG_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \DEBUG_UART:BUART:tx_status_0\,
            main_0 => \DEBUG_UART:BUART:tx_state_1\,
            main_1 => \DEBUG_UART:BUART:tx_state_0\,
            main_2 => \DEBUG_UART:BUART:tx_fifo_empty\,
            main_3 => \DEBUG_UART:BUART:tx_state_2\,
            main_4 => \DEBUG_UART:BUART:tx_bitclk\);

    \DEBUG_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \DEBUG_UART:BUART:tx_status_2\,
            main_0 => \DEBUG_UART:BUART:tx_fifo_notfull\);

    \DEBUG_UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0')
        PORT MAP(
            q => \DEBUG_UART:BUART:txn\,
            clock_0 => \DEBUG_UART:Net_9\,
            main_0 => \DEBUG_UART:BUART:txn\,
            main_1 => \DEBUG_UART:BUART:tx_state_1\,
            main_2 => \DEBUG_UART:BUART:tx_state_0\,
            main_3 => \DEBUG_UART:BUART:tx_shift_out\,
            main_4 => \DEBUG_UART:BUART:tx_state_2\,
            main_5 => \DEBUG_UART:BUART:tx_bitclk\,
            main_6 => \DEBUG_UART:BUART:tx_counter_dp\);

    \I2C_1:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_1:Net_1109_0\,
            sda_in => \I2C_1:Net_1109_1\,
            scl_out => \I2C_1:Net_643_0\,
            sda_out => \I2C_1:sda_x_wire\,
            interrupt => \I2C_1:Net_697\);

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \IDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \PWM_1:PWMUDB:final_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_1:PWMUDB:final_kill_reg\,
            clock_0 => Net_1114);

    \PWM_1:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1114,
            control_7 => \PWM_1:PWMUDB:control_7\,
            control_6 => \PWM_1:PWMUDB:control_6\,
            control_5 => \PWM_1:PWMUDB:control_5\,
            control_4 => \PWM_1:PWMUDB:control_4\,
            control_3 => \PWM_1:PWMUDB:control_3\,
            control_2 => \PWM_1:PWMUDB:control_2\,
            control_1 => \PWM_1:PWMUDB:control_1\,
            control_0 => \PWM_1:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_1:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1114,
            status_6 => open,
            status_5 => \PWM_1:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_1:PWMUDB:status_3\,
            status_2 => \PWM_1:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_1:PWMUDB:status_0\);

    \PWM_1:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_1:PWMUDB:prevCompare1\,
            main_0 => \PWM_1:PWMUDB:cmp1_less\,
            clock_0 => Net_1114);

    \PWM_1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_1:PWMUDB:runmode_enable\,
            main_0 => \PWM_1:PWMUDB:control_7\,
            clock_0 => Net_1114);

    \PWM_1:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1114,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_1:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_1:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_1:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_1:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1114,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\,
            z0_comb => \PWM_1:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_1:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_1:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_1:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_1:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_1:PWMUDB:status_0\,
            clock_0 => Net_1114,
            main_0 => \PWM_1:PWMUDB:prevCompare1\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    \PWM_1:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \PWM_1:PWMUDB:status_5\,
            main_0 => \PWM_1:PWMUDB:final_kill_reg\);

    \PWM_2:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1114,
            control_7 => \PWM_2:PWMUDB:control_7\,
            control_6 => \PWM_2:PWMUDB:control_6\,
            control_5 => \PWM_2:PWMUDB:control_5\,
            control_4 => \PWM_2:PWMUDB:control_4\,
            control_3 => \PWM_2:PWMUDB:control_3\,
            control_2 => \PWM_2:PWMUDB:control_2\,
            control_1 => \PWM_2:PWMUDB:control_1\,
            control_0 => \PWM_2:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_2:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1114,
            status_6 => open,
            status_5 => \PWM_1:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_2:PWMUDB:status_3\,
            status_2 => \PWM_2:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_2:PWMUDB:status_0\);

    \PWM_2:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_2:PWMUDB:prevCompare1\,
            main_0 => \PWM_2:PWMUDB:cmp1_less\,
            clock_0 => Net_1114);

    \PWM_2:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_2:PWMUDB:runmode_enable\,
            main_0 => \PWM_2:PWMUDB:control_7\,
            clock_0 => Net_1114);

    \PWM_2:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1114,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_2:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_2:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_2:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_2:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_2:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_2:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_2:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_2:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_2:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_2:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_2:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_2:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_2:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_2:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1114,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\,
            z0_comb => \PWM_2:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_2:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_2:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_2:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_2:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_2:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_2:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_2:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_2:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_2:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_2:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_2:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_2:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_2:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_2:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_2:PWMUDB:status_0\,
            clock_0 => Net_1114,
            main_0 => \PWM_2:PWMUDB:prevCompare1\,
            main_1 => \PWM_2:PWMUDB:cmp1_less\);

    \PWM_3:PWMUDB:final_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_3:PWMUDB:final_kill_reg\,
            clock_0 => Net_1689);

    \PWM_3:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1689,
            control_7 => \PWM_3:PWMUDB:control_7\,
            control_6 => \PWM_3:PWMUDB:control_6\,
            control_5 => \PWM_3:PWMUDB:control_5\,
            control_4 => \PWM_3:PWMUDB:control_4\,
            control_3 => \PWM_3:PWMUDB:control_3\,
            control_2 => \PWM_3:PWMUDB:control_2\,
            control_1 => \PWM_3:PWMUDB:control_1\,
            control_0 => \PWM_3:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_3:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1689,
            status_6 => open,
            status_5 => \PWM_3:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_3:PWMUDB:status_3\,
            status_2 => \PWM_3:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_3:PWMUDB:status_0\);

    \PWM_3:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_3:PWMUDB:prevCompare1\,
            main_0 => \PWM_3:PWMUDB:cmp1_less\,
            clock_0 => Net_1689);

    \PWM_3:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_3:PWMUDB:runmode_enable\,
            main_0 => \PWM_3:PWMUDB:control_7\,
            clock_0 => Net_1689);

    \PWM_3:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1689,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_3:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_3:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_3:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_3:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_3:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_3:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_3:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_3:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_3:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_3:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_3:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_3:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_3:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_3:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1689,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\,
            z0_comb => \PWM_3:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_3:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_3:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_3:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_3:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_3:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_3:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_3:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_3:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_3:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_3:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_3:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_3:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_3:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_3:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_3:PWMUDB:status_0\,
            clock_0 => Net_1689,
            main_0 => \PWM_3:PWMUDB:prevCompare1\,
            main_1 => \PWM_3:PWMUDB:cmp1_less\);

    \PWM_3:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \PWM_3:PWMUDB:status_5\,
            main_0 => \PWM_3:PWMUDB:final_kill_reg\);

    \PWM_4:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1689,
            control_7 => \PWM_4:PWMUDB:control_7\,
            control_6 => \PWM_4:PWMUDB:control_6\,
            control_5 => \PWM_4:PWMUDB:control_5\,
            control_4 => \PWM_4:PWMUDB:control_4\,
            control_3 => \PWM_4:PWMUDB:control_3\,
            control_2 => \PWM_4:PWMUDB:control_2\,
            control_1 => \PWM_4:PWMUDB:control_1\,
            control_0 => \PWM_4:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_4:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1689,
            status_6 => open,
            status_5 => \PWM_3:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_4:PWMUDB:status_3\,
            status_2 => \PWM_4:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_4:PWMUDB:status_0\);

    \PWM_4:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_4:PWMUDB:prevCompare1\,
            main_0 => \PWM_4:PWMUDB:cmp1_less\,
            clock_0 => Net_1689);

    \PWM_4:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_4:PWMUDB:runmode_enable\,
            main_0 => \PWM_4:PWMUDB:control_7\,
            clock_0 => Net_1689);

    \PWM_4:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1689,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_4:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_4:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_4:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_4:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_4:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_4:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_4:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_4:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_4:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_4:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_4:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_4:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_4:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_4:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1689,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_4:PWMUDB:cmp1_less\,
            z0_comb => \PWM_4:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_4:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_4:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_4:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_4:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_4:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_4:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_4:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_4:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_4:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_4:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_4:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_4:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_4:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_4:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_4:PWMUDB:status_0\,
            clock_0 => Net_1689,
            main_0 => \PWM_4:PWMUDB:prevCompare1\,
            main_1 => \PWM_4:PWMUDB:cmp1_less\);

    \PWM_5:PWMUDB:final_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_5:PWMUDB:final_kill_reg\,
            clock_0 => Net_1686);

    \PWM_5:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1686,
            control_7 => \PWM_5:PWMUDB:control_7\,
            control_6 => \PWM_5:PWMUDB:control_6\,
            control_5 => \PWM_5:PWMUDB:control_5\,
            control_4 => \PWM_5:PWMUDB:control_4\,
            control_3 => \PWM_5:PWMUDB:control_3\,
            control_2 => \PWM_5:PWMUDB:control_2\,
            control_1 => \PWM_5:PWMUDB:control_1\,
            control_0 => \PWM_5:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_5:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1686,
            status_6 => open,
            status_5 => \PWM_5:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_5:PWMUDB:status_3\,
            status_2 => \PWM_5:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_5:PWMUDB:status_0\);

    \PWM_5:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_5:PWMUDB:prevCompare1\,
            main_0 => \PWM_5:PWMUDB:cmp1_less\,
            clock_0 => Net_1686);

    \PWM_5:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_5:PWMUDB:runmode_enable\,
            main_0 => \PWM_5:PWMUDB:control_7\,
            clock_0 => Net_1686);

    \PWM_5:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1686,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_5:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_5:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_5:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_5:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_5:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_5:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_5:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_5:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_5:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_5:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_5:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_5:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_5:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_5:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1686,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_5:PWMUDB:cmp1_less\,
            z0_comb => \PWM_5:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_5:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_5:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_5:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_5:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_5:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_5:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_5:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_5:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_5:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_5:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_5:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_5:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_5:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_5:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_5:PWMUDB:status_0\,
            clock_0 => Net_1686,
            main_0 => \PWM_5:PWMUDB:prevCompare1\,
            main_1 => \PWM_5:PWMUDB:cmp1_less\);

    \PWM_5:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \PWM_5:PWMUDB:status_5\,
            main_0 => \PWM_5:PWMUDB:final_kill_reg\);

    \PWM_6:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1686,
            control_7 => \PWM_6:PWMUDB:control_7\,
            control_6 => \PWM_6:PWMUDB:control_6\,
            control_5 => \PWM_6:PWMUDB:control_5\,
            control_4 => \PWM_6:PWMUDB:control_4\,
            control_3 => \PWM_6:PWMUDB:control_3\,
            control_2 => \PWM_6:PWMUDB:control_2\,
            control_1 => \PWM_6:PWMUDB:control_1\,
            control_0 => \PWM_6:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_6:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1686,
            status_6 => open,
            status_5 => \PWM_5:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_6:PWMUDB:status_3\,
            status_2 => \PWM_6:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_6:PWMUDB:status_0\);

    \PWM_6:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_6:PWMUDB:prevCompare1\,
            main_0 => \PWM_6:PWMUDB:cmp1_less\,
            clock_0 => Net_1686);

    \PWM_6:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_6:PWMUDB:runmode_enable\,
            main_0 => \PWM_6:PWMUDB:control_7\,
            clock_0 => Net_1686);

    \PWM_6:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1686,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_6:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_6:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_6:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_6:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_6:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_6:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_6:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_6:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_6:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_6:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_6:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_6:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_6:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_6:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1686,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_6:PWMUDB:cmp1_less\,
            z0_comb => \PWM_6:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_6:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_6:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_6:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_6:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_6:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_6:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_6:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_6:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_6:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_6:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_6:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_6:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_6:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_6:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_6:PWMUDB:status_0\,
            clock_0 => Net_1686,
            main_0 => \PWM_6:PWMUDB:prevCompare1\,
            main_1 => \PWM_6:PWMUDB:cmp1_less\);

    \PWM_7:PWMUDB:final_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_7:PWMUDB:final_kill_reg\,
            clock_0 => Net_1690);

    \PWM_7:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1690,
            control_7 => \PWM_7:PWMUDB:control_7\,
            control_6 => \PWM_7:PWMUDB:control_6\,
            control_5 => \PWM_7:PWMUDB:control_5\,
            control_4 => \PWM_7:PWMUDB:control_4\,
            control_3 => \PWM_7:PWMUDB:control_3\,
            control_2 => \PWM_7:PWMUDB:control_2\,
            control_1 => \PWM_7:PWMUDB:control_1\,
            control_0 => \PWM_7:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_7:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1690,
            status_6 => open,
            status_5 => \PWM_7:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_7:PWMUDB:status_3\,
            status_2 => \PWM_7:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_7:PWMUDB:status_0\);

    \PWM_7:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_7:PWMUDB:prevCompare1\,
            main_0 => \PWM_7:PWMUDB:cmp1_less\,
            clock_0 => Net_1690);

    \PWM_7:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_7:PWMUDB:runmode_enable\,
            main_0 => \PWM_7:PWMUDB:control_7\,
            clock_0 => Net_1690);

    \PWM_7:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1690,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_7:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_7:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_7:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_7:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_7:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_7:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_7:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_7:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_7:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_7:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_7:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_7:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_7:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_7:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1690,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_7:PWMUDB:cmp1_less\,
            z0_comb => \PWM_7:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_7:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_7:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_7:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_7:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_7:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_7:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_7:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_7:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_7:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_7:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_7:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_7:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_7:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_7:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_7:PWMUDB:status_0\,
            clock_0 => Net_1690,
            main_0 => \PWM_7:PWMUDB:prevCompare1\,
            main_1 => \PWM_7:PWMUDB:cmp1_less\);

    \PWM_7:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \PWM_7:PWMUDB:status_5\,
            main_0 => \PWM_7:PWMUDB:final_kill_reg\);

    \PWM_8:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1690,
            control_7 => \PWM_8:PWMUDB:control_7\,
            control_6 => \PWM_8:PWMUDB:control_6\,
            control_5 => \PWM_8:PWMUDB:control_5\,
            control_4 => \PWM_8:PWMUDB:control_4\,
            control_3 => \PWM_8:PWMUDB:control_3\,
            control_2 => \PWM_8:PWMUDB:control_2\,
            control_1 => \PWM_8:PWMUDB:control_1\,
            control_0 => \PWM_8:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_8:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0')
        PORT MAP(
            clock => Net_1690,
            status_6 => open,
            status_5 => \PWM_7:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_8:PWMUDB:status_3\,
            status_2 => \PWM_8:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_8:PWMUDB:status_0\);

    \PWM_8:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_8:PWMUDB:prevCompare1\,
            main_0 => \PWM_8:PWMUDB:cmp1_less\,
            clock_0 => Net_1690);

    \PWM_8:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_8:PWMUDB:runmode_enable\,
            main_0 => \PWM_8:PWMUDB:control_7\,
            clock_0 => Net_1690);

    \PWM_8:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1690,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_8:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_8:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_8:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_8:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_8:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_8:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_8:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_8:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_8:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_8:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_8:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_8:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_8:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_8:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0')
        PORT MAP(
            clock => Net_1690,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_8:PWMUDB:cmp1_less\,
            z0_comb => \PWM_8:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_8:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_8:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_8:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_8:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_8:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_8:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_8:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_8:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_8:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_8:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_8:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_8:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_8:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_8:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0')
        PORT MAP(
            q => \PWM_8:PWMUDB:status_0\,
            clock_0 => Net_1690,
            main_0 => \PWM_8:PWMUDB:prevCompare1\,
            main_1 => \PWM_8:PWMUDB:cmp1_less\);

    \Port_12_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => Net_2127,
            control_6 => Net_2157,
            control_5 => Net_2131,
            control_4 => Net_2133,
            control_3 => Net_2110,
            control_2 => Net_2155,
            control_1 => Net_2080,
            control_0 => Net_2083,
            busclk => ClockBlock_BUS_CLK);

    \Port_12_Status:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000")
        PORT MAP(
            clock => open,
            status_7 => Net_2166,
            status_6 => Net_2165,
            status_5 => Net_2164,
            status_4 => Net_2163,
            status_3 => Net_2161,
            status_2 => Net_2160,
            status_1 => Net_2055,
            status_0 => Net_2158);

    \Port_2_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => Net_2076,
            control_6 => Net_2074,
            control_5 => Net_2072,
            control_4 => Net_2070,
            control_3 => Net_2068,
            control_2 => Net_2066,
            control_1 => Net_2064,
            control_0 => Net_2062,
            busclk => ClockBlock_BUS_CLK);

    \Port_2_Status:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000")
        PORT MAP(
            clock => open,
            status_7 => Net_2075,
            status_6 => Net_2073,
            status_5 => Net_2071,
            status_4 => Net_2069,
            status_3 => Net_2067,
            status_2 => Net_2065,
            status_1 => Net_2063,
            status_0 => Net_2061);

    \Port_4_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => Net_2114,
            control_6 => Net_2112,
            control_5 => Net_2109,
            control_4 => Net_2107,
            control_3 => Net_2105,
            control_2 => Net_2103,
            control_1 => Net_2101,
            control_0 => Net_2099,
            busclk => ClockBlock_BUS_CLK);

    \Port_4_Status:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000")
        PORT MAP(
            clock => open,
            status_7 => Net_2113,
            status_6 => Net_2111,
            status_5 => Net_2108,
            status_4 => Net_2106,
            status_3 => Net_2104,
            status_2 => Net_2102,
            status_1 => Net_2100,
            status_0 => Net_2098);

    \Port_5_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => Net_2139,
            control_6 => Net_2138,
            control_5 => Net_2137,
            control_4 => Net_2136,
            control_3 => Net_2135,
            control_2 => Net_2124,
            control_1 => Net_2122,
            control_0 => Net_2120,
            busclk => ClockBlock_BUS_CLK);

    \Port_5_Status:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000")
        PORT MAP(
            clock => open,
            status_7 => Net_2130,
            status_6 => Net_2129,
            status_5 => Net_2128,
            status_4 => Net_2126,
            status_3 => Net_2125,
            status_2 => Net_2123,
            status_1 => Net_2121,
            status_0 => Net_2119);

    \SPIS_1:BSPIS:es3:SPISlave:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '1')
        PORT MAP(
            clock_n => Net_636,
            load => open,
            enable => open,
            count_6 => \SPIS_1:BSPIS:es3:SPISlave:count_6\,
            count_5 => \SPIS_1:BSPIS:es3:SPISlave:count_5\,
            count_4 => \SPIS_1:BSPIS:es3:SPISlave:count_4\,
            count_3 => \SPIS_1:BSPIS:es3:SPISlave:count_3\,
            count_2 => \SPIS_1:BSPIS:es3:SPISlave:count_2\,
            count_1 => \SPIS_1:BSPIS:es3:SPISlave:count_1\,
            count_0 => \SPIS_1:BSPIS:es3:SPISlave:count_0\);

    \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100000",
            clk_inv => '0')
        PORT MAP(
            clock => \SPIS_1:Net_81\,
            status_6 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\,
            status_5 => \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\,
            status_4 => \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\,
            status_3 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1000001",
            clk_inv => '0')
        PORT MAP(
            clock => \SPIS_1:Net_81\,
            status_6 => \SPIS_1:BSPIS:es3:SPISlave:byte_complete\,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\,
            status_1 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\,
            status_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\);

    \SPIS_1:BSPIS:es3:SPISlave:byte_complete\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:byte_complete\,
            main_0 => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\,
            main_1 => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\);

    \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\,
            main_0 => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\,
            clock_0 => \SPIS_1:Net_81\);

    \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4)")
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\,
            main_0 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
            main_1 => \SPIS_1:BSPIS:es3:SPISlave:count_3\,
            main_2 => \SPIS_1:BSPIS:es3:SPISlave:count_2\,
            main_3 => \SPIS_1:BSPIS:es3:SPISlave:count_1\,
            main_4 => \SPIS_1:BSPIS:es3:SPISlave:count_0\);

    \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\,
            main_0 => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\,
            clock_0 => \SPIS_1:Net_81\);

    \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0')
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\,
            main_0 => Net_635,
            clock_0 => Net_636);

    \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_1 * main_5) + (main_2 * main_5) + (main_3 * main_5) + (!main_4 * main_5)")
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\,
            main_0 => Net_635,
            main_1 => \SPIS_1:BSPIS:es3:SPISlave:count_3\,
            main_2 => \SPIS_1:BSPIS:es3:SPISlave:count_2\,
            main_3 => \SPIS_1:BSPIS:es3:SPISlave:count_1\,
            main_4 => \SPIS_1:BSPIS:es3:SPISlave:count_0\,
            main_5 => \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\);

    \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\,
            main_0 => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\,
            main_1 => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\);

    \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\,
            main_0 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\);

    \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1')
        PORT MAP(
            clock => Net_636,
            cs_addr_2 => __ONE__,
            cs_addr_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_load\,
            route_si => \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\,
            f1_load => \SPIS_1:BSPIS:es3:SPISlave:tx_load\,
            so_comb => Net_638,
            f0_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\,
            f0_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
            f1_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
            f1_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
            busclk => ClockBlock_BUS_CLK);

    \SPIS_1:BSPIS:es3:SPISlave:sync_1\:synccell
        GENERIC MAP(
            clk_inv => '0')
        PORT MAP(
            clock => \SPIS_1:Net_81\,
            in => \SPIS_1:BSPIS:es3:SPISlave:tx_load\,
            out => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\);

    \SPIS_1:BSPIS:es3:SPISlave:sync_2\:synccell
        GENERIC MAP(
            clk_inv => '0')
        PORT MAP(
            clock => \SPIS_1:Net_81\,
            in => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
            out => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\);

    \SPIS_1:BSPIS:es3:SPISlave:sync_3\:synccell
        GENERIC MAP(
            clk_inv => '0')
        PORT MAP(
            clock => \SPIS_1:Net_81\,
            in => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\,
            out => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\);

    \SPIS_1:BSPIS:es3:SPISlave:sync_4\:synccell
        GENERIC MAP(
            clk_inv => '0')
        PORT MAP(
            clock => \SPIS_1:Net_81\,
            in => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
            out => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\);

    \SPIS_1:BSPIS:es3:SPISlave:tx_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:tx_load\,
            main_0 => \SPIS_1:BSPIS:es3:SPISlave:count_3\,
            main_1 => \SPIS_1:BSPIS:es3:SPISlave:count_2\,
            main_2 => \SPIS_1:BSPIS:es3:SPISlave:count_1\,
            main_3 => \SPIS_1:BSPIS:es3:SPISlave:count_0\);

    \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\,
            main_0 => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\,
            main_1 => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\,
            main_2 => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000010000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000001000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_3290,
            arb_int => \USBUART:Net_79\,
            usb_int => \USBUART:Net_81\,
            ept_int_8 => \USBUART:ept_int_8\,
            ept_int_7 => \USBUART:ept_int_7\,
            ept_int_6 => \USBUART:ept_int_6\,
            ept_int_5 => \USBUART:ept_int_5\,
            ept_int_4 => \USBUART:ept_int_4\,
            ept_int_3 => \USBUART:ept_int_3\,
            ept_int_2 => \USBUART:ept_int_2\,
            ept_int_1 => \USBUART:ept_int_1\,
            ept_int_0 => \USBUART:ept_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_req_7\,
            dma_req_6 => \USBUART:dma_req_6\,
            dma_req_5 => \USBUART:dma_req_5\,
            dma_req_4 => \USBUART:dma_req_4\,
            dma_req_3 => \USBUART:dma_req_3\,
            dma_req_2 => \USBUART:dma_req_2\,
            dma_req_1 => \USBUART:dma_req_1\,
            dma_req_0 => \USBUART:dma_req_0\,
            dma_termin => \USBUART:Net_824\);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_79\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_81\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_3290,
            clock => ClockBlock_BUS_CLK);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC8_2:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \WaveDAC8_1:BuffAmp:ABuf\:abufcell
        GENERIC MAP(
            cy_registers => "");

    \WaveDAC8_1:Net_107\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \WaveDAC8_1:Net_107\,
            main_0 => \WaveDAC8_1:Net_134\,
            main_1 => \WaveDAC8_1:Net_279_local\);

    \WaveDAC8_1:Net_134\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0')
        PORT MAP(
            q => \WaveDAC8_1:Net_134\,
            clock_0 => \WaveDAC8_1:Net_279\);

    \WaveDAC8_1:Net_183\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => \WaveDAC8_1:Net_183\,
            main_0 => \WaveDAC8_1:Net_134\,
            main_1 => \WaveDAC8_1:Net_279_local\);

    \WaveDAC8_1:VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open,
            strobe_udb => \WaveDAC8_1:Net_279_local\);

    \WaveDAC8_1:Wave1_DMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \WaveDAC8_1:Net_183\,
            termin => '0',
            termout => Net_1185,
            clock => ClockBlock_BUS_CLK);

    \WaveDAC8_1:Wave2_DMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \WaveDAC8_1:Net_107\,
            termin => '0',
            termout => Net_1186,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ONE__);

    analog_in_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "5042b269-3fce-4edd-b339-75e828372098",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_10:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "3ac3f137-e410-4288-95b2-a0b9b2497130",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_10(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "33ab99f2-1c17-457b-bb65-2590b066f0a3",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "00242f9a-fc1a-45fa-8802-3fad32ee9198",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_3(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f0911ac1-38a5-4749-9710-0ea19a55dfb8",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_4(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_5:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e677bd03-de52-4f9d-b912-e088cb18a72d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_5(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_6:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "80132f9a-0607-4aa9-9439-3efee456430c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_6(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_7:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "99eec9dd-23e3-4b6f-b3c4-c5754bd257fb",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_7(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_8:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c122d6d3-73d1-4678-b8b3-8bbd41ba3ead",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_8(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    analog_in_9:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "26d98dfa-7317-46c2-8069-a294117874c7",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    analog_in_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "analog_in_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => analog_in_9(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    miso:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    miso(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "miso",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => miso(0)__PA,
            oe => open,
            pin_input => Net_638,
            pad_out => miso(0)_PAD,
            pad_in => miso(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    mosi:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "f8cacc13-d415-4527-a3ad-640a763e2f7a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    mosi(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "mosi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => mosi(0)__PA,
            oe => open,
            fb => Net_635,
            pad_in => mosi(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sclk:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ae777f06-175a-424f-ba0a-9555bf4e2039",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    sclk(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sclk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => sclk(0)__PA,
            oe => open,
            fb => Net_636,
            pad_in => sclk(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

END __DEFAULT__;
