 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:42:50 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[0]/CK (DFF_X1)                             0.0000     0.0000 r
  weight_reg[0]/QN (DFF_X1)                             0.3551     0.3551 f
  U695/ZN (INV_X4)                                      0.2297     0.5847 r
  U1229/ZN (XNOR2_X2)                                   0.3316     0.9164 r
  U837/ZN (XNOR2_X1)                                    0.3450     1.2614 r
  U1231/ZN (XNOR2_X1)                                   0.3571     1.6185 r
  U1239/ZN (INV_X1)                                     0.1127     1.7312 f
  U1243/ZN (NAND4_X2)                                   0.1339     1.8651 r
  U1247/ZN (NAND2_X2)                                   0.0739     1.9391 f
  U1248/ZN (NAND2_X2)                                   0.1235     2.0626 r
  U1249/ZN (NAND2_X2)                                   0.0591     2.1217 f
  U1250/ZN (NAND2_X2)                                   0.0805     2.2022 r
  dut_sram_write_data_reg[1]/D (DFF_X2)                 0.0000     2.2022 r
  data arrival time                                                2.2022

  clock clk (rise edge)                                 2.4370     2.4370
  clock network delay (ideal)                           0.0000     2.4370
  clock uncertainty                                    -0.0500     2.3870
  dut_sram_write_data_reg[1]/CK (DFF_X2)                0.0000     2.3870 r
  library setup time                                   -0.1846     2.2024
  data required time                                               2.2024
  --------------------------------------------------------------------------
  data required time                                               2.2024
  data arrival time                                               -2.2022
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0002


1
