ARM GAS  /tmp/ccQm4JQ2.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"memp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../Middlewares/Third_Party/LwIP/src/core/memp.c"
  19              		.section	.rodata.do_memp_malloc_pool.str1.4,"aMS",%progbits,1
  20              		.align	2
  21              	.LC0:
  22 0000 2E2E2F2E 		.ascii	"../../Middlewares/Third_Party/LwIP/src/core/memp.c\000"
  22      2E2F4D69 
  22      64646C65 
  22      77617265 
  22      732F5468 
  23 0033 00       		.align	2
  24              	.LC1:
  25 0034 6D656D70 		.ascii	"memp_malloc: memp properly aligned\000"
  25      5F6D616C 
  25      6C6F633A 
  25      206D656D 
  25      70207072 
  26 0057 00       		.align	2
  27              	.LC2:
  28 0058 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
  28      7274696F 
  28      6E202225 
  28      73222066 
  28      61696C65 
  29              		.section	.text.do_memp_malloc_pool,"ax",%progbits
  30              		.align	1
  31              		.syntax unified
  32              		.thumb
  33              		.thumb_func
  35              	do_memp_malloc_pool:
  36              	.LVL0:
  37              	.LFB172:
   1:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
   2:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @file
   3:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Dynamic pool memory manager
   4:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   5:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * lwIP has dedicated pools for many structures (netconn, protocol control blocks,
   6:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * packet buffers, ...). All these pools are managed here.
   7:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
   8:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @defgroup mempool Memory pools
   9:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @ingroup infrastructure
ARM GAS  /tmp/ccQm4JQ2.s 			page 2


  10:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Custom memory pools
  11:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  12:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  13:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  14:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /*
  15:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  16:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * All rights reserved.
  17:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  18:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Redistribution and use in source and binary forms, with or without modification,
  19:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * are permitted provided that the following conditions are met:
  20:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  21:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  22:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer.
  23:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  24:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    this list of conditions and the following disclaimer in the documentation
  25:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    and/or other materials provided with the distribution.
  26:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * 3. The name of the author may not be used to endorse or promote products
  27:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *    derived from this software without specific prior written permission.
  28:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  29:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  30:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  32:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  33:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  34:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  35:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  36:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  37:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  38:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * OF SUCH DAMAGE.
  39:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  40:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * This file is part of the lwIP TCP/IP stack.
  41:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  42:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Author: Adam Dunkels <adam@sics.se>
  43:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
  44:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
  45:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  46:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/opt.h"
  47:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  48:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/memp.h"
  49:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/sys.h"
  50:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/stats.h"
  51:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  52:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include <string.h>
  53:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  54:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /* Make sure we include everything we need for size calculation required by memp_std.h */
  55:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/pbuf.h"
  56:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/raw.h"
  57:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/udp.h"
  58:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/tcp.h"
  59:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcp_priv.h"
  60:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/altcp.h"
  61:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip4_frag.h"
  62:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netbuf.h"
  63:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/api.h"
  64:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/tcpip_priv.h"
  65:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/api_msg.h"
  66:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/sockets_priv.h"
ARM GAS  /tmp/ccQm4JQ2.s 			page 3


  67:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/etharp.h"
  68:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/igmp.h"
  69:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/timeouts.h"
  70:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /* needed by default MEMP_NUM_SYS_TIMEOUT */
  71:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "netif/ppp/ppp_opts.h"
  72:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/netdb.h"
  73:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/dns.h"
  74:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/nd6_priv.h"
  75:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/ip6_frag.h"
  76:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/mld6.h"
  77:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  78:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) LWIP_MEMPOOL_DECLARE(name,num,size,desc)
  79:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  80:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  81:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** const struct memp_desc *const memp_pools[MEMP_MAX] = {
  82:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #define LWIP_MEMPOOL(name,num,size,desc) &memp_ ## name,
  83:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include "lwip/priv/memp_std.h"
  84:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** };
  85:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  86:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_FILENAME
  87:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #include LWIP_HOOK_FILENAME
  88:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  89:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  90:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC && MEMP_OVERFLOW_CHECK >= 2
  91:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #undef MEMP_OVERFLOW_CHECK
  92:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /* MEMP_OVERFLOW_CHECK >= 2 does not work with MEMP_MEM_MALLOC, use 1 instead */
  93:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #define MEMP_OVERFLOW_CHECK 1
  94:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
  95:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
  96:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC
  97:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
  98:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check that memp-lists don't form a circle, using "Floyd's cycle-finding algorithm".
  99:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 100:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** static int
 101:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_sanity(const struct memp_desc *desc)
 102:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 103:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *t, *h;
 104:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 105:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   t = *desc->tab;
 106:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (t != NULL) {
 107:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 108:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****          h = ((h->next != NULL) ? h->next->next : NULL)) {
 109:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****       if (t == h) {
 110:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****         return 0;
 111:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****       }
 112:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 113:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 114:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 115:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   return 1;
 116:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 117:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK && !MEMP_MEM_MALLOC */
 118:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 119:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 120:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 121:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Check if a memp element was victim of an overflow or underflow
 122:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * (e.g. the restricted area after/before it has been altered)
 123:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
ARM GAS  /tmp/ccQm4JQ2.s 			page 4


 124:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param p the memp element to check
 125:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool p comes from
 126:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 127:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 128:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_element(struct memp *p, const struct memp_desc *desc)
 129:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 130:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 131:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 132:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 133:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 134:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize the restricted area of on memp element.
 135:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 136:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 137:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_init_element(struct memp *p, const struct memp_desc *desc)
 138:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 139:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 140:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 141:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 142:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 143:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 144:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Do an overflow check for all elements in every pool.
 145:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 146:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @see memp_overflow_check_element for a description of the check
 147:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 148:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 149:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_overflow_check_all(void)
 150:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 151:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i, j;
 152:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *p;
 153:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 154:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 155:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 156:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < MEMP_MAX; ++i) {
 157:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 158:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     for (j = 0; j < memp_pools[i]->num; ++j) {
 159:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****       memp_overflow_check_element(p, memp_pools[i]);
 160:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****       p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SAN
 161:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 162:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 163:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 164:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 165:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 166:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 167:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 168:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 169:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initialize custom memory pool.
 170:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc_pool, memp_free_pool
 171:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 172:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc pool to initialize
 173:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 174:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 175:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init_pool(const struct memp_desc *desc)
 176:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 177:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 178:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 179:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 180:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   int i;
ARM GAS  /tmp/ccQm4JQ2.s 			page 5


 181:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 182:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 183:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = NULL;
 184:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 185:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 186:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* force memset on pool memory */
 187:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memset(memp, 0, (size_t)desc->num * (MEMP_SIZE + desc->size
 188:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 189:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                                        + MEM_SANITY_REGION_AFTER_ALIGNED
 190:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 191:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                                       ));
 192:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 193:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* create a linked list of memp elements */
 194:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < desc->num; ++i) {
 195:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 196:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 197:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 198:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 199:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 200:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through void* to get rid of alignment warnings */
 201:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 202:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 203:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                                    + MEM_SANITY_REGION_AFTER_ALIGNED
 204:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 205:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                                   );
 206:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 207:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 208:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->avail = desc->num;
 209:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS */
 210:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 211:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 212:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
 213:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->name  = desc->desc;
 214:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
 215:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 216:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 217:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 218:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Initializes lwIP built-in pools.
 219:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Related functions: memp_malloc, memp_free
 220:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 221:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Carves out memp_memory into linked lists for each pool-type.
 222:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 223:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 224:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_init(void)
 225:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 226:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 227:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 228:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* for every pool: */
 229:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 230:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 231:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 232:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if LWIP_STATS && MEMP_STATS
 233:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     lwip_stats.memp[i] = memp_pools[i]->stats;
 234:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 235:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 236:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 237:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
ARM GAS  /tmp/ccQm4JQ2.s 			page 6


 238:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* check everything a first time to see if it worked */
 239:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 240:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 241:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 242:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 243:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** static void *
 244:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 245:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool(const struct memp_desc *desc)
 246:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 247:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 248:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 249:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
  38              		.loc 1 249 1 view -0
  39              		.cfi_startproc
  40              		@ args = 0, pretend = 0, frame = 0
  41              		@ frame_needed = 0, uses_anonymous_args = 0
  42              		.loc 1 249 1 is_stmt 0 view .LVU1
  43 0000 10B5     		push	{r4, lr}
  44              	.LCFI0:
  45              		.cfi_def_cfa_offset 8
  46              		.cfi_offset 4, -8
  47              		.cfi_offset 14, -4
 250:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
  48              		.loc 1 250 3 is_stmt 1 view .LVU2
 251:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
  49              		.loc 1 251 35 view .LVU3
 252:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 253:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 254:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
 255:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 256:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 257:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
  50              		.loc 1 257 30 view .LVU4
 258:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 259:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = *desc->tab;
  51              		.loc 1 259 3 view .LVU5
  52              		.loc 1 259 15 is_stmt 0 view .LVU6
  53 0002 8368     		ldr	r3, [r0, #8]
  54              		.loc 1 259 8 view .LVU7
  55 0004 1C68     		ldr	r4, [r3]
  56              	.LVL1:
 260:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 261:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 262:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (memp != NULL) {
  57              		.loc 1 262 3 is_stmt 1 view .LVU8
  58              		.loc 1 262 6 is_stmt 0 view .LVU9
  59 0006 24B1     		cbz	r4, .L1
 263:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_MEM_MALLOC
 264:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 265:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_check_element(memp, desc);
 266:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 267:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 268:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp->next;
  60              		.loc 1 268 5 is_stmt 1 view .LVU10
  61              		.loc 1 268 22 is_stmt 0 view .LVU11
  62 0008 2268     		ldr	r2, [r4]
  63              		.loc 1 268 16 view .LVU12
ARM GAS  /tmp/ccQm4JQ2.s 			page 7


  64 000a 1A60     		str	r2, [r3]
 269:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 270:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = NULL;
 271:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 272:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 273:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 274:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->file = file;
 275:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->line = line;
 276:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 277:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_overflow_init_element(memp, desc);
 278:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_MEM_MALLOC */
 279:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 280:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_ASSERT("memp_malloc: memp properly aligned",
  65              		.loc 1 280 5 is_stmt 1 view .LVU13
  66              		.loc 1 280 5 view .LVU14
  67 000c 14F0030F 		tst	r4, #3
  68 0010 01D1     		bne	.L5
  69              	.LVL2:
  70              	.L1:
 281:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
 282:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 283:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->used++;
 284:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     if (desc->stats->used > desc->stats->max) {
 285:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****       desc->stats->max = desc->stats->used;
 286:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     }
 287:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 288:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
 289:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
 290:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     return ((u8_t *)memp + MEMP_SIZE);
 291:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
 292:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 293:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     desc->stats->err++;
 294:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 295:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     SYS_ARCH_UNPROTECT(old_level);
 296:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", de
 297:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 298:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 299:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   return NULL;
 300:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
  71              		.loc 1 300 1 is_stmt 0 view .LVU15
  72 0012 2046     		mov	r0, r4
  73 0014 10BD     		pop	{r4, pc}
  74              	.LVL3:
  75              	.L5:
 280:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  76              		.loc 1 280 5 is_stmt 1 discriminator 1 view .LVU16
 280:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  77              		.loc 1 280 5 discriminator 1 view .LVU17
  78 0016 044B     		ldr	r3, .L6
  79 0018 4FF48C72 		mov	r2, #280
  80 001c 0349     		ldr	r1, .L6+4
  81 001e 0448     		ldr	r0, .L6+8
  82              	.LVL4:
 280:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  83              		.loc 1 280 5 is_stmt 0 discriminator 1 view .LVU18
  84 0020 FFF7FEFF 		bl	printf
  85              	.LVL5:
ARM GAS  /tmp/ccQm4JQ2.s 			page 8


 280:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  86              		.loc 1 280 5 is_stmt 1 discriminator 3 view .LVU19
 280:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****                 ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
  87              		.loc 1 280 5 discriminator 3 view .LVU20
 288:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     /* cast through u8_t* to get rid of alignment warnings */
  88              		.loc 1 288 34 view .LVU21
 290:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
  89              		.loc 1 290 5 view .LVU22
 290:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   } else {
  90              		.loc 1 290 26 is_stmt 0 view .LVU23
  91 0024 F5E7     		b	.L1
  92              	.L7:
  93 0026 00BF     		.align	2
  94              	.L6:
  95 0028 00000000 		.word	.LC0
  96 002c 34000000 		.word	.LC1
  97 0030 58000000 		.word	.LC2
  98              		.cfi_endproc
  99              	.LFE172:
 101              		.section	.rodata.do_memp_free_pool.str1.4,"aMS",%progbits,1
 102              		.align	2
 103              	.LC3:
 104 0000 6D656D70 		.ascii	"memp_free: mem properly aligned\000"
 104      5F667265 
 104      653A206D 
 104      656D2070 
 104      726F7065 
 105              		.section	.text.do_memp_free_pool,"ax",%progbits
 106              		.align	1
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	do_memp_free_pool:
 112              	.LVL6:
 113              	.LFB175:
 301:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 302:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 303:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a custom pool.
 304:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 305:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool to get an element from
 306:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 307:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 308:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 309:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 310:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 311:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool(const struct memp_desc *desc)
 312:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 313:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 314:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 315:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 317:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 318:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 319:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 320:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 321:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 322:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool(desc);
ARM GAS  /tmp/ccQm4JQ2.s 			page 9


 323:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 324:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   return do_memp_malloc_pool_fn(desc, file, line);
 325:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 326:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 327:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 328:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 329:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Get an element from a specific pool.
 330:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 331:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool to get an element from
 332:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 333:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @return a pointer to the allocated memory or a NULL pointer on error
 334:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 335:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** void *
 336:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 337:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc(memp_t type)
 338:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 339:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_malloc_fn(memp_t type, const char *file, const int line)
 340:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 341:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 342:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 344:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 345:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 346:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 347:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 348:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 349:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if !MEMP_OVERFLOW_CHECK
 350:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool(memp_pools[type]);
 351:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 352:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 353:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 354:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 355:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   return memp;
 356:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 357:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 358:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** static void
 359:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** do_memp_free_pool(const struct memp_desc *desc, void *mem)
 360:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 114              		.loc 1 360 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		.loc 1 360 1 is_stmt 0 view .LVU25
 119 0000 38B5     		push	{r3, r4, r5, lr}
 120              	.LCFI1:
 121              		.cfi_def_cfa_offset 16
 122              		.cfi_offset 3, -16
 123              		.cfi_offset 4, -12
 124              		.cfi_offset 5, -8
 125              		.cfi_offset 14, -4
 126 0002 0546     		mov	r5, r0
 127 0004 0C46     		mov	r4, r1
 361:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 128              		.loc 1 361 3 is_stmt 1 view .LVU26
 362:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_DECL_PROTECT(old_level);
 129              		.loc 1 362 35 view .LVU27
 363:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
ARM GAS  /tmp/ccQm4JQ2.s 			page 10


 364:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp_free: mem properly aligned",
 130              		.loc 1 364 3 view .LVU28
 131              		.loc 1 364 3 view .LVU29
 132 0006 11F0030F 		tst	r1, #3
 133 000a 05D1     		bne	.L11
 134              	.LVL7:
 135              	.L9:
 136              		.loc 1 364 3 discriminator 3 view .LVU30
 137              		.loc 1 364 3 discriminator 3 view .LVU31
 365:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 366:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 367:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   /* cast through void* to get rid of alignment warnings */
 368:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 138              		.loc 1 368 3 view .LVU32
 369:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 370:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_PROTECT(old_level);
 139              		.loc 1 370 30 view .LVU33
 371:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 372:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK == 1
 373:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_element(memp, desc);
 374:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK */
 375:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 376:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_STATS
 377:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   desc->stats->used--;
 378:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 379:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 380:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 381:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_UNUSED_ARG(desc);
 382:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 383:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   mem_free(memp);
 384:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else /* MEMP_MEM_MALLOC */
 385:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp->next = *desc->tab;
 140              		.loc 1 385 3 view .LVU34
 141              		.loc 1 385 21 is_stmt 0 view .LVU35
 142 000c AB68     		ldr	r3, [r5, #8]
 143              		.loc 1 385 16 view .LVU36
 144 000e 1B68     		ldr	r3, [r3]
 145              		.loc 1 385 14 view .LVU37
 146 0010 2360     		str	r3, [r4]
 386:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   *desc->tab = memp;
 147              		.loc 1 386 3 is_stmt 1 view .LVU38
 148              		.loc 1 386 8 is_stmt 0 view .LVU39
 149 0012 AB68     		ldr	r3, [r5, #8]
 150              		.loc 1 386 14 view .LVU40
 151 0014 1C60     		str	r4, [r3]
 387:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 388:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_SANITY_CHECK
 389:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("memp sanity", memp_sanity(desc));
 390:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_SANITY_CHECK */
 391:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 392:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   SYS_ARCH_UNPROTECT(old_level);
 152              		.loc 1 392 32 is_stmt 1 view .LVU41
 393:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* !MEMP_MEM_MALLOC */
 394:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 153              		.loc 1 394 1 is_stmt 0 view .LVU42
 154 0016 38BD     		pop	{r3, r4, r5, pc}
 155              	.LVL8:
ARM GAS  /tmp/ccQm4JQ2.s 			page 11


 156              	.L11:
 364:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 157              		.loc 1 364 3 is_stmt 1 discriminator 1 view .LVU43
 364:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 158              		.loc 1 364 3 discriminator 1 view .LVU44
 159 0018 034B     		ldr	r3, .L12
 160 001a 4FF4B672 		mov	r2, #364
 161 001e 0349     		ldr	r1, .L12+4
 162              	.LVL9:
 364:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 163              		.loc 1 364 3 is_stmt 0 discriminator 1 view .LVU45
 164 0020 0348     		ldr	r0, .L12+8
 165              	.LVL10:
 364:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****               ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);
 166              		.loc 1 364 3 discriminator 1 view .LVU46
 167 0022 FFF7FEFF 		bl	printf
 168              	.LVL11:
 169 0026 F1E7     		b	.L9
 170              	.L13:
 171              		.align	2
 172              	.L12:
 173 0028 00000000 		.word	.LC0
 174 002c 00000000 		.word	.LC3
 175 0030 58000000 		.word	.LC2
 176              		.cfi_endproc
 177              	.LFE175:
 179              		.section	.text.memp_init_pool,"ax",%progbits
 180              		.align	1
 181              		.global	memp_init_pool
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	memp_init_pool:
 187              	.LVL12:
 188              	.LFB170:
 176:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_MALLOC
 189              		.loc 1 176 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 180:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *memp;
 194              		.loc 1 180 3 view .LVU48
 181:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 195              		.loc 1 181 3 view .LVU49
 183:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 196              		.loc 1 183 3 view .LVU50
 183:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 197              		.loc 1 183 8 is_stmt 0 view .LVU51
 198 0000 8368     		ldr	r3, [r0, #8]
 183:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 199              		.loc 1 183 14 view .LVU52
 200 0002 0022     		movs	r2, #0
 201 0004 1A60     		str	r2, [r3]
 184:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
 202              		.loc 1 184 3 is_stmt 1 view .LVU53
 184:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_MEM_INIT
ARM GAS  /tmp/ccQm4JQ2.s 			page 12


 203              		.loc 1 184 25 is_stmt 0 view .LVU54
 204 0006 4368     		ldr	r3, [r0, #4]
 205 0008 0333     		adds	r3, r3, #3
 206 000a 23F00303 		bic	r3, r3, #3
 207              	.LVL13:
 194:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 208              		.loc 1 194 3 is_stmt 1 view .LVU55
 194:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 209              		.loc 1 194 3 is_stmt 0 view .LVU56
 210 000e 07E0     		b	.L15
 211              	.LVL14:
 212              	.L16:
 195:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 213              		.loc 1 195 5 is_stmt 1 view .LVU57
 195:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 214              		.loc 1 195 23 is_stmt 0 view .LVU58
 215 0010 8168     		ldr	r1, [r0, #8]
 195:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 216              		.loc 1 195 18 view .LVU59
 217 0012 0968     		ldr	r1, [r1]
 195:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     *desc->tab = memp;
 218              		.loc 1 195 16 view .LVU60
 219 0014 1960     		str	r1, [r3]
 196:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 220              		.loc 1 196 5 is_stmt 1 view .LVU61
 196:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 221              		.loc 1 196 10 is_stmt 0 view .LVU62
 222 0016 8168     		ldr	r1, [r0, #8]
 196:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 223              		.loc 1 196 16 view .LVU63
 224 0018 0B60     		str	r3, [r1]
 201:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 225              		.loc 1 201 5 is_stmt 1 view .LVU64
 201:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 226              		.loc 1 201 67 is_stmt 0 view .LVU65
 227 001a 0188     		ldrh	r1, [r0]
 201:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK
 228              		.loc 1 201 10 view .LVU66
 229 001c 0B44     		add	r3, r3, r1
 230              	.LVL15:
 194:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 231              		.loc 1 194 30 is_stmt 1 discriminator 3 view .LVU67
 232 001e 0132     		adds	r2, r2, #1
 233              	.LVL16:
 234              	.L15:
 194:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 235              		.loc 1 194 17 discriminator 1 view .LVU68
 194:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 236              		.loc 1 194 23 is_stmt 0 discriminator 1 view .LVU69
 237 0020 4188     		ldrh	r1, [r0, #2]
 194:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp->next = *desc->tab;
 238              		.loc 1 194 17 discriminator 1 view .LVU70
 239 0022 9142     		cmp	r1, r2
 240 0024 F4DC     		bgt	.L16
 215:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 241              		.loc 1 215 1 view .LVU71
 242 0026 7047     		bx	lr
ARM GAS  /tmp/ccQm4JQ2.s 			page 13


 243              		.cfi_endproc
 244              	.LFE170:
 246              		.section	.text.memp_init,"ax",%progbits
 247              		.align	1
 248              		.global	memp_init
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 253              	memp_init:
 254              	.LFB171:
 225:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   u16_t i;
 255              		.loc 1 225 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259 0000 10B5     		push	{r4, lr}
 260              	.LCFI2:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 4, -8
 263              		.cfi_offset 14, -4
 226:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 264              		.loc 1 226 3 view .LVU73
 229:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 265              		.loc 1 229 3 view .LVU74
 266              	.LVL17:
 229:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 267              		.loc 1 229 10 is_stmt 0 view .LVU75
 268 0002 0024     		movs	r4, #0
 229:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 269              		.loc 1 229 3 view .LVU76
 270 0004 06E0     		b	.L18
 271              	.LVL18:
 272              	.L19:
 230:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 273              		.loc 1 230 5 is_stmt 1 view .LVU77
 274 0006 054B     		ldr	r3, .L21
 275 0008 53F82400 		ldr	r0, [r3, r4, lsl #2]
 276 000c FFF7FEFF 		bl	memp_init_pool
 277              	.LVL19:
 229:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 278              		.loc 1 229 48 discriminator 3 view .LVU78
 279 0010 0134     		adds	r4, r4, #1
 280              	.LVL20:
 229:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 281              		.loc 1 229 48 is_stmt 0 discriminator 3 view .LVU79
 282 0012 A4B2     		uxth	r4, r4
 283              	.LVL21:
 284              	.L18:
 229:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     memp_init_pool(memp_pools[i]);
 285              		.loc 1 229 17 is_stmt 1 discriminator 1 view .LVU80
 286 0014 082C     		cmp	r4, #8
 287 0016 F6D9     		bls	.L19
 241:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 288              		.loc 1 241 1 is_stmt 0 view .LVU81
 289 0018 10BD     		pop	{r4, pc}
 290              	.LVL22:
 291              	.L22:
ARM GAS  /tmp/ccQm4JQ2.s 			page 14


 241:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 292              		.loc 1 241 1 view .LVU82
 293 001a 00BF     		.align	2
 294              	.L21:
 295 001c 00000000 		.word	memp_pools
 296              		.cfi_endproc
 297              	.LFE171:
 299              		.section	.rodata.memp_malloc_pool.str1.4,"aMS",%progbits,1
 300              		.align	2
 301              	.LC4:
 302 0000 696E7661 		.ascii	"invalid pool desc\000"
 302      6C696420 
 302      706F6F6C 
 302      20646573 
 302      6300
 303              		.section	.text.memp_malloc_pool,"ax",%progbits
 304              		.align	1
 305              		.global	memp_malloc_pool
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	memp_malloc_pool:
 311              	.LVL23:
 312              	.LFB173:
 315:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 313              		.loc 1 315 1 is_stmt 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 0
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 315:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 317              		.loc 1 315 1 is_stmt 0 view .LVU84
 318 0000 10B5     		push	{r4, lr}
 319              	.LCFI3:
 320              		.cfi_def_cfa_offset 8
 321              		.cfi_offset 4, -8
 322              		.cfi_offset 14, -4
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 323              		.loc 1 316 3 is_stmt 1 view .LVU85
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 324              		.loc 1 316 3 view .LVU86
 325 0002 0446     		mov	r4, r0
 326 0004 10B1     		cbz	r0, .L24
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 327              		.loc 1 316 3 discriminator 3 view .LVU87
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 328              		.loc 1 316 3 discriminator 3 view .LVU88
 317:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 329              		.loc 1 317 3 view .LVU89
 322:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 330              		.loc 1 322 3 view .LVU90
 322:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 331              		.loc 1 322 10 is_stmt 0 view .LVU91
 332 0006 FFF7FEFF 		bl	do_memp_malloc_pool
 333              	.LVL24:
 334              	.L23:
 326:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 335              		.loc 1 326 1 view .LVU92
ARM GAS  /tmp/ccQm4JQ2.s 			page 15


 336 000a 10BD     		pop	{r4, pc}
 337              	.LVL25:
 338              	.L24:
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 339              		.loc 1 316 3 is_stmt 1 discriminator 1 view .LVU93
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 340              		.loc 1 316 3 discriminator 1 view .LVU94
 341 000c 044B     		ldr	r3, .L27
 342 000e 4FF49E72 		mov	r2, #316
 343 0012 0449     		ldr	r1, .L27+4
 344 0014 0448     		ldr	r0, .L27+8
 345              	.LVL26:
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 346              		.loc 1 316 3 is_stmt 0 discriminator 1 view .LVU95
 347 0016 FFF7FEFF 		bl	printf
 348              	.LVL27:
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 349              		.loc 1 316 3 is_stmt 1 discriminator 3 view .LVU96
 316:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (desc == NULL) {
 350              		.loc 1 316 3 discriminator 3 view .LVU97
 317:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     return NULL;
 351              		.loc 1 317 3 view .LVU98
 318:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 352              		.loc 1 318 5 view .LVU99
 318:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 353              		.loc 1 318 12 is_stmt 0 view .LVU100
 354 001a 2046     		mov	r0, r4
 355 001c F5E7     		b	.L23
 356              	.L28:
 357 001e 00BF     		.align	2
 358              	.L27:
 359 0020 00000000 		.word	.LC0
 360 0024 00000000 		.word	.LC4
 361 0028 58000000 		.word	.LC2
 362              		.cfi_endproc
 363              	.LFE173:
 365              		.section	.rodata.memp_malloc.str1.4,"aMS",%progbits,1
 366              		.align	2
 367              	.LC5:
 368 0000 6D656D70 		.ascii	"memp_malloc: type < MEMP_MAX\000"
 368      5F6D616C 
 368      6C6F633A 
 368      20747970 
 368      65203C20 
 369              		.section	.text.memp_malloc,"ax",%progbits
 370              		.align	1
 371              		.global	memp_malloc
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 376              	memp_malloc:
 377              	.LVL28:
 378              	.LFB174:
 341:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 379              		.loc 1 341 1 is_stmt 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccQm4JQ2.s 			page 16


 382              		@ frame_needed = 0, uses_anonymous_args = 0
 341:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   void *memp;
 383              		.loc 1 341 1 is_stmt 0 view .LVU102
 384 0000 08B5     		push	{r3, lr}
 385              	.LCFI4:
 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 3, -8
 388              		.cfi_offset 14, -4
 342:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 389              		.loc 1 342 3 is_stmt 1 view .LVU103
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 390              		.loc 1 343 3 view .LVU104
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 391              		.loc 1 343 3 view .LVU105
 392 0002 0828     		cmp	r0, #8
 393 0004 05D8     		bhi	.L33
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 394              		.loc 1 343 3 discriminator 2 view .LVU106
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 395              		.loc 1 343 3 discriminator 2 view .LVU107
 350:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 396              		.loc 1 350 3 view .LVU108
 350:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 397              		.loc 1 350 10 is_stmt 0 view .LVU109
 398 0006 074B     		ldr	r3, .L34
 399 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 400              	.LVL29:
 350:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #else
 401              		.loc 1 350 10 view .LVU110
 402 000c FFF7FEFF 		bl	do_memp_malloc_pool
 403              	.LVL30:
 355:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 404              		.loc 1 355 3 is_stmt 1 view .LVU111
 405              	.L29:
 356:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 406              		.loc 1 356 1 is_stmt 0 view .LVU112
 407 0010 08BD     		pop	{r3, pc}
 408              	.LVL31:
 409              	.L33:
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 410              		.loc 1 343 3 is_stmt 1 discriminator 1 view .LVU113
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 411              		.loc 1 343 3 discriminator 1 view .LVU114
 412 0012 054B     		ldr	r3, .L34+4
 413 0014 40F25712 		movw	r2, #343
 414 0018 0449     		ldr	r1, .L34+8
 415 001a 0548     		ldr	r0, .L34+12
 416              	.LVL32:
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 417              		.loc 1 343 3 is_stmt 0 discriminator 1 view .LVU115
 418 001c FFF7FEFF 		bl	printf
 419              	.LVL33:
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 420              		.loc 1 343 3 is_stmt 1 discriminator 1 view .LVU116
 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 421              		.loc 1 343 3 discriminator 1 view .LVU117
 422 0020 0020     		movs	r0, #0
ARM GAS  /tmp/ccQm4JQ2.s 			page 17


 343:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 423              		.loc 1 343 3 is_stmt 0 view .LVU118
 424 0022 F5E7     		b	.L29
 425              	.L35:
 426              		.align	2
 427              	.L34:
 428 0024 00000000 		.word	memp_pools
 429 0028 00000000 		.word	.LC0
 430 002c 00000000 		.word	.LC5
 431 0030 58000000 		.word	.LC2
 432              		.cfi_endproc
 433              	.LFE174:
 435              		.section	.text.memp_free_pool,"ax",%progbits
 436              		.align	1
 437              		.global	memp_free_pool
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	memp_free_pool:
 443              	.LVL34:
 444              	.LFB176:
 395:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 396:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 397:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put a custom pool element back into its pool.
 398:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 399:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param desc the pool where to put mem
 400:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 401:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 402:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 403:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free_pool(const struct memp_desc *desc, void *mem)
 404:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 445              		.loc 1 404 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		.loc 1 404 1 is_stmt 0 view .LVU120
 450 0000 38B5     		push	{r3, r4, r5, lr}
 451              	.LCFI5:
 452              		.cfi_def_cfa_offset 16
 453              		.cfi_offset 3, -16
 454              		.cfi_offset 4, -12
 455              		.cfi_offset 5, -8
 456              		.cfi_offset 14, -4
 457 0002 0C46     		mov	r4, r1
 405:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ASSERT("invalid pool desc", desc != NULL);
 458              		.loc 1 405 3 is_stmt 1 view .LVU121
 459              		.loc 1 405 3 view .LVU122
 460 0004 0546     		mov	r5, r0
 461 0006 20B1     		cbz	r0, .L40
 462              	.LVL35:
 463              	.L37:
 464              		.loc 1 405 3 discriminator 3 view .LVU123
 465              		.loc 1 405 3 discriminator 3 view .LVU124
 406:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 466              		.loc 1 406 3 view .LVU125
 467              		.loc 1 406 6 is_stmt 0 view .LVU126
 468 0008 002C     		cmp	r4, #0
ARM GAS  /tmp/ccQm4JQ2.s 			page 18


 469 000a 18BF     		it	ne
 470 000c 002D     		cmpne	r5, #0
 471 000e 08D1     		bne	.L41
 472              	.L36:
 407:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 408:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 409:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 410:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(desc, mem);
 411:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 473              		.loc 1 411 1 view .LVU127
 474 0010 38BD     		pop	{r3, r4, r5, pc}
 475              	.LVL36:
 476              	.L40:
 405:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 477              		.loc 1 405 3 is_stmt 1 discriminator 1 view .LVU128
 405:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 478              		.loc 1 405 3 discriminator 1 view .LVU129
 479 0012 064B     		ldr	r3, .L42
 480 0014 40F29512 		movw	r2, #405
 481 0018 0549     		ldr	r1, .L42+4
 482              	.LVL37:
 405:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 483              		.loc 1 405 3 is_stmt 0 discriminator 1 view .LVU130
 484 001a 0648     		ldr	r0, .L42+8
 485              	.LVL38:
 405:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if ((desc == NULL) || (mem == NULL)) {
 486              		.loc 1 405 3 discriminator 1 view .LVU131
 487 001c FFF7FEFF 		bl	printf
 488              	.LVL39:
 489 0020 F2E7     		b	.L37
 490              	.L41:
 410:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 491              		.loc 1 410 3 is_stmt 1 view .LVU132
 492 0022 2146     		mov	r1, r4
 493 0024 2846     		mov	r0, r5
 494 0026 FFF7FEFF 		bl	do_memp_free_pool
 495              	.LVL40:
 496 002a F1E7     		b	.L36
 497              	.L43:
 498              		.align	2
 499              	.L42:
 500 002c 00000000 		.word	.LC0
 501 0030 00000000 		.word	.LC4
 502 0034 58000000 		.word	.LC2
 503              		.cfi_endproc
 504              	.LFE176:
 506              		.section	.rodata.memp_free.str1.4,"aMS",%progbits,1
 507              		.align	2
 508              	.LC6:
 509 0000 6D656D70 		.ascii	"memp_free: type < MEMP_MAX\000"
 509      5F667265 
 509      653A2074 
 509      79706520 
 509      3C204D45 
 510              		.section	.text.memp_free,"ax",%progbits
 511              		.align	1
 512              		.global	memp_free
ARM GAS  /tmp/ccQm4JQ2.s 			page 19


 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	memp_free:
 518              	.LVL41:
 519              	.LFB177:
 412:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 413:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** /**
 414:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * Put an element back into its pool.
 415:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  *
 416:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param type the pool where to put mem
 417:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  * @param mem the memp element to free
 418:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****  */
 419:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** void
 420:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** memp_free(memp_t type, void *mem)
 421:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** {
 520              		.loc 1 421 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              		.loc 1 421 1 is_stmt 0 view .LVU134
 525 0000 08B5     		push	{r3, lr}
 526              	.LCFI6:
 527              		.cfi_def_cfa_offset 8
 528              		.cfi_offset 3, -8
 529              		.cfi_offset 14, -4
 422:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 423:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   struct memp *old_first;
 424:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 425:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 426:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 530              		.loc 1 426 3 is_stmt 1 view .LVU135
 531              		.loc 1 426 3 view .LVU136
 532 0002 0828     		cmp	r0, #8
 533 0004 06D8     		bhi	.L48
 534              		.loc 1 426 3 discriminator 2 view .LVU137
 535              		.loc 1 426 3 discriminator 2 view .LVU138
 427:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 428:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (mem == NULL) {
 536              		.loc 1 428 3 view .LVU139
 537              		.loc 1 428 6 is_stmt 0 view .LVU140
 538 0006 21B1     		cbz	r1, .L44
 429:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     return;
 430:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 431:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 432:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #if MEMP_OVERFLOW_CHECK >= 2
 433:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   memp_overflow_check_all();
 434:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif /* MEMP_OVERFLOW_CHECK >= 2 */
 435:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 436:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 437:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   old_first = *memp_pools[type]->tab;
 438:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 439:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 440:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   do_memp_free_pool(memp_pools[type], mem);
 539              		.loc 1 440 3 is_stmt 1 view .LVU141
 540 0008 064B     		ldr	r3, .L49
 541 000a 53F82000 		ldr	r0, [r3, r0, lsl #2]
ARM GAS  /tmp/ccQm4JQ2.s 			page 20


 542              	.LVL42:
 543              		.loc 1 440 3 is_stmt 0 view .LVU142
 544 000e FFF7FEFF 		bl	do_memp_free_pool
 545              	.LVL43:
 546              	.L44:
 441:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 442:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #ifdef LWIP_HOOK_MEMP_AVAILABLE
 443:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   if (old_first == NULL) {
 444:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****     LWIP_HOOK_MEMP_AVAILABLE(type);
 445:../../Middlewares/Third_Party/LwIP/src/core/memp.c ****   }
 446:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** #endif
 447:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** }
 547              		.loc 1 447 1 view .LVU143
 548 0012 08BD     		pop	{r3, pc}
 549              	.LVL44:
 550              	.L48:
 426:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 551              		.loc 1 426 3 is_stmt 1 discriminator 1 view .LVU144
 426:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 552              		.loc 1 426 3 discriminator 1 view .LVU145
 553 0014 044B     		ldr	r3, .L49+4
 554 0016 4FF4D572 		mov	r2, #426
 555 001a 0449     		ldr	r1, .L49+8
 556              	.LVL45:
 426:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 557              		.loc 1 426 3 is_stmt 0 discriminator 1 view .LVU146
 558 001c 0448     		ldr	r0, .L49+12
 559              	.LVL46:
 426:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 560              		.loc 1 426 3 discriminator 1 view .LVU147
 561 001e FFF7FEFF 		bl	printf
 562              	.LVL47:
 426:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 563              		.loc 1 426 3 is_stmt 1 discriminator 1 view .LVU148
 426:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 564              		.loc 1 426 3 discriminator 1 view .LVU149
 426:../../Middlewares/Third_Party/LwIP/src/core/memp.c **** 
 565              		.loc 1 426 3 is_stmt 0 view .LVU150
 566 0022 F6E7     		b	.L44
 567              	.L50:
 568              		.align	2
 569              	.L49:
 570 0024 00000000 		.word	memp_pools
 571 0028 00000000 		.word	.LC0
 572 002c 00000000 		.word	.LC6
 573 0030 58000000 		.word	.LC2
 574              		.cfi_endproc
 575              	.LFE177:
 577              		.global	memp_pools
 578              		.section	.rodata.memp_pools,"a"
 579              		.align	2
 582              	memp_pools:
 583 0000 00000000 		.word	memp_UDP_PCB
 584 0004 00000000 		.word	memp_TCP_PCB
 585 0008 00000000 		.word	memp_TCP_PCB_LISTEN
 586 000c 00000000 		.word	memp_TCP_SEG
 587 0010 00000000 		.word	memp_REASSDATA
ARM GAS  /tmp/ccQm4JQ2.s 			page 21


 588 0014 00000000 		.word	memp_FRAG_PBUF
 589 0018 00000000 		.word	memp_SYS_TIMEOUT
 590 001c 00000000 		.word	memp_PBUF
 591 0020 00000000 		.word	memp_PBUF_POOL
 592              		.global	memp_PBUF_POOL
 593              		.section	.rodata.memp_PBUF_POOL,"a"
 594              		.align	2
 597              	memp_PBUF_POOL:
 598 0000 6002     		.short	608
 599 0002 1000     		.short	16
 600 0004 00000000 		.word	memp_memory_PBUF_POOL_base
 601 0008 00000000 		.word	memp_tab_PBUF_POOL
 602              		.section	.bss.memp_tab_PBUF_POOL,"aw",%nobits
 603              		.align	2
 606              	memp_tab_PBUF_POOL:
 607 0000 00000000 		.space	4
 608              		.global	memp_memory_PBUF_POOL_base
 609              		.section	.bss.memp_memory_PBUF_POOL_base,"aw",%nobits
 610              		.align	2
 613              	memp_memory_PBUF_POOL_base:
 614 0000 00000000 		.space	9731
 614      00000000 
 614      00000000 
 614      00000000 
 614      00000000 
 615              		.global	memp_PBUF
 616              		.section	.rodata.memp_PBUF,"a"
 617              		.align	2
 620              	memp_PBUF:
 621 0000 1000     		.short	16
 622 0002 1000     		.short	16
 623 0004 00000000 		.word	memp_memory_PBUF_base
 624 0008 00000000 		.word	memp_tab_PBUF
 625              		.section	.bss.memp_tab_PBUF,"aw",%nobits
 626              		.align	2
 629              	memp_tab_PBUF:
 630 0000 00000000 		.space	4
 631              		.global	memp_memory_PBUF_base
 632              		.section	.bss.memp_memory_PBUF_base,"aw",%nobits
 633              		.align	2
 636              	memp_memory_PBUF_base:
 637 0000 00000000 		.space	259
 637      00000000 
 637      00000000 
 637      00000000 
 637      00000000 
 638              		.global	memp_SYS_TIMEOUT
 639              		.section	.rodata.memp_SYS_TIMEOUT,"a"
 640              		.align	2
 643              	memp_SYS_TIMEOUT:
 644 0000 1000     		.short	16
 645 0002 0500     		.short	5
 646 0004 00000000 		.word	memp_memory_SYS_TIMEOUT_base
 647 0008 00000000 		.word	memp_tab_SYS_TIMEOUT
 648              		.section	.bss.memp_tab_SYS_TIMEOUT,"aw",%nobits
 649              		.align	2
 652              	memp_tab_SYS_TIMEOUT:
ARM GAS  /tmp/ccQm4JQ2.s 			page 22


 653 0000 00000000 		.space	4
 654              		.global	memp_memory_SYS_TIMEOUT_base
 655              		.section	.bss.memp_memory_SYS_TIMEOUT_base,"aw",%nobits
 656              		.align	2
 659              	memp_memory_SYS_TIMEOUT_base:
 660 0000 00000000 		.space	83
 660      00000000 
 660      00000000 
 660      00000000 
 660      00000000 
 661              		.global	memp_FRAG_PBUF
 662              		.section	.rodata.memp_FRAG_PBUF,"a"
 663              		.align	2
 666              	memp_FRAG_PBUF:
 667 0000 1800     		.short	24
 668 0002 0F00     		.short	15
 669 0004 00000000 		.word	memp_memory_FRAG_PBUF_base
 670 0008 00000000 		.word	memp_tab_FRAG_PBUF
 671              		.section	.bss.memp_tab_FRAG_PBUF,"aw",%nobits
 672              		.align	2
 675              	memp_tab_FRAG_PBUF:
 676 0000 00000000 		.space	4
 677              		.global	memp_memory_FRAG_PBUF_base
 678              		.section	.bss.memp_memory_FRAG_PBUF_base,"aw",%nobits
 679              		.align	2
 682              	memp_memory_FRAG_PBUF_base:
 683 0000 00000000 		.space	363
 683      00000000 
 683      00000000 
 683      00000000 
 683      00000000 
 684              		.global	memp_REASSDATA
 685              		.section	.rodata.memp_REASSDATA,"a"
 686              		.align	2
 689              	memp_REASSDATA:
 690 0000 2000     		.short	32
 691 0002 0500     		.short	5
 692 0004 00000000 		.word	memp_memory_REASSDATA_base
 693 0008 00000000 		.word	memp_tab_REASSDATA
 694              		.section	.bss.memp_tab_REASSDATA,"aw",%nobits
 695              		.align	2
 698              	memp_tab_REASSDATA:
 699 0000 00000000 		.space	4
 700              		.global	memp_memory_REASSDATA_base
 701              		.section	.bss.memp_memory_REASSDATA_base,"aw",%nobits
 702              		.align	2
 705              	memp_memory_REASSDATA_base:
 706 0000 00000000 		.space	163
 706      00000000 
 706      00000000 
 706      00000000 
 706      00000000 
 707              		.global	memp_TCP_SEG
 708              		.section	.rodata.memp_TCP_SEG,"a"
 709              		.align	2
 712              	memp_TCP_SEG:
 713 0000 1000     		.short	16
ARM GAS  /tmp/ccQm4JQ2.s 			page 23


 714 0002 1000     		.short	16
 715 0004 00000000 		.word	memp_memory_TCP_SEG_base
 716 0008 00000000 		.word	memp_tab_TCP_SEG
 717              		.section	.bss.memp_tab_TCP_SEG,"aw",%nobits
 718              		.align	2
 721              	memp_tab_TCP_SEG:
 722 0000 00000000 		.space	4
 723              		.global	memp_memory_TCP_SEG_base
 724              		.section	.bss.memp_memory_TCP_SEG_base,"aw",%nobits
 725              		.align	2
 728              	memp_memory_TCP_SEG_base:
 729 0000 00000000 		.space	259
 729      00000000 
 729      00000000 
 729      00000000 
 729      00000000 
 730              		.global	memp_TCP_PCB_LISTEN
 731              		.section	.rodata.memp_TCP_PCB_LISTEN,"a"
 732              		.align	2
 735              	memp_TCP_PCB_LISTEN:
 736 0000 1C00     		.short	28
 737 0002 0800     		.short	8
 738 0004 00000000 		.word	memp_memory_TCP_PCB_LISTEN_base
 739 0008 00000000 		.word	memp_tab_TCP_PCB_LISTEN
 740              		.section	.bss.memp_tab_TCP_PCB_LISTEN,"aw",%nobits
 741              		.align	2
 744              	memp_tab_TCP_PCB_LISTEN:
 745 0000 00000000 		.space	4
 746              		.global	memp_memory_TCP_PCB_LISTEN_base
 747              		.section	.bss.memp_memory_TCP_PCB_LISTEN_base,"aw",%nobits
 748              		.align	2
 751              	memp_memory_TCP_PCB_LISTEN_base:
 752 0000 00000000 		.space	227
 752      00000000 
 752      00000000 
 752      00000000 
 752      00000000 
 753              		.global	memp_TCP_PCB
 754              		.section	.rodata.memp_TCP_PCB,"a"
 755              		.align	2
 758              	memp_TCP_PCB:
 759 0000 9C00     		.short	156
 760 0002 0500     		.short	5
 761 0004 00000000 		.word	memp_memory_TCP_PCB_base
 762 0008 00000000 		.word	memp_tab_TCP_PCB
 763              		.section	.bss.memp_tab_TCP_PCB,"aw",%nobits
 764              		.align	2
 767              	memp_tab_TCP_PCB:
 768 0000 00000000 		.space	4
 769              		.global	memp_memory_TCP_PCB_base
 770              		.section	.bss.memp_memory_TCP_PCB_base,"aw",%nobits
 771              		.align	2
 774              	memp_memory_TCP_PCB_base:
 775 0000 00000000 		.space	783
 775      00000000 
 775      00000000 
 775      00000000 
ARM GAS  /tmp/ccQm4JQ2.s 			page 24


 775      00000000 
 776              		.global	memp_UDP_PCB
 777              		.section	.rodata.memp_UDP_PCB,"a"
 778              		.align	2
 781              	memp_UDP_PCB:
 782 0000 2000     		.short	32
 783 0002 0400     		.short	4
 784 0004 00000000 		.word	memp_memory_UDP_PCB_base
 785 0008 00000000 		.word	memp_tab_UDP_PCB
 786              		.section	.bss.memp_tab_UDP_PCB,"aw",%nobits
 787              		.align	2
 790              	memp_tab_UDP_PCB:
 791 0000 00000000 		.space	4
 792              		.global	memp_memory_UDP_PCB_base
 793              		.section	.bss.memp_memory_UDP_PCB_base,"aw",%nobits
 794              		.align	2
 797              	memp_memory_UDP_PCB_base:
 798 0000 00000000 		.space	131
 798      00000000 
 798      00000000 
 798      00000000 
 798      00000000 
 799              		.text
 800              	.Letext0:
 801              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 802              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 803              		.file 4 "../../Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 804              		.file 5 "../../Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 805              		.file 6 "../../Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 806              		.file 7 "../../Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_std.h"
 807              		.file 8 "../../Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 808              		.file 9 "/usr/arm-none-eabi/include/stdio.h"
ARM GAS  /tmp/ccQm4JQ2.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 memp.c
     /tmp/ccQm4JQ2.s:20     .rodata.do_memp_malloc_pool.str1.4:00000000 $d
     /tmp/ccQm4JQ2.s:30     .text.do_memp_malloc_pool:00000000 $t
     /tmp/ccQm4JQ2.s:35     .text.do_memp_malloc_pool:00000000 do_memp_malloc_pool
     /tmp/ccQm4JQ2.s:95     .text.do_memp_malloc_pool:00000028 $d
     /tmp/ccQm4JQ2.s:102    .rodata.do_memp_free_pool.str1.4:00000000 $d
     /tmp/ccQm4JQ2.s:106    .text.do_memp_free_pool:00000000 $t
     /tmp/ccQm4JQ2.s:111    .text.do_memp_free_pool:00000000 do_memp_free_pool
     /tmp/ccQm4JQ2.s:173    .text.do_memp_free_pool:00000028 $d
     /tmp/ccQm4JQ2.s:180    .text.memp_init_pool:00000000 $t
     /tmp/ccQm4JQ2.s:186    .text.memp_init_pool:00000000 memp_init_pool
     /tmp/ccQm4JQ2.s:247    .text.memp_init:00000000 $t
     /tmp/ccQm4JQ2.s:253    .text.memp_init:00000000 memp_init
     /tmp/ccQm4JQ2.s:295    .text.memp_init:0000001c $d
     /tmp/ccQm4JQ2.s:582    .rodata.memp_pools:00000000 memp_pools
     /tmp/ccQm4JQ2.s:300    .rodata.memp_malloc_pool.str1.4:00000000 $d
     /tmp/ccQm4JQ2.s:304    .text.memp_malloc_pool:00000000 $t
     /tmp/ccQm4JQ2.s:310    .text.memp_malloc_pool:00000000 memp_malloc_pool
     /tmp/ccQm4JQ2.s:359    .text.memp_malloc_pool:00000020 $d
     /tmp/ccQm4JQ2.s:366    .rodata.memp_malloc.str1.4:00000000 $d
     /tmp/ccQm4JQ2.s:370    .text.memp_malloc:00000000 $t
     /tmp/ccQm4JQ2.s:376    .text.memp_malloc:00000000 memp_malloc
     /tmp/ccQm4JQ2.s:428    .text.memp_malloc:00000024 $d
     /tmp/ccQm4JQ2.s:436    .text.memp_free_pool:00000000 $t
     /tmp/ccQm4JQ2.s:442    .text.memp_free_pool:00000000 memp_free_pool
     /tmp/ccQm4JQ2.s:500    .text.memp_free_pool:0000002c $d
     /tmp/ccQm4JQ2.s:507    .rodata.memp_free.str1.4:00000000 $d
     /tmp/ccQm4JQ2.s:511    .text.memp_free:00000000 $t
     /tmp/ccQm4JQ2.s:517    .text.memp_free:00000000 memp_free
     /tmp/ccQm4JQ2.s:570    .text.memp_free:00000024 $d
     /tmp/ccQm4JQ2.s:579    .rodata.memp_pools:00000000 $d
     /tmp/ccQm4JQ2.s:781    .rodata.memp_UDP_PCB:00000000 memp_UDP_PCB
     /tmp/ccQm4JQ2.s:758    .rodata.memp_TCP_PCB:00000000 memp_TCP_PCB
     /tmp/ccQm4JQ2.s:735    .rodata.memp_TCP_PCB_LISTEN:00000000 memp_TCP_PCB_LISTEN
     /tmp/ccQm4JQ2.s:712    .rodata.memp_TCP_SEG:00000000 memp_TCP_SEG
     /tmp/ccQm4JQ2.s:689    .rodata.memp_REASSDATA:00000000 memp_REASSDATA
     /tmp/ccQm4JQ2.s:666    .rodata.memp_FRAG_PBUF:00000000 memp_FRAG_PBUF
     /tmp/ccQm4JQ2.s:643    .rodata.memp_SYS_TIMEOUT:00000000 memp_SYS_TIMEOUT
     /tmp/ccQm4JQ2.s:620    .rodata.memp_PBUF:00000000 memp_PBUF
     /tmp/ccQm4JQ2.s:597    .rodata.memp_PBUF_POOL:00000000 memp_PBUF_POOL
     /tmp/ccQm4JQ2.s:594    .rodata.memp_PBUF_POOL:00000000 $d
     /tmp/ccQm4JQ2.s:613    .bss.memp_memory_PBUF_POOL_base:00000000 memp_memory_PBUF_POOL_base
     /tmp/ccQm4JQ2.s:606    .bss.memp_tab_PBUF_POOL:00000000 memp_tab_PBUF_POOL
     /tmp/ccQm4JQ2.s:603    .bss.memp_tab_PBUF_POOL:00000000 $d
     /tmp/ccQm4JQ2.s:610    .bss.memp_memory_PBUF_POOL_base:00000000 $d
     /tmp/ccQm4JQ2.s:617    .rodata.memp_PBUF:00000000 $d
     /tmp/ccQm4JQ2.s:636    .bss.memp_memory_PBUF_base:00000000 memp_memory_PBUF_base
     /tmp/ccQm4JQ2.s:629    .bss.memp_tab_PBUF:00000000 memp_tab_PBUF
     /tmp/ccQm4JQ2.s:626    .bss.memp_tab_PBUF:00000000 $d
     /tmp/ccQm4JQ2.s:633    .bss.memp_memory_PBUF_base:00000000 $d
     /tmp/ccQm4JQ2.s:640    .rodata.memp_SYS_TIMEOUT:00000000 $d
     /tmp/ccQm4JQ2.s:659    .bss.memp_memory_SYS_TIMEOUT_base:00000000 memp_memory_SYS_TIMEOUT_base
     /tmp/ccQm4JQ2.s:652    .bss.memp_tab_SYS_TIMEOUT:00000000 memp_tab_SYS_TIMEOUT
     /tmp/ccQm4JQ2.s:649    .bss.memp_tab_SYS_TIMEOUT:00000000 $d
     /tmp/ccQm4JQ2.s:656    .bss.memp_memory_SYS_TIMEOUT_base:00000000 $d
     /tmp/ccQm4JQ2.s:663    .rodata.memp_FRAG_PBUF:00000000 $d
ARM GAS  /tmp/ccQm4JQ2.s 			page 26


     /tmp/ccQm4JQ2.s:682    .bss.memp_memory_FRAG_PBUF_base:00000000 memp_memory_FRAG_PBUF_base
     /tmp/ccQm4JQ2.s:675    .bss.memp_tab_FRAG_PBUF:00000000 memp_tab_FRAG_PBUF
     /tmp/ccQm4JQ2.s:672    .bss.memp_tab_FRAG_PBUF:00000000 $d
     /tmp/ccQm4JQ2.s:679    .bss.memp_memory_FRAG_PBUF_base:00000000 $d
     /tmp/ccQm4JQ2.s:686    .rodata.memp_REASSDATA:00000000 $d
     /tmp/ccQm4JQ2.s:705    .bss.memp_memory_REASSDATA_base:00000000 memp_memory_REASSDATA_base
     /tmp/ccQm4JQ2.s:698    .bss.memp_tab_REASSDATA:00000000 memp_tab_REASSDATA
     /tmp/ccQm4JQ2.s:695    .bss.memp_tab_REASSDATA:00000000 $d
     /tmp/ccQm4JQ2.s:702    .bss.memp_memory_REASSDATA_base:00000000 $d
     /tmp/ccQm4JQ2.s:709    .rodata.memp_TCP_SEG:00000000 $d
     /tmp/ccQm4JQ2.s:728    .bss.memp_memory_TCP_SEG_base:00000000 memp_memory_TCP_SEG_base
     /tmp/ccQm4JQ2.s:721    .bss.memp_tab_TCP_SEG:00000000 memp_tab_TCP_SEG
     /tmp/ccQm4JQ2.s:718    .bss.memp_tab_TCP_SEG:00000000 $d
     /tmp/ccQm4JQ2.s:725    .bss.memp_memory_TCP_SEG_base:00000000 $d
     /tmp/ccQm4JQ2.s:732    .rodata.memp_TCP_PCB_LISTEN:00000000 $d
     /tmp/ccQm4JQ2.s:751    .bss.memp_memory_TCP_PCB_LISTEN_base:00000000 memp_memory_TCP_PCB_LISTEN_base
     /tmp/ccQm4JQ2.s:744    .bss.memp_tab_TCP_PCB_LISTEN:00000000 memp_tab_TCP_PCB_LISTEN
     /tmp/ccQm4JQ2.s:741    .bss.memp_tab_TCP_PCB_LISTEN:00000000 $d
     /tmp/ccQm4JQ2.s:748    .bss.memp_memory_TCP_PCB_LISTEN_base:00000000 $d
     /tmp/ccQm4JQ2.s:755    .rodata.memp_TCP_PCB:00000000 $d
     /tmp/ccQm4JQ2.s:774    .bss.memp_memory_TCP_PCB_base:00000000 memp_memory_TCP_PCB_base
     /tmp/ccQm4JQ2.s:767    .bss.memp_tab_TCP_PCB:00000000 memp_tab_TCP_PCB
     /tmp/ccQm4JQ2.s:764    .bss.memp_tab_TCP_PCB:00000000 $d
     /tmp/ccQm4JQ2.s:771    .bss.memp_memory_TCP_PCB_base:00000000 $d
     /tmp/ccQm4JQ2.s:778    .rodata.memp_UDP_PCB:00000000 $d
     /tmp/ccQm4JQ2.s:797    .bss.memp_memory_UDP_PCB_base:00000000 memp_memory_UDP_PCB_base
     /tmp/ccQm4JQ2.s:790    .bss.memp_tab_UDP_PCB:00000000 memp_tab_UDP_PCB
     /tmp/ccQm4JQ2.s:787    .bss.memp_tab_UDP_PCB:00000000 $d
     /tmp/ccQm4JQ2.s:794    .bss.memp_memory_UDP_PCB_base:00000000 $d

UNDEFINED SYMBOLS
printf
