Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/ali/home work/verilog/project/project2/test5_isim_beh.exe" -prj "F:/ali/home work/verilog/project/project2/test5_beh.prj" "work.test5" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/ali/home work/verilog/project/project2/crc2.v" into library work
Analyzing Verilog file "F:/ali/home work/verilog/project/project2/crc.v" into library work
Analyzing Verilog file "F:/ali/home work/verilog/project/project2/sender1.v" into library work
Analyzing Verilog file "F:/ali/home work/verilog/project/project2/receiver1.v" into library work
Analyzing Verilog file "F:/ali/home work/verilog/project/project2/noise.v" into library work
WARNING:HDLCompiler:568 - "F:/ali/home work/verilog/project/project2/noise.v" Line 27: Constant value is truncated to fit in <5> bits.
Analyzing Verilog file "F:/ali/home work/verilog/project/project2/main.v" into library work
Analyzing Verilog file "F:/ali/home work/verilog/project/project2/test5.v" into library work
Analyzing Verilog file "E:/xilinx/setup/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module crc
Compiling module sender1
Compiling module noise
Compiling module crc2
Compiling module receiver1
Compiling module main
Compiling module test5
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable F:/ali/home work/verilog/project/project2/test5_isim_beh.exe
Fuse Memory Usage: 25856 KB
Fuse CPU Usage: 515 ms
