// Seed: 1046469884
module module_0;
  assign module_1.id_4 = 0;
  id_1(
      id_2 ? 1 : 1, id_2, 1, 1 < id_2
  );
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    output uwire id_5,
    output tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    input tri id_9,
    input tri id_10,
    output supply0 id_11,
    input wor id_12,
    input tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input wire id_16,
    input wire id_17,
    output wor id_18
);
  module_0 modCall_1 ();
  wire id_20;
  assign id_0 = id_4 - 1;
  wire id_21;
endmodule
