

================================================================
== Vitis HLS Report for 'mat_mul_2'
================================================================
* Date:           Sat Jan 14 11:17:12 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      323|      323|  3.230 us|  3.230 us|  323|  323|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1   |      322|      322|       161|          -|          -|     2|        no|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 4
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 8, States = { 12 13 14 15 16 17 18 19 }
  Pipeline-2 : II = 1, D = 8, States = { 21 22 23 24 25 26 27 28 }
  Pipeline-3 : II = 1, D = 8, States = { 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 20 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 12 
20 --> 21 
21 --> 29 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 21 
29 --> 30 
30 --> 38 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 30 
38 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%br_ln66 = br void" [../src/matmul.cpp:66]   --->   Operation 39 'br' 'br_ln66' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_0 = phi i4 %add_ln66, void %._crit_edge.loopexit.3, i4 0, void %.lr.ph7" [../src/matmul.cpp:66]   --->   Operation 40 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.88ns)   --->   "%icmp_ln66 = icmp_eq  i4 %i_0, i4 8" [../src/matmul.cpp:66]   --->   Operation 41 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split2.0, void %._crit_edge8.loopexit" [../src/matmul.cpp:66]   --->   Operation 43 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i4 %i_0" [../src/matmul.cpp:66]   --->   Operation 44 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i4 %i_0" [../src/matmul.cpp:66]   --->   Operation 45 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/matmul.cpp:66]   --->   Operation 46 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 47 'br' 'br_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [../src/matmul.cpp:76]   --->   Operation 48 'ret' 'ret_ln76' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j_0 = phi i6 %add_ln70, void %.split.0, i6 0, void %.split2.0" [../src/matmul.cpp:70]   --->   Operation 49 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 %tmp_3, void %.split.0, i32 0, void %.split2.0" [../src/matmul.cpp:72]   --->   Operation 50 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.88ns)   --->   "%add_ln70 = add i6 %j_0, i6 1" [../src/matmul.cpp:70]   --->   Operation 51 'add' 'add_ln70' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.87ns)   --->   "%icmp_ln70 = icmp_eq  i6 %j_0, i6 32" [../src/matmul.cpp:70]   --->   Operation 53 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 54 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split.0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 55 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j_0_cast3 = zext i6 %j_0" [../src/matmul.cpp:70]   --->   Operation 56 'zext' 'j_0_cast3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_0, i32 1, i32 2" [../src/matmul.cpp:72]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %tmp, i6 %j_0" [../src/matmul.cpp:72]   --->   Operation 58 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %add_ln" [../src/matmul.cpp:72]   --->   Operation 59 'zext' 'zext_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%layer9_weights_addr = getelementptr i32 %layer9_weights, i64 0, i64 %zext_ln72" [../src/matmul.cpp:72]   --->   Operation 60 'getelementptr' 'layer9_weights_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.35ns)   --->   "%layer9_weights_load = load i8 %layer9_weights_addr" [../src/matmul.cpp:72]   --->   Operation 61 'load' 'layer9_weights_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %j_0_cast3" [../src/matmul.cpp:72]   --->   Operation 62 'getelementptr' 'input_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 63 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 64 [1/2] (1.35ns)   --->   "%layer9_weights_load = load i8 %layer9_weights_addr" [../src/matmul.cpp:72]   --->   Operation 64 'load' 'layer9_weights_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 65 [1/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 65 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_4 : Operation 66 [4/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer9_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 66 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 67 [3/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer9_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 67 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 68 [2/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer9_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 68 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 69 [1/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer9_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 69 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.35>
ST_8 : Operation 70 [1/1] (0.87ns)   --->   "%icmp_ln72 = icmp_eq  i6 %add_ln70, i6 32" [../src/matmul.cpp:72]   --->   Operation 70 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [3/3] (5.48ns)   --->   "%tmp_3 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 71 'facc' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 72 [2/3] (5.48ns)   --->   "%tmp_3 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 72 'facc' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 73 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 74 [1/3] (5.48ns)   --->   "%tmp_3 = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 74 'facc' 'tmp_3' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln66" [../src/matmul.cpp:74]   --->   Operation 76 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_0, i11 %output_addr" [../src/matmul.cpp:74]   --->   Operation 77 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln66 = or i3 %trunc_ln66, i3 1" [../src/matmul.cpp:66]   --->   Operation 78 'or' 'or_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln66_cast4 = zext i3 %or_ln66" [../src/matmul.cpp:66]   --->   Operation 79 'zext' 'or_ln66_cast4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %or_ln66, i5 0" [../src/matmul.cpp:66]   --->   Operation 80 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 81 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 12 <SV = 4> <Delay = 2.25>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln70_1, void %.split.1, i6 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 82 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%sum_19 = phi i32 %tmp_4, void %.split.1, i32 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:72]   --->   Operation 83 'phi' 'sum_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln70_1 = add i6 %j_1, i6 1" [../src/matmul.cpp:70]   --->   Operation 84 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.87ns)   --->   "%icmp_ln70_1 = icmp_eq  i6 %j_1, i6 32" [../src/matmul.cpp:70]   --->   Operation 86 'icmp' 'icmp_ln70_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 87 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %.split.1, void %._crit_edge.loopexit.1" [../src/matmul.cpp:70]   --->   Operation 88 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%j_1_cast5 = zext i6 %j_1" [../src/matmul.cpp:70]   --->   Operation 89 'zext' 'j_1_cast5' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [../src/matmul.cpp:70]   --->   Operation 90 'zext' 'j_1_cast' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.90ns)   --->   "%add_ln72 = add i8 %j_1_cast, i8 %tmp_1" [../src/matmul.cpp:72]   --->   Operation 91 'add' 'add_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i8 %add_ln72" [../src/matmul.cpp:72]   --->   Operation 92 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%layer9_weights_addr_1 = getelementptr i32 %layer9_weights, i64 0, i64 %zext_ln72_1" [../src/matmul.cpp:72]   --->   Operation 93 'getelementptr' 'layer9_weights_addr_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 94 [2/2] (1.35ns)   --->   "%layer9_weights_load_1 = load i8 %layer9_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 94 'load' 'layer9_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %j_1_cast5" [../src/matmul.cpp:72]   --->   Operation 95 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_2" [../src/matmul.cpp:72]   --->   Operation 96 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 13 <SV = 5> <Delay = 6.02>
ST_13 : Operation 97 [1/2] (1.35ns)   --->   "%layer9_weights_load_1 = load i8 %layer9_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 97 'load' 'layer9_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_13 : Operation 98 [1/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_2" [../src/matmul.cpp:72]   --->   Operation 98 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_13 : Operation 99 [4/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer9_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 99 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 4.67>
ST_14 : Operation 100 [3/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer9_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 100 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 4.67>
ST_15 : Operation 101 [2/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer9_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 101 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 4.67>
ST_16 : Operation 102 [1/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer9_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 102 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 6.35>
ST_17 : Operation 103 [1/1] (0.87ns)   --->   "%icmp_ln72_2 = icmp_eq  i6 %add_ln70_1, i6 32" [../src/matmul.cpp:72]   --->   Operation 103 'icmp' 'icmp_ln72_2' <Predicate = (!icmp_ln70_1)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [3/3] (5.48ns)   --->   "%tmp_4 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_2" [../src/matmul.cpp:72]   --->   Operation 104 'facc' 'tmp_4' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 5.48>
ST_18 : Operation 105 [2/3] (5.48ns)   --->   "%tmp_4 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_2" [../src/matmul.cpp:72]   --->   Operation 105 'facc' 'tmp_4' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 5.48>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 106 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_19 : Operation 107 [1/3] (5.48ns)   --->   "%tmp_4 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_2" [../src/matmul.cpp:72]   --->   Operation 107 'facc' 'tmp_4' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 1.35>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_cast4" [../src/matmul.cpp:74]   --->   Operation 109 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_19, i11 %output_addr_3" [../src/matmul.cpp:74]   --->   Operation 110 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln66_1 = or i3 %trunc_ln66, i3 2" [../src/matmul.cpp:66]   --->   Operation 111 'or' 'or_ln66_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln66_3_cast6 = zext i3 %or_ln66_1" [../src/matmul.cpp:66]   --->   Operation 112 'zext' 'or_ln66_3_cast6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 113 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 21 <SV = 6> <Delay = 1.35>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln70_2, void %.split.2, i6 0, void %._crit_edge.loopexit.1" [../src/matmul.cpp:70]   --->   Operation 114 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%sum_2 = phi i32 %tmp_5, void %.split.2, i32 0, void %._crit_edge.loopexit.1" [../src/matmul.cpp:72]   --->   Operation 115 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.88ns)   --->   "%add_ln70_2 = add i6 %j_2, i6 1" [../src/matmul.cpp:70]   --->   Operation 116 'add' 'add_ln70_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.87ns)   --->   "%icmp_ln70_2 = icmp_eq  i6 %j_2, i6 32" [../src/matmul.cpp:70]   --->   Operation 118 'icmp' 'icmp_ln70_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 119 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_2, void %.split.2, void %._crit_edge.loopexit.2" [../src/matmul.cpp:70]   --->   Operation 120 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%j_2_cast7 = zext i6 %j_2" [../src/matmul.cpp:70]   --->   Operation 121 'zext' 'j_2_cast7' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %or_ln66_1, i32 1, i32 2" [../src/matmul.cpp:72]   --->   Operation 122 'partselect' 'tmp_s' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%add_ln72_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %tmp_s, i6 %j_2" [../src/matmul.cpp:72]   --->   Operation 123 'bitconcatenate' 'add_ln72_5' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i8 %add_ln72_5" [../src/matmul.cpp:72]   --->   Operation 124 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%layer9_weights_addr_2 = getelementptr i32 %layer9_weights, i64 0, i64 %zext_ln72_2" [../src/matmul.cpp:72]   --->   Operation 125 'getelementptr' 'layer9_weights_addr_2' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 126 [2/2] (1.35ns)   --->   "%layer9_weights_load_2 = load i8 %layer9_weights_addr_2" [../src/matmul.cpp:72]   --->   Operation 126 'load' 'layer9_weights_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %j_2_cast7" [../src/matmul.cpp:72]   --->   Operation 127 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_21 : Operation 128 [2/2] (1.35ns)   --->   "%input_load_2 = load i11 %input_addr_3" [../src/matmul.cpp:72]   --->   Operation 128 'load' 'input_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 22 <SV = 7> <Delay = 6.02>
ST_22 : Operation 129 [1/2] (1.35ns)   --->   "%layer9_weights_load_2 = load i8 %layer9_weights_addr_2" [../src/matmul.cpp:72]   --->   Operation 129 'load' 'layer9_weights_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_22 : Operation 130 [1/2] (1.35ns)   --->   "%input_load_2 = load i11 %input_addr_3" [../src/matmul.cpp:72]   --->   Operation 130 'load' 'input_load_2' <Predicate = (!icmp_ln70_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_22 : Operation 131 [4/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer9_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 131 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 4.67>
ST_23 : Operation 132 [3/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer9_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 132 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 4.67>
ST_24 : Operation 133 [2/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer9_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 133 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 4.67>
ST_25 : Operation 134 [1/4] (4.67ns)   --->   "%mul4_2 = fmul i32 %layer9_weights_load_2, i32 %input_load_2" [../src/matmul.cpp:72]   --->   Operation 134 'fmul' 'mul4_2' <Predicate = (!icmp_ln70_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 6.35>
ST_26 : Operation 135 [1/1] (0.87ns)   --->   "%icmp_ln72_3 = icmp_eq  i6 %add_ln70_2, i6 32" [../src/matmul.cpp:72]   --->   Operation 135 'icmp' 'icmp_ln72_3' <Predicate = (!icmp_ln70_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 136 [3/3] (5.48ns)   --->   "%tmp_5 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_3" [../src/matmul.cpp:72]   --->   Operation 136 'facc' 'tmp_5' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 5.48>
ST_27 : Operation 137 [2/3] (5.48ns)   --->   "%tmp_5 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_3" [../src/matmul.cpp:72]   --->   Operation 137 'facc' 'tmp_5' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.48>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 138 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>
ST_28 : Operation 139 [1/3] (5.48ns)   --->   "%tmp_5 = facc i32 @_ssdm_op_FACC, i32 %mul4_2, i1 %icmp_ln72_3" [../src/matmul.cpp:72]   --->   Operation 139 'facc' 'tmp_5' <Predicate = (!icmp_ln70_2)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln70_2)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.35>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_3_cast6" [../src/matmul.cpp:74]   --->   Operation 141 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 142 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_2, i11 %output_addr_4" [../src/matmul.cpp:74]   --->   Operation 142 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln66_2 = or i3 %trunc_ln66, i3 3" [../src/matmul.cpp:66]   --->   Operation 143 'or' 'or_ln66_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln66_4_cast8 = zext i3 %or_ln66_2" [../src/matmul.cpp:66]   --->   Operation 144 'zext' 'or_ln66_4_cast8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %or_ln66_2, i5 0" [../src/matmul.cpp:66]   --->   Operation 145 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 146 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 30 <SV = 8> <Delay = 2.25>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln70_3, void %.split.3, i6 0, void %._crit_edge.loopexit.2" [../src/matmul.cpp:70]   --->   Operation 147 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %tmp_6, void %.split.3, i32 0, void %._crit_edge.loopexit.2" [../src/matmul.cpp:72]   --->   Operation 148 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 149 [1/1] (0.88ns)   --->   "%add_ln70_3 = add i6 %j_3, i6 1" [../src/matmul.cpp:70]   --->   Operation 149 'add' 'add_ln70_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (0.87ns)   --->   "%icmp_ln70_3 = icmp_eq  i6 %j_3, i6 32" [../src/matmul.cpp:70]   --->   Operation 151 'icmp' 'icmp_ln70_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 152 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_3, void %.split.3, void %._crit_edge.loopexit.3" [../src/matmul.cpp:70]   --->   Operation 153 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "%j_3_cast9 = zext i6 %j_3" [../src/matmul.cpp:70]   --->   Operation 154 'zext' 'j_3_cast9' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%j_3_cast = zext i6 %j_3" [../src/matmul.cpp:70]   --->   Operation 155 'zext' 'j_3_cast' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.90ns)   --->   "%add_ln72_1 = add i8 %j_3_cast, i8 %tmp_2" [../src/matmul.cpp:72]   --->   Operation 156 'add' 'add_ln72_1' <Predicate = (!icmp_ln70_3)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i8 %add_ln72_1" [../src/matmul.cpp:72]   --->   Operation 157 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 158 [1/1] (0.00ns)   --->   "%layer9_weights_addr_3 = getelementptr i32 %layer9_weights, i64 0, i64 %zext_ln72_3" [../src/matmul.cpp:72]   --->   Operation 158 'getelementptr' 'layer9_weights_addr_3' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 159 [2/2] (1.35ns)   --->   "%layer9_weights_load_3 = load i8 %layer9_weights_addr_3" [../src/matmul.cpp:72]   --->   Operation 159 'load' 'layer9_weights_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %j_3_cast9" [../src/matmul.cpp:72]   --->   Operation 160 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_30 : Operation 161 [2/2] (1.35ns)   --->   "%input_load_3 = load i11 %input_addr_4" [../src/matmul.cpp:72]   --->   Operation 161 'load' 'input_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 31 <SV = 9> <Delay = 6.02>
ST_31 : Operation 162 [1/2] (1.35ns)   --->   "%layer9_weights_load_3 = load i8 %layer9_weights_addr_3" [../src/matmul.cpp:72]   --->   Operation 162 'load' 'layer9_weights_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_31 : Operation 163 [1/2] (1.35ns)   --->   "%input_load_3 = load i11 %input_addr_4" [../src/matmul.cpp:72]   --->   Operation 163 'load' 'input_load_3' <Predicate = (!icmp_ln70_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_31 : Operation 164 [4/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer9_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 164 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 4.67>
ST_32 : Operation 165 [3/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer9_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 165 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 4.67>
ST_33 : Operation 166 [2/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer9_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 166 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 4.67>
ST_34 : Operation 167 [1/4] (4.67ns)   --->   "%mul4_3 = fmul i32 %layer9_weights_load_3, i32 %input_load_3" [../src/matmul.cpp:72]   --->   Operation 167 'fmul' 'mul4_3' <Predicate = (!icmp_ln70_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 6.35>
ST_35 : Operation 168 [1/1] (0.87ns)   --->   "%icmp_ln72_4 = icmp_eq  i6 %add_ln70_3, i6 32" [../src/matmul.cpp:72]   --->   Operation 168 'icmp' 'icmp_ln72_4' <Predicate = (!icmp_ln70_3)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 169 [3/3] (5.48ns)   --->   "%tmp_6 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_4" [../src/matmul.cpp:72]   --->   Operation 169 'facc' 'tmp_6' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 5.48>
ST_36 : Operation 170 [2/3] (5.48ns)   --->   "%tmp_6 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_4" [../src/matmul.cpp:72]   --->   Operation 170 'facc' 'tmp_6' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 5.48>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 171 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>
ST_37 : Operation 172 [1/3] (5.48ns)   --->   "%tmp_6 = facc i32 @_ssdm_op_FACC, i32 %mul4_3, i1 %icmp_ln72_4" [../src/matmul.cpp:72]   --->   Operation 172 'facc' 'tmp_6' <Predicate = (!icmp_ln70_3)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln70_3)> <Delay = 0.00>

State 38 <SV = 9> <Delay = 1.35>
ST_38 : Operation 174 [1/1] (0.86ns)   --->   "%add_ln66 = add i4 %i_0, i4 4" [../src/matmul.cpp:66]   --->   Operation 174 'add' 'add_ln66' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr i32 %output_r, i64 0, i64 %or_ln66_4_cast8" [../src/matmul.cpp:74]   --->   Operation 175 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_3, i11 %output_addr_5" [../src/matmul.cpp:74]   --->   Operation 176 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0', ../src/matmul.cpp:66) with incoming values : ('add_ln66', ../src/matmul.cpp:66) [7]  (0.489 ns)

 <State 2>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i_0', ../src/matmul.cpp:66) with incoming values : ('add_ln66', ../src/matmul.cpp:66) [7]  (0 ns)
	'icmp' operation ('icmp_ln66', ../src/matmul.cpp:66) [8]  (0.884 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j_0', ../src/matmul.cpp:70) with incoming values : ('add_ln70', ../src/matmul.cpp:70) [17]  (0 ns)
	'getelementptr' operation ('layer9_weights_addr', ../src/matmul.cpp:72) [30]  (0 ns)
	'load' operation ('layer9_weights_load', ../src/matmul.cpp:72) on array 'layer9_weights' [31]  (1.35 ns)

 <State 4>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer9_weights_load', ../src/matmul.cpp:72) on array 'layer9_weights' [31]  (1.35 ns)
	'fmul' operation ('mul4', ../src/matmul.cpp:72) [34]  (4.67 ns)

 <State 5>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4', ../src/matmul.cpp:72) [34]  (4.67 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4', ../src/matmul.cpp:72) [34]  (4.67 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4', ../src/matmul.cpp:72) [34]  (4.67 ns)

 <State 8>: 6.35ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln72', ../src/matmul.cpp:72) [35]  (0.87 ns)
	'facc' operation ('tmp_3', ../src/matmul.cpp:72) [36]  (5.48 ns)

 <State 9>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_3', ../src/matmul.cpp:72) [36]  (5.48 ns)

 <State 10>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_3', ../src/matmul.cpp:72) [36]  (5.48 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../src/matmul.cpp:74) [39]  (0 ns)
	'store' operation ('store_ln74', ../src/matmul.cpp:74) of variable 'sum_0', ../src/matmul.cpp:72 on array 'output_r' [40]  (1.35 ns)

 <State 12>: 2.26ns
The critical path consists of the following:
	'phi' operation ('j_1', ../src/matmul.cpp:70) with incoming values : ('add_ln70_1', ../src/matmul.cpp:70) [46]  (0 ns)
	'add' operation ('add_ln72', ../src/matmul.cpp:72) [57]  (0.907 ns)
	'getelementptr' operation ('layer9_weights_addr_1', ../src/matmul.cpp:72) [59]  (0 ns)
	'load' operation ('layer9_weights_load_1', ../src/matmul.cpp:72) on array 'layer9_weights' [60]  (1.35 ns)

 <State 13>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer9_weights_load_1', ../src/matmul.cpp:72) on array 'layer9_weights' [60]  (1.35 ns)
	'fmul' operation ('mul4_1', ../src/matmul.cpp:72) [63]  (4.67 ns)

 <State 14>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_1', ../src/matmul.cpp:72) [63]  (4.67 ns)

 <State 15>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_1', ../src/matmul.cpp:72) [63]  (4.67 ns)

 <State 16>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_1', ../src/matmul.cpp:72) [63]  (4.67 ns)

 <State 17>: 6.35ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln72_2', ../src/matmul.cpp:72) [64]  (0.87 ns)
	'facc' operation ('tmp_4', ../src/matmul.cpp:72) [65]  (5.48 ns)

 <State 18>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_4', ../src/matmul.cpp:72) [65]  (5.48 ns)

 <State 19>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_4', ../src/matmul.cpp:72) [65]  (5.48 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_3', ../src/matmul.cpp:74) [68]  (0 ns)
	'store' operation ('store_ln74', ../src/matmul.cpp:74) of variable 'sum_19', ../src/matmul.cpp:72 on array 'output_r' [69]  (1.35 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j_2', ../src/matmul.cpp:70) with incoming values : ('add_ln70_2', ../src/matmul.cpp:70) [74]  (0 ns)
	'getelementptr' operation ('layer9_weights_addr_2', ../src/matmul.cpp:72) [87]  (0 ns)
	'load' operation ('layer9_weights_load_2', ../src/matmul.cpp:72) on array 'layer9_weights' [88]  (1.35 ns)

 <State 22>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer9_weights_load_2', ../src/matmul.cpp:72) on array 'layer9_weights' [88]  (1.35 ns)
	'fmul' operation ('mul4_2', ../src/matmul.cpp:72) [91]  (4.67 ns)

 <State 23>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_2', ../src/matmul.cpp:72) [91]  (4.67 ns)

 <State 24>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_2', ../src/matmul.cpp:72) [91]  (4.67 ns)

 <State 25>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_2', ../src/matmul.cpp:72) [91]  (4.67 ns)

 <State 26>: 6.35ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln72_3', ../src/matmul.cpp:72) [92]  (0.87 ns)
	'facc' operation ('tmp_5', ../src/matmul.cpp:72) [93]  (5.48 ns)

 <State 27>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_5', ../src/matmul.cpp:72) [93]  (5.48 ns)

 <State 28>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_5', ../src/matmul.cpp:72) [93]  (5.48 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_4', ../src/matmul.cpp:74) [96]  (0 ns)
	'store' operation ('store_ln74', ../src/matmul.cpp:74) of variable 'sum_2', ../src/matmul.cpp:72 on array 'output_r' [97]  (1.35 ns)

 <State 30>: 2.26ns
The critical path consists of the following:
	'phi' operation ('j_3', ../src/matmul.cpp:70) with incoming values : ('add_ln70_3', ../src/matmul.cpp:70) [103]  (0 ns)
	'add' operation ('add_ln72_1', ../src/matmul.cpp:72) [114]  (0.907 ns)
	'getelementptr' operation ('layer9_weights_addr_3', ../src/matmul.cpp:72) [116]  (0 ns)
	'load' operation ('layer9_weights_load_3', ../src/matmul.cpp:72) on array 'layer9_weights' [117]  (1.35 ns)

 <State 31>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer9_weights_load_3', ../src/matmul.cpp:72) on array 'layer9_weights' [117]  (1.35 ns)
	'fmul' operation ('mul4_3', ../src/matmul.cpp:72) [120]  (4.67 ns)

 <State 32>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_3', ../src/matmul.cpp:72) [120]  (4.67 ns)

 <State 33>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_3', ../src/matmul.cpp:72) [120]  (4.67 ns)

 <State 34>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_3', ../src/matmul.cpp:72) [120]  (4.67 ns)

 <State 35>: 6.35ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln72_4', ../src/matmul.cpp:72) [121]  (0.87 ns)
	'facc' operation ('tmp_6', ../src/matmul.cpp:72) [122]  (5.48 ns)

 <State 36>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_6', ../src/matmul.cpp:72) [122]  (5.48 ns)

 <State 37>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_6', ../src/matmul.cpp:72) [122]  (5.48 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_5', ../src/matmul.cpp:74) [126]  (0 ns)
	'store' operation ('store_ln74', ../src/matmul.cpp:74) of variable 'sum_3', ../src/matmul.cpp:72 on array 'output_r' [127]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
