\doxysection{VGA\+\_\+\+Driver/\+Core/\+Inc/stm32f4xx\+\_\+gpio.h File Reference}
\hypertarget{stm32f4xx__gpio_8h}{}\label{stm32f4xx__gpio_8h}\index{VGA\_Driver/Core/Inc/stm32f4xx\_gpio.h@{VGA\_Driver/Core/Inc/stm32f4xx\_gpio.h}}


This file contains all the functions prototypes for the GPIO firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em GPIO Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga68b2a1f0b05c13978217db5439c7f790}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_gacc5fde3eef57ec3c558c11d0011d900c}{IS\+\_\+\+GPIO\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+OTYPE}(OTYPE)~(((OTYPE) == GPIO\+\_\+\+OType\+\_\+\+PP) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((OTYPE) == GPIO\+\_\+\+OType\+\_\+\+OD))
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga888e1f951df2fe9dbf827528051a3a56}{IS\+\_\+\+GPIO\+\_\+\+SPEED}}(SPEED)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_gae30c92591d1f29dbd594ac3cd855b503}{IS\+\_\+\+GPIO\+\_\+\+PUPD}}(PUPD)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+BIT\+\_\+\+ACTION}(ACTION)~(((ACTION) == Bit\+\_\+\+RESET) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((ACTION) == Bit\+\_\+\+SET))
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+0}~((uint16\+\_\+t)0x0001)  /\texorpdfstring{$\ast$}{*} Pin 0 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+1}~((uint16\+\_\+t)0x0002)  /\texorpdfstring{$\ast$}{*} Pin 1 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+2}~((uint16\+\_\+t)0x0004)  /\texorpdfstring{$\ast$}{*} Pin 2 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+3}~((uint16\+\_\+t)0x0008)  /\texorpdfstring{$\ast$}{*} Pin 3 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+4}~((uint16\+\_\+t)0x0010)  /\texorpdfstring{$\ast$}{*} Pin 4 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+5}~((uint16\+\_\+t)0x0020)  /\texorpdfstring{$\ast$}{*} Pin 5 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+6}~((uint16\+\_\+t)0x0040)  /\texorpdfstring{$\ast$}{*} Pin 6 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+7}~((uint16\+\_\+t)0x0080)  /\texorpdfstring{$\ast$}{*} Pin 7 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+8}~((uint16\+\_\+t)0x0100)  /\texorpdfstring{$\ast$}{*} Pin 8 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+9}~((uint16\+\_\+t)0x0200)  /\texorpdfstring{$\ast$}{*} Pin 9 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+10}~((uint16\+\_\+t)0x0400)  /\texorpdfstring{$\ast$}{*} Pin 10 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+11}~((uint16\+\_\+t)0x0800)  /\texorpdfstring{$\ast$}{*} Pin 11 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+12}~((uint16\+\_\+t)0x1000)  /\texorpdfstring{$\ast$}{*} Pin 12 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+13}~((uint16\+\_\+t)0x2000)  /\texorpdfstring{$\ast$}{*} Pin 13 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+14}~((uint16\+\_\+t)0x4000)  /\texorpdfstring{$\ast$}{*} Pin 14 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+15}~((uint16\+\_\+t)0x8000)  /\texorpdfstring{$\ast$}{*} Pin 15 selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+\_\+\+All}~((uint16\+\_\+t)0x\+FFFF)  /\texorpdfstring{$\ast$}{*} All pins selected \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+PIN}(PIN)~((((PIN) \& (uint16\+\_\+t)0x00) == 0x00) \&\& ((PIN) != (uint16\+\_\+t)0x00))
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pins__define_gaddf7154b7f30b7c0a70f3aeaff5ddffc}{IS\+\_\+\+GET\+\_\+\+GPIO\+\_\+\+PIN}}(PIN)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source0}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source1}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source2}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source3}~((uint8\+\_\+t)0x03)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source4}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source5}~((uint8\+\_\+t)0x05)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source6}~((uint8\+\_\+t)0x06)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source7}~((uint8\+\_\+t)0x07)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source8}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source9}~((uint8\+\_\+t)0x09)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source10}~((uint8\+\_\+t)0x0A)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source11}~((uint8\+\_\+t)0x0B)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source12}~((uint8\+\_\+t)0x0C)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source13}~((uint8\+\_\+t)0x0D)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source14}~((uint8\+\_\+t)0x0E)
\item 
\#define {\bfseries GPIO\+\_\+\+Pin\+Source15}~((uint8\+\_\+t)0x0F)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___pin__sources_ga689e4e72591136b6a8d4df9d895181f7}{IS\+\_\+\+GPIO\+\_\+\+PIN\+\_\+\+SOURCE}}(PINSOURCE)
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+RTC\+\_\+50\+Hz}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} RTC\+\_\+50\+Hz Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 0 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+MCO}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} MCO (MCO1 and MCO2) Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TAMPER}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} TAMPER (TAMPER\+\_\+1 and TAMPER\+\_\+2) Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+SWJ}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} SWJ (SWD and JTAG) Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TRACE}~((uint8\+\_\+t)0x00)  /\texorpdfstring{$\ast$}{*} TRACE Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM1}~((uint8\+\_\+t)0x01)  /\texorpdfstring{$\ast$}{*} TIM1 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 1 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM2}~((uint8\+\_\+t)0x01)  /\texorpdfstring{$\ast$}{*} TIM2 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM3}~((uint8\+\_\+t)0x02)  /\texorpdfstring{$\ast$}{*} TIM3 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 2 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM4}~((uint8\+\_\+t)0x02)  /\texorpdfstring{$\ast$}{*} TIM4 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM5}~((uint8\+\_\+t)0x02)  /\texorpdfstring{$\ast$}{*} TIM5 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM8}~((uint8\+\_\+t)0x03)  /\texorpdfstring{$\ast$}{*} TIM8 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 3 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM9}~((uint8\+\_\+t)0x03)  /\texorpdfstring{$\ast$}{*} TIM9 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM10}~((uint8\+\_\+t)0x03)  /\texorpdfstring{$\ast$}{*} TIM10 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM11}~((uint8\+\_\+t)0x03)  /\texorpdfstring{$\ast$}{*} TIM11 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+I2\+C1}~((uint8\+\_\+t)0x04)  /\texorpdfstring{$\ast$}{*} I2\+C1 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 4 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+I2\+C2}~((uint8\+\_\+t)0x04)  /\texorpdfstring{$\ast$}{*} I2\+C2 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+I2\+C3}~((uint8\+\_\+t)0x04)  /\texorpdfstring{$\ast$}{*} I2\+C3 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+SPI1}~((uint8\+\_\+t)0x05)  /\texorpdfstring{$\ast$}{*} SPI1 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 5 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+SPI2}~((uint8\+\_\+t)0x05)  /\texorpdfstring{$\ast$}{*} SPI2/I2\+S2 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+SPI3}~((uint8\+\_\+t)0x06)  /\texorpdfstring{$\ast$}{*} SPI3/I2\+S3 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 6 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+USART1}~((uint8\+\_\+t)0x07)  /\texorpdfstring{$\ast$}{*} USART1 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 7 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+USART2}~((uint8\+\_\+t)0x07)  /\texorpdfstring{$\ast$}{*} USART2 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+USART3}~((uint8\+\_\+t)0x07)  /\texorpdfstring{$\ast$}{*} USART3 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+I2\+S3ext}~((uint8\+\_\+t)0x07)  /\texorpdfstring{$\ast$}{*} I2\+S3ext Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+UART4}~((uint8\+\_\+t)0x08)  /\texorpdfstring{$\ast$}{*} UART4 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 8 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+UART5}~((uint8\+\_\+t)0x08)  /\texorpdfstring{$\ast$}{*} UART5 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+USART6}~((uint8\+\_\+t)0x08)  /\texorpdfstring{$\ast$}{*} USART6 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+CAN1}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} CAN1 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 9 selection. \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+CAN2}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} CAN2 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM12}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} TIM12 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM13}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} TIM13 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+TIM14}~((uint8\+\_\+t)0x09)  /\texorpdfstring{$\ast$}{*} TIM14 Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+FS}~((uint8\+\_\+t)0xA)  /\texorpdfstring{$\ast$}{*} OTG\+\_\+\+FS Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 10 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS}~((uint8\+\_\+t)0xA)  /\texorpdfstring{$\ast$}{*} OTG\+\_\+\+HS Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+ETH}~((uint8\+\_\+t)0x0B)  /\texorpdfstring{$\ast$}{*} ETHERNET Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 11 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+FSMC}~((uint8\+\_\+t)0xC)  /\texorpdfstring{$\ast$}{*} FSMC Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 12 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FS}~((uint8\+\_\+t)0xC)  /\texorpdfstring{$\ast$}{*} OTG HS configured in FS, Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+SDIO}~((uint8\+\_\+t)0xC)  /\texorpdfstring{$\ast$}{*} SDIO Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+DCMI}~((uint8\+\_\+t)0x0D)  /\texorpdfstring{$\ast$}{*} DCMI Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 13 selection ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+EVENTOUT}~((uint8\+\_\+t)0x0F)  /\texorpdfstring{$\ast$}{*} EVENTOUT Alternate Function mapping \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em AF 15 selection ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_ga79eead44ddc05f1aa13d93c69196bced}{IS\+\_\+\+GPIO\+\_\+\+AF}}(AF)
\item 
\#define {\bfseries GPIO\+\_\+\+Mode\+\_\+\+AIN}~\mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}{GPIO\+\_\+\+Mode\+\_\+\+AN}}
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+OTG1\+\_\+\+FS}~\mbox{\hyperlink{group___g_p_i_o___alternat__function__selection__define_gaeba0aeefec841e505170efc7762ae588}{GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+FS}}
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+OTG2\+\_\+\+HS}~GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS
\item 
\#define {\bfseries GPIO\+\_\+\+AF\+\_\+\+OTG2\+\_\+\+FS}~GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FS
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___g_p_i_o_ga1347339e1c84a196fabbb31205eec5d4}{GPIOMode\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}{GPIO\+\_\+\+Mode\+\_\+\+IN}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}{GPIO\+\_\+\+Mode\+\_\+\+OUT}} = 0x01
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}{GPIO\+\_\+\+Mode\+\_\+\+AF}} = 0x02
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}{GPIO\+\_\+\+Mode\+\_\+\+AN}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em GPIO Configuration Mode enumeration. \end{DoxyCompactList}\item 
\Hypertarget{group___g_p_i_o_gae74212e8d66c389f47326b06bdf6d2ab}\label{group___g_p_i_o_gae74212e8d66c389f47326b06bdf6d2ab} 
enum \mbox{\hyperlink{group___g_p_i_o_gae74212e8d66c389f47326b06bdf6d2ab}{GPIOOType\+\_\+\+Type\+Def}} \{ {\bfseries GPIO\+\_\+\+OType\+\_\+\+PP} = 0x00
, {\bfseries GPIO\+\_\+\+OType\+\_\+\+OD} = 0x01
 \}
\begin{DoxyCompactList}\small\item\em GPIO Output type enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_ga062ad92b67b4a1f301c161022cf3ba8e}{GPIOSpeed\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9bff9e174639332007c914483361be18}{GPIO\+\_\+\+Speed\+\_\+2\+MHz}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea59a0acdf2ccd1b4b8d507e845e497c62}{GPIO\+\_\+\+Speed\+\_\+25\+MHz}} = 0x01
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9c47db10456202ac05134b12738ce581}{GPIO\+\_\+\+Speed\+\_\+50\+MHz}} = 0x02
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea195a0e73cd63d7f5b5d41bd0155eacbb}{GPIO\+\_\+\+Speed\+\_\+100\+MHz}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em GPIO Output Maximum frequency enumeration. \end{DoxyCompactList}\item 
\Hypertarget{group___g_p_i_o_gafb7ecd99c44b4fd702d669304a36c2c8}\label{group___g_p_i_o_gafb7ecd99c44b4fd702d669304a36c2c8} 
enum \mbox{\hyperlink{group___g_p_i_o_gafb7ecd99c44b4fd702d669304a36c2c8}{GPIOPu\+Pd\+\_\+\+Type\+Def}} \{ {\bfseries GPIO\+\_\+\+Pu\+Pd\+\_\+\+NOPULL} = 0x00
, {\bfseries GPIO\+\_\+\+Pu\+Pd\+\_\+\+UP} = 0x01
, {\bfseries GPIO\+\_\+\+Pu\+Pd\+\_\+\+DOWN} = 0x02
 \}
\begin{DoxyCompactList}\small\item\em GPIO Configuration Pull\+Up Pull\+Down enumeration. \end{DoxyCompactList}\item 
\Hypertarget{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}\label{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19} 
enum \mbox{\hyperlink{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}} \{ {\bfseries Bit\+\_\+\+RESET} = 0
, {\bfseries Bit\+\_\+\+SET}
 \}
\begin{DoxyCompactList}\small\item\em GPIO Bit SET and Bit RESET enumeration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___g_p_i_o_gaa60bdf3182c44b5fa818f237042f52ee}{GPIO\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Deinitializes the GPIOx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga71abf9404261370d03cca449b88d3a65}{GPIO\+\_\+\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIO\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the GPIOx peripheral according to the specified parameters in the GPIO\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gab28de41278e7f8c63d0851e2733b10df}{GPIO\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIO\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each GPIO\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gad2f2e615928c69fd0d8c641a7cedaafc}{GPIO\+\_\+\+Pin\+Lock\+Config}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Locks GPIO Pins configuration registers. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga98772ef6b639b3fa06c8ae5ba28d3aaa}{GPIO\+\_\+\+Read\+Input\+Data\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified input port pin. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga139a33adc8409288e9f193bbebb5a0f7}{GPIO\+\_\+\+Read\+Input\+Data}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Reads the specified GPIO input data port. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga138270f8695b105b7c6ed405792919c1}{GPIO\+\_\+\+Read\+Output\+Data\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified output data port bit. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___g_p_i_o_gaf8938a34280b7dc3e39872a7c17bb323}{GPIO\+\_\+\+Read\+Output\+Data}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Reads the specified GPIO output data port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga9e1352eed7c6620e18af2d86f6b6ff8e}{GPIO\+\_\+\+Set\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Sets the selected data port bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga6fcd35b207a66608dd2c9d7de9247dc8}{GPIO\+\_\+\+Reset\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Clears the selected data port bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga8f7b237fd744d9f7456fbe0da47a9b80}{GPIO\+\_\+\+Write\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin, \mbox{\hyperlink{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}} Bit\+Val)
\begin{DoxyCompactList}\small\item\em Sets or clears the selected data port bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gaa925f19c8547a00c7a0c269a84873bf9}{GPIO\+\_\+\+Write}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t Port\+Val)
\begin{DoxyCompactList}\small\item\em Writes data to the specified GPIO data port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gac1b837c66258872740d5f89f23549ab1}{GPIO\+\_\+\+Toggle\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Toggles the specified GPIO pins.. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga0a77617a322562ae84f8d72486032c5d}{GPIO\+\_\+\+Pin\+AFConfig}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin\+Source, uint8\+\_\+t GPIO\+\_\+\+AF)
\begin{DoxyCompactList}\small\item\em Changes the mapping of the specified pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the GPIO firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }