[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0006 VERI-ERROR] (C:/Efinity/2018.4/project/blinky/blinky.v 28) 'clk_50m' is not declared (VERI-1128)
[EFX-0006 VERI-ERROR] (C:/Efinity/2018.4/project/blinky/blinky.v 35) module 'fireant_pll_test' ignored due to previous errors (VERI-1072)
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0006 VERI-ERROR] (C:/Efinity/2018.4/project/blinky/blinky.v 28) 'clk_50m' is not declared (VERI-1128)
[EFX-0006 VERI-ERROR] (C:/Efinity/2018.4/project/blinky/blinky.v 33) module 'fireant_pll_test' ignored due to previous errors (VERI-1072)
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/project/blinky/blinky.v 19) compiling module 'fireant_pll_test' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "fireant_pll_test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fireant_pll_test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fireant_pll_test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 2, ed: 6, lv: 2
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	17
[EFX-0000 INFO] EFX_LUT4        : 	2
[EFX-0000 INFO] EFX_FF          : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "C:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/project/blinky/blinky.v 19) compiling module 'fireant_pll_test' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (C:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "fireant_pll_test"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fireant_pll_test" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fireant_pll_test" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 2, ed: 6, lv: 2
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	14
[EFX-0000 INFO] EFX_LUT4        : 	2
[EFX-0000 INFO] EFX_FF          : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
