Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Apr 15 17:18:10 2017
| Host         : calypso-win running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file starter_kit_demo_design_wrapper_control_sets_placed.rpt
| Design       : starter_kit_demo_design_wrapper
| Device       : xczu3eg
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   105 |
| Unused register locations in slices containing registers |   154 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             159 |           33 |
| No           | No                    | Yes                    |              72 |           22 |
| No           | Yes                   | No                     |             180 |           22 |
| Yes          | No                    | No                     |             607 |          106 |
| Yes          | No                    | Yes                    |              60 |            9 |
| Yes          | Yes                   | No                     |             524 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                                                               Enable Signal                                                                                                                                              |                                                                                                                                              Set/Reset Signal                                                                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                0 |              1 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                1 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                             |                0 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                1 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                               | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                 |                0 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write                                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                1 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_1[0]                                                                                                                                                                                     |                0 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write                                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                1 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write                                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                0 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                0 |              2 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                0 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                                       |                1 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[2]_i_1_n_0                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                0 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                0 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                0 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[29]                                                                                                                                                                         |                1 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                0 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                3 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                1 |              4 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                            |                2 |              4 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]                                                                                                                                                                 |                0 |              4 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                2 |              4 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                1 |              4 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                1 |              4 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                               |                1 |              5 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                  | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                2 |              6 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | starter_kit_demo_design_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                   |                1 |              6 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                    | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                2 |              6 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                0 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                1 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                2 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                1 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                0 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                              | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                             |                2 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                                      | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                2 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                    | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                 |                2 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                        |                2 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                                                                                                                                                                         |                2 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                                                                                                                                                                         |                0 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                                                           |                1 |              9 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0] |                                                                                                                                                                                                                                                                                                           |                1 |              9 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                1 |              9 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                0 |              9 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                1 |              9 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                1 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                2 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                1 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                3 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                3 |             10 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                1 |             11 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                    | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                6 |             11 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                0 |             12 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                    | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                1 |             12 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                   |                4 |             13 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                   | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                4 |             14 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                  | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                1 |             16 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                1 |             16 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                2 |             17 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                             |                1 |             17 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                6 |             21 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                7 |             21 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                |                                                                                                                                                                                                                                                                                                           |                5 |             25 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                                           |                2 |             25 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                                           |                2 |             26 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                  |                                                                                                                                                                                                                                                                                                           |                6 |             26 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                               | starter_kit_demo_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                   |                6 |             27 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                   | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[32][0]                                                                                                  |                9 |             32 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[32][0]                                                                                                  |                0 |             32 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                                           |                2 |             32 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                                           |                2 |             32 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                5 |             34 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                7 |             35 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                0 |             35 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                6 |             36 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                              | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                4 |             39 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |                2 |             39 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                6 |             45 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                9 |             45 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                0 |             45 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                1 |             45 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                       |                3 |             46 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               26 |             69 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               21 |             69 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                         | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |               15 |             89 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                       | starter_kit_demo_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                         |               17 |             89 |
|  starter_kit_demo_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               34 |            160 |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                    11 |
| 3      |                    10 |
| 4      |                     8 |
| 5      |                     1 |
| 6      |                     3 |
| 8      |                    12 |
| 9      |                     6 |
| 10     |                     9 |
| 11     |                     2 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                    32 |
+--------+-----------------------+


