{
  "module_name": "at86rf230.h",
  "hash_id": "0f3d0d2bd72c86d77919b6769d8bda73db00577a015d0625c33628a0ce636933",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ieee802154/at86rf230.h",
  "human_readable_source": " \n \n\n#ifndef _AT86RF230_H\n#define _AT86RF230_H\n\n#define RG_TRX_STATUS\t(0x01)\n#define SR_TRX_STATUS\t\t0x01, 0x1f, 0\n#define SR_RESERVED_01_3\t0x01, 0x20, 5\n#define SR_CCA_STATUS\t\t0x01, 0x40, 6\n#define SR_CCA_DONE\t\t0x01, 0x80, 7\n#define RG_TRX_STATE\t(0x02)\n#define SR_TRX_CMD\t\t0x02, 0x1f, 0\n#define SR_TRAC_STATUS\t\t0x02, 0xe0, 5\n#define RG_TRX_CTRL_0\t(0x03)\n#define SR_CLKM_CTRL\t\t0x03, 0x07, 0\n#define SR_CLKM_SHA_SEL\t\t0x03, 0x08, 3\n#define SR_PAD_IO_CLKM\t\t0x03, 0x30, 4\n#define SR_PAD_IO\t\t0x03, 0xc0, 6\n#define RG_TRX_CTRL_1\t(0x04)\n#define SR_IRQ_POLARITY\t\t0x04, 0x01, 0\n#define SR_IRQ_MASK_MODE\t0x04, 0x02, 1\n#define SR_SPI_CMD_MODE\t\t0x04, 0x0c, 2\n#define SR_RX_BL_CTRL\t\t0x04, 0x10, 4\n#define SR_TX_AUTO_CRC_ON\t0x04, 0x20, 5\n#define SR_IRQ_2_EXT_EN\t\t0x04, 0x40, 6\n#define SR_PA_EXT_EN\t\t0x04, 0x80, 7\n#define RG_PHY_TX_PWR\t(0x05)\n#define SR_TX_PWR_23X\t\t0x05, 0x0f, 0\n#define SR_PA_LT_230\t\t0x05, 0x30, 4\n#define SR_PA_BUF_LT_230\t0x05, 0xc0, 6\n#define SR_TX_PWR_212\t\t0x05, 0x1f, 0\n#define SR_GC_PA_212\t\t0x05, 0x60, 5\n#define SR_PA_BOOST_LT_212\t0x05, 0x80, 7\n#define RG_PHY_RSSI\t(0x06)\n#define SR_RSSI\t\t\t0x06, 0x1f, 0\n#define SR_RND_VALUE\t\t0x06, 0x60, 5\n#define SR_RX_CRC_VALID\t\t0x06, 0x80, 7\n#define RG_PHY_ED_LEVEL\t(0x07)\n#define SR_ED_LEVEL\t\t0x07, 0xff, 0\n#define RG_PHY_CC_CCA\t(0x08)\n#define SR_CHANNEL\t\t0x08, 0x1f, 0\n#define SR_CCA_MODE\t\t0x08, 0x60, 5\n#define SR_CCA_REQUEST\t\t0x08, 0x80, 7\n#define RG_CCA_THRES\t(0x09)\n#define SR_CCA_ED_THRES\t\t0x09, 0x0f, 0\n#define SR_RESERVED_09_1\t0x09, 0xf0, 4\n#define RG_RX_CTRL\t(0x0a)\n#define SR_PDT_THRES\t\t0x0a, 0x0f, 0\n#define SR_RESERVED_0a_1\t0x0a, 0xf0, 4\n#define RG_SFD_VALUE\t(0x0b)\n#define SR_SFD_VALUE\t\t0x0b, 0xff, 0\n#define RG_TRX_CTRL_2\t(0x0c)\n#define SR_OQPSK_DATA_RATE\t0x0c, 0x03, 0\n#define SR_SUB_MODE\t\t0x0c, 0x04, 2\n#define SR_BPSK_QPSK\t\t0x0c, 0x08, 3\n#define SR_OQPSK_SUB1_RC_EN\t0x0c, 0x10, 4\n#define SR_RESERVED_0c_5\t0x0c, 0x60, 5\n#define SR_RX_SAFE_MODE\t\t0x0c, 0x80, 7\n#define RG_ANT_DIV\t(0x0d)\n#define SR_ANT_CTRL\t\t0x0d, 0x03, 0\n#define SR_ANT_EXT_SW_EN\t0x0d, 0x04, 2\n#define SR_ANT_DIV_EN\t\t0x0d, 0x08, 3\n#define SR_RESERVED_0d_2\t0x0d, 0x70, 4\n#define SR_ANT_SEL\t\t0x0d, 0x80, 7\n#define RG_IRQ_MASK\t(0x0e)\n#define SR_IRQ_MASK\t\t0x0e, 0xff, 0\n#define RG_IRQ_STATUS\t(0x0f)\n#define SR_IRQ_0_PLL_LOCK\t0x0f, 0x01, 0\n#define SR_IRQ_1_PLL_UNLOCK\t0x0f, 0x02, 1\n#define SR_IRQ_2_RX_START\t0x0f, 0x04, 2\n#define SR_IRQ_3_TRX_END\t0x0f, 0x08, 3\n#define SR_IRQ_4_CCA_ED_DONE\t0x0f, 0x10, 4\n#define SR_IRQ_5_AMI\t\t0x0f, 0x20, 5\n#define SR_IRQ_6_TRX_UR\t\t0x0f, 0x40, 6\n#define SR_IRQ_7_BAT_LOW\t0x0f, 0x80, 7\n#define RG_VREG_CTRL\t(0x10)\n#define SR_RESERVED_10_6\t0x10, 0x03, 0\n#define SR_DVDD_OK\t\t0x10, 0x04, 2\n#define SR_DVREG_EXT\t\t0x10, 0x08, 3\n#define SR_RESERVED_10_3\t0x10, 0x30, 4\n#define SR_AVDD_OK\t\t0x10, 0x40, 6\n#define SR_AVREG_EXT\t\t0x10, 0x80, 7\n#define RG_BATMON\t(0x11)\n#define SR_BATMON_VTH\t\t0x11, 0x0f, 0\n#define SR_BATMON_HR\t\t0x11, 0x10, 4\n#define SR_BATMON_OK\t\t0x11, 0x20, 5\n#define SR_RESERVED_11_1\t0x11, 0xc0, 6\n#define RG_XOSC_CTRL\t(0x12)\n#define SR_XTAL_TRIM\t\t0x12, 0x0f, 0\n#define SR_XTAL_MODE\t\t0x12, 0xf0, 4\n#define RG_RX_SYN\t(0x15)\n#define SR_RX_PDT_LEVEL\t\t0x15, 0x0f, 0\n#define SR_RESERVED_15_2\t0x15, 0x70, 4\n#define SR_RX_PDT_DIS\t\t0x15, 0x80, 7\n#define RG_XAH_CTRL_1\t(0x17)\n#define SR_RESERVED_17_8\t0x17, 0x01, 0\n#define SR_AACK_PROM_MODE\t0x17, 0x02, 1\n#define SR_AACK_ACK_TIME\t0x17, 0x04, 2\n#define SR_RESERVED_17_5\t0x17, 0x08, 3\n#define SR_AACK_UPLD_RES_FT\t0x17, 0x10, 4\n#define SR_AACK_FLTR_RES_FT\t0x17, 0x20, 5\n#define SR_CSMA_LBT_MODE\t0x17, 0x40, 6\n#define SR_RESERVED_17_1\t0x17, 0x80, 7\n#define RG_FTN_CTRL\t(0x18)\n#define SR_RESERVED_18_2\t0x18, 0x7f, 0\n#define SR_FTN_START\t\t0x18, 0x80, 7\n#define RG_PLL_CF\t(0x1a)\n#define SR_RESERVED_1a_2\t0x1a, 0x7f, 0\n#define SR_PLL_CF_START\t\t0x1a, 0x80, 7\n#define RG_PLL_DCU\t(0x1b)\n#define SR_RESERVED_1b_3\t0x1b, 0x3f, 0\n#define SR_RESERVED_1b_2\t0x1b, 0x40, 6\n#define SR_PLL_DCU_START\t0x1b, 0x80, 7\n#define RG_PART_NUM\t(0x1c)\n#define SR_PART_NUM\t\t0x1c, 0xff, 0\n#define RG_VERSION_NUM\t(0x1d)\n#define SR_VERSION_NUM\t\t0x1d, 0xff, 0\n#define RG_MAN_ID_0\t(0x1e)\n#define SR_MAN_ID_0\t\t0x1e, 0xff, 0\n#define RG_MAN_ID_1\t(0x1f)\n#define SR_MAN_ID_1\t\t0x1f, 0xff, 0\n#define RG_SHORT_ADDR_0\t(0x20)\n#define SR_SHORT_ADDR_0\t\t0x20, 0xff, 0\n#define RG_SHORT_ADDR_1\t(0x21)\n#define SR_SHORT_ADDR_1\t\t0x21, 0xff, 0\n#define RG_PAN_ID_0\t(0x22)\n#define SR_PAN_ID_0\t\t0x22, 0xff, 0\n#define RG_PAN_ID_1\t(0x23)\n#define SR_PAN_ID_1\t\t0x23, 0xff, 0\n#define RG_IEEE_ADDR_0\t(0x24)\n#define SR_IEEE_ADDR_0\t\t0x24, 0xff, 0\n#define RG_IEEE_ADDR_1\t(0x25)\n#define SR_IEEE_ADDR_1\t\t0x25, 0xff, 0\n#define RG_IEEE_ADDR_2\t(0x26)\n#define SR_IEEE_ADDR_2\t\t0x26, 0xff, 0\n#define RG_IEEE_ADDR_3\t(0x27)\n#define SR_IEEE_ADDR_3\t\t0x27, 0xff, 0\n#define RG_IEEE_ADDR_4\t(0x28)\n#define SR_IEEE_ADDR_4\t\t0x28, 0xff, 0\n#define RG_IEEE_ADDR_5\t(0x29)\n#define SR_IEEE_ADDR_5\t\t0x29, 0xff, 0\n#define RG_IEEE_ADDR_6\t(0x2a)\n#define SR_IEEE_ADDR_6\t\t0x2a, 0xff, 0\n#define RG_IEEE_ADDR_7\t(0x2b)\n#define SR_IEEE_ADDR_7\t\t0x2b, 0xff, 0\n#define RG_XAH_CTRL_0\t(0x2c)\n#define SR_SLOTTED_OPERATION\t0x2c, 0x01, 0\n#define SR_MAX_CSMA_RETRIES\t0x2c, 0x0e, 1\n#define SR_MAX_FRAME_RETRIES\t0x2c, 0xf0, 4\n#define RG_CSMA_SEED_0\t(0x2d)\n#define SR_CSMA_SEED_0\t\t0x2d, 0xff, 0\n#define RG_CSMA_SEED_1\t(0x2e)\n#define SR_CSMA_SEED_1\t\t0x2e, 0x07, 0\n#define SR_AACK_I_AM_COORD\t0x2e, 0x08, 3\n#define SR_AACK_DIS_ACK\t\t0x2e, 0x10, 4\n#define SR_AACK_SET_PD\t\t0x2e, 0x20, 5\n#define SR_AACK_FVN_MODE\t0x2e, 0xc0, 6\n#define RG_CSMA_BE\t(0x2f)\n#define SR_MIN_BE\t\t0x2f, 0x0f, 0\n#define SR_MAX_BE\t\t0x2f, 0xf0, 4\n\n#define CMD_REG\t\t0x80\n#define CMD_REG_MASK\t0x3f\n#define CMD_WRITE\t0x40\n#define CMD_FB\t\t0x20\n\n#define IRQ_BAT_LOW\tBIT(7)\n#define IRQ_TRX_UR\tBIT(6)\n#define IRQ_AMI\t\tBIT(5)\n#define IRQ_CCA_ED\tBIT(4)\n#define IRQ_TRX_END\tBIT(3)\n#define IRQ_RX_START\tBIT(2)\n#define IRQ_PLL_UNL\tBIT(1)\n#define IRQ_PLL_LOCK\tBIT(0)\n\n#define IRQ_ACTIVE_HIGH\t0\n#define IRQ_ACTIVE_LOW\t1\n\n#define STATE_P_ON\t\t0x00\t \n#define STATE_BUSY_RX\t\t0x01\n#define STATE_BUSY_TX\t\t0x02\n#define STATE_FORCE_TRX_OFF\t0x03\n#define STATE_FORCE_TX_ON\t0x04\t \n \t\t\t\t \n#define STATE_RX_ON\t\t0x06\n \t\t\t\t \n#define STATE_TRX_OFF\t\t0x08\n#define STATE_TX_ON\t\t0x09\n \t\t\t \n#define STATE_SLEEP\t\t0x0F\n#define STATE_PREP_DEEP_SLEEP\t0x10\n#define STATE_BUSY_RX_AACK\t0x11\n#define STATE_BUSY_TX_ARET\t0x12\n#define STATE_RX_AACK_ON\t0x16\n#define STATE_TX_ARET_ON\t0x19\n#define STATE_RX_ON_NOCLK\t0x1C\n#define STATE_RX_AACK_ON_NOCLK\t0x1D\n#define STATE_BUSY_RX_AACK_NOCLK 0x1E\n#define STATE_TRANSITION_IN_PROGRESS 0x1F\n\n#define TRX_STATE_MASK\t\t(0x1F)\n#define TRAC_MASK(x)\t\t((x & 0xe0) >> 5)\n\n#define TRAC_SUCCESS\t\t\t0\n#define TRAC_SUCCESS_DATA_PENDING\t1\n#define TRAC_SUCCESS_WAIT_FOR_ACK\t2\n#define TRAC_CHANNEL_ACCESS_FAILURE\t3\n#define TRAC_NO_ACK\t\t\t5\n#define TRAC_INVALID\t\t\t7\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}