---
description: Generate a template
---

# Templates

<p align="center">


| Template                        | SV/Verilog  | VHDL  | Description |
|---------------------------------|-------------| ----- | ------------|
| Testbench                       | Yes         | Yes   | HDL testbench |
| VUnit Testbench                 | Yes         | Yes   | HDL VUnit testbench |
| cocotb                          | Yes         | Yes   | cocotb python example |
| Signals                         | Yes         | Yes   | Port as signals |
| Component                       | Yes         | Yes   | Entity as component declaration |
| Instance                        | Yes         | Yes   | Entity as instance declaration |
| Instance                        | Yes         | Yes   | |
| Cross language instance         | Yes         | Yes   | |
| Cross language testbench        | Yes         | Yes   | |
| Cross language VUnit testbench  | Yes         | Yes   | |
| Verilator                       | Yes         | No    | Verilator C++ example |

</p>


## Step by step


1. Open a Verilog/SV/VHDL file and push the template generation button.

<p align="center">
<i>Image 1: Step 0 </i>

![Example Problem](/img/templates/step_0.png) 
</p>

2. Select the desired template from the list.

<p align="center">
<i>Image 1: Step 1 </i>

![Example Problem](/img/templates/step_1.png) 
</p>

3. The template will be stored in the clipboard and ready to be pasted Ctrl+v anywhere.

:::caution

Make sure that the cursor is in the editor view. So TerosHDL can detect the active document

:::

## VHDL

## Verilog

