<?xml version="1.0"?>
<configuration platform="APL" req_pch="False">
<!--
XML configuration for Apollo Lake based SoCs
document id 334818/334819
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info family="atom" detection_value="506c8, 506c9, 506ca">
    <sku did="0x5AF0" name="Apollo Lake" code="APL" longname="Apollo Lake" />
  </info>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Integrated devices                   -->
  <!--                                      -->
  <!-- #################################### -->
  <pci>

    <device name="P2SBC"  bus="0" dev="0x0D" fun="0" vid="0x8086" />
    <device name="MEI1"   bus="0" dev="0x0F" fun="0" vid="0x8086" />
    <device name="SMBUS"  bus="0" dev="0x1F" fun="1" vid="0x8086" />
    <device name="SPI"    bus="0" dev="0x0D" fun="2" vid="0x8086" />
  </pci>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->
  <mmio>
    <bar name="SPIBAR"   bus="0" dev="0x0D" fun="2" reg="0x10" width="4" mask="0xFFFFF000" size="0x200" enable_bit="1" desc="SPI Controller Register Range"/>
    <bar name="GTTMMADR" bus="0" dev="0x02" fun="0" reg="0x10" width="8" mask="0x7FF000000" desc="Graphics Translation Table Range"/>
    <bar name="PWRMBASE" register="PWRMBASE"  base_field="BA"    size="0x2000"    fixed_address="0xFE042000" desc="Power Management Register Range"/>
    <bar name="SBREGBAR" register="SBREG_BAR" base_field="RBA"   size="0x1000000" fixed_address="0xFD000000" desc="Sideband Register Access BAR"/>
    <bar name="TCOBASE"  register="TCOBASE"   base_field="TCOBA" size="0x20" desc="TCO Base Address"/>
  </mmio>

  <!-- #################################### -->
  <!--                                      -->
  <!-- I/O spaces (I/O BARs)                -->
  <!--                                      -->
  <!-- #################################### -->
  <io>
    <bar name="ABASE" register="ABASE" base_field="BA" size="0x100" fixed_address="0x400" desc="ACPI Base Address"/>
    <bar name="PMBASE" register="ABASE" base_field="BA" size="0x100" fixed_address="0x400" desc="ACPI Base Address"/>
    <bar name="SMBUS_BASE" bus="0" dev="0x1F" fun="1" reg="0x120" mask="0xFFE0" size="0x80" desc="SMBus Base Address"/>
  </io>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>
    <!-- ME Host Firmware Status -->
    <register name="HFS" type="pcicfg" bus="0" dev="0x0F" fun="0" offset="0x40" size="4" desc="ME Host Firmware Status">
      <field name="MFG_MODE"           bit="4"  size="1" desc="ME Manufacturing Mode" />
      <field name="FW_INIT_COMPLETE"   bit="9" size="1" desc="ME Firmware Initialization Complete" />
      <field name="UPDATE_IN_PROGRESS" bit="11" size="1" desc="ME Update In Progress" />
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- Sideband Register Access Registers -->
     <register name="SBREG_BAR" type="pcicfg" bus="0" dev="0xD" fun="0" offset="0x10" size="4" desc="Sideband Register Access BAR">
       <field name="RBA" bit="24" size="8" desc="Register Base Address"/>
     </register>
     <register name="P2SBC" type="pcicfg" bus="0" dev="0xD" fun="0" offset="0xE0" size="4" desc="P2SB Configuration Register">
      <field name="HIDE" bit="8" size="1" desc="Hide SBREG_BAR"/>
     </register>
     <register name="P2SB_HIDE" type="pcicfg" bus="0" dev="0xD" fun="0" offset="0xE1" size="1" desc="P2SB Configuration Register hide-unhide">
       <field name="HIDE" bit="0" size="1" desc="Hide SBREG_BAR"/>
     </register>

    <!-- Misc PCI registers -->
    <register name="IADBGCTRL" type="pcicfg" bus="0" dev="0x1A" fun="0" offset="0xB0" size="4" desc="Debug Control">
        <field name="IADBGCTRL_LOCK" bit="30" size="1"/>
    </register>
    <register name="PWRMBASE" type="pcicfg" bus="0" dev="0x0D" fun="1" offset="0x10" size="8" desc="PM Base Address">
      <field name="STYPE" bit="1"  size="2"  desc="Space Type (if 0 - 32bit, 10 - 64bit)"/>
      <field name="BA"    bit="12" size="52" desc="Base Address"/>
    </register>
    <register name="ABASE" type="pcicfg" bus="0" dev="0x0D" fun="1" offset="0x20" size="4" desc="ACPI Base Address">
      <field name="BA" bit="2" size="30" desc="Base Address"/>
    </register>
    <!-- SMBus Host Controller -->
    <register name="SMBUS_VID"  type="mmcfg" bus="0" dev="0x1F" fun="1" offset="0x100" size="2" desc="VID" />
    <register name="SMBUS_DID"  type="mmcfg" bus="0" dev="0x1F" fun="1" offset="0x102" size="2" desc="DID" />
    <register name="SMBUS_CMD"  type="mmcfg" bus="0" dev="0x1F" fun="1" offset="0x104" size="2" desc="CMD" />
    <register name="SMBUS_HCFG" type="mmcfg" bus="0" dev="0x1F" fun="1" offset="0x140" size="1" desc="Host Configuration">
      <field name="HST_EN"     bit="0" size="1"/>
      <field name="SMB_SMI_EN" bit="1" size="1"/>
      <field name="I2C_EN"     bit="2" size="1"/>
      <field name="SSRESET"    bit="3" size="1"/>
      <field name="SPD_WD"     bit="4" size="1"/>
    </register>
    <register name="TCOBASE"    type="mmcfg" bus="0" dev="0x1f" fun="1" offset="0x150" size="4" desc="TCO Base Address">
      <field name="TCOBA" bit="5" size="11" desc="TCO Base Address"/>
    </register>
    <register name="TCOCTL"     type="mmcfg" bus="0" dev="0x1f" fun="1" offset="0x154" size="4" desc="TCO Control">
      <field name="TCO_BASE_EN"   bit="8" size="1" desc="TCO Base Enable"/>
    </register>

    <!-- SPI Controller Registers -->
    <register name="BC" type="pcicfg" bus="0" dev="0x0D" fun="2" offset="0xDC" size="4" desc="BIOS Control Register (BCR)">
      <field name="BIOSWE"  bit="0"  size="1" desc="BIOS Write Enable"/>
      <field name="BLE"     bit="1"  size="1" desc="BIOS Lock Enable"/>
      <field name="SRC"     bit="2"  size="2" desc="SPI Read Configuration"/>
      <field name="TSS"     bit="4"  size="1" desc="Top Swap Status" />
      <field name="SMM_BWP" bit="5"  size="1" desc="SMM BIOS Write Protect"/>
      <field name="BILD"    bit="7"  size="1" desc="BIOS Interface Lock Down"/>
      <field name="ASE_BWP" bit="11" size="1" desc="Async SMI Enable WP"/>
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MMIO registers               -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- SPI Flash Controller MMIO registers -->
    <register name="BFPR" type="mmio" bar="SPIBAR" offset="0x00" size="4" desc="BIOS Flash Primary Region Register (= FREG1)">
      <field name="PRB"  bit="0"  size="15" desc="BIOS Flash Primary Region Base"/>
      <field name="PRL"  bit="16" size="15" desc="BIOS Flash Primary Region Limit"/>
    </register>
    <register name="HSFS" type="mmio" bar="SPIBAR" offset="0x4" size="4" desc="HW sequencing flash status">
      <field name="FDONE"   bit="0"  size="1" desc="Flash Cycle Done"/>
      <field name="FCERR"   bit="1"  size="1" desc="Flash Cycle Error"/>
      <field name="AEL"     bit="2"  size="1" desc="Access Error Log"/>
      <field name="SCIP"    bit="5"  size="1" desc="SPI cycle in progress"/>
      <field name="WRSDIS"  bit="11" size="1" desc="Write status disable"/>
      <field name="PR34LKD" bit="12" size="1" desc="PRR3 PRR4 Lock-Down"/>
      <field name="FDOPSS"  bit="13" size="1" desc="Flash Descriptor Override Pin-Strap Status"/>
      <field name="FDV"     bit="14" size="1" desc="Flash Descriptor Valid"/>
      <field name="FLOCKDN" bit="15" size="1" desc="Flash Configuration Lock-Down"/>
      <field name="FGO"     bit="16" size="1" desc="Flash cycle go"/>
      <field name="FCYCLE"  bit="17" size="4" desc="Flash Cycle Type"/>
      <field name="WET"     bit="21" size="1" desc="Write Enable Type"/>
      <field name="FDBC"    bit="24" size="6" desc="Flash Data Byte Count"/>
      <field name="FSMIE"   bit="31" size="1" desc="Flash SPI SMI Enable"/>
    </register>
    <register name="FADDR"   type="mmio" bar="SPIBAR" offset="0x08" size="4" desc="Flash Address Register"/>
    <register name="LOCK" type="mmio" bar="SPIBAR" offset="0x0C" size="4" desc="Individual lock register">
      <field name="BMWAG"  bit="0"  size="1"/>
      <field name="BMRAG"  bit="1"  size="1"/>
      <field name="SBMWAG" bit="2"  size="1"/>
      <field name="SBMRAG" bit="3"  size="1"/>
      <field name="PR0"    bit="8"  size="1"/>
      <field name="PR1"    bit="9"  size="1"/>
      <field name="PR2"    bit="10" size="1"/>
      <field name="PR3"    bit="11" size="1"/>
      <field name="SLD"    bit="16" size="1"/>
    </register>
    <register name="FREG0_FLASHD" type="mmio" bar="SPIBAR" offset="0x54" size="4" desc="Flash Region 0 (Flash Descriptor)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG1_BIOS" type="mmio" bar="SPIBAR" offset="0x58" size="4" desc="Flash Region 1 (BIOS)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG2_ME" type="mmio" bar="SPIBAR" offset="0x5C" size="4" desc="Flash Region 2 (ME)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG3_GBE" type="mmio" bar="SPIBAR" offset="0x60" size="4" desc="Flash Region 3 (GBe)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG4_PD" type="mmio" bar="SPIBAR" offset="0x64" size="4" desc="Flash Region 4 (Platform Data)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG5" type="mmio" bar="SPIBAR" offset="0x68" size="4" desc="Flash Region 5">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG6" type="mmio" bar="SPIBAR" offset="0x6C" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG7" type="mmio" bar="SPIBAR" offset="0x70" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG8" type="mmio" bar="SPIBAR" offset="0x74" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG9" type="mmio" bar="SPIBAR" offset="0x78" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG10" type="mmio" bar="SPIBAR" offset="0x7C" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG11" type="mmio" bar="SPIBAR" offset="0x80" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="PR0" type="mmio" bar="SPIBAR" offset="0x84" size="4" desc="Protected Range 0">
      <field name="PRB" bit="0"  size="15"/>
      <field name="RPE" bit="15" size="1"/>
      <field name="PRL" bit="16" size="15"/>
      <field name="WPE" bit="31" size="1"/>
    </register>
    <register name="PR1" type="mmio" bar="SPIBAR" offset="0x88" size="4" desc="Protected Range 0">
      <field name="PRB" bit="0"  size="15"/>
      <field name="RPE" bit="15" size="1"/>
      <field name="PRL" bit="16" size="15"/>
      <field name="WPE" bit="31" size="1"/>
    </register>
    <register name="PR2" type="mmio" bar="SPIBAR" offset="0x8C" size="4" desc="Protected Range 0">
      <field name="PRB" bit="0"  size="15"/>
      <field name="RPE" bit="15" size="1"/>
      <field name="PRL" bit="16" size="15"/>
      <field name="WPE" bit="31" size="1"/>
    </register>
    <register name="PR3" type="mmio" bar="SPIBAR" offset="0x90" size="4" desc="Protected Range 0">
      <field name="PRB" bit="0"  size="15"/>
      <field name="RPE" bit="15" size="1"/>
      <field name="PRL" bit="16" size="15"/>
      <field name="WPE" bit="31" size="1"/>
    </register>
    <register name="PR4" type="mmio" bar="SPIBAR" offset="0x94" size="4" desc="Protected Range 0">
      <field name="PRB" bit="0"  size="15"/>
      <field name="RPE" bit="15" size="1"/>
      <field name="PRL" bit="16" size="15"/>
      <field name="WPE" bit="31" size="1"/>
    </register>
    <register name="PREOP" type="mmio" bar="SPIBAR" offset="0xA4" size="2" desc="Prefix Opcode Configuration Register">
      <field name="PREOP0" bit="0" size="8" desc="Prefix Opcode 0"/>
      <field name="PREOP1" bit="8" size="8" desc="Prefix Opcode 1"/>
    </register>
    <register name="OPTYPE" type="mmio" bar="SPIBAR" offset="0xA6" size="2" desc="Opcode Type Configuration Register">
      <field name="OPTYPE0" bit="0"  size="2" desc="Opcode Type 0"/>
      <field name="OPTYPE1" bit="2"  size="2" desc="Opcode Type 1"/>
      <field name="OPTYPE2" bit="4"  size="2" desc="Opcode Type 2"/>
      <field name="OPTYPE3" bit="6"  size="2" desc="Opcode Type 3"/>
      <field name="OPTYPE4" bit="8"  size="2" desc="Opcode Type 4"/>
      <field name="OPTYPE5" bit="10" size="2" desc="Opcode Type 5"/>
      <field name="OPTYPE6" bit="12" size="2" desc="Opcode Type 6"/>
      <field name="OPTYPE7" bit="14" size="2" desc="Opcode Type 7"/>
    </register>
    <register name="OPMENU_LO" type="mmio" bar="SPIBAR" offset="0xA8" size="4" desc="Opcode menu configuration 0">
      <field name="OPCODE0" bit="0"  size="8" desc="Allowable Opcode 0"/>
      <field name="OPCODE1" bit="8"  size="8" desc="Allowable Opcode 1"/>
      <field name="OPCODE2" bit="16" size="8" desc="Allowable Opcode 2"/>
      <field name="OPCODE3" bit="24" size="8" desc="Allowable Opcode 3"/>
    </register>
    <register name="OPMENU_HI" type="mmio" bar="SPIBAR" offset="0xAC" size="4" desc="Opcode menu configuration 1">
      <field name="OPCODE4" bit="0"  size="8" desc="Allowable Opcode 4"/>
      <field name="OPCODE5" bit="8"  size="8" desc="Allowable Opcode 5"/>
      <field name="OPCODE6" bit="16" size="8" desc="Allowable Opcode 6"/>
      <field name="OPCODE7" bit="24" size="8" desc="Allowable Opcode 7"/>
    </register>
    <register name="FDOC" type="mmio" bar="SPIBAR" offset="0xB4" size="4" desc="Flash Descriptor Observability Control Register">
      <field name="FDSI" bit="2"  size="10" desc="Flash Descriptor Section Index"/>
      <field name="FDSS" bit="12" size="3"  desc="Flash Descriptor Section Select"/>
    </register>
    <register name="FDOD" type="mmio" bar="SPIBAR" offset="0xB8" size="4" desc="Flash Descriptor Observability Data Register">
      <field name="FDSD" bit="0"  size="32" desc="Flash Descriptor Section Data"/>
    </register>
    <register name="LVSCC" type="mmio" bar="SPIBAR" offset="0xC4" size="4" desc="Lower vendor specific capabilities">
      <field name="LWG"          bit="2"  size="1" desc="Lower Write Granularity"/>
      <field name="LWSR"         bit="3"  size="1" desc="Lower Write Status Required"/>
      <field name="LWEWS"        bit="4"  size="1" desc="Write Enable on Write Status"/>
      <field name="EO_4k"        bit="8"  size="8" desc="4k Erase Opcode"/>
      <field name="EO_64k"       bit="16" size="8" desc="64k Erase Opcode"/>
      <field name="EO_4k_VALID"  bit="28" size="1" desc="4k Erase Valid"/>
      <field name="EO_64k_VALID" bit="29" size="1" desc="64k Erase Valid"/>
      <field name="VCL"          bit="30" size="1" desc="Vendor Component Lock"/>
      <field name="CPPTV"        bit="31" size="1" desc="Component Property Parameter Table Valid"/>
    </register>
    <register name="UVSCC" type="mmio" bar="SPIBAR" offset="0xC8" size="4" desc="Host Upper Vendor Specific Component Capabilities">
      <field name="UWG"          bit="2"  size="1" desc="Upper Write Granularity"/>
      <field name="UWSR"         bit="3"  size="1" desc="Upper Write Status Required"/>
      <field name="UWEWS"        bit="4"  size="1" desc="Write Enable on Write Status"/>
      <field name="EO_4k"        bit="8"  size="8" desc="4k Erase Opcode"/>
      <field name="EO_64k"       bit="16" size="8" desc="64k Erase Opcode"/>
      <field name="EO_4k_VALID"  bit="28" size="1" desc="4k Erase Valid"/>
      <field name="EO_64k_VALID" bit="29" size="1" desc="64k Erase Valid"/>
      <field name="CPPTV"        bit="31" size="1" desc="Component Property Parameter Table Valid"/>
    </register>
    <register name="BIOS_PTINX" type="mmio" bar="SPIBAR" offset="0xCC" size="4" desc="Parameter Table Index"/>
    <register name="BIOS_PTDATA" type="mmio" bar="SPIBAR" offset="0xD0" size="4" desc="Parameter Table Data"/>
    <register name="FREG12" type="mmio" bar="SPIBAR" offset="0xE0" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG13" type="mmio" bar="SPIBAR" offset="0xE4" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG14" type="mmio" bar="SPIBAR" offset="0xE8" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG15" type="mmio" bar="SPIBAR" offset="0xEC" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>

    <!-- MCHBAR -->
    <register name="GFXVTBAR" type="mmio" bar="MCHBAR" offset="0x6C88" size="8" desc="Processor Graphics VT-d MMIO Base Address">
      <field name="Enable" bit="0"  size="1" desc="Enable"/>
      <field name="Base"   bit="12" size="27" desc="GFX VTD Base Address"/>
    </register>
    <register name="VTBAR" type="mmio" bar="MCHBAR" offset="0x6C80" size="8" desc="VT-d MMIO Base Address">
      <field name="Enable" bit="0"  size="1"  desc="Enable"/>
      <field name="Base"   bit="12" size="27" desc="VTD Base Address"/>
    </register>

    <register name="PCI0.0.0_GGC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x50" size="2" desc="Graphics Control">
        <field name="GMS"     bit="8" size="8" desc="GMS" />
        <field name="GGMS"    bit="6" size="2" desc="GGMS" />
        <field name="VAMEN"   bit="2" size="1" desc="VAMEN" />
        <field name="IVD"     bit="1" size="1" desc="IVD" />
        <field name="GGCLOCK" bit="0" size="1" desc="GGC Lock"/>
    </register>
    <register name="PCI0.0.0_BDSM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB0" size="4" desc="Base of Graphics Stolen Memory">
        <field name="BDSM" bit="20" size="12" desc="DSM Base" />
        <field name="LOCK" bit="0"  size="1"  desc="Lock" />
    </register>
    <register name="PCI0.0.0_PAVPC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x58" size="4" desc="PAVP Control">
        <field name="PCMBASE" bit="20" size="12" desc="PCMBASE" />
        <field name="ASMFEN" bit="6" size="1" desc="ASMF Method Enable" />
        <field name="OVTATTACK" bit="4" size="1" desc="Override Unsolicited Connection State Attack and Terminate" />
        <field name="HVYMODSEL" bit="3" size="1" desc="HVY mode selection" />
        <field name="PAVPLCK" bit="2" size="1" desc="PAVP Lock" />
        <field name="PAVPE" bit="1" size="1" desc="PAVP Enable" />
        <field name="PCME" bit="0" size="1" desc="PCM Enable" />
    </register>

    <!-- GFx MMIO registers -->
    <register name="PCBR" type="mmio" bar="GTTMMADR" offset="0x182120" size="8" desc="PCBR">
        <field name="PCBR_LOCK" bit="0" size="1"/>
    </register>

    <!-- Power Management Registers -->
    <register name="GEN_PMCON_1" type="mmio" bar="PWRMBASE" offset="0x1020" size="4" desc="General PM Configuration 1" />
    <register name="GEN_PMCON_2" type="mmio" bar="PWRMBASE" offset="0x1024" size="4" desc="General PM Configuration 2">
      <field name="SMI_LOCK"    bit="4"     size="1"/>
    </register>

    <!-- PCH TCOBASE (SMBus TCO) I/O registers -->
    <register name="TCO1_CNT" type="iobar" bar="ABASE" offset="0x68" size="4" desc="TCO1 Control">
      <field name="TCO_LOCK" bit="12" size="1" desc="TCO Lock"/>
    </register>

    <register name="RC" type="mm_msgbus" port="0xC3" offset="0x3400" size="4" desc="RTC Configuration">
      <field name="UE"   bit="2"  size="1" desc="Upper 128 Byte Enable"/>
      <field name="LL"   bit="3"  size="1" desc="Lower 128 Byte Lock"/>
      <field name="UL"   bit="4"  size="1" desc="Upper 128 Byte Lock"/>
      <field name="BILD" bit="31" size="1" desc="BIOS Interface Lock-Down"/>
    </register>
    <register name="BUC" type="mm_msgbus" port="0xC3" offset="0x3414" size="4" desc="Backed Up Control">
      <field name="TS" bit="0" size="1" desc="Top Swap"/>
    </register>

    <!-- PCH ABASE (PMBASE) -->
    <register name="SMI_EN" type="iobar" bar="ABASE" offset="0x40" size="4" desc="SMI Control and Enable">
      <field name="GBL_SMI_EN"          bit="0" size="1"/>
      <field name="EOS"                 bit="1" size="1"/>
      <field name="BIOS_EN"             bit="2" size="1"/>
      <field name="LEGACY_USB_EN"       bit="3" size="1"/>
      <field name="SLP_SMI_EN"          bit="4" size="1"/>
      <field name="APMC_EN"             bit="5" size="1"/>
      <field name="SWSMI_TMR_EN"        bit="6" size="1"/>
      <field name="BIOS_RLS"            bit="7" size="1"/>
      <field name="GPIO_UNLOCK_SMI_EN"  bit="10" size="1"/>
      <field name="GPIO_UNLOCK_SSMI_EN" bit="11" size="1"/>
      <field name="MCSMI_EN"            bit="12" size="1"/>
      <field name="TCO_EN"              bit="13" size="1"/>
      <field name="PERIODIC_EN"         bit="14" size="1"/>
      <field name="SERIRQ_SMI_EN"       bit="15" size="1"/>
      <field name="SMBUS_SMI_EN"        bit="16" size="1"/>
      <field name="xHCI_SMI_EN"         bit="17" size="1"/>
      <field name="HOST_SMBUS_SMI_EN"   bit="18" size="1"/>
      <field name="SCS_SMI_EN"          bit="19" size="1"/>
      <field name="PCIE_SMI_EN"         bit="20" size="1"/>
      <field name="SCC2_SMI_EN"         bit="21" size="1"/>
      <field name="SPI_SSMI_EN"         bit="25" size="1"/>
      <field name="SPI_SMI_EN"          bit="26" size="1"/>
      <field name="OCP_SMI_EN"          bit="27" size="1"/>
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- CPU MSRs                     -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <register name="MSR_POWER_MISC" type="msr" msr="0x120" desc="MISC" />

    <!-- MSR_SMM_FEATURE_CONTROL -->
    <register name="MSR_SMM_FEATURE_CONTROL" type="msr" msr="0x4E0" desc="Enhanced SMM Feature Control">
      <field name="LOCK"            bit="0" size="1"  desc="Lock bit" />
      <field name="SMM_Code_Chk_En" bit="2" size="1"  desc="Prevents SMM from executing code outside the ranges defined by the SMRR" />
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- UNDEFS                       -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <register name="PCI0.0.0_DPR" undef="DRP not supported on SoC" />
  </registers>

  <!-- #################################### -->
  <!--                                      -->
  <!-- 'Controls'                           -->
  <!--                                      -->
  <!-- #################################### -->
  <controls>
      <control name="BiosInterfaceLockDown"  register="BC"    field="BILD"    desc="BIOS Interface Lock-Down"/>
      <control name="SpiWriteStatusDis"      register="HSFS"  field="WRSDIS"  desc="Write Status Disable"/>
      <control name="TopSwapStatus"          register="BC"    field="TSS"     desc="Top Swap Status"/>
      <control name="TopSwap"                register="BC"    field="TSS"     desc="Top Swap Status"/>
      <control name="SMILock"                register="GEN_PMCON_2"  field="SMI_LOCK"  desc="SMI Global Configuration Lock"/>
  </controls>
</configuration>
