{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706908019852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706908019867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 16:06:56 2024 " "Processing started: Fri Feb 02 16:06:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706908019867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706908019867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto -c Proyecto " "Command: quartus_sta Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706908019867 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706908019914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706908020331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706908020331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908020363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908020363 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706908020754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706908020754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706908020754 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706908020754 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1706908020754 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto.sdc " "Synopsys Design Constraints File file not found: 'Proyecto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706908020769 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908020769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908020769 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1706908020769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706908021613 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706908021613 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706908021628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.449 " "Worst-case setup slack is 10.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.449               0.000 altera_reserved_tck  " "   10.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908021644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.504 " "Worst-case hold slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 altera_reserved_tck  " "    0.504               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908021660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.969 " "Worst-case recovery slack is 29.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.969               0.000 altera_reserved_tck  " "   29.969               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908021660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.680 " "Worst-case removal slack is 0.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 altera_reserved_tck  " "    0.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908021660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.165 " "Worst-case minimum pulse width slack is 15.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.165               0.000 altera_reserved_tck  " "   15.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908021660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908021660 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706908021675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706908021691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706908022662 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908022755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908022755 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706908023599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.620 " "Worst-case setup slack is 10.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.620               0.000 altera_reserved_tck  " "   10.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908023617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.493 " "Worst-case hold slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908023617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.069 " "Worst-case recovery slack is 30.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.069               0.000 altera_reserved_tck  " "   30.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908023617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.654 " "Worst-case removal slack is 0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 altera_reserved_tck  " "    0.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908023617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.172 " "Worst-case minimum pulse width slack is 15.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.172               0.000 altera_reserved_tck  " "   15.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908023617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908023617 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706908023648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706908023742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706908024601 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908024688 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908024688 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706908025552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.208 " "Worst-case setup slack is 13.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.208               0.000 altera_reserved_tck  " "   13.208               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908025567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 altera_reserved_tck  " "    0.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908025567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.038 " "Worst-case recovery slack is 31.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.038               0.000 altera_reserved_tck  " "   31.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908025567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.340 " "Worst-case removal slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908025567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.840 " "Worst-case minimum pulse width slack is 14.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.840               0.000 altera_reserved_tck  " "   14.840               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908025567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908025567 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706908025582 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:inst\|RAM\[16\]\[10\] CLOCK_DIV_50:inst4\|CLOCK_10Hz " "Register ram:inst\|RAM\[16\]\[10\] is being clocked by CLOCK_DIV_50:inst4\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz clock " "Register CLOCK_DIV_50:inst4\|CLOCK_10Hz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100hz_int " "Node: CLOCK_DIV_50:inst4\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10hz_int CLOCK_DIV_50:inst4\|clock_100hz_int " "Register CLOCK_DIV_50:inst4\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|CLOCK_DIV_50:inst4|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100hz_int CLOCK_DIV_50:inst4\|clock_1Khz_int " "Register CLOCK_DIV_50:inst4\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1Khz_int CLOCK_DIV_50:inst4\|clock_10Khz_int " "Register CLOCK_DIV_50:inst4\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|CLOCK_DIV_50:inst4|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst4\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_10Khz_int CLOCK_DIV_50:inst4\|clock_100Khz_int " "Register CLOCK_DIV_50:inst4\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|CLOCK_DIV_50:inst4|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst4\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_100Khz_int CLOCK_DIV_50:inst4\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst4\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst4\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|CLOCK_DIV_50:inst4|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|clock_10hz_int " "Node: CLOCK_DIV_50:inst4\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst4\|clock_1hz_int CLOCK_DIV_50:inst4\|clock_10hz_int " "Register CLOCK_DIV_50:inst4\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst4\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|CLOCK_DIV_50:inst4|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst4\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE CLOCK_DIV_50:inst4\|CLOCK_1Hz " "Register ANTIREBOTE:inst38\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst4\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1706908025723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1706908025723 "|Proyecto|CLOCK_DIV_50:inst4|CLOCK_1Hz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706908026541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.656 " "Worst-case setup slack is 13.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.656               0.000 altera_reserved_tck  " "   13.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908026556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 altera_reserved_tck  " "    0.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908026556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.271 " "Worst-case recovery slack is 31.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.271               0.000 altera_reserved_tck  " "   31.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908026556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 altera_reserved_tck  " "    0.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908026556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.828 " "Worst-case minimum pulse width slack is 14.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.828               0.000 altera_reserved_tck  " "   14.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706908026556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706908026556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706908027635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706908027635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 39 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5324 " "Peak virtual memory: 5324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706908027682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 16:07:07 2024 " "Processing ended: Fri Feb 02 16:07:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706908027682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706908027682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706908027682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706908027682 ""}
