
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ba8 <.init>:
  401ba8:	stp	x29, x30, [sp, #-16]!
  401bac:	mov	x29, sp
  401bb0:	bl	4021a0 <__fxstatat@plt+0x60>
  401bb4:	ldp	x29, x30, [sp], #16
  401bb8:	ret

Disassembly of section .plt:

0000000000401bc0 <mbrtowc@plt-0x20>:
  401bc0:	stp	x16, x30, [sp, #-16]!
  401bc4:	adrp	x16, 421000 <__fxstatat@plt+0x1eec0>
  401bc8:	ldr	x17, [x16, #4088]
  401bcc:	add	x16, x16, #0xff8
  401bd0:	br	x17
  401bd4:	nop
  401bd8:	nop
  401bdc:	nop

0000000000401be0 <mbrtowc@plt>:
  401be0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401be4:	ldr	x17, [x16]
  401be8:	add	x16, x16, #0x0
  401bec:	br	x17

0000000000401bf0 <memcpy@plt>:
  401bf0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401bf4:	ldr	x17, [x16, #8]
  401bf8:	add	x16, x16, #0x8
  401bfc:	br	x17

0000000000401c00 <memmove@plt>:
  401c00:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c04:	ldr	x17, [x16, #16]
  401c08:	add	x16, x16, #0x10
  401c0c:	br	x17

0000000000401c10 <_exit@plt>:
  401c10:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c14:	ldr	x17, [x16, #24]
  401c18:	add	x16, x16, #0x18
  401c1c:	br	x17

0000000000401c20 <getcwd@plt>:
  401c20:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c24:	ldr	x17, [x16, #32]
  401c28:	add	x16, x16, #0x20
  401c2c:	br	x17

0000000000401c30 <strlen@plt>:
  401c30:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c34:	ldr	x17, [x16, #40]
  401c38:	add	x16, x16, #0x28
  401c3c:	br	x17

0000000000401c40 <__sprintf_chk@plt>:
  401c40:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c44:	ldr	x17, [x16, #48]
  401c48:	add	x16, x16, #0x30
  401c4c:	br	x17

0000000000401c50 <mbstowcs@plt>:
  401c50:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c54:	ldr	x17, [x16, #56]
  401c58:	add	x16, x16, #0x38
  401c5c:	br	x17

0000000000401c60 <exit@plt>:
  401c60:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c64:	ldr	x17, [x16, #64]
  401c68:	add	x16, x16, #0x40
  401c6c:	br	x17

0000000000401c70 <error@plt>:
  401c70:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c74:	ldr	x17, [x16, #72]
  401c78:	add	x16, x16, #0x48
  401c7c:	br	x17

0000000000401c80 <fchdir@plt>:
  401c80:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c84:	ldr	x17, [x16, #80]
  401c88:	add	x16, x16, #0x50
  401c8c:	br	x17

0000000000401c90 <readlink@plt>:
  401c90:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c94:	ldr	x17, [x16, #88]
  401c98:	add	x16, x16, #0x58
  401c9c:	br	x17

0000000000401ca0 <__cxa_atexit@plt>:
  401ca0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ca4:	ldr	x17, [x16, #96]
  401ca8:	add	x16, x16, #0x60
  401cac:	br	x17

0000000000401cb0 <iswcntrl@plt>:
  401cb0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401cb4:	ldr	x17, [x16, #104]
  401cb8:	add	x16, x16, #0x68
  401cbc:	br	x17

0000000000401cc0 <statfs@plt>:
  401cc0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401cc4:	ldr	x17, [x16, #112]
  401cc8:	add	x16, x16, #0x70
  401ccc:	br	x17

0000000000401cd0 <lseek@plt>:
  401cd0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401cd4:	ldr	x17, [x16, #120]
  401cd8:	add	x16, x16, #0x78
  401cdc:	br	x17

0000000000401ce0 <__fpending@plt>:
  401ce0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ce4:	ldr	x17, [x16, #128]
  401ce8:	add	x16, x16, #0x80
  401cec:	br	x17

0000000000401cf0 <localeconv@plt>:
  401cf0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401cf4:	ldr	x17, [x16, #136]
  401cf8:	add	x16, x16, #0x88
  401cfc:	br	x17

0000000000401d00 <fileno@plt>:
  401d00:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d04:	ldr	x17, [x16, #144]
  401d08:	add	x16, x16, #0x90
  401d0c:	br	x17

0000000000401d10 <__memcpy_chk@plt>:
  401d10:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d14:	ldr	x17, [x16, #152]
  401d18:	add	x16, x16, #0x98
  401d1c:	br	x17

0000000000401d20 <fclose@plt>:
  401d20:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d24:	ldr	x17, [x16, #160]
  401d28:	add	x16, x16, #0xa0
  401d2c:	br	x17

0000000000401d30 <nl_langinfo@plt>:
  401d30:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d34:	ldr	x17, [x16, #168]
  401d38:	add	x16, x16, #0xa8
  401d3c:	br	x17

0000000000401d40 <fopen@plt>:
  401d40:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d44:	ldr	x17, [x16, #176]
  401d48:	add	x16, x16, #0xb0
  401d4c:	br	x17

0000000000401d50 <malloc@plt>:
  401d50:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d54:	ldr	x17, [x16, #184]
  401d58:	add	x16, x16, #0xb8
  401d5c:	br	x17

0000000000401d60 <wcwidth@plt>:
  401d60:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d64:	ldr	x17, [x16, #192]
  401d68:	add	x16, x16, #0xc0
  401d6c:	br	x17

0000000000401d70 <open@plt>:
  401d70:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d74:	ldr	x17, [x16, #200]
  401d78:	add	x16, x16, #0xc8
  401d7c:	br	x17

0000000000401d80 <wcswidth@plt>:
  401d80:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d84:	ldr	x17, [x16, #208]
  401d88:	add	x16, x16, #0xd0
  401d8c:	br	x17

0000000000401d90 <strncmp@plt>:
  401d90:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d94:	ldr	x17, [x16, #216]
  401d98:	add	x16, x16, #0xd8
  401d9c:	br	x17

0000000000401da0 <bindtextdomain@plt>:
  401da0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401da4:	ldr	x17, [x16, #224]
  401da8:	add	x16, x16, #0xe0
  401dac:	br	x17

0000000000401db0 <__libc_start_main@plt>:
  401db0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401db4:	ldr	x17, [x16, #232]
  401db8:	add	x16, x16, #0xe8
  401dbc:	br	x17

0000000000401dc0 <strverscmp@plt>:
  401dc0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401dc4:	ldr	x17, [x16, #240]
  401dc8:	add	x16, x16, #0xf0
  401dcc:	br	x17

0000000000401dd0 <__printf_chk@plt>:
  401dd0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401dd4:	ldr	x17, [x16, #248]
  401dd8:	add	x16, x16, #0xf8
  401ddc:	br	x17

0000000000401de0 <memset@plt>:
  401de0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401de4:	ldr	x17, [x16, #256]
  401de8:	add	x16, x16, #0x100
  401dec:	br	x17

0000000000401df0 <__strtoul_internal@plt>:
  401df0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401df4:	ldr	x17, [x16, #264]
  401df8:	add	x16, x16, #0x108
  401dfc:	br	x17

0000000000401e00 <calloc@plt>:
  401e00:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e04:	ldr	x17, [x16, #272]
  401e08:	add	x16, x16, #0x110
  401e0c:	br	x17

0000000000401e10 <setmntent@plt>:
  401e10:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e14:	ldr	x17, [x16, #280]
  401e18:	add	x16, x16, #0x118
  401e1c:	br	x17

0000000000401e20 <endmntent@plt>:
  401e20:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e24:	ldr	x17, [x16, #288]
  401e28:	add	x16, x16, #0x120
  401e2c:	br	x17

0000000000401e30 <realloc@plt>:
  401e30:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e34:	ldr	x17, [x16, #296]
  401e38:	add	x16, x16, #0x128
  401e3c:	br	x17

0000000000401e40 <strdup@plt>:
  401e40:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e44:	ldr	x17, [x16, #304]
  401e48:	add	x16, x16, #0x130
  401e4c:	br	x17

0000000000401e50 <close@plt>:
  401e50:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e54:	ldr	x17, [x16, #312]
  401e58:	add	x16, x16, #0x138
  401e5c:	br	x17

0000000000401e60 <strrchr@plt>:
  401e60:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e64:	ldr	x17, [x16, #320]
  401e68:	add	x16, x16, #0x140
  401e6c:	br	x17

0000000000401e70 <__gmon_start__@plt>:
  401e70:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e74:	ldr	x17, [x16, #328]
  401e78:	add	x16, x16, #0x148
  401e7c:	br	x17

0000000000401e80 <abort@plt>:
  401e80:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e84:	ldr	x17, [x16, #336]
  401e88:	add	x16, x16, #0x150
  401e8c:	br	x17

0000000000401e90 <statvfs@plt>:
  401e90:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e94:	ldr	x17, [x16, #344]
  401e98:	add	x16, x16, #0x158
  401e9c:	br	x17

0000000000401ea0 <mbsinit@plt>:
  401ea0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ea4:	ldr	x17, [x16, #352]
  401ea8:	add	x16, x16, #0x160
  401eac:	br	x17

0000000000401eb0 <__overflow@plt>:
  401eb0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401eb4:	ldr	x17, [x16, #360]
  401eb8:	add	x16, x16, #0x168
  401ebc:	br	x17

0000000000401ec0 <canonicalize_file_name@plt>:
  401ec0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ec4:	ldr	x17, [x16, #368]
  401ec8:	add	x16, x16, #0x170
  401ecc:	br	x17

0000000000401ed0 <memcmp@plt>:
  401ed0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ed4:	ldr	x17, [x16, #376]
  401ed8:	add	x16, x16, #0x178
  401edc:	br	x17

0000000000401ee0 <textdomain@plt>:
  401ee0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ee4:	ldr	x17, [x16, #384]
  401ee8:	add	x16, x16, #0x180
  401eec:	br	x17

0000000000401ef0 <__asprintf_chk@plt>:
  401ef0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ef4:	ldr	x17, [x16, #392]
  401ef8:	add	x16, x16, #0x188
  401efc:	br	x17

0000000000401f00 <getopt_long@plt>:
  401f00:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f04:	ldr	x17, [x16, #400]
  401f08:	add	x16, x16, #0x190
  401f0c:	br	x17

0000000000401f10 <__fprintf_chk@plt>:
  401f10:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f14:	ldr	x17, [x16, #408]
  401f18:	add	x16, x16, #0x198
  401f1c:	br	x17

0000000000401f20 <strcmp@plt>:
  401f20:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f24:	ldr	x17, [x16, #416]
  401f28:	add	x16, x16, #0x1a0
  401f2c:	br	x17

0000000000401f30 <__ctype_b_loc@plt>:
  401f30:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f34:	ldr	x17, [x16, #424]
  401f38:	add	x16, x16, #0x1a8
  401f3c:	br	x17

0000000000401f40 <fseeko@plt>:
  401f40:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f44:	ldr	x17, [x16, #432]
  401f48:	add	x16, x16, #0x1b0
  401f4c:	br	x17

0000000000401f50 <chdir@plt>:
  401f50:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f54:	ldr	x17, [x16, #440]
  401f58:	add	x16, x16, #0x1b8
  401f5c:	br	x17

0000000000401f60 <free@plt>:
  401f60:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f64:	ldr	x17, [x16, #448]
  401f68:	add	x16, x16, #0x1c0
  401f6c:	br	x17

0000000000401f70 <sync@plt>:
  401f70:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f74:	ldr	x17, [x16, #456]
  401f78:	add	x16, x16, #0x1c8
  401f7c:	br	x17

0000000000401f80 <__ctype_get_mb_cur_max@plt>:
  401f80:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f84:	ldr	x17, [x16, #464]
  401f88:	add	x16, x16, #0x1d0
  401f8c:	br	x17

0000000000401f90 <mempcpy@plt>:
  401f90:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f94:	ldr	x17, [x16, #472]
  401f98:	add	x16, x16, #0x1d8
  401f9c:	br	x17

0000000000401fa0 <hasmntopt@plt>:
  401fa0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fa4:	ldr	x17, [x16, #480]
  401fa8:	add	x16, x16, #0x1e0
  401fac:	br	x17

0000000000401fb0 <strspn@plt>:
  401fb0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fb4:	ldr	x17, [x16, #488]
  401fb8:	add	x16, x16, #0x1e8
  401fbc:	br	x17

0000000000401fc0 <strchr@plt>:
  401fc0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fc4:	ldr	x17, [x16, #496]
  401fc8:	add	x16, x16, #0x1f0
  401fcc:	br	x17

0000000000401fd0 <memrchr@plt>:
  401fd0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fd4:	ldr	x17, [x16, #504]
  401fd8:	add	x16, x16, #0x1f8
  401fdc:	br	x17

0000000000401fe0 <fwrite@plt>:
  401fe0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fe4:	ldr	x17, [x16, #512]
  401fe8:	add	x16, x16, #0x200
  401fec:	br	x17

0000000000401ff0 <fcntl@plt>:
  401ff0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ff4:	ldr	x17, [x16, #520]
  401ff8:	add	x16, x16, #0x208
  401ffc:	br	x17

0000000000402000 <fflush@plt>:
  402000:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402004:	ldr	x17, [x16, #528]
  402008:	add	x16, x16, #0x210
  40200c:	br	x17

0000000000402010 <__lxstat@plt>:
  402010:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402014:	ldr	x17, [x16, #536]
  402018:	add	x16, x16, #0x218
  40201c:	br	x17

0000000000402020 <memchr@plt>:
  402020:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402024:	ldr	x17, [x16, #544]
  402028:	add	x16, x16, #0x220
  40202c:	br	x17

0000000000402030 <isatty@plt>:
  402030:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402034:	ldr	x17, [x16, #552]
  402038:	add	x16, x16, #0x228
  40203c:	br	x17

0000000000402040 <wcstombs@plt>:
  402040:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402044:	ldr	x17, [x16, #560]
  402048:	add	x16, x16, #0x230
  40204c:	br	x17

0000000000402050 <strstr@plt>:
  402050:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402054:	ldr	x17, [x16, #568]
  402058:	add	x16, x16, #0x238
  40205c:	br	x17

0000000000402060 <dcgettext@plt>:
  402060:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402064:	ldr	x17, [x16, #576]
  402068:	add	x16, x16, #0x240
  40206c:	br	x17

0000000000402070 <__isoc99_sscanf@plt>:
  402070:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402074:	ldr	x17, [x16, #584]
  402078:	add	x16, x16, #0x248
  40207c:	br	x17

0000000000402080 <fputs_unlocked@plt>:
  402080:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402084:	ldr	x17, [x16, #592]
  402088:	add	x16, x16, #0x250
  40208c:	br	x17

0000000000402090 <__freading@plt>:
  402090:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402094:	ldr	x17, [x16, #600]
  402098:	add	x16, x16, #0x258
  40209c:	br	x17

00000000004020a0 <getmntent@plt>:
  4020a0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020a4:	ldr	x17, [x16, #608]
  4020a8:	add	x16, x16, #0x260
  4020ac:	br	x17

00000000004020b0 <iswprint@plt>:
  4020b0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020b4:	ldr	x17, [x16, #616]
  4020b8:	add	x16, x16, #0x268
  4020bc:	br	x17

00000000004020c0 <openat@plt>:
  4020c0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020c4:	ldr	x17, [x16, #624]
  4020c8:	add	x16, x16, #0x270
  4020cc:	br	x17

00000000004020d0 <__assert_fail@plt>:
  4020d0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020d4:	ldr	x17, [x16, #632]
  4020d8:	add	x16, x16, #0x278
  4020dc:	br	x17

00000000004020e0 <__errno_location@plt>:
  4020e0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020e4:	ldr	x17, [x16, #640]
  4020e8:	add	x16, x16, #0x280
  4020ec:	br	x17

00000000004020f0 <uname@plt>:
  4020f0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020f4:	ldr	x17, [x16, #648]
  4020f8:	add	x16, x16, #0x288
  4020fc:	br	x17

0000000000402100 <getenv@plt>:
  402100:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402104:	ldr	x17, [x16, #656]
  402108:	add	x16, x16, #0x290
  40210c:	br	x17

0000000000402110 <__xstat@plt>:
  402110:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402114:	ldr	x17, [x16, #664]
  402118:	add	x16, x16, #0x298
  40211c:	br	x17

0000000000402120 <__getdelim@plt>:
  402120:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402124:	ldr	x17, [x16, #672]
  402128:	add	x16, x16, #0x2a0
  40212c:	br	x17

0000000000402130 <setlocale@plt>:
  402130:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402134:	ldr	x17, [x16, #680]
  402138:	add	x16, x16, #0x2a8
  40213c:	br	x17

0000000000402140 <__fxstatat@plt>:
  402140:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402144:	ldr	x17, [x16, #688]
  402148:	add	x16, x16, #0x2b0
  40214c:	br	x17

Disassembly of section .text:

0000000000402150 <.text>:
  402150:	mov	x29, #0x0                   	// #0
  402154:	mov	x30, #0x0                   	// #0
  402158:	mov	x5, x0
  40215c:	ldr	x1, [sp]
  402160:	add	x2, sp, #0x8
  402164:	mov	x6, sp
  402168:	movz	x0, #0x0, lsl #48
  40216c:	movk	x0, #0x0, lsl #32
  402170:	movk	x0, #0x40, lsl #16
  402174:	movk	x0, #0x3850
  402178:	movz	x3, #0x0, lsl #48
  40217c:	movk	x3, #0x0, lsl #32
  402180:	movk	x3, #0x40, lsl #16
  402184:	movk	x3, #0xd098
  402188:	movz	x4, #0x0, lsl #48
  40218c:	movk	x4, #0x0, lsl #32
  402190:	movk	x4, #0x40, lsl #16
  402194:	movk	x4, #0xd118
  402198:	bl	401db0 <__libc_start_main@plt>
  40219c:	bl	401e80 <abort@plt>
  4021a0:	adrp	x0, 421000 <__fxstatat@plt+0x1eec0>
  4021a4:	ldr	x0, [x0, #4064]
  4021a8:	cbz	x0, 4021b0 <__fxstatat@plt+0x70>
  4021ac:	b	401e70 <__gmon_start__@plt>
  4021b0:	ret
  4021b4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4021b8:	add	x0, x0, #0x588
  4021bc:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4021c0:	add	x1, x1, #0x588
  4021c4:	cmp	x0, x1
  4021c8:	b.eq	4021fc <__fxstatat@plt+0xbc>  // b.none
  4021cc:	stp	x29, x30, [sp, #-32]!
  4021d0:	mov	x29, sp
  4021d4:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  4021d8:	ldr	x0, [x0, #328]
  4021dc:	str	x0, [sp, #24]
  4021e0:	mov	x1, x0
  4021e4:	cbz	x1, 4021f4 <__fxstatat@plt+0xb4>
  4021e8:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4021ec:	add	x0, x0, #0x588
  4021f0:	blr	x1
  4021f4:	ldp	x29, x30, [sp], #32
  4021f8:	ret
  4021fc:	ret
  402200:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402204:	add	x0, x0, #0x588
  402208:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  40220c:	add	x1, x1, #0x588
  402210:	sub	x0, x0, x1
  402214:	lsr	x1, x0, #63
  402218:	add	x0, x1, x0, asr #3
  40221c:	cmp	xzr, x0, asr #1
  402220:	b.eq	402258 <__fxstatat@plt+0x118>  // b.none
  402224:	stp	x29, x30, [sp, #-32]!
  402228:	mov	x29, sp
  40222c:	asr	x1, x0, #1
  402230:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  402234:	ldr	x0, [x0, #336]
  402238:	str	x0, [sp, #24]
  40223c:	mov	x2, x0
  402240:	cbz	x2, 402250 <__fxstatat@plt+0x110>
  402244:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402248:	add	x0, x0, #0x588
  40224c:	blr	x2
  402250:	ldp	x29, x30, [sp], #32
  402254:	ret
  402258:	ret
  40225c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402260:	ldrb	w0, [x0, #1464]
  402264:	cbnz	w0, 402288 <__fxstatat@plt+0x148>
  402268:	stp	x29, x30, [sp, #-16]!
  40226c:	mov	x29, sp
  402270:	bl	4021b4 <__fxstatat@plt+0x74>
  402274:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402278:	mov	w1, #0x1                   	// #1
  40227c:	strb	w1, [x0, #1464]
  402280:	ldp	x29, x30, [sp], #16
  402284:	ret
  402288:	ret
  40228c:	stp	x29, x30, [sp, #-16]!
  402290:	mov	x29, sp
  402294:	bl	402200 <__fxstatat@plt+0xc0>
  402298:	ldp	x29, x30, [sp], #16
  40229c:	ret
  4022a0:	ldrb	w1, [x0]
  4022a4:	cbz	w1, 4022d0 <__fxstatat@plt+0x190>
  4022a8:	mov	w2, #0x3f                  	// #63
  4022ac:	b	4022b8 <__fxstatat@plt+0x178>
  4022b0:	ldrb	w1, [x0, #1]!
  4022b4:	cbz	w1, 4022d0 <__fxstatat@plt+0x190>
  4022b8:	cmp	w1, #0x1f
  4022bc:	b.ls	4022c8 <__fxstatat@plt+0x188>  // b.plast
  4022c0:	cmp	w1, #0x7f
  4022c4:	b.ne	4022b0 <__fxstatat@plt+0x170>  // b.any
  4022c8:	strb	w2, [x0]
  4022cc:	b	4022b0 <__fxstatat@plt+0x170>
  4022d0:	ret
  4022d4:	ldr	x0, [x0]
  4022d8:	udiv	x2, x0, x1
  4022dc:	msub	x0, x2, x1, x0
  4022e0:	ret
  4022e4:	ldr	x2, [x0]
  4022e8:	ldr	x0, [x1]
  4022ec:	cmp	x2, x0
  4022f0:	cset	w0, eq  // eq = none
  4022f4:	ret
  4022f8:	stp	x29, x30, [sp, #-48]!
  4022fc:	mov	x29, sp
  402300:	stp	x19, x20, [sp, #16]
  402304:	str	x21, [sp, #32]
  402308:	mov	x20, x0
  40230c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402310:	ldr	x19, [x0, #1472]
  402314:	cmp	x20, #0x0
  402318:	cset	w21, eq  // eq = none
  40231c:	cmp	x19, #0x0
  402320:	csinc	w21, w21, wzr, ne  // ne = any
  402324:	cbnz	w21, 402348 <__fxstatat@plt+0x208>
  402328:	ldr	x1, [x19]
  40232c:	mov	x0, x20
  402330:	bl	401f20 <strcmp@plt>
  402334:	cbz	w0, 402344 <__fxstatat@plt+0x204>
  402338:	ldr	x19, [x19, #8]
  40233c:	cbnz	x19, 402328 <__fxstatat@plt+0x1e8>
  402340:	b	402348 <__fxstatat@plt+0x208>
  402344:	mov	w21, #0x1                   	// #1
  402348:	mov	w0, w21
  40234c:	ldp	x19, x20, [sp, #16]
  402350:	ldr	x21, [sp, #32]
  402354:	ldp	x29, x30, [sp], #48
  402358:	ret
  40235c:	stp	x29, x30, [sp, #-48]!
  402360:	mov	x29, sp
  402364:	stp	x19, x20, [sp, #16]
  402368:	str	x21, [sp, #32]
  40236c:	mov	x20, x0
  402370:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402374:	ldr	x19, [x0, #1480]
  402378:	cmp	x20, #0x0
  40237c:	cset	w21, eq  // eq = none
  402380:	cmp	x19, #0x0
  402384:	csinc	w21, w21, wzr, ne  // ne = any
  402388:	cbnz	w21, 4023a8 <__fxstatat@plt+0x268>
  40238c:	ldr	x1, [x19]
  402390:	mov	x0, x20
  402394:	bl	401f20 <strcmp@plt>
  402398:	cbz	w0, 4023c0 <__fxstatat@plt+0x280>
  40239c:	ldr	x19, [x19, #8]
  4023a0:	cbnz	x19, 40238c <__fxstatat@plt+0x24c>
  4023a4:	b	4023ac <__fxstatat@plt+0x26c>
  4023a8:	mov	w21, #0x0                   	// #0
  4023ac:	mov	w0, w21
  4023b0:	ldp	x19, x20, [sp, #16]
  4023b4:	ldr	x21, [sp, #32]
  4023b8:	ldp	x29, x30, [sp], #48
  4023bc:	ret
  4023c0:	mov	w21, #0x1                   	// #1
  4023c4:	b	4023ac <__fxstatat@plt+0x26c>
  4023c8:	stp	x29, x30, [sp, #-16]!
  4023cc:	mov	x29, sp
  4023d0:	bl	401f60 <free@plt>
  4023d4:	ldp	x29, x30, [sp], #16
  4023d8:	ret
  4023dc:	stp	x29, x30, [sp, #-32]!
  4023e0:	mov	x29, sp
  4023e4:	stp	x19, x20, [sp, #16]
  4023e8:	mov	w19, w0
  4023ec:	mov	x20, x1
  4023f0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4023f4:	add	x0, x0, #0x5c0
  4023f8:	ldr	x2, [x0, #16]
  4023fc:	add	x2, x2, #0x1
  402400:	str	x2, [x0, #16]
  402404:	ldr	x0, [x0, #24]
  402408:	cmp	xzr, x2, lsr #61
  40240c:	cset	x1, ne  // ne = any
  402410:	tst	x2, #0x1000000000000000
  402414:	csinc	w1, w1, wzr, eq  // eq = none
  402418:	cbnz	w1, 40249c <__fxstatat@plt+0x35c>
  40241c:	lsl	x1, x2, #3
  402420:	bl	409bb0 <__fxstatat@plt+0x7a70>
  402424:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  402428:	add	x1, x1, #0x5c0
  40242c:	str	x0, [x1, #24]
  402430:	ldr	x1, [x1, #16]
  402434:	add	x0, x0, x1, lsl #3
  402438:	sbfiz	x2, x19, #1, #32
  40243c:	add	x2, x2, w19, sxtw
  402440:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  402444:	add	x1, x1, #0x2c8
  402448:	add	x2, x1, x2, lsl #4
  40244c:	stur	x2, [x0, #-8]
  402450:	cbz	x20, 402458 <__fxstatat@plt+0x318>
  402454:	str	x20, [x2, #24]
  402458:	sbfiz	x0, x19, #1, #32
  40245c:	add	x0, x0, w19, sxtw
  402460:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  402464:	add	x1, x1, #0x2c8
  402468:	add	x0, x1, x0, lsl #4
  40246c:	ldrb	w0, [x0, #44]
  402470:	cbnz	w0, 4024a0 <__fxstatat@plt+0x360>
  402474:	sbfiz	x0, x19, #1, #32
  402478:	add	x19, x0, w19, sxtw
  40247c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402480:	add	x0, x0, #0x2c8
  402484:	add	x19, x0, x19, lsl #4
  402488:	mov	w0, #0x1                   	// #1
  40248c:	strb	w0, [x19, #44]
  402490:	ldp	x19, x20, [sp, #16]
  402494:	ldp	x29, x30, [sp], #32
  402498:	ret
  40249c:	bl	409dc0 <__fxstatat@plt+0x7c80>
  4024a0:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  4024a4:	add	x3, x3, #0xd8
  4024a8:	mov	w2, #0x196                 	// #406
  4024ac:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4024b0:	add	x1, x1, #0x1e8
  4024b4:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  4024b8:	add	x0, x0, #0x1f8
  4024bc:	bl	4020d0 <__assert_fail@plt>
  4024c0:	stp	x29, x30, [sp, #-32]!
  4024c4:	mov	x29, sp
  4024c8:	stp	x19, x20, [sp, #16]
  4024cc:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4024d0:	add	x0, x0, #0x5c0
  4024d4:	ldr	x1, [x0, #32]
  4024d8:	add	x1, x1, #0x1
  4024dc:	str	x1, [x0, #32]
  4024e0:	ldr	x0, [x0, #40]
  4024e4:	cmp	xzr, x1, lsr #61
  4024e8:	cset	x2, ne  // ne = any
  4024ec:	tst	x1, #0x1000000000000000
  4024f0:	csinc	w2, w2, wzr, eq  // eq = none
  4024f4:	cbnz	w2, 40254c <__fxstatat@plt+0x40c>
  4024f8:	lsl	x1, x1, #3
  4024fc:	bl	409bb0 <__fxstatat@plt+0x7a70>
  402500:	mov	x20, x0
  402504:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  402508:	add	x1, x1, #0x5c0
  40250c:	str	x0, [x1, #40]
  402510:	ldr	x0, [x1, #16]
  402514:	ldr	x19, [x1, #32]
  402518:	lsl	x19, x19, #3
  40251c:	sub	x19, x19, #0x8
  402520:	cmp	xzr, x0, lsr #61
  402524:	cset	x1, ne  // ne = any
  402528:	tst	x0, #0x1000000000000000
  40252c:	csinc	w1, w1, wzr, eq  // eq = none
  402530:	cbnz	w1, 402550 <__fxstatat@plt+0x410>
  402534:	lsl	x0, x0, #3
  402538:	bl	409b34 <__fxstatat@plt+0x79f4>
  40253c:	str	x0, [x20, x19]
  402540:	ldp	x19, x20, [sp, #16]
  402544:	ldp	x29, x30, [sp], #32
  402548:	ret
  40254c:	bl	409dc0 <__fxstatat@plt+0x7c80>
  402550:	bl	409dc0 <__fxstatat@plt+0x7c80>
  402554:	stp	x29, x30, [sp, #-32]!
  402558:	mov	x29, sp
  40255c:	str	x19, [sp, #16]
  402560:	mov	x19, x0
  402564:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402568:	ldr	w0, [x0, #1288]
  40256c:	tbnz	w0, #31, 4025a4 <__fxstatat@plt+0x464>
  402570:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402574:	ldr	w2, [x0, #1288]
  402578:	adrp	x1, 402000 <fflush@plt>
  40257c:	add	x0, x1, #0x2a0
  402580:	adrp	x1, 402000 <fflush@plt>
  402584:	add	x1, x1, #0x82c
  402588:	cmp	w2, #0x0
  40258c:	csel	x1, x1, x0, ne  // ne = any
  402590:	mov	x0, x19
  402594:	blr	x1
  402598:	ldr	x19, [sp, #16]
  40259c:	ldp	x29, x30, [sp], #32
  4025a0:	ret
  4025a4:	mov	w0, #0x1                   	// #1
  4025a8:	bl	402030 <isatty@plt>
  4025ac:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4025b0:	str	w0, [x1, #1288]
  4025b4:	b	402570 <__fxstatat@plt+0x430>
  4025b8:	sub	sp, sp, #0x2f0
  4025bc:	stp	x29, x30, [sp]
  4025c0:	mov	x29, sp
  4025c4:	bl	4024c0 <__fxstatat@plt+0x380>
  4025c8:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4025cc:	ldr	x0, [x0, #1488]
  4025d0:	cbz	x0, 402820 <__fxstatat@plt+0x6e0>
  4025d4:	stp	x19, x20, [sp, #16]
  4025d8:	stp	x21, x22, [sp, #32]
  4025dc:	stp	x23, x24, [sp, #48]
  4025e0:	str	x25, [sp, #64]
  4025e4:	mov	x19, #0x0                   	// #0
  4025e8:	adrp	x20, 422000 <__fxstatat@plt+0x1fec0>
  4025ec:	add	x20, x20, #0x5c0
  4025f0:	mov	x21, #0xf7cf                	// #63439
  4025f4:	movk	x21, #0xe353, lsl #16
  4025f8:	movk	x21, #0x9ba5, lsl #32
  4025fc:	movk	x21, #0x20c4, lsl #48
  402600:	adrp	x22, 40d000 <__fxstatat@plt+0xaec0>
  402604:	add	x22, x22, #0x208
  402608:	b	402678 <__fxstatat@plt+0x538>
  40260c:	ldr	w0, [x20, #52]
  402610:	tbz	w0, #4, 402710 <__fxstatat@plt+0x5d0>
  402614:	mov	x0, x25
  402618:	bl	401e40 <strdup@plt>
  40261c:	str	x0, [sp, #88]
  402620:	ldr	x0, [sp, #88]
  402624:	cbz	x0, 40280c <__fxstatat@plt+0x6cc>
  402628:	bl	402554 <__fxstatat@plt+0x414>
  40262c:	ldr	x0, [sp, #88]
  402630:	ldr	x1, [x20, #32]
  402634:	ldr	x2, [x20, #40]
  402638:	add	x1, x2, x1, lsl #3
  40263c:	ldur	x1, [x1, #-8]
  402640:	str	x0, [x1, x23]
  402644:	mov	w1, #0x0                   	// #0
  402648:	bl	407880 <__fxstatat@plt+0x5740>
  40264c:	ldr	x1, [x20, #24]
  402650:	ldr	x2, [x1, x23]
  402654:	sxtw	x0, w0
  402658:	ldr	x1, [x2, #32]
  40265c:	cmp	x1, x0
  402660:	csel	x1, x1, x0, cs  // cs = hs, nlast
  402664:	str	x1, [x2, #32]
  402668:	add	x19, x19, #0x1
  40266c:	ldr	x0, [x20, #16]
  402670:	cmp	x0, x19
  402674:	b.ls	402810 <__fxstatat@plt+0x6d0>  // b.plast
  402678:	str	xzr, [sp, #88]
  40267c:	lsl	x23, x19, #3
  402680:	ldr	x24, [x20, #24]
  402684:	ldr	x0, [x24, x19, lsl #3]
  402688:	mov	w2, #0x5                   	// #5
  40268c:	ldr	x1, [x0, #24]
  402690:	mov	x0, #0x0                   	// #0
  402694:	bl	402060 <dcgettext@plt>
  402698:	mov	x25, x0
  40269c:	ldr	x1, [x24, x19, lsl #3]
  4026a0:	ldr	w1, [x1]
  4026a4:	cmp	w1, #0x2
  4026a8:	b.ne	402614 <__fxstatat@plt+0x4d4>  // b.any
  4026ac:	ldr	w0, [x20, #48]
  4026b0:	cbz	w0, 402710 <__fxstatat@plt+0x5d0>
  4026b4:	cmp	w0, #0x4
  4026b8:	b.eq	40260c <__fxstatat@plt+0x4cc>  // b.none
  4026bc:	cmp	w0, #0x3
  4026c0:	b.ne	402614 <__fxstatat@plt+0x4d4>  // b.any
  4026c4:	add	x1, sp, #0x60
  4026c8:	ldr	x0, [x20, #56]
  4026cc:	bl	407274 <__fxstatat@plt+0x5134>
  4026d0:	mov	x24, x0
  4026d4:	mov	w2, #0x5                   	// #5
  4026d8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4026dc:	add	x1, x1, #0x210
  4026e0:	mov	x0, #0x0                   	// #0
  4026e4:	bl	402060 <dcgettext@plt>
  4026e8:	mov	x4, x25
  4026ec:	mov	x3, x24
  4026f0:	mov	x2, x0
  4026f4:	mov	w1, #0x1                   	// #1
  4026f8:	add	x0, sp, #0x58
  4026fc:	bl	401ef0 <__asprintf_chk@plt>
  402700:	cmn	w0, #0x1
  402704:	b.ne	402620 <__fxstatat@plt+0x4e0>  // b.any
  402708:	str	xzr, [sp, #88]
  40270c:	b	402620 <__fxstatat@plt+0x4e0>
  402710:	ldr	w7, [x20, #52]
  402714:	mov	w1, #0x124                 	// #292
  402718:	and	w6, w7, w1
  40271c:	ldr	x0, [x20, #56]
  402720:	mov	x5, x0
  402724:	mov	x4, x0
  402728:	lsr	x2, x4, #3
  40272c:	umulh	x2, x2, x21
  402730:	lsr	x1, x2, #4
  402734:	lsl	x3, x1, #5
  402738:	sub	x3, x3, x1
  40273c:	add	x1, x1, x3, lsl #2
  402740:	sub	x1, x4, x1, lsl #3
  402744:	lsr	x4, x2, #4
  402748:	and	x2, x5, #0x3ff
  40274c:	lsr	x5, x5, #10
  402750:	orr	x3, x1, x2
  402754:	cbz	x3, 402728 <__fxstatat@plt+0x5e8>
  402758:	cmp	x1, #0x0
  40275c:	cset	w3, eq  // eq = none
  402760:	cmp	x2, #0x0
  402764:	cset	w1, eq  // eq = none
  402768:	cmp	w3, w1
  40276c:	b.cs	4027e8 <__fxstatat@plt+0x6a8>  // b.hs, b.nlast
  402770:	mov	w1, #0xb8                  	// #184
  402774:	orr	w1, w6, w1
  402778:	orr	w2, w1, #0x100
  40277c:	tst	x1, #0x20
  402780:	mov	x4, #0x1                   	// #1
  402784:	mov	x3, x4
  402788:	csel	w2, w2, w1, eq  // eq = none
  40278c:	add	x1, sp, #0x60
  402790:	bl	406a20 <__fxstatat@plt+0x48e0>
  402794:	mov	x24, x0
  402798:	mov	w2, #0x5                   	// #5
  40279c:	mov	x1, x22
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	bl	402060 <dcgettext@plt>
  4027a8:	mov	x25, x0
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4027b4:	add	x1, x1, #0x210
  4027b8:	mov	x0, #0x0                   	// #0
  4027bc:	bl	402060 <dcgettext@plt>
  4027c0:	mov	x4, x25
  4027c4:	mov	x3, x24
  4027c8:	mov	x2, x0
  4027cc:	mov	w1, #0x1                   	// #1
  4027d0:	add	x0, sp, #0x58
  4027d4:	bl	401ef0 <__asprintf_chk@plt>
  4027d8:	cmn	w0, #0x1
  4027dc:	b.ne	402620 <__fxstatat@plt+0x4e0>  // b.any
  4027e0:	str	xzr, [sp, #88]
  4027e4:	b	402620 <__fxstatat@plt+0x4e0>
  4027e8:	b.ls	402800 <__fxstatat@plt+0x6c0>  // b.plast
  4027ec:	mov	w1, #0x104                 	// #260
  4027f0:	and	w7, w7, w1
  4027f4:	mov	w1, #0x98                  	// #152
  4027f8:	orr	w1, w7, w1
  4027fc:	b	402778 <__fxstatat@plt+0x638>
  402800:	mov	w1, #0x98                  	// #152
  402804:	orr	w1, w6, w1
  402808:	b	402778 <__fxstatat@plt+0x638>
  40280c:	bl	409dc0 <__fxstatat@plt+0x7c80>
  402810:	ldp	x19, x20, [sp, #16]
  402814:	ldp	x21, x22, [sp, #32]
  402818:	ldp	x23, x24, [sp, #48]
  40281c:	ldr	x25, [sp, #64]
  402820:	ldp	x29, x30, [sp]
  402824:	add	sp, sp, #0x2f0
  402828:	ret
  40282c:	stp	x29, x30, [sp, #-96]!
  402830:	mov	x29, sp
  402834:	stp	x21, x22, [sp, #32]
  402838:	stp	x23, x24, [sp, #48]
  40283c:	mov	x21, x0
  402840:	bl	401c30 <strlen@plt>
  402844:	add	x23, x21, x0
  402848:	str	xzr, [sp, #88]
  40284c:	cmp	x21, x23
  402850:	b.eq	4028e8 <__fxstatat@plt+0x7a8>  // b.none
  402854:	stp	x19, x20, [sp, #16]
  402858:	str	x25, [sp, #64]
  40285c:	mov	x20, x21
  402860:	mov	w25, #0x3f                  	// #63
  402864:	mov	x24, #0x1                   	// #1
  402868:	b	402884 <__fxstatat@plt+0x744>
  40286c:	mov	x19, x24
  402870:	strb	w25, [x21], #1
  402874:	str	xzr, [sp, #88]
  402878:	add	x20, x20, x19
  40287c:	cmp	x23, x20
  402880:	b.eq	4028cc <__fxstatat@plt+0x78c>  // b.none
  402884:	sub	x22, x23, x20
  402888:	add	x3, sp, #0x58
  40288c:	mov	x2, x22
  402890:	mov	x1, x20
  402894:	add	x0, sp, #0x54
  402898:	bl	40a7e8 <__fxstatat@plt+0x86a8>
  40289c:	mov	x19, x0
  4028a0:	cmp	x22, x0
  4028a4:	b.cc	40286c <__fxstatat@plt+0x72c>  // b.lo, b.ul, b.last
  4028a8:	ldr	w0, [sp, #84]
  4028ac:	bl	401cb0 <iswcntrl@plt>
  4028b0:	cbnz	w0, 402870 <__fxstatat@plt+0x730>
  4028b4:	mov	x2, x19
  4028b8:	mov	x1, x20
  4028bc:	mov	x0, x21
  4028c0:	bl	401c00 <memmove@plt>
  4028c4:	add	x21, x21, x19
  4028c8:	b	402878 <__fxstatat@plt+0x738>
  4028cc:	ldp	x19, x20, [sp, #16]
  4028d0:	ldr	x25, [sp, #64]
  4028d4:	strb	wzr, [x21]
  4028d8:	ldp	x21, x22, [sp, #32]
  4028dc:	ldp	x23, x24, [sp, #48]
  4028e0:	ldp	x29, x30, [sp], #96
  4028e4:	ret
  4028e8:	mov	x21, x23
  4028ec:	b	4028d4 <__fxstatat@plt+0x794>
  4028f0:	mov	x5, x1
  4028f4:	ands	w0, w0, #0xff
  4028f8:	ccmn	x1, #0x3, #0x0, eq  // eq = none
  4028fc:	b.hi	402938 <__fxstatat@plt+0x7f8>  // b.pmore
  402900:	stp	x29, x30, [sp, #-16]!
  402904:	mov	x29, sp
  402908:	mov	x1, x2
  40290c:	cbz	w0, 402944 <__fxstatat@plt+0x804>
  402910:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402914:	ldr	w2, [x0, #1524]
  402918:	add	x1, x1, #0x1
  40291c:	neg	x0, x5
  402920:	bl	406a20 <__fxstatat@plt+0x48e0>
  402924:	mov	x1, x0
  402928:	sub	x0, x0, #0x1
  40292c:	mov	w2, #0x2d                  	// #45
  402930:	sturb	w2, [x1, #-1]
  402934:	b	402954 <__fxstatat@plt+0x814>
  402938:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  40293c:	add	x0, x0, #0x218
  402940:	ret
  402944:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402948:	ldr	w2, [x0, #1524]
  40294c:	mov	x0, x5
  402950:	bl	406a20 <__fxstatat@plt+0x48e0>
  402954:	ldp	x29, x30, [sp], #16
  402958:	ret
  40295c:	sub	sp, sp, #0x3c0
  402960:	stp	x29, x30, [sp]
  402964:	mov	x29, sp
  402968:	stp	x19, x20, [sp, #16]
  40296c:	stp	x21, x22, [sp, #32]
  402970:	stp	x23, x24, [sp, #48]
  402974:	stp	x25, x26, [sp, #64]
  402978:	mov	x20, x0
  40297c:	mov	x23, x1
  402980:	mov	x24, x2
  402984:	mov	x21, x3
  402988:	mov	x22, x4
  40298c:	and	w5, w5, #0xff
  402990:	mov	x19, x7
  402994:	ldrb	w26, [sp, #960]
  402998:	ands	w25, w6, #0xff
  40299c:	b.eq	4029ac <__fxstatat@plt+0x86c>  // b.none
  4029a0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4029a4:	ldrb	w0, [x0, #1536]
  4029a8:	cbnz	w0, 4031d8 <__fxstatat@plt+0x1098>
  4029ac:	cbz	w5, 4029c8 <__fxstatat@plt+0x888>
  4029b0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4029b4:	ldrb	w0, [x0, #1537]
  4029b8:	cbnz	w0, 4029c8 <__fxstatat@plt+0x888>
  4029bc:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4029c0:	ldrb	w0, [x0, #1538]
  4029c4:	cbz	w0, 4031d8 <__fxstatat@plt+0x1098>
  4029c8:	mov	x0, x22
  4029cc:	bl	4022f8 <__fxstatat@plt+0x1b8>
  4029d0:	and	w0, w0, #0xff
  4029d4:	cbz	w0, 4031d8 <__fxstatat@plt+0x1098>
  4029d8:	mov	x0, x22
  4029dc:	bl	40235c <__fxstatat@plt+0x21c>
  4029e0:	and	w0, w0, #0xff
  4029e4:	cbnz	w0, 4031d8 <__fxstatat@plt+0x1098>
  4029e8:	str	x27, [sp, #80]
  4029ec:	cmp	x19, #0x0
  4029f0:	cset	w27, eq  // eq = none
  4029f4:	cmp	x23, #0x0
  4029f8:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  4029fc:	b.eq	402a0c <__fxstatat@plt+0x8cc>  // b.none
  402a00:	ldrb	w0, [x23]
  402a04:	cmp	w0, #0x2f
  402a08:	b.ne	403218 <__fxstatat@plt+0x10d8>  // b.any
  402a0c:	cbz	x21, 402b8c <__fxstatat@plt+0xa4c>
  402a10:	cbz	x19, 402b98 <__fxstatat@plt+0xa58>
  402a14:	ldp	x0, x1, [x19]
  402a18:	add	x2, sp, #0x400
  402a1c:	stp	x0, x1, [x2, #-120]
  402a20:	ldp	x0, x1, [x19, #16]
  402a24:	stp	x0, x1, [x2, #-104]
  402a28:	ldp	x0, x1, [x19, #32]
  402a2c:	stp	x0, x1, [x2, #-88]
  402a30:	ldr	x0, [x19, #48]
  402a34:	str	x0, [sp, #952]
  402a38:	ldr	x0, [sp, #912]
  402a3c:	cbnz	x0, 402a4c <__fxstatat@plt+0x90c>
  402a40:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402a44:	ldrb	w0, [x0, #1537]
  402a48:	cbz	w0, 402d10 <__fxstatat@plt+0xbd0>
  402a4c:	cbz	x19, 402bf8 <__fxstatat@plt+0xab8>
  402a50:	bl	4024c0 <__fxstatat@plt+0x380>
  402a54:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  402a58:	add	x0, x0, #0x218
  402a5c:	cmp	x20, #0x0
  402a60:	csel	x20, x0, x20, eq  // eq = none
  402a64:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  402a68:	add	x0, x0, #0x218
  402a6c:	cmp	x24, #0x0
  402a70:	csel	x24, x0, x24, eq  // eq = none
  402a74:	mov	x0, x20
  402a78:	bl	409d94 <__fxstatat@plt+0x7c54>
  402a7c:	mov	x25, x0
  402a80:	cbz	w26, 402aac <__fxstatat@plt+0x96c>
  402a84:	bl	401c30 <strlen@plt>
  402a88:	cmp	x0, #0x24
  402a8c:	b.ls	402aac <__fxstatat@plt+0x96c>  // b.plast
  402a90:	sub	x0, x0, #0x24
  402a94:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  402a98:	add	x1, x1, #0x220
  402a9c:	add	x0, x25, x0
  402aa0:	bl	401fb0 <strspn@plt>
  402aa4:	cmp	x0, #0x24
  402aa8:	b.eq	4031f4 <__fxstatat@plt+0x10b4>  // b.none
  402aac:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  402ab0:	add	x0, x0, #0x218
  402ab4:	cmp	x22, #0x0
  402ab8:	csel	x22, x0, x22, eq  // eq = none
  402abc:	mov	x0, #0x1                   	// #1
  402ac0:	str	x0, [sp, #784]
  402ac4:	str	x0, [sp, #776]
  402ac8:	ldr	x4, [sp, #944]
  402acc:	str	x4, [sp, #792]
  402ad0:	ldr	x0, [sp, #952]
  402ad4:	str	x0, [sp, #816]
  402ad8:	str	x0, [sp, #800]
  402adc:	strb	wzr, [sp, #808]
  402ae0:	mov	x1, #0xffffffffffffffff    	// #-1
  402ae4:	str	x1, [sp, #824]
  402ae8:	strb	wzr, [sp, #832]
  402aec:	cmn	x0, #0x3
  402af0:	ccmn	x4, #0x3, #0x2, ls  // ls = plast
  402af4:	b.ls	402d24 <__fxstatat@plt+0xbe4>  // b.plast
  402af8:	ldr	x6, [sp, #904]
  402afc:	str	x6, [sp, #840]
  402b00:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  402b04:	ldr	x1, [x1, #1528]
  402b08:	str	x1, [sp, #848]
  402b0c:	ldr	x3, [sp, #912]
  402b10:	str	x3, [sp, #856]
  402b14:	ldr	x5, [sp, #928]
  402b18:	str	x5, [sp, #864]
  402b1c:	ldr	x2, [sp, #920]
  402b20:	str	x2, [sp, #880]
  402b24:	cmn	x5, #0x3
  402b28:	cset	w7, ls  // ls = plast
  402b2c:	ldrb	w1, [sp, #936]
  402b30:	and	w1, w7, w1
  402b34:	strb	w1, [sp, #872]
  402b38:	mov	x7, #0xffffffffffffffff    	// #-1
  402b3c:	str	x7, [sp, #888]
  402b40:	strb	wzr, [sp, #896]
  402b44:	cmn	x2, #0x3
  402b48:	ccmn	x3, #0x3, #0x2, ls  // ls = plast
  402b4c:	b.ls	402d3c <__fxstatat@plt+0xbfc>  // b.plast
  402b50:	adrp	x7, 422000 <__fxstatat@plt+0x1fec0>
  402b54:	ldrb	w7, [x7, #1553]
  402b58:	tst	w27, w7
  402b5c:	b.ne	402d54 <__fxstatat@plt+0xc14>  // b.any
  402b60:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402b64:	ldr	x0, [x0, #1488]
  402b68:	mov	x20, #0x0                   	// #0
  402b6c:	cbz	x0, 4031cc <__fxstatat@plt+0x108c>
  402b70:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  402b74:	add	x19, x19, #0x5c0
  402b78:	mov	x26, #0x8f5c                	// #36700
  402b7c:	movk	x26, #0xf5c2, lsl #16
  402b80:	movk	x26, #0x5c28, lsl #32
  402b84:	movk	x26, #0x28f, lsl #48
  402b88:	b	40309c <__fxstatat@plt+0xf5c>
  402b8c:	cmp	x23, #0x0
  402b90:	csel	x21, x23, x20, ne  // ne = any
  402b94:	b	402a10 <__fxstatat@plt+0x8d0>
  402b98:	add	x2, sp, #0x388
  402b9c:	mov	x1, x20
  402ba0:	mov	x0, x21
  402ba4:	bl	40a6b8 <__fxstatat@plt+0x8578>
  402ba8:	cbz	w0, 402c4c <__fxstatat@plt+0xb0c>
  402bac:	cbz	w26, 402c08 <__fxstatat@plt+0xac8>
  402bb0:	bl	4020e0 <__errno_location@plt>
  402bb4:	ldr	w0, [x0]
  402bb8:	cmp	w0, #0xd
  402bbc:	ccmp	w0, #0x2, #0x4, ne  // ne = any
  402bc0:	b.ne	402c08 <__fxstatat@plt+0xac8>  // b.any
  402bc4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402bc8:	ldrb	w0, [x0, #1537]
  402bcc:	cbz	w0, 403220 <__fxstatat@plt+0x10e0>
  402bd0:	strb	wzr, [sp, #936]
  402bd4:	mov	x0, #0xffffffffffffffff    	// #-1
  402bd8:	str	x0, [sp, #952]
  402bdc:	str	x0, [sp, #944]
  402be0:	str	x0, [sp, #928]
  402be4:	str	x0, [sp, #920]
  402be8:	str	x0, [sp, #912]
  402bec:	str	x0, [sp, #904]
  402bf0:	adrp	x22, 40d000 <__fxstatat@plt+0xaec0>
  402bf4:	add	x22, x22, #0x218
  402bf8:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402bfc:	mov	w1, #0x1                   	// #1
  402c00:	strb	w1, [x0, #1552]
  402c04:	b	402a50 <__fxstatat@plt+0x910>
  402c08:	bl	4020e0 <__errno_location@plt>
  402c0c:	ldr	w19, [x0]
  402c10:	mov	x2, x21
  402c14:	mov	w1, #0x3                   	// #3
  402c18:	mov	w0, #0x0                   	// #0
  402c1c:	bl	4091cc <__fxstatat@plt+0x708c>
  402c20:	mov	x3, x0
  402c24:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  402c28:	add	x2, x2, #0xff0
  402c2c:	mov	w1, w19
  402c30:	mov	w0, #0x0                   	// #0
  402c34:	bl	401c70 <error@plt>
  402c38:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402c3c:	mov	w1, #0x1                   	// #1
  402c40:	str	w1, [x0, #1540]
  402c44:	ldr	x27, [sp, #80]
  402c48:	b	4031d8 <__fxstatat@plt+0x1098>
  402c4c:	cbz	w26, 402cfc <__fxstatat@plt+0xbbc>
  402c50:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402c54:	ldrb	w0, [x0, #1537]
  402c58:	cbnz	w0, 402c78 <__fxstatat@plt+0xb38>
  402c5c:	ldr	x0, [sp, #912]
  402c60:	cbnz	x0, 402bf8 <__fxstatat@plt+0xab8>
  402c64:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402c68:	ldrb	w0, [x0, #1538]
  402c6c:	cbnz	w0, 402bf8 <__fxstatat@plt+0xab8>
  402c70:	ldr	x27, [sp, #80]
  402c74:	b	4031d8 <__fxstatat@plt+0x1098>
  402c78:	add	x2, sp, #0x78
  402c7c:	mov	x1, x21
  402c80:	mov	w0, #0x0                   	// #0
  402c84:	bl	402110 <__xstat@plt>
  402c88:	cbnz	w0, 402cfc <__fxstatat@plt+0xbbc>
  402c8c:	ldr	x1, [sp, #120]
  402c90:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402c94:	ldr	x0, [x0, #1544]
  402c98:	cbz	x0, 402cfc <__fxstatat@plt+0xbbc>
  402c9c:	str	x1, [sp, #96]
  402ca0:	add	x1, sp, #0x60
  402ca4:	bl	405f78 <__fxstatat@plt+0x3e38>
  402ca8:	cbz	x0, 402cfc <__fxstatat@plt+0xbbc>
  402cac:	ldr	x21, [x0, #8]
  402cb0:	cbz	x21, 402cfc <__fxstatat@plt+0xbbc>
  402cb4:	mov	x1, x20
  402cb8:	ldr	x0, [x21]
  402cbc:	bl	401f20 <strcmp@plt>
  402cc0:	cbz	w0, 402cfc <__fxstatat@plt+0xbbc>
  402cc4:	ldrb	w0, [x21, #40]
  402cc8:	tst	x0, #0x2
  402ccc:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  402cd0:	b.ne	402cfc <__fxstatat@plt+0xbbc>  // b.any
  402cd4:	strb	wzr, [sp, #936]
  402cd8:	mov	x0, #0xffffffffffffffff    	// #-1
  402cdc:	str	x0, [sp, #952]
  402ce0:	str	x0, [sp, #944]
  402ce4:	str	x0, [sp, #928]
  402ce8:	str	x0, [sp, #920]
  402cec:	str	x0, [sp, #912]
  402cf0:	str	x0, [sp, #904]
  402cf4:	adrp	x22, 40d000 <__fxstatat@plt+0xaec0>
  402cf8:	add	x22, x22, #0x218
  402cfc:	ldr	x0, [sp, #912]
  402d00:	cbnz	x0, 402bf8 <__fxstatat@plt+0xab8>
  402d04:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402d08:	ldrb	w0, [x0, #1537]
  402d0c:	cbnz	w0, 402bf8 <__fxstatat@plt+0xab8>
  402d10:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402d14:	ldrb	w0, [x0, #1538]
  402d18:	cbnz	w0, 402a4c <__fxstatat@plt+0x90c>
  402d1c:	ldr	x27, [sp, #80]
  402d20:	b	4031d8 <__fxstatat@plt+0x1098>
  402d24:	sub	x1, x4, x0
  402d28:	str	x1, [sp, #824]
  402d2c:	cmp	x4, x0
  402d30:	cset	w1, cc  // cc = lo, ul, last
  402d34:	strb	w1, [sp, #832]
  402d38:	b	402af8 <__fxstatat@plt+0x9b8>
  402d3c:	sub	x7, x3, x2
  402d40:	str	x7, [sp, #888]
  402d44:	cmp	x3, x2
  402d48:	cset	w7, cc  // cc = lo, ul, last
  402d4c:	strb	w7, [sp, #896]
  402d50:	b	402b50 <__fxstatat@plt+0xa10>
  402d54:	cmn	x4, #0x3
  402d58:	b.hi	402d70 <__fxstatat@plt+0xc30>  // b.pmore
  402d5c:	adrp	x7, 422000 <__fxstatat@plt+0x1fec0>
  402d60:	add	x7, x7, #0x5c0
  402d64:	ldr	x8, [x7, #128]
  402d68:	add	x4, x8, x4
  402d6c:	str	x4, [x7, #128]
  402d70:	cmn	x0, #0x3
  402d74:	b.hi	402d8c <__fxstatat@plt+0xc4c>  // b.pmore
  402d78:	adrp	x4, 422000 <__fxstatat@plt+0x1fec0>
  402d7c:	add	x4, x4, #0x5c0
  402d80:	ldr	x7, [x4, #136]
  402d84:	add	x0, x7, x0
  402d88:	str	x0, [x4, #136]
  402d8c:	cmn	x3, #0x3
  402d90:	b.hi	402da8 <__fxstatat@plt+0xc68>  // b.pmore
  402d94:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402d98:	add	x0, x0, #0x5c0
  402d9c:	ldr	x4, [x0, #96]
  402da0:	madd	x3, x6, x3, x4
  402da4:	str	x3, [x0, #96]
  402da8:	cmn	x2, #0x3
  402dac:	b.hi	402dc4 <__fxstatat@plt+0xc84>  // b.pmore
  402db0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402db4:	add	x0, x0, #0x5c0
  402db8:	ldr	x3, [x0, #104]
  402dbc:	madd	x2, x6, x2, x3
  402dc0:	str	x2, [x0, #104]
  402dc4:	cmn	x5, #0x3
  402dc8:	b.hi	402b60 <__fxstatat@plt+0xa20>  // b.pmore
  402dcc:	mul	x5, x6, x5
  402dd0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402dd4:	ldrb	w0, [x0, #1592]
  402dd8:	cmp	w1, w0
  402ddc:	b.eq	402e3c <__fxstatat@plt+0xcfc>  // b.none
  402de0:	cbz	w0, 402df8 <__fxstatat@plt+0xcb8>
  402de4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402de8:	add	x0, x0, #0x5c0
  402dec:	ldr	x2, [x0, #112]
  402df0:	neg	x2, x2
  402df4:	str	x2, [x0, #112]
  402df8:	cmp	w1, #0x0
  402dfc:	cneg	x5, x5, ne  // ne = any
  402e00:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402e04:	ldr	x2, [x0, #1584]
  402e08:	cmp	x2, x5
  402e0c:	b.ls	402e54 <__fxstatat@plt+0xd14>  // b.plast
  402e10:	sub	x5, x2, x5
  402e14:	str	x5, [x0, #1584]
  402e18:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402e1c:	ldrb	w0, [x0, #1592]
  402e20:	cbz	w0, 402b60 <__fxstatat@plt+0xa20>
  402e24:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402e28:	add	x0, x0, #0x5c0
  402e2c:	ldr	x1, [x0, #112]
  402e30:	neg	x1, x1
  402e34:	str	x1, [x0, #112]
  402e38:	b	402b60 <__fxstatat@plt+0xa20>
  402e3c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402e40:	add	x0, x0, #0x5c0
  402e44:	ldr	x1, [x0, #112]
  402e48:	add	x5, x1, x5
  402e4c:	str	x5, [x0, #112]
  402e50:	b	402b60 <__fxstatat@plt+0xa20>
  402e54:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402e58:	add	x0, x0, #0x5c0
  402e5c:	sub	x5, x5, x2
  402e60:	str	x5, [x0, #112]
  402e64:	strb	w1, [x0, #120]
  402e68:	b	402e18 <__fxstatat@plt+0xcd8>
  402e6c:	add	x0, sp, #0x308
  402e70:	b	402e78 <__fxstatat@plt+0xd38>
  402e74:	mov	x0, #0x0                   	// #0
  402e78:	ldr	w3, [x1]
  402e7c:	cmp	w3, #0x6
  402e80:	b.eq	4030e4 <__fxstatat@plt+0xfa4>  // b.none
  402e84:	b.hi	402fd4 <__fxstatat@plt+0xe94>  // b.pmore
  402e88:	cmp	w3, #0x2
  402e8c:	b.eq	4030e4 <__fxstatat@plt+0xfa4>  // b.none
  402e90:	b.hi	402eb8 <__fxstatat@plt+0xd78>  // b.pmore
  402e94:	cbz	w3, 403034 <__fxstatat@plt+0xef4>
  402e98:	cmp	w3, #0x1
  402e9c:	b.ne	403010 <__fxstatat@plt+0xed0>  // b.any
  402ea0:	mov	x0, x22
  402ea4:	bl	409d94 <__fxstatat@plt+0x7c54>
  402ea8:	str	x0, [sp, #96]
  402eac:	b	403040 <__fxstatat@plt+0xf00>
  402eb0:	add	x0, sp, #0x348
  402eb4:	b	402e78 <__fxstatat@plt+0xd38>
  402eb8:	cmp	w3, #0x4
  402ebc:	b.eq	403108 <__fxstatat@plt+0xfc8>  // b.none
  402ec0:	cmp	w3, #0x5
  402ec4:	b.ne	402fa8 <__fxstatat@plt+0xe68>  // b.any
  402ec8:	ldr	x1, [x0, #48]
  402ecc:	cmn	x1, #0x3
  402ed0:	b.hi	40317c <__fxstatat@plt+0x103c>  // b.pmore
  402ed4:	ldr	x2, [x0, #24]
  402ed8:	cmn	x2, #0x3
  402edc:	b.hi	40317c <__fxstatat@plt+0x103c>  // b.pmore
  402ee0:	ldrb	w3, [x0, #56]
  402ee4:	eor	w4, w3, #0x1
  402ee8:	cmp	x1, x26
  402eec:	cset	w5, ls  // ls = plast
  402ef0:	tst	w5, w4
  402ef4:	b.ne	40312c <__fxstatat@plt+0xfec>  // b.any
  402ef8:	cbz	w3, 403148 <__fxstatat@plt+0x1008>
  402efc:	fmov	d0, x1
  402f00:	neg	d1, d0
  402f04:	ucvtf	d1, d1
  402f08:	fneg	d1, d1
  402f0c:	ldrb	w0, [x0, #32]
  402f10:	cbz	w0, 403174 <__fxstatat@plt+0x1034>
  402f14:	fmov	d0, x2
  402f18:	neg	d0, d0
  402f1c:	ucvtf	d0, d0
  402f20:	fneg	d0, d0
  402f24:	fadd	d2, d1, d0
  402f28:	fcmp	d2, #0.0
  402f2c:	b.eq	40317c <__fxstatat@plt+0x103c>  // b.none
  402f30:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  402f34:	fmov	d0, x0
  402f38:	fmul	d0, d1, d0
  402f3c:	fdiv	d0, d0, d2
  402f40:	fcvtzs	d1, d0
  402f44:	scvtf	d1, d1
  402f48:	fmov	d2, #1.000000000000000000e+00
  402f4c:	fsub	d2, d1, d2
  402f50:	fcmpe	d2, d0
  402f54:	b.pl	402f7c <__fxstatat@plt+0xe3c>  // b.nfrst
  402f58:	fmov	d2, #1.000000000000000000e+00
  402f5c:	fadd	d2, d1, d2
  402f60:	fcmpe	d2, d0
  402f64:	b.lt	402f7c <__fxstatat@plt+0xe3c>  // b.tstop
  402f68:	fcmpe	d0, d1
  402f6c:	fmov	d0, #1.000000000000000000e+00
  402f70:	movi	d2, #0x0
  402f74:	fcsel	d0, d0, d2, gt
  402f78:	fadd	d0, d0, d1
  402f7c:	fcmpe	d0, #0.0
  402f80:	b.lt	40317c <__fxstatat@plt+0x103c>  // b.tstop
  402f84:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  402f88:	add	x2, x2, #0x250
  402f8c:	mov	w1, #0x1                   	// #1
  402f90:	add	x0, sp, #0x60
  402f94:	bl	401ef0 <__asprintf_chk@plt>
  402f98:	cmn	w0, #0x1
  402f9c:	b.ne	40318c <__fxstatat@plt+0x104c>  // b.any
  402fa0:	str	xzr, [sp, #96]
  402fa4:	bl	409dc0 <__fxstatat@plt+0x7c80>
  402fa8:	cmp	w3, #0x3
  402fac:	b.ne	403010 <__fxstatat@plt+0xed0>  // b.any
  402fb0:	ldr	x4, [x0, #8]
  402fb4:	ldr	x3, [x0]
  402fb8:	add	x2, sp, #0x78
  402fbc:	ldr	x1, [x0, #48]
  402fc0:	ldrb	w0, [x0, #56]
  402fc4:	bl	4028f0 <__fxstatat@plt+0x7b0>
  402fc8:	bl	409d94 <__fxstatat@plt+0x7c54>
  402fcc:	str	x0, [sp, #96]
  402fd0:	b	403040 <__fxstatat@plt+0xf00>
  402fd4:	cmp	w3, #0xa
  402fd8:	b.eq	403198 <__fxstatat@plt+0x1058>  // b.none
  402fdc:	b.ls	402ff8 <__fxstatat@plt+0xeb8>  // b.plast
  402fe0:	cmp	w3, #0xb
  402fe4:	b.ne	403010 <__fxstatat@plt+0xed0>  // b.any
  402fe8:	mov	x0, x24
  402fec:	bl	409d94 <__fxstatat@plt+0x7c54>
  402ff0:	str	x0, [sp, #96]
  402ff4:	b	403040 <__fxstatat@plt+0xf00>
  402ff8:	cmp	w3, #0x8
  402ffc:	b.eq	403108 <__fxstatat@plt+0xfc8>  // b.none
  403000:	cmp	w3, #0x9
  403004:	b.eq	402ec8 <__fxstatat@plt+0xd88>  // b.none
  403008:	cmp	w3, #0x7
  40300c:	b.eq	402fb0 <__fxstatat@plt+0xe70>  // b.none
  403010:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  403014:	add	x3, x3, #0xd8
  403018:	add	x3, x3, #0x10
  40301c:	mov	w2, #0x4ce                 	// #1230
  403020:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403024:	add	x1, x1, #0x1e8
  403028:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  40302c:	add	x0, x0, #0x258
  403030:	bl	4020d0 <__assert_fail@plt>
  403034:	mov	x0, x25
  403038:	bl	409d94 <__fxstatat@plt+0x7c54>
  40303c:	str	x0, [sp, #96]
  403040:	ldr	x0, [sp, #96]
  403044:	cbz	x0, 4031a8 <__fxstatat@plt+0x1068>
  403048:	bl	402554 <__fxstatat@plt+0x414>
  40304c:	mov	w1, #0x0                   	// #0
  403050:	ldr	x0, [sp, #96]
  403054:	bl	407880 <__fxstatat@plt+0x5740>
  403058:	ldr	x1, [x19, #24]
  40305c:	ldr	x1, [x1, x21]
  403060:	sxtw	x0, w0
  403064:	ldr	x3, [x1, #32]
  403068:	cmp	x3, x0
  40306c:	csel	x3, x3, x0, cs  // cs = hs, nlast
  403070:	str	x3, [x1, #32]
  403074:	ldr	x0, [x19, #32]
  403078:	ldr	x1, [x19, #40]
  40307c:	add	x0, x1, x0, lsl #3
  403080:	ldur	x0, [x0, #-8]
  403084:	ldr	x1, [sp, #96]
  403088:	str	x1, [x0, x21]
  40308c:	add	x20, x20, #0x1
  403090:	ldr	x0, [x19, #16]
  403094:	cmp	x0, x20
  403098:	b.ls	4031cc <__fxstatat@plt+0x108c>  // b.plast
  40309c:	lsl	x21, x20, #3
  4030a0:	ldr	x0, [x19, #24]
  4030a4:	ldr	x1, [x0, x20, lsl #3]
  4030a8:	ldr	w0, [x1, #16]
  4030ac:	cmp	w0, #0x1
  4030b0:	b.eq	402e6c <__fxstatat@plt+0xd2c>  // b.none
  4030b4:	cmp	w0, #0x2
  4030b8:	b.eq	402e74 <__fxstatat@plt+0xd34>  // b.none
  4030bc:	cbz	w0, 402eb0 <__fxstatat@plt+0xd70>
  4030c0:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  4030c4:	add	x3, x3, #0xd8
  4030c8:	add	x3, x3, #0x10
  4030cc:	mov	w2, #0x468                 	// #1128
  4030d0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4030d4:	add	x1, x1, #0x1e8
  4030d8:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  4030dc:	add	x0, x0, #0x238
  4030e0:	bl	4020d0 <__assert_fail@plt>
  4030e4:	ldr	x4, [x0, #8]
  4030e8:	ldr	x3, [x0]
  4030ec:	add	x2, sp, #0x78
  4030f0:	ldr	x1, [x0, #16]
  4030f4:	mov	w0, #0x0                   	// #0
  4030f8:	bl	4028f0 <__fxstatat@plt+0x7b0>
  4030fc:	bl	409d94 <__fxstatat@plt+0x7c54>
  403100:	str	x0, [sp, #96]
  403104:	b	403040 <__fxstatat@plt+0xf00>
  403108:	ldr	x4, [x0, #8]
  40310c:	ldr	x3, [x0]
  403110:	add	x2, sp, #0x78
  403114:	ldr	x1, [x0, #24]
  403118:	ldrb	w0, [x0, #32]
  40311c:	bl	4028f0 <__fxstatat@plt+0x7b0>
  403120:	bl	409d94 <__fxstatat@plt+0x7c54>
  403124:	str	x0, [sp, #96]
  403128:	b	403040 <__fxstatat@plt+0xf00>
  40312c:	adds	x3, x1, x2
  403130:	b.eq	403148 <__fxstatat@plt+0x1008>  // b.none
  403134:	cmp	x1, x3
  403138:	cset	w5, hi  // hi = pmore
  40313c:	ldrb	w4, [x0, #32]
  403140:	cmp	w5, w4
  403144:	b.eq	403150 <__fxstatat@plt+0x1010>  // b.none
  403148:	ucvtf	d1, x1
  40314c:	b	402f0c <__fxstatat@plt+0xdcc>
  403150:	add	x0, x1, x1, lsl #1
  403154:	add	x1, x1, x0, lsl #3
  403158:	lsl	x1, x1, #2
  40315c:	udiv	x0, x1, x3
  403160:	msub	x3, x0, x3, x1
  403164:	cmp	x3, #0x0
  403168:	cinc	x0, x0, ne  // ne = any
  40316c:	ucvtf	d0, x0
  403170:	b	402f7c <__fxstatat@plt+0xe3c>
  403174:	ucvtf	d0, x2
  403178:	b	402f24 <__fxstatat@plt+0xde4>
  40317c:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  403180:	add	x0, x0, #0x218
  403184:	bl	401e40 <strdup@plt>
  403188:	str	x0, [sp, #96]
  40318c:	ldr	x0, [sp, #96]
  403190:	cbnz	x0, 403048 <__fxstatat@plt+0xf08>
  403194:	b	402fa4 <__fxstatat@plt+0xe64>
  403198:	mov	x0, x23
  40319c:	bl	409d94 <__fxstatat@plt+0x7c54>
  4031a0:	str	x0, [sp, #96]
  4031a4:	b	403040 <__fxstatat@plt+0xf00>
  4031a8:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  4031ac:	add	x3, x3, #0xd8
  4031b0:	add	x3, x3, #0x10
  4031b4:	mov	w2, #0x4d2                 	// #1234
  4031b8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4031bc:	add	x1, x1, #0x1e8
  4031c0:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  4031c4:	add	x0, x0, #0x270
  4031c8:	bl	4020d0 <__assert_fail@plt>
  4031cc:	mov	x0, x25
  4031d0:	bl	401f60 <free@plt>
  4031d4:	ldr	x27, [sp, #80]
  4031d8:	ldp	x19, x20, [sp, #16]
  4031dc:	ldp	x21, x22, [sp, #32]
  4031e0:	ldp	x23, x24, [sp, #48]
  4031e4:	ldp	x25, x26, [sp, #64]
  4031e8:	ldp	x29, x30, [sp]
  4031ec:	add	sp, sp, #0x3c0
  4031f0:	ret
  4031f4:	mov	w1, #0x0                   	// #0
  4031f8:	mov	x0, x25
  4031fc:	bl	4050bc <__fxstatat@plt+0x2f7c>
  403200:	mov	x19, x0
  403204:	cbz	x0, 402aac <__fxstatat@plt+0x96c>
  403208:	mov	x0, x25
  40320c:	bl	401f60 <free@plt>
  403210:	mov	x25, x19
  403214:	b	402aac <__fxstatat@plt+0x96c>
  403218:	ldr	x27, [sp, #80]
  40321c:	b	4031d8 <__fxstatat@plt+0x1098>
  403220:	ldr	x27, [sp, #80]
  403224:	b	4031d8 <__fxstatat@plt+0x1098>
  403228:	stp	x29, x30, [sp, #-160]!
  40322c:	mov	x29, sp
  403230:	stp	x19, x20, [sp, #16]
  403234:	str	x21, [sp, #32]
  403238:	mov	w20, w0
  40323c:	cbz	w0, 40327c <__fxstatat@plt+0x113c>
  403240:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403244:	ldr	x19, [x0, #1424]
  403248:	mov	w2, #0x5                   	// #5
  40324c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403250:	add	x1, x1, #0x298
  403254:	mov	x0, #0x0                   	// #0
  403258:	bl	402060 <dcgettext@plt>
  40325c:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403260:	ldr	x3, [x1, #1648]
  403264:	mov	x2, x0
  403268:	mov	w1, #0x1                   	// #1
  40326c:	mov	x0, x19
  403270:	bl	401f10 <__fprintf_chk@plt>
  403274:	mov	w0, w20
  403278:	bl	401c60 <exit@plt>
  40327c:	mov	w2, #0x5                   	// #5
  403280:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403284:	add	x1, x1, #0x2c0
  403288:	mov	x0, #0x0                   	// #0
  40328c:	bl	402060 <dcgettext@plt>
  403290:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403294:	ldr	x2, [x1, #1648]
  403298:	mov	x1, x0
  40329c:	mov	w0, #0x1                   	// #1
  4032a0:	bl	401dd0 <__printf_chk@plt>
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4032ac:	add	x1, x1, #0x2e8
  4032b0:	mov	x0, #0x0                   	// #0
  4032b4:	bl	402060 <dcgettext@plt>
  4032b8:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  4032bc:	ldr	x1, [x19, #1448]
  4032c0:	bl	402080 <fputs_unlocked@plt>
  4032c4:	mov	w2, #0x5                   	// #5
  4032c8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4032cc:	add	x1, x1, #0x350
  4032d0:	mov	x0, #0x0                   	// #0
  4032d4:	bl	402060 <dcgettext@plt>
  4032d8:	ldr	x1, [x19, #1448]
  4032dc:	bl	402080 <fputs_unlocked@plt>
  4032e0:	mov	w2, #0x5                   	// #5
  4032e4:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4032e8:	add	x1, x1, #0x3a0
  4032ec:	mov	x0, #0x0                   	// #0
  4032f0:	bl	402060 <dcgettext@plt>
  4032f4:	ldr	x1, [x19, #1448]
  4032f8:	bl	402080 <fputs_unlocked@plt>
  4032fc:	mov	w2, #0x5                   	// #5
  403300:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403304:	add	x1, x1, #0x540
  403308:	mov	x0, #0x0                   	// #0
  40330c:	bl	402060 <dcgettext@plt>
  403310:	ldr	x1, [x19, #1448]
  403314:	bl	402080 <fputs_unlocked@plt>
  403318:	mov	w2, #0x5                   	// #5
  40331c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403320:	add	x1, x1, #0x640
  403324:	mov	x0, #0x0                   	// #0
  403328:	bl	402060 <dcgettext@plt>
  40332c:	ldr	x1, [x19, #1448]
  403330:	bl	402080 <fputs_unlocked@plt>
  403334:	mov	w2, #0x5                   	// #5
  403338:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40333c:	add	x1, x1, #0x750
  403340:	mov	x0, #0x0                   	// #0
  403344:	bl	402060 <dcgettext@plt>
  403348:	ldr	x1, [x19, #1448]
  40334c:	bl	402080 <fputs_unlocked@plt>
  403350:	mov	w2, #0x5                   	// #5
  403354:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403358:	add	x1, x1, #0x7d8
  40335c:	mov	x0, #0x0                   	// #0
  403360:	bl	402060 <dcgettext@plt>
  403364:	ldr	x1, [x19, #1448]
  403368:	bl	402080 <fputs_unlocked@plt>
  40336c:	mov	w2, #0x5                   	// #5
  403370:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403374:	add	x1, x1, #0x8b8
  403378:	mov	x0, #0x0                   	// #0
  40337c:	bl	402060 <dcgettext@plt>
  403380:	ldr	x1, [x19, #1448]
  403384:	bl	402080 <fputs_unlocked@plt>
  403388:	mov	w2, #0x5                   	// #5
  40338c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403390:	add	x1, x1, #0x8e8
  403394:	mov	x0, #0x0                   	// #0
  403398:	bl	402060 <dcgettext@plt>
  40339c:	ldr	x1, [x19, #1448]
  4033a0:	bl	402080 <fputs_unlocked@plt>
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4033ac:	add	x1, x1, #0x920
  4033b0:	mov	x0, #0x0                   	// #0
  4033b4:	bl	402060 <dcgettext@plt>
  4033b8:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4033bc:	add	x2, x2, #0xa00
  4033c0:	mov	x1, x0
  4033c4:	mov	w0, #0x1                   	// #1
  4033c8:	bl	401dd0 <__printf_chk@plt>
  4033cc:	mov	w2, #0x5                   	// #5
  4033d0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4033d4:	add	x1, x1, #0xa08
  4033d8:	mov	x0, #0x0                   	// #0
  4033dc:	bl	402060 <dcgettext@plt>
  4033e0:	ldr	x1, [x19, #1448]
  4033e4:	bl	402080 <fputs_unlocked@plt>
  4033e8:	mov	w2, #0x5                   	// #5
  4033ec:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4033f0:	add	x1, x1, #0xae0
  4033f4:	mov	x0, #0x0                   	// #0
  4033f8:	bl	402060 <dcgettext@plt>
  4033fc:	ldr	x1, [x19, #1448]
  403400:	bl	402080 <fputs_unlocked@plt>
  403404:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  403408:	add	x2, x2, #0xd8
  40340c:	add	x0, x2, #0x18
  403410:	ldr	x1, [x2, #24]
  403414:	ldr	x2, [x2, #32]
  403418:	str	x1, [sp, #48]
  40341c:	str	x2, [sp, #56]
  403420:	ldp	x2, x3, [x0, #16]
  403424:	stp	x2, x3, [sp, #64]
  403428:	ldp	x2, x3, [x0, #32]
  40342c:	stp	x2, x3, [sp, #80]
  403430:	ldp	x2, x3, [x0, #48]
  403434:	stp	x2, x3, [sp, #96]
  403438:	ldp	x2, x3, [x0, #64]
  40343c:	stp	x2, x3, [sp, #112]
  403440:	ldp	x2, x3, [x0, #80]
  403444:	stp	x2, x3, [sp, #128]
  403448:	ldp	x2, x3, [x0, #96]
  40344c:	stp	x2, x3, [sp, #144]
  403450:	add	x19, sp, #0x30
  403454:	cbz	x1, 403478 <__fxstatat@plt+0x1338>
  403458:	add	x19, sp, #0x30
  40345c:	adrp	x21, 40d000 <__fxstatat@plt+0xaec0>
  403460:	add	x21, x21, #0x280
  403464:	mov	x0, x21
  403468:	bl	401f20 <strcmp@plt>
  40346c:	cbz	w0, 403478 <__fxstatat@plt+0x1338>
  403470:	ldr	x1, [x19, #16]!
  403474:	cbnz	x1, 403464 <__fxstatat@plt+0x1324>
  403478:	ldr	x19, [x19, #8]
  40347c:	cbz	x19, 4035cc <__fxstatat@plt+0x148c>
  403480:	mov	w2, #0x5                   	// #5
  403484:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403488:	add	x1, x1, #0xbc0
  40348c:	mov	x0, #0x0                   	// #0
  403490:	bl	402060 <dcgettext@plt>
  403494:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403498:	add	x3, x3, #0xbd8
  40349c:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4034a0:	add	x2, x2, #0xc00
  4034a4:	mov	x1, x0
  4034a8:	mov	w0, #0x1                   	// #1
  4034ac:	bl	401dd0 <__printf_chk@plt>
  4034b0:	mov	x1, #0x0                   	// #0
  4034b4:	mov	w0, #0x5                   	// #5
  4034b8:	bl	402130 <setlocale@plt>
  4034bc:	cbz	x0, 4034d4 <__fxstatat@plt+0x1394>
  4034c0:	mov	x2, #0x3                   	// #3
  4034c4:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4034c8:	add	x1, x1, #0xc10
  4034cc:	bl	401d90 <strncmp@plt>
  4034d0:	cbnz	w0, 403550 <__fxstatat@plt+0x1410>
  4034d4:	mov	w2, #0x5                   	// #5
  4034d8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4034dc:	add	x1, x1, #0xc60
  4034e0:	mov	x0, #0x0                   	// #0
  4034e4:	bl	402060 <dcgettext@plt>
  4034e8:	adrp	x21, 40d000 <__fxstatat@plt+0xaec0>
  4034ec:	add	x21, x21, #0x280
  4034f0:	mov	x3, x21
  4034f4:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4034f8:	add	x2, x2, #0xbd8
  4034fc:	mov	x1, x0
  403500:	mov	w0, #0x1                   	// #1
  403504:	bl	401dd0 <__printf_chk@plt>
  403508:	mov	w2, #0x5                   	// #5
  40350c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403510:	add	x1, x1, #0xc80
  403514:	mov	x0, #0x0                   	// #0
  403518:	bl	402060 <dcgettext@plt>
  40351c:	mov	x1, x0
  403520:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  403524:	add	x0, x3, #0x4d8
  403528:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  40352c:	add	x3, x3, #0x288
  403530:	cmp	x19, x21
  403534:	csel	x3, x3, x0, eq  // eq = none
  403538:	mov	x2, x19
  40353c:	mov	w0, #0x1                   	// #1
  403540:	bl	401dd0 <__printf_chk@plt>
  403544:	b	403274 <__fxstatat@plt+0x1134>
  403548:	adrp	x19, 40d000 <__fxstatat@plt+0xaec0>
  40354c:	add	x19, x19, #0x280
  403550:	mov	w2, #0x5                   	// #5
  403554:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403558:	add	x1, x1, #0xc18
  40355c:	mov	x0, #0x0                   	// #0
  403560:	bl	402060 <dcgettext@plt>
  403564:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403568:	ldr	x1, [x1, #1448]
  40356c:	bl	402080 <fputs_unlocked@plt>
  403570:	b	4034d4 <__fxstatat@plt+0x1394>
  403574:	mov	w2, #0x5                   	// #5
  403578:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40357c:	add	x1, x1, #0xc60
  403580:	mov	x0, #0x0                   	// #0
  403584:	bl	402060 <dcgettext@plt>
  403588:	adrp	x19, 40d000 <__fxstatat@plt+0xaec0>
  40358c:	add	x19, x19, #0x280
  403590:	mov	x3, x19
  403594:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  403598:	add	x2, x2, #0xbd8
  40359c:	mov	x1, x0
  4035a0:	mov	w0, #0x1                   	// #1
  4035a4:	bl	401dd0 <__printf_chk@plt>
  4035a8:	mov	w2, #0x5                   	// #5
  4035ac:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4035b0:	add	x1, x1, #0xc80
  4035b4:	mov	x0, #0x0                   	// #0
  4035b8:	bl	402060 <dcgettext@plt>
  4035bc:	mov	x1, x0
  4035c0:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4035c4:	add	x3, x2, #0x288
  4035c8:	b	403538 <__fxstatat@plt+0x13f8>
  4035cc:	mov	w2, #0x5                   	// #5
  4035d0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4035d4:	add	x1, x1, #0xbc0
  4035d8:	mov	x0, #0x0                   	// #0
  4035dc:	bl	402060 <dcgettext@plt>
  4035e0:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  4035e4:	add	x3, x3, #0xbd8
  4035e8:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4035ec:	add	x2, x2, #0xc00
  4035f0:	mov	x1, x0
  4035f4:	mov	w0, #0x1                   	// #1
  4035f8:	bl	401dd0 <__printf_chk@plt>
  4035fc:	mov	x1, #0x0                   	// #0
  403600:	mov	w0, #0x5                   	// #5
  403604:	bl	402130 <setlocale@plt>
  403608:	cbz	x0, 403574 <__fxstatat@plt+0x1434>
  40360c:	mov	x2, #0x3                   	// #3
  403610:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403614:	add	x1, x1, #0xc10
  403618:	bl	401d90 <strncmp@plt>
  40361c:	cbnz	w0, 403548 <__fxstatat@plt+0x1408>
  403620:	mov	w2, #0x5                   	// #5
  403624:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403628:	add	x1, x1, #0xc60
  40362c:	mov	x0, #0x0                   	// #0
  403630:	bl	402060 <dcgettext@plt>
  403634:	adrp	x19, 40d000 <__fxstatat@plt+0xaec0>
  403638:	add	x19, x19, #0x280
  40363c:	mov	x3, x19
  403640:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  403644:	add	x2, x2, #0xbd8
  403648:	mov	x1, x0
  40364c:	mov	w0, #0x1                   	// #1
  403650:	bl	401dd0 <__printf_chk@plt>
  403654:	mov	w2, #0x5                   	// #5
  403658:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40365c:	add	x1, x1, #0xc80
  403660:	mov	x0, #0x0                   	// #0
  403664:	bl	402060 <dcgettext@plt>
  403668:	mov	x1, x0
  40366c:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403670:	add	x3, x3, #0x288
  403674:	b	403538 <__fxstatat@plt+0x13f8>
  403678:	stp	x29, x30, [sp, #-96]!
  40367c:	mov	x29, sp
  403680:	stp	x19, x20, [sp, #16]
  403684:	stp	x21, x22, [sp, #32]
  403688:	stp	x23, x24, [sp, #48]
  40368c:	stp	x25, x26, [sp, #64]
  403690:	str	x27, [sp, #80]
  403694:	bl	409d94 <__fxstatat@plt+0x7c54>
  403698:	mov	x27, x0
  40369c:	mov	x21, x0
  4036a0:	mov	w25, #0x2c                  	// #44
  4036a4:	adrp	x23, 422000 <__fxstatat@plt+0x1fec0>
  4036a8:	add	x24, x23, #0x2c8
  4036ac:	adrp	x26, 40d000 <__fxstatat@plt+0xaec0>
  4036b0:	add	x26, x26, #0xd18
  4036b4:	b	40378c <__fxstatat@plt+0x164c>
  4036b8:	cmp	w19, #0xc
  4036bc:	b.eq	4037cc <__fxstatat@plt+0x168c>  // b.none
  4036c0:	ubfiz	x0, x19, #1, #32
  4036c4:	add	x0, x0, w19, uxtw
  4036c8:	add	x0, x24, x0, lsl #4
  4036cc:	ldrb	w0, [x0, #44]
  4036d0:	cbnz	w0, 403704 <__fxstatat@plt+0x15c4>
  4036d4:	cmp	w19, #0x3
  4036d8:	b.eq	403778 <__fxstatat@plt+0x1638>  // b.none
  4036dc:	b.hi	403754 <__fxstatat@plt+0x1614>  // b.pmore
  4036e0:	cmp	w19, #0x1
  4036e4:	b.ls	403778 <__fxstatat@plt+0x1638>  // b.plast
  4036e8:	cmp	w19, #0x2
  4036ec:	b.ne	403808 <__fxstatat@plt+0x16c8>  // b.any
  4036f0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4036f4:	add	x1, x1, #0xd10
  4036f8:	mov	w0, #0x2                   	// #2
  4036fc:	bl	4023dc <__fxstatat@plt+0x29c>
  403700:	b	403784 <__fxstatat@plt+0x1644>
  403704:	mov	w2, #0x5                   	// #5
  403708:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40370c:	add	x1, x1, #0xce0
  403710:	mov	x0, #0x0                   	// #0
  403714:	bl	402060 <dcgettext@plt>
  403718:	mov	x20, x0
  40371c:	ubfiz	x0, x19, #1, #32
  403720:	add	x0, x0, w19, uxtw
  403724:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403728:	add	x1, x1, #0x2c8
  40372c:	add	x0, x1, x0, lsl #4
  403730:	ldr	x0, [x0, #8]
  403734:	bl	40936c <__fxstatat@plt+0x722c>
  403738:	mov	x3, x0
  40373c:	mov	x2, x20
  403740:	mov	w1, #0x0                   	// #0
  403744:	mov	w0, #0x0                   	// #0
  403748:	bl	401c70 <error@plt>
  40374c:	mov	w0, #0x1                   	// #1
  403750:	bl	403228 <__fxstatat@plt+0x10e8>
  403754:	cmp	w19, #0x4
  403758:	b.ne	40376c <__fxstatat@plt+0x162c>  // b.any
  40375c:	mov	x1, x26
  403760:	mov	w0, #0x4                   	// #4
  403764:	bl	4023dc <__fxstatat@plt+0x29c>
  403768:	b	403784 <__fxstatat@plt+0x1644>
  40376c:	sub	w0, w19, #0x5
  403770:	cmp	w0, #0x6
  403774:	b.hi	403808 <__fxstatat@plt+0x16c8>  // b.pmore
  403778:	mov	x1, #0x0                   	// #0
  40377c:	mov	w0, w19
  403780:	bl	4023dc <__fxstatat@plt+0x29c>
  403784:	cbz	x22, 40382c <__fxstatat@plt+0x16ec>
  403788:	mov	x21, x22
  40378c:	mov	w1, w25
  403790:	mov	x0, x21
  403794:	bl	401fc0 <strchr@plt>
  403798:	mov	x22, x0
  40379c:	cbz	x0, 4037a4 <__fxstatat@plt+0x1664>
  4037a0:	strb	wzr, [x22], #1
  4037a4:	add	x20, x23, #0x2c8
  4037a8:	mov	w19, #0x0                   	// #0
  4037ac:	mov	x1, x21
  4037b0:	ldr	x0, [x20, #8]
  4037b4:	bl	401f20 <strcmp@plt>
  4037b8:	cbz	w0, 4036b8 <__fxstatat@plt+0x1578>
  4037bc:	add	w19, w19, #0x1
  4037c0:	add	x20, x20, #0x30
  4037c4:	cmp	w19, #0xc
  4037c8:	b.ne	4037ac <__fxstatat@plt+0x166c>  // b.any
  4037cc:	mov	w2, #0x5                   	// #5
  4037d0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4037d4:	add	x1, x1, #0xcb8
  4037d8:	mov	x0, #0x0                   	// #0
  4037dc:	bl	402060 <dcgettext@plt>
  4037e0:	mov	x19, x0
  4037e4:	mov	x0, x21
  4037e8:	bl	40936c <__fxstatat@plt+0x722c>
  4037ec:	mov	x3, x0
  4037f0:	mov	x2, x19
  4037f4:	mov	w1, #0x0                   	// #0
  4037f8:	mov	w0, #0x0                   	// #0
  4037fc:	bl	401c70 <error@plt>
  403800:	mov	w0, #0x1                   	// #1
  403804:	bl	403228 <__fxstatat@plt+0x10e8>
  403808:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40380c:	add	x3, x3, #0xd8
  403810:	add	x3, x3, #0x88
  403814:	mov	w2, #0x1dd                 	// #477
  403818:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40381c:	add	x1, x1, #0x1e8
  403820:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  403824:	add	x0, x0, #0xd20
  403828:	bl	4020d0 <__assert_fail@plt>
  40382c:	mov	x0, x27
  403830:	bl	401f60 <free@plt>
  403834:	ldp	x19, x20, [sp, #16]
  403838:	ldp	x21, x22, [sp, #32]
  40383c:	ldp	x23, x24, [sp, #48]
  403840:	ldp	x25, x26, [sp, #64]
  403844:	ldr	x27, [sp, #80]
  403848:	ldp	x29, x30, [sp], #96
  40384c:	ret
  403850:	sub	sp, sp, #0x170
  403854:	stp	x29, x30, [sp, #16]
  403858:	add	x29, sp, #0x10
  40385c:	stp	x19, x20, [sp, #32]
  403860:	stp	x21, x22, [sp, #48]
  403864:	stp	x23, x24, [sp, #64]
  403868:	stp	x25, x26, [sp, #80]
  40386c:	stp	x27, x28, [sp, #96]
  403870:	mov	w21, w0
  403874:	mov	x23, x1
  403878:	ldr	x0, [x1]
  40387c:	bl	4078b4 <__fxstatat@plt+0x5774>
  403880:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  403884:	add	x1, x1, #0x4d8
  403888:	mov	w0, #0x6                   	// #6
  40388c:	bl	402130 <setlocale@plt>
  403890:	adrp	x19, 40d000 <__fxstatat@plt+0xaec0>
  403894:	add	x19, x19, #0x170
  403898:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40389c:	add	x1, x1, #0xd40
  4038a0:	mov	x0, x19
  4038a4:	bl	401da0 <bindtextdomain@plt>
  4038a8:	mov	x0, x19
  4038ac:	bl	401ee0 <textdomain@plt>
  4038b0:	adrp	x0, 405000 <__fxstatat@plt+0x2ec0>
  4038b4:	add	x0, x0, #0x660
  4038b8:	bl	40d120 <__fxstatat@plt+0xafe0>
  4038bc:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4038c0:	add	x0, x1, #0x5c0
  4038c4:	str	xzr, [x1, #1472]
  4038c8:	str	xzr, [x0, #8]
  4038cc:	strb	wzr, [x0, #65]
  4038d0:	strb	wzr, [x0, #66]
  4038d4:	mov	w1, #0xffffffff            	// #-1
  4038d8:	str	w1, [x0, #52]
  4038dc:	strb	wzr, [x0, #144]
  4038e0:	strb	wzr, [x0, #80]
  4038e4:	str	wzr, [x0, #68]
  4038e8:	strb	wzr, [x0, #81]
  4038ec:	mov	x1, #0x1                   	// #1
  4038f0:	str	x1, [x0, #88]
  4038f4:	mov	w2, #0x5                   	// #5
  4038f8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4038fc:	add	x1, x1, #0xd58
  403900:	mov	x0, #0x0                   	// #0
  403904:	bl	402060 <dcgettext@plt>
  403908:	mov	x22, x0
  40390c:	mov	w24, #0x0                   	// #0
  403910:	adrp	x20, 40e000 <__fxstatat@plt+0xbec0>
  403914:	add	x20, x20, #0xd8
  403918:	add	x20, x20, #0xa0
  40391c:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  403920:	add	x19, x19, #0x5c0
  403924:	add	x25, x19, #0x38
  403928:	b	403a58 <__fxstatat@plt+0x1918>
  40392c:	cmp	w0, #0x42
  403930:	b.eq	403b00 <__fxstatat@plt+0x19c0>  // b.none
  403934:	b.le	40395c <__fxstatat@plt+0x181c>
  403938:	cmp	w0, #0x46
  40393c:	b.eq	403c18 <__fxstatat@plt+0x1ad8>  // b.none
  403940:	cmp	w0, #0x48
  403944:	b.ne	403ce4 <__fxstatat@plt+0x1ba4>  // b.any
  403948:	mov	w0, #0x90                  	// #144
  40394c:	str	w0, [x19, #52]
  403950:	mov	x0, #0x1                   	// #1
  403954:	str	x0, [x19, #56]
  403958:	b	403a58 <__fxstatat@plt+0x1918>
  40395c:	cmn	w0, #0x3
  403960:	b.ne	4039ac <__fxstatat@plt+0x186c>  // b.any
  403964:	mov	x7, #0x0                   	// #0
  403968:	adrp	x6, 40d000 <__fxstatat@plt+0xaec0>
  40396c:	add	x6, x6, #0xdc8
  403970:	adrp	x5, 40d000 <__fxstatat@plt+0xaec0>
  403974:	add	x5, x5, #0xdd8
  403978:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  40397c:	add	x4, x4, #0xde8
  403980:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403984:	ldr	x3, [x0, #1296]
  403988:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  40398c:	add	x2, x2, #0xc00
  403990:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403994:	add	x1, x1, #0x280
  403998:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40399c:	ldr	x0, [x0, #1448]
  4039a0:	bl	409a30 <__fxstatat@plt+0x78f0>
  4039a4:	mov	w0, #0x0                   	// #0
  4039a8:	bl	401c60 <exit@plt>
  4039ac:	cmn	w0, #0x2
  4039b0:	b.ne	403ce4 <__fxstatat@plt+0x1ba4>  // b.any
  4039b4:	mov	w0, #0x0                   	// #0
  4039b8:	bl	403228 <__fxstatat@plt+0x10e8>
  4039bc:	cmp	w0, #0x54
  4039c0:	b.eq	403b94 <__fxstatat@plt+0x1a54>  // b.none
  4039c4:	cmp	w0, #0x61
  4039c8:	b.ne	403ce4 <__fxstatat@plt+0x1ba4>  // b.any
  4039cc:	mov	w0, #0x1                   	// #1
  4039d0:	strb	w0, [x19, #65]
  4039d4:	b	403a58 <__fxstatat@plt+0x1918>
  4039d8:	cmp	w0, #0x78
  4039dc:	b.eq	403c3c <__fxstatat@plt+0x1afc>  // b.none
  4039e0:	b.le	403a38 <__fxstatat@plt+0x18f8>
  4039e4:	cmp	w0, #0x102
  4039e8:	b.eq	403cd8 <__fxstatat@plt+0x1b98>  // b.none
  4039ec:	cmp	w0, #0x102
  4039f0:	b.le	403ae4 <__fxstatat@plt+0x19a4>
  4039f4:	cmp	w0, #0x103
  4039f8:	b.ne	403ce4 <__fxstatat@plt+0x1ba4>  // b.any
  4039fc:	ldr	w0, [x19, #48]
  403a00:	cmp	w0, #0x1
  403a04:	b.eq	403c60 <__fxstatat@plt+0x1b20>  // b.none
  403a08:	cmp	w0, #0x0
  403a0c:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  403a10:	b.ne	403c88 <__fxstatat@plt+0x1b48>  // b.any
  403a14:	ldrb	w0, [x19, #144]
  403a18:	cbnz	w0, 403cb0 <__fxstatat@plt+0x1b70>
  403a1c:	mov	w0, #0x4                   	// #4
  403a20:	str	w0, [x19, #48]
  403a24:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403a28:	ldr	x0, [x0, #1432]
  403a2c:	cbz	x0, 403a58 <__fxstatat@plt+0x1918>
  403a30:	bl	403678 <__fxstatat@plt+0x1538>
  403a34:	b	403a58 <__fxstatat@plt+0x1918>
  403a38:	cmp	w0, #0x6d
  403a3c:	b.eq	403b84 <__fxstatat@plt+0x1a44>  // b.none
  403a40:	cmp	w0, #0x6d
  403a44:	b.le	403ad0 <__fxstatat@plt+0x1990>
  403a48:	cmp	w0, #0x74
  403a4c:	b.eq	403c18 <__fxstatat@plt+0x1ad8>  // b.none
  403a50:	cmp	w0, #0x76
  403a54:	b.ne	403ce4 <__fxstatat@plt+0x1ba4>  // b.any
  403a58:	mov	w0, #0xffffffff            	// #-1
  403a5c:	str	w0, [sp, #240]
  403a60:	add	x4, sp, #0xf0
  403a64:	mov	x3, x20
  403a68:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  403a6c:	add	x2, x2, #0xd88
  403a70:	mov	x1, x23
  403a74:	mov	w0, w21
  403a78:	bl	401f00 <getopt_long@plt>
  403a7c:	cmn	w0, #0x1
  403a80:	b.eq	403cec <__fxstatat@plt+0x1bac>  // b.none
  403a84:	cmp	w0, #0x6b
  403a88:	b.eq	403b74 <__fxstatat@plt+0x1a34>  // b.none
  403a8c:	cmp	w0, #0x6b
  403a90:	b.gt	4039d8 <__fxstatat@plt+0x1898>
  403a94:	cmp	w0, #0x50
  403a98:	b.eq	403bd4 <__fxstatat@plt+0x1a94>  // b.none
  403a9c:	b.le	40392c <__fxstatat@plt+0x17ec>
  403aa0:	cmp	w0, #0x68
  403aa4:	b.eq	403b60 <__fxstatat@plt+0x1a20>  // b.none
  403aa8:	cmp	w0, #0x68
  403aac:	b.le	4039bc <__fxstatat@plt+0x187c>
  403ab0:	cmp	w0, #0x69
  403ab4:	b.ne	403ce4 <__fxstatat@plt+0x1ba4>  // b.any
  403ab8:	ldr	w0, [x19, #48]
  403abc:	cmp	w0, #0x4
  403ac0:	b.eq	403b38 <__fxstatat@plt+0x19f8>  // b.none
  403ac4:	mov	w0, #0x1                   	// #1
  403ac8:	str	w0, [x19, #48]
  403acc:	b	403a58 <__fxstatat@plt+0x1918>
  403ad0:	cmp	w0, #0x6c
  403ad4:	b.ne	403ce4 <__fxstatat@plt+0x1ba4>  // b.any
  403ad8:	mov	w0, #0x1                   	// #1
  403adc:	strb	w0, [x19, #64]
  403ae0:	b	403a58 <__fxstatat@plt+0x1918>
  403ae4:	cmp	w0, #0x100
  403ae8:	b.eq	403c10 <__fxstatat@plt+0x1ad0>  // b.none
  403aec:	cmp	w0, #0x101
  403af0:	b.ne	403ce4 <__fxstatat@plt+0x1ba4>  // b.any
  403af4:	mov	w0, #0x1                   	// #1
  403af8:	strb	w0, [x19, #145]
  403afc:	b	403a58 <__fxstatat@plt+0x1918>
  403b00:	mov	x2, x25
  403b04:	add	x1, x19, #0x34
  403b08:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403b0c:	ldr	x0, [x0, #1432]
  403b10:	bl	4070d8 <__fxstatat@plt+0x4f98>
  403b14:	cbz	w0, 403a58 <__fxstatat@plt+0x1918>
  403b18:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403b1c:	ldr	x4, [x1, #1432]
  403b20:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  403b24:	add	x3, x3, #0xd8
  403b28:	add	x3, x3, #0xa0
  403b2c:	mov	w2, #0x42                  	// #66
  403b30:	ldr	w1, [sp, #240]
  403b34:	bl	409e48 <__fxstatat@plt+0x7d08>
  403b38:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  403b3c:	add	x4, x4, #0xda0
  403b40:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403b44:	add	x3, x3, #0xdb0
  403b48:	mov	x2, x22
  403b4c:	mov	w1, #0x0                   	// #0
  403b50:	mov	w0, #0x0                   	// #0
  403b54:	bl	401c70 <error@plt>
  403b58:	mov	w0, #0x1                   	// #1
  403b5c:	bl	403228 <__fxstatat@plt+0x10e8>
  403b60:	mov	w0, #0xb0                  	// #176
  403b64:	str	w0, [x19, #52]
  403b68:	mov	x0, #0x1                   	// #1
  403b6c:	str	x0, [x19, #56]
  403b70:	b	403a58 <__fxstatat@plt+0x1918>
  403b74:	str	wzr, [x19, #52]
  403b78:	mov	x0, #0x400                 	// #1024
  403b7c:	str	x0, [x19, #56]
  403b80:	b	403a58 <__fxstatat@plt+0x1918>
  403b84:	str	wzr, [x19, #52]
  403b88:	mov	x0, #0x100000              	// #1048576
  403b8c:	str	x0, [x19, #56]
  403b90:	b	403a58 <__fxstatat@plt+0x1918>
  403b94:	ldr	w0, [x19, #48]
  403b98:	cmp	w0, #0x4
  403b9c:	b.eq	403bac <__fxstatat@plt+0x1a6c>  // b.none
  403ba0:	mov	w0, #0x1                   	// #1
  403ba4:	strb	w0, [x19, #144]
  403ba8:	b	403a58 <__fxstatat@plt+0x1918>
  403bac:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  403bb0:	add	x4, x4, #0xda0
  403bb4:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403bb8:	add	x3, x3, #0xdb8
  403bbc:	mov	x2, x22
  403bc0:	mov	w1, #0x0                   	// #0
  403bc4:	mov	w0, #0x0                   	// #0
  403bc8:	bl	401c70 <error@plt>
  403bcc:	mov	w0, #0x1                   	// #1
  403bd0:	bl	403228 <__fxstatat@plt+0x10e8>
  403bd4:	ldr	w0, [x19, #48]
  403bd8:	cmp	w0, #0x4
  403bdc:	b.eq	403be8 <__fxstatat@plt+0x1aa8>  // b.none
  403be0:	mov	w24, #0x1                   	// #1
  403be4:	b	403a58 <__fxstatat@plt+0x1918>
  403be8:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  403bec:	add	x4, x4, #0xda0
  403bf0:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403bf4:	add	x3, x3, #0xdc0
  403bf8:	mov	x2, x22
  403bfc:	mov	w1, #0x0                   	// #0
  403c00:	mov	w0, #0x0                   	// #0
  403c04:	bl	401c70 <error@plt>
  403c08:	mov	w0, #0x1                   	// #1
  403c0c:	bl	403228 <__fxstatat@plt+0x10e8>
  403c10:	strb	wzr, [x19, #145]
  403c14:	b	403a58 <__fxstatat@plt+0x1918>
  403c18:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403c1c:	ldr	x26, [x0, #1432]
  403c20:	mov	x0, #0x10                  	// #16
  403c24:	bl	409b34 <__fxstatat@plt+0x79f4>
  403c28:	str	x26, [x0]
  403c2c:	ldr	x1, [x19]
  403c30:	str	x1, [x0, #8]
  403c34:	str	x0, [x19]
  403c38:	b	403a58 <__fxstatat@plt+0x1918>
  403c3c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403c40:	ldr	x26, [x0, #1432]
  403c44:	mov	x0, #0x10                  	// #16
  403c48:	bl	409b34 <__fxstatat@plt+0x79f4>
  403c4c:	str	x26, [x0]
  403c50:	ldr	x1, [x19, #8]
  403c54:	str	x1, [x0, #8]
  403c58:	str	x0, [x19, #8]
  403c5c:	b	403a58 <__fxstatat@plt+0x1918>
  403c60:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  403c64:	add	x4, x4, #0xda0
  403c68:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403c6c:	add	x3, x3, #0xdb0
  403c70:	mov	x2, x22
  403c74:	mov	w1, #0x0                   	// #0
  403c78:	mov	w0, #0x0                   	// #0
  403c7c:	bl	401c70 <error@plt>
  403c80:	mov	w0, #0x1                   	// #1
  403c84:	bl	403228 <__fxstatat@plt+0x10e8>
  403c88:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  403c8c:	add	x4, x4, #0xda0
  403c90:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403c94:	add	x3, x3, #0xdc0
  403c98:	mov	x2, x22
  403c9c:	mov	w1, #0x0                   	// #0
  403ca0:	mov	w0, #0x0                   	// #0
  403ca4:	bl	401c70 <error@plt>
  403ca8:	mov	w0, #0x1                   	// #1
  403cac:	bl	403228 <__fxstatat@plt+0x10e8>
  403cb0:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  403cb4:	add	x4, x4, #0xda0
  403cb8:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403cbc:	add	x3, x3, #0xdb8
  403cc0:	mov	x2, x22
  403cc4:	mov	w1, #0x0                   	// #0
  403cc8:	mov	w0, #0x0                   	// #0
  403ccc:	bl	401c70 <error@plt>
  403cd0:	mov	w0, #0x1                   	// #1
  403cd4:	bl	403228 <__fxstatat@plt+0x10e8>
  403cd8:	mov	w0, #0x1                   	// #1
  403cdc:	strb	w0, [x19, #81]
  403ce0:	b	403a58 <__fxstatat@plt+0x1918>
  403ce4:	mov	w0, #0x1                   	// #1
  403ce8:	bl	403228 <__fxstatat@plt+0x10e8>
  403cec:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403cf0:	ldr	w0, [x0, #1524]
  403cf4:	cmn	w0, #0x1
  403cf8:	b.eq	403d50 <__fxstatat@plt+0x1c10>  // b.none
  403cfc:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403d00:	ldr	w0, [x0, #1520]
  403d04:	cmp	w0, #0x1
  403d08:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  403d0c:	b.eq	403d28 <__fxstatat@plt+0x1be8>  // b.none
  403d10:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403d14:	ldr	w0, [x0, #1524]
  403d18:	tbz	w0, #4, 403da8 <__fxstatat@plt+0x1c68>
  403d1c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403d20:	mov	w1, #0x2                   	// #2
  403d24:	str	w1, [x0, #1520]
  403d28:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403d2c:	ldr	x22, [x0, #1472]
  403d30:	cbz	x22, 403e24 <__fxstatat@plt+0x1ce4>
  403d34:	mov	w26, #0x0                   	// #0
  403d38:	add	x24, x0, #0x5c0
  403d3c:	adrp	x25, 40d000 <__fxstatat@plt+0xaec0>
  403d40:	add	x25, x25, #0xe20
  403d44:	mov	w27, #0x5                   	// #5
  403d48:	mov	w28, #0x1                   	// #1
  403d4c:	b	403df8 <__fxstatat@plt+0x1cb8>
  403d50:	cbz	w24, 403d84 <__fxstatat@plt+0x1c44>
  403d54:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403d58:	str	wzr, [x0, #1524]
  403d5c:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  403d60:	add	x0, x0, #0xe00
  403d64:	bl	402100 <getenv@plt>
  403d68:	cmp	x0, #0x0
  403d6c:	mov	x0, #0x200                 	// #512
  403d70:	mov	x1, #0x400                 	// #1024
  403d74:	csel	x0, x0, x1, ne  // ne = any
  403d78:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403d7c:	str	x0, [x1, #1528]
  403d80:	b	403cfc <__fxstatat@plt+0x1bbc>
  403d84:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  403d88:	add	x0, x0, #0xe10
  403d8c:	bl	402100 <getenv@plt>
  403d90:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403d94:	add	x1, x1, #0x5c0
  403d98:	add	x2, x1, #0x38
  403d9c:	add	x1, x1, #0x34
  403da0:	bl	4070d8 <__fxstatat@plt+0x4f98>
  403da4:	b	403cfc <__fxstatat@plt+0x1bbc>
  403da8:	cbz	w24, 403d28 <__fxstatat@plt+0x1be8>
  403dac:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403db0:	mov	w1, #0x3                   	// #3
  403db4:	str	w1, [x0, #1520]
  403db8:	b	403d28 <__fxstatat@plt+0x1be8>
  403dbc:	mov	w2, w27
  403dc0:	mov	x1, x25
  403dc4:	mov	x0, #0x0                   	// #0
  403dc8:	bl	402060 <dcgettext@plt>
  403dcc:	mov	x19, x0
  403dd0:	ldr	x0, [x22]
  403dd4:	bl	40936c <__fxstatat@plt+0x722c>
  403dd8:	mov	x3, x0
  403ddc:	mov	x2, x19
  403de0:	mov	w1, #0x0                   	// #0
  403de4:	mov	w0, #0x0                   	// #0
  403de8:	bl	401c70 <error@plt>
  403dec:	mov	w26, w28
  403df0:	ldr	x22, [x22, #8]
  403df4:	cbz	x22, 403e20 <__fxstatat@plt+0x1ce0>
  403df8:	ldr	x19, [x24, #8]
  403dfc:	cbz	x19, 403df0 <__fxstatat@plt+0x1cb0>
  403e00:	ldr	x20, [x22]
  403e04:	ldr	x1, [x19]
  403e08:	mov	x0, x20
  403e0c:	bl	401f20 <strcmp@plt>
  403e10:	cbz	w0, 403dbc <__fxstatat@plt+0x1c7c>
  403e14:	ldr	x19, [x19, #8]
  403e18:	cbnz	x19, 403e04 <__fxstatat@plt+0x1cc4>
  403e1c:	b	403df0 <__fxstatat@plt+0x1cb0>
  403e20:	cbnz	w26, 404c24 <__fxstatat@plt+0x2ae4>
  403e24:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403e28:	ldr	w0, [x0, #1440]
  403e2c:	cmp	w0, w21
  403e30:	b.ge	403f48 <__fxstatat@plt+0x1e08>  // b.tcont
  403e34:	sub	w0, w21, w0
  403e38:	sxtw	x2, w0
  403e3c:	sbfiz	x0, x0, #7, #32
  403e40:	cmp	xzr, x2, lsr #57
  403e44:	cset	x1, ne  // ne = any
  403e48:	cmp	x0, #0x0
  403e4c:	csinc	x1, x1, xzr, ge  // ge = tcont
  403e50:	cbnz	w1, 403ea0 <__fxstatat@plt+0x1d60>
  403e54:	lsl	x0, x2, #7
  403e58:	bl	409b34 <__fxstatat@plt+0x79f4>
  403e5c:	str	x0, [sp, #168]
  403e60:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403e64:	ldr	w0, [x0, #1440]
  403e68:	cmp	w21, w0
  403e6c:	b.le	403f48 <__fxstatat@plt+0x1e08>
  403e70:	sxtw	x19, w0
  403e74:	mvn	w22, w0
  403e78:	add	w22, w22, w21
  403e7c:	add	x0, x19, #0x1
  403e80:	add	x22, x22, x0
  403e84:	adrp	x20, 422000 <__fxstatat@plt+0x1fec0>
  403e88:	add	x20, x20, #0x5a0
  403e8c:	adrp	x25, 40e000 <__fxstatat@plt+0xbec0>
  403e90:	add	x25, x25, #0xff0
  403e94:	adrp	x24, 422000 <__fxstatat@plt+0x1fec0>
  403e98:	add	x24, x24, #0x5c0
  403e9c:	b	403ee8 <__fxstatat@plt+0x1da8>
  403ea0:	bl	409dc0 <__fxstatat@plt+0x7c80>
  403ea4:	bl	4020e0 <__errno_location@plt>
  403ea8:	ldr	w26, [x0]
  403eac:	ldr	x2, [x23, x19, lsl #3]
  403eb0:	mov	w1, #0x3                   	// #3
  403eb4:	mov	w0, #0x0                   	// #0
  403eb8:	bl	4091cc <__fxstatat@plt+0x708c>
  403ebc:	mov	x3, x0
  403ec0:	mov	x2, x25
  403ec4:	mov	w1, w26
  403ec8:	mov	w0, #0x0                   	// #0
  403ecc:	bl	401c70 <error@plt>
  403ed0:	mov	w0, #0x1                   	// #1
  403ed4:	str	w0, [x24, #68]
  403ed8:	str	xzr, [x23, x19, lsl #3]
  403edc:	add	x19, x19, #0x1
  403ee0:	cmp	x19, x22
  403ee4:	b.eq	403f48 <__fxstatat@plt+0x1e08>  // b.none
  403ee8:	ldr	w2, [x20]
  403eec:	sub	w2, w19, w2
  403ef0:	sbfiz	x2, x2, #7, #32
  403ef4:	ldr	x0, [sp, #168]
  403ef8:	add	x2, x0, x2
  403efc:	ldr	x1, [x23, x19, lsl #3]
  403f00:	mov	w0, #0x0                   	// #0
  403f04:	bl	402110 <__xstat@plt>
  403f08:	cbnz	w0, 403ea4 <__fxstatat@plt+0x1d64>
  403f0c:	ldr	w0, [x20]
  403f10:	sub	w0, w19, w0
  403f14:	sbfiz	x0, x0, #7, #32
  403f18:	ldr	x1, [sp, #168]
  403f1c:	add	x0, x1, x0
  403f20:	ldr	w0, [x0, #16]
  403f24:	and	w0, w0, #0xf000
  403f28:	cmp	w0, #0x1, lsl #12
  403f2c:	b.eq	403edc <__fxstatat@plt+0x1d9c>  // b.none
  403f30:	mov	w1, #0x100                 	// #256
  403f34:	ldr	x0, [x23, x19, lsl #3]
  403f38:	bl	401d70 <open@plt>
  403f3c:	tbnz	w0, #31, 403edc <__fxstatat@plt+0x1d9c>
  403f40:	bl	401e50 <close@plt>
  403f44:	b	403edc <__fxstatat@plt+0x1d9c>
  403f48:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403f4c:	ldr	x0, [x0, #1472]
  403f50:	cbz	x0, 403ff0 <__fxstatat@plt+0x1eb0>
  403f54:	mov	w0, #0x1                   	// #1
  403f58:	and	w0, w0, #0x1
  403f5c:	bl	40a96c <__fxstatat@plt+0x882c>
  403f60:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403f64:	str	x0, [x1, #1624]
  403f68:	cbz	x0, 404038 <__fxstatat@plt+0x1ef8>
  403f6c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403f70:	ldrb	w0, [x0, #1617]
  403f74:	cbnz	w0, 40411c <__fxstatat@plt+0x1fdc>
  403f78:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403f7c:	ldr	w0, [x0, #1520]
  403f80:	cmp	w0, #0x2
  403f84:	b.eq	4041fc <__fxstatat@plt+0x20bc>  // b.none
  403f88:	b.gt	404124 <__fxstatat@plt+0x1fe4>
  403f8c:	cbz	w0, 404150 <__fxstatat@plt+0x2010>
  403f90:	cmp	w0, #0x1
  403f94:	b.ne	4042e8 <__fxstatat@plt+0x21a8>  // b.any
  403f98:	mov	x1, #0x0                   	// #0
  403f9c:	mov	w0, #0x0                   	// #0
  403fa0:	bl	4023dc <__fxstatat@plt+0x29c>
  403fa4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403fa8:	ldrb	w0, [x0, #1616]
  403fac:	cbnz	w0, 40426c <__fxstatat@plt+0x212c>
  403fb0:	mov	x1, #0x0                   	// #0
  403fb4:	mov	w0, #0x6                   	// #6
  403fb8:	bl	4023dc <__fxstatat@plt+0x29c>
  403fbc:	mov	x1, #0x0                   	// #0
  403fc0:	mov	w0, #0x7                   	// #7
  403fc4:	bl	4023dc <__fxstatat@plt+0x29c>
  403fc8:	mov	x1, #0x0                   	// #0
  403fcc:	mov	w0, #0x8                   	// #8
  403fd0:	bl	4023dc <__fxstatat@plt+0x29c>
  403fd4:	mov	x1, #0x0                   	// #0
  403fd8:	mov	w0, #0x9                   	// #9
  403fdc:	bl	4023dc <__fxstatat@plt+0x29c>
  403fe0:	mov	x1, #0x0                   	// #0
  403fe4:	mov	w0, #0xa                   	// #10
  403fe8:	bl	4023dc <__fxstatat@plt+0x29c>
  403fec:	b	4041a4 <__fxstatat@plt+0x2064>
  403ff0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403ff4:	ldr	x0, [x0, #1480]
  403ff8:	cbz	x0, 404004 <__fxstatat@plt+0x1ec4>
  403ffc:	mov	w0, #0x1                   	// #1
  404000:	b	403f58 <__fxstatat@plt+0x1e18>
  404004:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404008:	ldrb	w0, [x0, #1616]
  40400c:	cbnz	w0, 404028 <__fxstatat@plt+0x1ee8>
  404010:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404014:	ldrb	w0, [x0, #804]
  404018:	cbnz	w0, 404030 <__fxstatat@plt+0x1ef0>
  40401c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404020:	ldrb	w0, [x0, #1536]
  404024:	b	403f58 <__fxstatat@plt+0x1e18>
  404028:	mov	w0, #0x1                   	// #1
  40402c:	b	403f58 <__fxstatat@plt+0x1e18>
  404030:	mov	w0, #0x1                   	// #1
  404034:	b	403f58 <__fxstatat@plt+0x1e18>
  404038:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40403c:	ldr	w0, [x0, #1440]
  404040:	cmp	w0, w21
  404044:	b.ge	4040b4 <__fxstatat@plt+0x1f74>  // b.tcont
  404048:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40404c:	ldrb	w0, [x0, #1537]
  404050:	cbnz	w0, 4040fc <__fxstatat@plt+0x1fbc>
  404054:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404058:	ldrb	w0, [x0, #1536]
  40405c:	cbnz	w0, 40410c <__fxstatat@plt+0x1fcc>
  404060:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404064:	ldr	x0, [x0, #1472]
  404068:	cbz	x0, 40407c <__fxstatat@plt+0x1f3c>
  40406c:	mov	w20, #0x1                   	// #1
  404070:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  404074:	add	x19, x19, #0x4d8
  404078:	b	4040c0 <__fxstatat@plt+0x1f80>
  40407c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404080:	ldr	x0, [x0, #1480]
  404084:	cbz	x0, 404098 <__fxstatat@plt+0x1f58>
  404088:	mov	w20, #0x1                   	// #1
  40408c:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  404090:	add	x19, x19, #0x4d8
  404094:	b	4040c0 <__fxstatat@plt+0x1f80>
  404098:	mov	w2, #0x5                   	// #5
  40409c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4040a0:	add	x1, x1, #0xe50
  4040a4:	bl	402060 <dcgettext@plt>
  4040a8:	mov	x19, x0
  4040ac:	mov	w20, #0x0                   	// #0
  4040b0:	b	4040c0 <__fxstatat@plt+0x1f80>
  4040b4:	mov	w20, #0x1                   	// #1
  4040b8:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  4040bc:	add	x19, x19, #0x4d8
  4040c0:	bl	4020e0 <__errno_location@plt>
  4040c4:	ldr	w22, [x0]
  4040c8:	mov	w2, #0x5                   	// #5
  4040cc:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4040d0:	add	x1, x1, #0xe60
  4040d4:	mov	x0, #0x0                   	// #0
  4040d8:	bl	402060 <dcgettext@plt>
  4040dc:	mov	x4, x0
  4040e0:	mov	x3, x19
  4040e4:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4040e8:	add	x2, x2, #0xe90
  4040ec:	mov	w1, w22
  4040f0:	mov	w0, w20
  4040f4:	bl	401c70 <error@plt>
  4040f8:	b	403f6c <__fxstatat@plt+0x1e2c>
  4040fc:	mov	w20, #0x1                   	// #1
  404100:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  404104:	add	x19, x19, #0x4d8
  404108:	b	4040c0 <__fxstatat@plt+0x1f80>
  40410c:	mov	w20, #0x1                   	// #1
  404110:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  404114:	add	x19, x19, #0x4d8
  404118:	b	4040c0 <__fxstatat@plt+0x1f80>
  40411c:	bl	401f70 <sync@plt>
  404120:	b	403f78 <__fxstatat@plt+0x1e38>
  404124:	cmp	w0, #0x3
  404128:	b.eq	40427c <__fxstatat@plt+0x213c>  // b.none
  40412c:	cmp	w0, #0x4
  404130:	b.ne	4042e8 <__fxstatat@plt+0x21a8>  // b.any
  404134:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404138:	ldr	x0, [x0, #1488]
  40413c:	cbnz	x0, 4041a4 <__fxstatat@plt+0x2064>
  404140:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  404144:	add	x0, x0, #0xea8
  404148:	bl	403678 <__fxstatat@plt+0x1538>
  40414c:	b	4041a4 <__fxstatat@plt+0x2064>
  404150:	mov	x1, #0x0                   	// #0
  404154:	mov	w0, #0x0                   	// #0
  404158:	bl	4023dc <__fxstatat@plt+0x29c>
  40415c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404160:	ldrb	w0, [x0, #1616]
  404164:	cbnz	w0, 4041ec <__fxstatat@plt+0x20ac>
  404168:	mov	x1, #0x0                   	// #0
  40416c:	mov	w0, #0x2                   	// #2
  404170:	bl	4023dc <__fxstatat@plt+0x29c>
  404174:	mov	x1, #0x0                   	// #0
  404178:	mov	w0, #0x3                   	// #3
  40417c:	bl	4023dc <__fxstatat@plt+0x29c>
  404180:	mov	x1, #0x0                   	// #0
  404184:	mov	w0, #0x4                   	// #4
  404188:	bl	4023dc <__fxstatat@plt+0x29c>
  40418c:	mov	x1, #0x0                   	// #0
  404190:	mov	w0, #0x5                   	// #5
  404194:	bl	4023dc <__fxstatat@plt+0x29c>
  404198:	mov	x1, #0x0                   	// #0
  40419c:	mov	w0, #0xa                   	// #10
  4041a0:	bl	4023dc <__fxstatat@plt+0x29c>
  4041a4:	bl	4025b8 <__fxstatat@plt+0x478>
  4041a8:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4041ac:	ldr	w0, [x0, #1440]
  4041b0:	cmp	w0, w21
  4041b4:	b.ge	40474c <__fxstatat@plt+0x260c>  // b.tcont
  4041b8:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4041bc:	mov	w2, #0x1                   	// #1
  4041c0:	strb	w2, [x1, #1538]
  4041c4:	sxtw	x27, w0
  4041c8:	mvn	w0, w0
  4041cc:	add	w21, w0, w21
  4041d0:	add	x0, x27, #0x1
  4041d4:	add	x0, x21, x0
  4041d8:	str	x0, [sp, #176]
  4041dc:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4041e0:	add	x0, x0, #0xff0
  4041e4:	str	x0, [sp, #200]
  4041e8:	b	4046c0 <__fxstatat@plt+0x2580>
  4041ec:	mov	x1, #0x0                   	// #0
  4041f0:	mov	w0, #0x1                   	// #1
  4041f4:	bl	4023dc <__fxstatat@plt+0x29c>
  4041f8:	b	404168 <__fxstatat@plt+0x2028>
  4041fc:	mov	x1, #0x0                   	// #0
  404200:	mov	w0, #0x0                   	// #0
  404204:	bl	4023dc <__fxstatat@plt+0x29c>
  404208:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40420c:	ldrb	w0, [x0, #1616]
  404210:	cbnz	w0, 40425c <__fxstatat@plt+0x211c>
  404214:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404218:	add	x1, x1, #0xd10
  40421c:	mov	w0, #0x2                   	// #2
  404220:	bl	4023dc <__fxstatat@plt+0x29c>
  404224:	mov	x1, #0x0                   	// #0
  404228:	mov	w0, #0x3                   	// #3
  40422c:	bl	4023dc <__fxstatat@plt+0x29c>
  404230:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404234:	add	x1, x1, #0xd18
  404238:	mov	w0, #0x4                   	// #4
  40423c:	bl	4023dc <__fxstatat@plt+0x29c>
  404240:	mov	x1, #0x0                   	// #0
  404244:	mov	w0, #0x5                   	// #5
  404248:	bl	4023dc <__fxstatat@plt+0x29c>
  40424c:	mov	x1, #0x0                   	// #0
  404250:	mov	w0, #0xa                   	// #10
  404254:	bl	4023dc <__fxstatat@plt+0x29c>
  404258:	b	4041a4 <__fxstatat@plt+0x2064>
  40425c:	mov	x1, #0x0                   	// #0
  404260:	mov	w0, #0x1                   	// #1
  404264:	bl	4023dc <__fxstatat@plt+0x29c>
  404268:	b	404214 <__fxstatat@plt+0x20d4>
  40426c:	mov	x1, #0x0                   	// #0
  404270:	mov	w0, #0x1                   	// #1
  404274:	bl	4023dc <__fxstatat@plt+0x29c>
  404278:	b	403fb0 <__fxstatat@plt+0x1e70>
  40427c:	mov	x1, #0x0                   	// #0
  404280:	mov	w0, #0x0                   	// #0
  404284:	bl	4023dc <__fxstatat@plt+0x29c>
  404288:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40428c:	ldrb	w0, [x0, #1616]
  404290:	cbnz	w0, 4042d8 <__fxstatat@plt+0x2198>
  404294:	mov	x1, #0x0                   	// #0
  404298:	mov	w0, #0x2                   	// #2
  40429c:	bl	4023dc <__fxstatat@plt+0x29c>
  4042a0:	mov	x1, #0x0                   	// #0
  4042a4:	mov	w0, #0x3                   	// #3
  4042a8:	bl	4023dc <__fxstatat@plt+0x29c>
  4042ac:	mov	x1, #0x0                   	// #0
  4042b0:	mov	w0, #0x4                   	// #4
  4042b4:	bl	4023dc <__fxstatat@plt+0x29c>
  4042b8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4042bc:	add	x1, x1, #0xe98
  4042c0:	mov	w0, #0x5                   	// #5
  4042c4:	bl	4023dc <__fxstatat@plt+0x29c>
  4042c8:	mov	x1, #0x0                   	// #0
  4042cc:	mov	w0, #0xa                   	// #10
  4042d0:	bl	4023dc <__fxstatat@plt+0x29c>
  4042d4:	b	4041a4 <__fxstatat@plt+0x2064>
  4042d8:	mov	x1, #0x0                   	// #0
  4042dc:	mov	w0, #0x1                   	// #1
  4042e0:	bl	4023dc <__fxstatat@plt+0x29c>
  4042e4:	b	404294 <__fxstatat@plt+0x2154>
  4042e8:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  4042ec:	add	x3, x3, #0xd8
  4042f0:	add	x3, x3, #0x2c0
  4042f4:	mov	w2, #0x222                 	// #546
  4042f8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4042fc:	add	x1, x1, #0x1e8
  404300:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  404304:	add	x0, x0, #0xef8
  404308:	bl	4020d0 <__assert_fail@plt>
  40430c:	ldr	x28, [sp, #144]
  404310:	b	40471c <__fxstatat@plt+0x25dc>
  404314:	add	x2, sp, #0xf0
  404318:	ldr	x1, [sp, #160]
  40431c:	mov	w0, #0x0                   	// #0
  404320:	bl	402110 <__xstat@plt>
  404324:	cbz	w0, 404338 <__fxstatat@plt+0x21f8>
  404328:	cmp	w24, #0x0
  40432c:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  404330:	b.eq	404354 <__fxstatat@plt+0x2214>  // b.none
  404334:	mov	w20, #0x0                   	// #0
  404338:	ldr	x0, [sp, #136]
  40433c:	cmp	x0, #0x1
  404340:	b.eq	40435c <__fxstatat@plt+0x221c>  // b.none
  404344:	str	w20, [sp, #120]
  404348:	ldr	x0, [sp, #136]
  40434c:	str	x0, [sp, #152]
  404350:	str	x22, [sp, #184]
  404354:	mov	w20, #0x0                   	// #0
  404358:	b	404c74 <__fxstatat@plt+0x2b34>
  40435c:	mov	x0, x19
  404360:	bl	401f60 <free@plt>
  404364:	mov	x0, x21
  404368:	bl	401f60 <free@plt>
  40436c:	ldr	x0, [sp, #192]
  404370:	bl	401f60 <free@plt>
  404374:	str	x22, [sp, #184]
  404378:	ldr	x0, [sp, #184]
  40437c:	ldrb	w5, [x0, #40]
  404380:	strb	wzr, [sp]
  404384:	mov	x7, #0x0                   	// #0
  404388:	ubfx	x6, x5, #1, #1
  40438c:	and	x5, x5, #0x1
  404390:	ldr	x4, [x0, #24]
  404394:	mov	x3, #0x0                   	// #0
  404398:	ldr	x2, [sp, #144]
  40439c:	ldr	x1, [x0, #8]
  4043a0:	ldr	x0, [x0]
  4043a4:	bl	40295c <__fxstatat@plt+0x81c>
  4043a8:	b	4046b0 <__fxstatat@plt+0x2570>
  4043ac:	ldr	x0, [sp, #192]
  4043b0:	bl	401f60 <free@plt>
  4043b4:	ldr	x0, [sp, #184]
  4043b8:	cbnz	x0, 404378 <__fxstatat@plt+0x2238>
  4043bc:	cbnz	w20, 40443c <__fxstatat@plt+0x22fc>
  4043c0:	ldr	x0, [sp, #144]
  4043c4:	bl	401ec0 <canonicalize_file_name@plt>
  4043c8:	mov	x21, x0
  4043cc:	cbz	x0, 4043dc <__fxstatat@plt+0x229c>
  4043d0:	ldrb	w0, [x0]
  4043d4:	cmp	w0, #0x2f
  4043d8:	b.eq	404484 <__fxstatat@plt+0x2344>  // b.none
  4043dc:	mov	x0, x21
  4043e0:	bl	401f60 <free@plt>
  4043e4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4043e8:	ldr	x19, [x0, #1624]
  4043ec:	cbnz	x19, 404580 <__fxstatat@plt+0x2440>
  4043f0:	mov	x1, x26
  4043f4:	ldr	x20, [sp, #144]
  4043f8:	mov	x0, x20
  4043fc:	bl	404d48 <__fxstatat@plt+0x2c08>
  404400:	mov	x19, x0
  404404:	cbz	x0, 4046b0 <__fxstatat@plt+0x2570>
  404408:	strb	wzr, [sp]
  40440c:	mov	x7, #0x0                   	// #0
  404410:	mov	w6, #0x0                   	// #0
  404414:	mov	w5, #0x0                   	// #0
  404418:	mov	x4, #0x0                   	// #0
  40441c:	mov	x3, #0x0                   	// #0
  404420:	mov	x2, x20
  404424:	mov	x1, x0
  404428:	mov	x0, #0x0                   	// #0
  40442c:	bl	40295c <__fxstatat@plt+0x81c>
  404430:	mov	x0, x19
  404434:	bl	401f60 <free@plt>
  404438:	b	4046b0 <__fxstatat@plt+0x2570>
  40443c:	mov	w2, #0x5                   	// #5
  404440:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404444:	add	x1, x1, #0xf10
  404448:	mov	x0, #0x0                   	// #0
  40444c:	bl	402060 <dcgettext@plt>
  404450:	mov	x19, x0
  404454:	ldr	x1, [sp, #144]
  404458:	mov	w0, #0x4                   	// #4
  40445c:	bl	4090cc <__fxstatat@plt+0x6f8c>
  404460:	mov	x3, x0
  404464:	mov	x2, x19
  404468:	mov	w1, #0x0                   	// #0
  40446c:	mov	w0, #0x0                   	// #0
  404470:	bl	401c70 <error@plt>
  404474:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404478:	mov	w1, #0x1                   	// #1
  40447c:	str	w1, [x0, #1540]
  404480:	b	4046b0 <__fxstatat@plt+0x2570>
  404484:	mov	x0, x21
  404488:	bl	401c30 <strlen@plt>
  40448c:	str	x0, [sp, #120]
  404490:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404494:	ldr	x19, [x0, #1624]
  404498:	cbz	x19, 4043dc <__fxstatat@plt+0x229c>
  40449c:	mov	x28, #0x0                   	// #0
  4044a0:	mov	x20, #0x0                   	// #0
  4044a4:	adrp	x25, 40d000 <__fxstatat@plt+0xaec0>
  4044a8:	add	x25, x25, #0xf48
  4044ac:	b	4044d8 <__fxstatat@plt+0x2398>
  4044b0:	mov	x2, x22
  4044b4:	mov	x1, x21
  4044b8:	mov	x0, x24
  4044bc:	bl	401d90 <strncmp@plt>
  4044c0:	cmp	w0, #0x0
  4044c4:	csel	x1, x28, x22, ne  // ne = any
  4044c8:	mov	x28, x1
  4044cc:	csel	x20, x20, x19, ne  // ne = any
  4044d0:	ldr	x19, [x19, #48]
  4044d4:	cbz	x19, 404548 <__fxstatat@plt+0x2408>
  4044d8:	mov	x1, x25
  4044dc:	ldr	x0, [x19, #24]
  4044e0:	bl	401f20 <strcmp@plt>
  4044e4:	cbz	w0, 4044d0 <__fxstatat@plt+0x2390>
  4044e8:	cbz	x20, 4044fc <__fxstatat@plt+0x23bc>
  4044ec:	ldrb	w0, [x20, #40]
  4044f0:	tbnz	w0, #0, 4044fc <__fxstatat@plt+0x23bc>
  4044f4:	ldrb	w0, [x19, #40]
  4044f8:	tbnz	w0, #0, 4044d0 <__fxstatat@plt+0x2390>
  4044fc:	ldr	x24, [x19, #8]
  404500:	mov	x0, x24
  404504:	bl	401c30 <strlen@plt>
  404508:	mov	x22, x0
  40450c:	cmp	x0, x28
  404510:	ldr	x0, [sp, #120]
  404514:	ccmp	x0, x22, #0x0, cs  // cs = hs, nlast
  404518:	b.cc	4044d0 <__fxstatat@plt+0x2390>  // b.lo, b.ul, b.last
  40451c:	cmp	x22, #0x1
  404520:	b.eq	40453c <__fxstatat@plt+0x23fc>  // b.none
  404524:	cmp	x0, x22
  404528:	b.eq	4044b0 <__fxstatat@plt+0x2370>  // b.none
  40452c:	ldrb	w0, [x21, x22]
  404530:	cmp	w0, #0x2f
  404534:	b.ne	4044d0 <__fxstatat@plt+0x2390>  // b.any
  404538:	b	4044b0 <__fxstatat@plt+0x2370>
  40453c:	mov	x28, x22
  404540:	mov	x20, x19
  404544:	b	4044d0 <__fxstatat@plt+0x2390>
  404548:	mov	x0, x21
  40454c:	bl	401f60 <free@plt>
  404550:	cbz	x20, 404d3c <__fxstatat@plt+0x2bfc>
  404554:	add	x2, sp, #0xf0
  404558:	ldr	x1, [x20, #8]
  40455c:	mov	w0, #0x0                   	// #0
  404560:	bl	402110 <__xstat@plt>
  404564:	cbnz	w0, 404578 <__fxstatat@plt+0x2438>
  404568:	ldr	x0, [x26]
  40456c:	ldr	x1, [sp, #240]
  404570:	cmp	x1, x0
  404574:	b.eq	404684 <__fxstatat@plt+0x2544>  // b.none
  404578:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40457c:	ldr	x19, [x0, #1624]
  404580:	mov	x20, #0x0                   	// #0
  404584:	adrp	x21, 422000 <__fxstatat@plt+0x1fec0>
  404588:	add	x21, x21, #0x5c0
  40458c:	b	404630 <__fxstatat@plt+0x24f0>
  404590:	add	x2, sp, #0xf0
  404594:	ldr	x1, [x19, #8]
  404598:	mov	w0, #0x0                   	// #0
  40459c:	bl	402110 <__xstat@plt>
  4045a0:	cbnz	w0, 4045b0 <__fxstatat@plt+0x2470>
  4045a4:	ldr	x0, [sp, #240]
  4045a8:	str	x0, [x19, #32]
  4045ac:	b	40463c <__fxstatat@plt+0x24fc>
  4045b0:	bl	4020e0 <__errno_location@plt>
  4045b4:	ldr	w0, [x0]
  4045b8:	cmp	w0, #0x5
  4045bc:	b.eq	4045cc <__fxstatat@plt+0x248c>  // b.none
  4045c0:	mov	x0, #0xfffffffffffffffe    	// #-2
  4045c4:	str	x0, [x19, #32]
  4045c8:	b	40463c <__fxstatat@plt+0x24fc>
  4045cc:	ldr	x2, [x19, #8]
  4045d0:	mov	w1, #0x3                   	// #3
  4045d4:	mov	w0, #0x0                   	// #0
  4045d8:	bl	4091cc <__fxstatat@plt+0x708c>
  4045dc:	mov	x3, x0
  4045e0:	ldr	x2, [sp, #200]
  4045e4:	mov	w1, #0x5                   	// #5
  4045e8:	mov	w0, #0x0                   	// #0
  4045ec:	bl	401c70 <error@plt>
  4045f0:	mov	w0, #0x1                   	// #1
  4045f4:	str	w0, [x21, #68]
  4045f8:	b	4045c0 <__fxstatat@plt+0x2480>
  4045fc:	add	x2, sp, #0xf0
  404600:	ldr	x1, [x19, #8]
  404604:	mov	w0, #0x0                   	// #0
  404608:	bl	402110 <__xstat@plt>
  40460c:	cbnz	w0, 404620 <__fxstatat@plt+0x24e0>
  404610:	ldr	x0, [x19, #32]
  404614:	ldr	x1, [sp, #240]
  404618:	cmp	x1, x0
  40461c:	b.eq	404678 <__fxstatat@plt+0x2538>  // b.none
  404620:	mov	x0, #0xfffffffffffffffe    	// #-2
  404624:	str	x0, [x19, #32]
  404628:	ldr	x19, [x19, #48]
  40462c:	cbz	x19, 404680 <__fxstatat@plt+0x2540>
  404630:	ldr	x0, [x19, #32]
  404634:	cmn	x0, #0x1
  404638:	b.eq	404590 <__fxstatat@plt+0x2450>  // b.none
  40463c:	ldr	x1, [x26]
  404640:	ldr	x0, [x19, #32]
  404644:	cmp	x1, x0
  404648:	b.ne	404628 <__fxstatat@plt+0x24e8>  // b.any
  40464c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404650:	add	x1, x1, #0xf48
  404654:	ldr	x0, [x19, #24]
  404658:	bl	401f20 <strcmp@plt>
  40465c:	cbz	w0, 404628 <__fxstatat@plt+0x24e8>
  404660:	cbz	x20, 4045fc <__fxstatat@plt+0x24bc>
  404664:	ldrb	w0, [x20, #40]
  404668:	tbnz	w0, #0, 4045fc <__fxstatat@plt+0x24bc>
  40466c:	ldrb	w0, [x19, #40]
  404670:	tbnz	w0, #0, 404628 <__fxstatat@plt+0x24e8>
  404674:	b	4045fc <__fxstatat@plt+0x24bc>
  404678:	mov	x20, x19
  40467c:	b	404628 <__fxstatat@plt+0x24e8>
  404680:	cbz	x20, 4043f0 <__fxstatat@plt+0x22b0>
  404684:	ldrb	w5, [x20, #40]
  404688:	strb	wzr, [sp]
  40468c:	mov	x7, #0x0                   	// #0
  404690:	ubfx	x6, x5, #1, #1
  404694:	and	x5, x5, #0x1
  404698:	ldr	x4, [x20, #24]
  40469c:	ldr	x2, [sp, #144]
  4046a0:	mov	x3, x2
  4046a4:	ldr	x1, [x20, #8]
  4046a8:	ldr	x0, [x20]
  4046ac:	bl	40295c <__fxstatat@plt+0x81c>
  4046b0:	add	x27, x27, #0x1
  4046b4:	ldr	x0, [sp, #176]
  4046b8:	cmp	x0, x27
  4046bc:	b.eq	404a28 <__fxstatat@plt+0x28e8>  // b.none
  4046c0:	ldr	x2, [x23, x27, lsl #3]
  4046c4:	str	x2, [sp, #144]
  4046c8:	mov	x19, x2
  4046cc:	cbz	x2, 4046b0 <__fxstatat@plt+0x2570>
  4046d0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4046d4:	ldr	w26, [x0, #1440]
  4046d8:	sub	w26, w27, w26
  4046dc:	sbfiz	x26, x26, #7, #32
  4046e0:	ldr	x0, [sp, #168]
  4046e4:	add	x26, x0, x26
  4046e8:	ldr	w0, [x26, #16]
  4046ec:	mov	w1, #0xb000                	// #45056
  4046f0:	and	w0, w0, w1
  4046f4:	cmp	w0, #0x2, lsl #12
  4046f8:	b.ne	4043c0 <__fxstatat@plt+0x2280>  // b.any
  4046fc:	mov	x0, x2
  404700:	bl	401ec0 <canonicalize_file_name@plt>
  404704:	mov	x1, x0
  404708:	str	x0, [sp, #192]
  40470c:	cbz	x0, 40430c <__fxstatat@plt+0x21cc>
  404710:	ldrb	w0, [x0]
  404714:	cmp	w0, #0x2f
  404718:	csel	x28, x19, x1, ne  // ne = any
  40471c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404720:	ldr	x22, [x0, #1624]
  404724:	cbz	x22, 404c2c <__fxstatat@plt+0x2aec>
  404728:	mov	w20, #0x0                   	// #0
  40472c:	str	xzr, [sp, #184]
  404730:	mov	x0, #0xffffffffffffffff    	// #-1
  404734:	str	x0, [sp, #152]
  404738:	str	wzr, [sp, #120]
  40473c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404740:	add	x0, x0, #0x5c0
  404744:	str	x0, [sp, #128]
  404748:	b	404c8c <__fxstatat@plt+0x2b4c>
  40474c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404750:	add	x0, x0, #0x5c0
  404754:	ldrb	w24, [x0, #65]
  404758:	ldr	x21, [x0, #152]
  40475c:	mov	w0, #0x0                   	// #0
  404760:	b	40476c <__fxstatat@plt+0x262c>
  404764:	add	w0, w0, #0x1
  404768:	ldr	x21, [x21, #48]
  40476c:	cbnz	x21, 404764 <__fxstatat@plt+0x2624>
  404770:	adrp	x4, 402000 <fflush@plt>
  404774:	add	x4, x4, #0x3c8
  404778:	adrp	x3, 402000 <fflush@plt>
  40477c:	add	x3, x3, #0x2e4
  404780:	adrp	x2, 402000 <fflush@plt>
  404784:	add	x2, x2, #0x2d4
  404788:	mov	x1, #0x0                   	// #0
  40478c:	sxtw	x0, w0
  404790:	bl	406200 <__fxstatat@plt+0x40c0>
  404794:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  404798:	str	x0, [x1, #1544]
  40479c:	cbz	x0, 4047c0 <__fxstatat@plt+0x2680>
  4047a0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4047a4:	ldr	x19, [x0, #1624]
  4047a8:	cbz	x19, 404998 <__fxstatat@plt+0x2858>
  4047ac:	mov	x22, x21
  4047b0:	mov	x23, #0x18                  	// #24
  4047b4:	adrp	x20, 422000 <__fxstatat@plt+0x1fec0>
  4047b8:	add	x20, x20, #0x5c0
  4047bc:	b	404828 <__fxstatat@plt+0x26e8>
  4047c0:	bl	409dc0 <__fxstatat@plt+0x7c80>
  4047c4:	ldr	x25, [x19, #24]
  4047c8:	mov	x0, x25
  4047cc:	bl	4022f8 <__fxstatat@plt+0x1b8>
  4047d0:	and	w0, w0, #0xff
  4047d4:	cbz	w0, 4047e8 <__fxstatat@plt+0x26a8>
  4047d8:	mov	x0, x25
  4047dc:	bl	40235c <__fxstatat@plt+0x21c>
  4047e0:	and	w0, w0, #0xff
  4047e4:	cbz	w0, 404850 <__fxstatat@plt+0x2710>
  4047e8:	ldr	x0, [x19, #32]
  4047ec:	str	x0, [sp, #240]
  4047f0:	mov	x0, x23
  4047f4:	bl	409b34 <__fxstatat@plt+0x79f4>
  4047f8:	mov	x25, x0
  4047fc:	str	x19, [x0, #8]
  404800:	ldr	x0, [sp, #240]
  404804:	str	x0, [x25]
  404808:	str	x22, [x25, #16]
  40480c:	mov	x1, x25
  404810:	ldr	x0, [x20, #72]
  404814:	bl	406738 <__fxstatat@plt+0x45f8>
  404818:	cbz	x0, 404990 <__fxstatat@plt+0x2850>
  40481c:	ldr	x19, [x19, #48]
  404820:	mov	x22, x25
  404824:	cbz	x19, 404994 <__fxstatat@plt+0x2854>
  404828:	ldrb	w0, [x19, #40]
  40482c:	tbz	w0, #1, 404838 <__fxstatat@plt+0x26f8>
  404830:	ldrb	w1, [x20, #64]
  404834:	cbnz	w1, 4047e8 <__fxstatat@plt+0x26a8>
  404838:	tbz	w0, #0, 4047c4 <__fxstatat@plt+0x2684>
  40483c:	ldrb	w0, [x20, #65]
  404840:	cbnz	w0, 4047c4 <__fxstatat@plt+0x2684>
  404844:	ldrb	w0, [x20, #66]
  404848:	cbz	w0, 4047e8 <__fxstatat@plt+0x26a8>
  40484c:	b	4047c4 <__fxstatat@plt+0x2684>
  404850:	add	x2, sp, #0xf0
  404854:	ldr	x1, [x19, #8]
  404858:	bl	402110 <__xstat@plt>
  40485c:	cmn	w0, #0x1
  404860:	b.eq	4047e8 <__fxstatat@plt+0x26a8>  // b.none
  404864:	ldr	x1, [sp, #240]
  404868:	ldr	x0, [x20, #72]
  40486c:	cbz	x0, 4047f0 <__fxstatat@plt+0x26b0>
  404870:	str	x1, [sp, #216]
  404874:	add	x1, sp, #0xd8
  404878:	bl	405f78 <__fxstatat@plt+0x3e38>
  40487c:	mov	x26, x0
  404880:	cbz	x0, 4047f0 <__fxstatat@plt+0x26b0>
  404884:	ldr	x25, [x0, #8]
  404888:	ldr	x0, [x25, #16]
  40488c:	cbz	x0, 404970 <__fxstatat@plt+0x2830>
  404890:	ldr	x28, [x19, #16]
  404894:	cbz	x28, 404978 <__fxstatat@plt+0x2838>
  404898:	bl	401c30 <strlen@plt>
  40489c:	mov	x27, x0
  4048a0:	mov	x0, x28
  4048a4:	bl	401c30 <strlen@plt>
  4048a8:	cmp	x27, x0
  4048ac:	cset	w0, cc  // cc = lo, ul, last
  4048b0:	str	w0, [sp, #120]
  4048b4:	ldrb	w0, [x20, #81]
  4048b8:	cbnz	w0, 4048dc <__fxstatat@plt+0x279c>
  4048bc:	ldrb	w0, [x19, #40]
  4048c0:	tbz	w0, #1, 4048dc <__fxstatat@plt+0x279c>
  4048c4:	ldrb	w0, [x25, #40]
  4048c8:	tbz	w0, #1, 4048dc <__fxstatat@plt+0x279c>
  4048cc:	ldr	x1, [x19]
  4048d0:	ldr	x0, [x25]
  4048d4:	bl	401f20 <strcmp@plt>
  4048d8:	cbnz	w0, 4047f0 <__fxstatat@plt+0x26b0>
  4048dc:	ldr	x0, [x19]
  4048e0:	str	x0, [sp, #128]
  4048e4:	mov	w1, #0x2f                  	// #47
  4048e8:	bl	401fc0 <strchr@plt>
  4048ec:	cbz	x0, 404900 <__fxstatat@plt+0x27c0>
  4048f0:	mov	w1, #0x2f                  	// #47
  4048f4:	ldr	x0, [x25]
  4048f8:	bl	401fc0 <strchr@plt>
  4048fc:	cbz	x0, 404958 <__fxstatat@plt+0x2818>
  404900:	ldr	x27, [x25, #8]
  404904:	mov	x0, x27
  404908:	bl	401c30 <strlen@plt>
  40490c:	str	x0, [sp, #136]
  404910:	ldr	x28, [x19, #8]
  404914:	mov	x0, x28
  404918:	bl	401c30 <strlen@plt>
  40491c:	ldr	x1, [sp, #136]
  404920:	cmp	x1, x0
  404924:	cset	w1, hi  // hi = pmore
  404928:	ldr	w0, [sp, #120]
  40492c:	eor	w0, w0, #0x1
  404930:	tst	w1, w0
  404934:	b.ne	404958 <__fxstatat@plt+0x2818>  // b.any
  404938:	ldr	x1, [sp, #128]
  40493c:	ldr	x0, [x25]
  404940:	bl	401f20 <strcmp@plt>
  404944:	cbz	w0, 404980 <__fxstatat@plt+0x2840>
  404948:	mov	x1, x27
  40494c:	mov	x0, x28
  404950:	bl	401f20 <strcmp@plt>
  404954:	cbnz	w0, 404988 <__fxstatat@plt+0x2848>
  404958:	str	x19, [x26, #8]
  40495c:	ldr	x19, [x19, #48]
  404960:	cbnz	w24, 404824 <__fxstatat@plt+0x26e4>
  404964:	mov	x0, x25
  404968:	bl	40a91c <__fxstatat@plt+0x87dc>
  40496c:	b	404824 <__fxstatat@plt+0x26e4>
  404970:	str	wzr, [sp, #120]
  404974:	b	4048b4 <__fxstatat@plt+0x2774>
  404978:	str	wzr, [sp, #120]
  40497c:	b	4048b4 <__fxstatat@plt+0x2774>
  404980:	mov	x25, x19
  404984:	b	40495c <__fxstatat@plt+0x281c>
  404988:	mov	x25, x19
  40498c:	b	40495c <__fxstatat@plt+0x281c>
  404990:	bl	409dc0 <__fxstatat@plt+0x7c80>
  404994:	mov	x19, x22
  404998:	cbnz	w24, 4049e4 <__fxstatat@plt+0x28a4>
  40499c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4049a0:	str	xzr, [x0, #1624]
  4049a4:	mov	w1, #0x1                   	// #1
  4049a8:	b	4049c0 <__fxstatat@plt+0x2880>
  4049ac:	ldr	x0, [x19, #8]
  4049b0:	str	x21, [x0, #48]
  4049b4:	ldr	x19, [x19, #16]
  4049b8:	mov	x21, x0
  4049bc:	mov	w24, w1
  4049c0:	cbnz	x19, 4049ac <__fxstatat@plt+0x286c>
  4049c4:	cbz	w24, 4049d0 <__fxstatat@plt+0x2890>
  4049c8:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4049cc:	str	x21, [x0, #1624]
  4049d0:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  4049d4:	add	x19, x19, #0x5c0
  4049d8:	ldr	x0, [x19, #72]
  4049dc:	bl	40638c <__fxstatat@plt+0x424c>
  4049e0:	str	xzr, [x19, #72]
  4049e4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4049e8:	ldr	x19, [x0, #1624]
  4049ec:	mov	w20, #0x1                   	// #1
  4049f0:	b	404a24 <__fxstatat@plt+0x28e4>
  4049f4:	ldrb	w5, [x19, #40]
  4049f8:	strb	w20, [sp]
  4049fc:	mov	x7, #0x0                   	// #0
  404a00:	ubfx	x6, x5, #1, #1
  404a04:	and	x5, x5, #0x1
  404a08:	ldr	x4, [x19, #24]
  404a0c:	mov	x3, #0x0                   	// #0
  404a10:	mov	x2, #0x0                   	// #0
  404a14:	ldr	x1, [x19, #8]
  404a18:	ldr	x0, [x19]
  404a1c:	bl	40295c <__fxstatat@plt+0x81c>
  404a20:	ldr	x19, [x19, #48]
  404a24:	cbnz	x19, 4049f4 <__fxstatat@plt+0x28b4>
  404a28:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404a2c:	ldrb	w0, [x0, #1552]
  404a30:	cbz	w0, 404bcc <__fxstatat@plt+0x2a8c>
  404a34:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404a38:	ldrb	w0, [x0, #1553]
  404a3c:	cbz	w0, 404a90 <__fxstatat@plt+0x2950>
  404a40:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404a44:	ldrb	w2, [x0, #756]
  404a48:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  404a4c:	add	x0, x0, #0xd38
  404a50:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404a54:	add	x1, x1, #0x218
  404a58:	cmp	w2, #0x0
  404a5c:	strb	wzr, [sp]
  404a60:	adrp	x7, 422000 <__fxstatat@plt+0x1fec0>
  404a64:	add	x7, x7, #0x5c0
  404a68:	add	x7, x7, #0x58
  404a6c:	mov	w6, #0x0                   	// #0
  404a70:	mov	w5, #0x0                   	// #0
  404a74:	mov	x4, #0x0                   	// #0
  404a78:	mov	x3, #0x0                   	// #0
  404a7c:	mov	x2, #0x0                   	// #0
  404a80:	csel	x1, x1, x0, ne  // ne = any
  404a84:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  404a88:	add	x0, x0, #0xd38
  404a8c:	bl	40295c <__fxstatat@plt+0x81c>
  404a90:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404a94:	ldr	x0, [x0, #1504]
  404a98:	cbz	x0, 404bd8 <__fxstatat@plt+0x2a98>
  404a9c:	mov	x26, #0x0                   	// #0
  404aa0:	adrp	x21, 422000 <__fxstatat@plt+0x1fec0>
  404aa4:	add	x21, x21, #0x5c0
  404aa8:	adrp	x23, 422000 <__fxstatat@plt+0x1fec0>
  404aac:	b	404b98 <__fxstatat@plt+0x2a58>
  404ab0:	add	x2, x1, #0x1
  404ab4:	str	x2, [x0, #40]
  404ab8:	strb	w25, [x1]
  404abc:	lsl	x22, x19, #3
  404ac0:	ldr	x0, [x21, #16]
  404ac4:	sub	x0, x0, #0x1
  404ac8:	cmp	x0, x19
  404acc:	cset	w3, eq  // eq = none
  404ad0:	ldr	x0, [x21, #24]
  404ad4:	ldr	x1, [x0, x19, lsl #3]
  404ad8:	ldr	x1, [x1, #32]
  404adc:	str	x1, [sp, #240]
  404ae0:	ldr	x0, [x0, x19, lsl #3]
  404ae4:	lsl	w3, w3, #3
  404ae8:	ldr	w2, [x0, #40]
  404aec:	add	x1, sp, #0xf0
  404af0:	mov	x0, x20
  404af4:	bl	4075e4 <__fxstatat@plt+0x54a4>
  404af8:	mov	x20, x0
  404afc:	cbz	x0, 404b54 <__fxstatat@plt+0x2a14>
  404b00:	ldr	x1, [x23, #1448]
  404b04:	bl	402080 <fputs_unlocked@plt>
  404b08:	mov	x0, x20
  404b0c:	bl	401f60 <free@plt>
  404b10:	add	x19, x19, #0x1
  404b14:	ldr	x0, [x21, #16]
  404b18:	cmp	x19, x0
  404b1c:	b.cs	404b64 <__fxstatat@plt+0x2a24>  // b.hs, b.nlast
  404b20:	ldr	x0, [x21, #40]
  404b24:	ldr	x0, [x0, x24]
  404b28:	add	x22, x0, x22
  404b2c:	ldr	x20, [x22, #8]
  404b30:	cbz	x19, 404abc <__fxstatat@plt+0x297c>
  404b34:	ldr	x0, [x23, #1448]
  404b38:	ldr	x1, [x0, #40]
  404b3c:	ldr	x2, [x0, #48]
  404b40:	cmp	x1, x2
  404b44:	b.cc	404ab0 <__fxstatat@plt+0x2970>  // b.lo, b.ul, b.last
  404b48:	mov	w1, w27
  404b4c:	bl	401eb0 <__overflow@plt>
  404b50:	b	404abc <__fxstatat@plt+0x297c>
  404b54:	ldr	x0, [x21, #40]
  404b58:	ldr	x0, [x0, x24]
  404b5c:	ldr	x0, [x0, x19, lsl #3]
  404b60:	b	404b00 <__fxstatat@plt+0x29c0>
  404b64:	ldr	x0, [x23, #1448]
  404b68:	ldr	x1, [x0, #40]
  404b6c:	ldr	x2, [x0, #48]
  404b70:	cmp	x1, x2
  404b74:	b.cs	404bc0 <__fxstatat@plt+0x2a80>  // b.hs, b.nlast
  404b78:	add	x2, x1, #0x1
  404b7c:	str	x2, [x0, #40]
  404b80:	mov	w0, #0xa                   	// #10
  404b84:	strb	w0, [x1]
  404b88:	add	x26, x26, #0x1
  404b8c:	ldr	x0, [x21, #32]
  404b90:	cmp	x26, x0
  404b94:	b.cs	404bd8 <__fxstatat@plt+0x2a98>  // b.hs, b.nlast
  404b98:	ldr	x0, [x21, #16]
  404b9c:	cbz	x0, 404b64 <__fxstatat@plt+0x2a24>
  404ba0:	lsl	x24, x26, #3
  404ba4:	ldr	x0, [x21, #40]
  404ba8:	ldr	x0, [x0, x24]
  404bac:	ldr	x20, [x0]
  404bb0:	mov	x19, #0x0                   	// #0
  404bb4:	mov	w25, #0x20                  	// #32
  404bb8:	mov	w27, #0x20                  	// #32
  404bbc:	b	404abc <__fxstatat@plt+0x297c>
  404bc0:	mov	w1, #0xa                   	// #10
  404bc4:	bl	401eb0 <__overflow@plt>
  404bc8:	b	404b88 <__fxstatat@plt+0x2a48>
  404bcc:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404bd0:	ldr	w0, [x0, #1540]
  404bd4:	cbz	w0, 404c00 <__fxstatat@plt+0x2ac0>
  404bd8:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404bdc:	ldr	w0, [x0, #1540]
  404be0:	ldp	x19, x20, [sp, #32]
  404be4:	ldp	x21, x22, [sp, #48]
  404be8:	ldp	x23, x24, [sp, #64]
  404bec:	ldp	x25, x26, [sp, #80]
  404bf0:	ldp	x27, x28, [sp, #96]
  404bf4:	ldp	x29, x30, [sp, #16]
  404bf8:	add	sp, sp, #0x170
  404bfc:	ret
  404c00:	mov	w2, #0x5                   	// #5
  404c04:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404c08:	add	x1, x1, #0xf50
  404c0c:	mov	x0, #0x0                   	// #0
  404c10:	bl	402060 <dcgettext@plt>
  404c14:	mov	x2, x0
  404c18:	mov	w1, #0x0                   	// #0
  404c1c:	mov	w0, #0x1                   	// #1
  404c20:	bl	401c70 <error@plt>
  404c24:	mov	w0, #0x1                   	// #1
  404c28:	b	404be0 <__fxstatat@plt+0x2aa0>
  404c2c:	ldr	x0, [sp, #192]
  404c30:	bl	401f60 <free@plt>
  404c34:	b	4043c0 <__fxstatat@plt+0x2280>
  404c38:	mov	x19, x20
  404c3c:	ldr	x0, [x22, #8]
  404c40:	str	x0, [sp, #160]
  404c44:	bl	401c30 <strlen@plt>
  404c48:	str	x0, [sp, #136]
  404c4c:	ldr	w1, [sp, #120]
  404c50:	eor	w24, w1, #0x1
  404c54:	and	w24, w24, #0xff
  404c58:	ldr	x1, [sp, #152]
  404c5c:	cmp	x0, x1
  404c60:	cset	w25, cc  // cc = lo, ul, last
  404c64:	orr	w20, w24, w25
  404c68:	cbnz	w20, 404314 <__fxstatat@plt+0x21d4>
  404c6c:	mov	w0, #0x1                   	// #1
  404c70:	str	w0, [sp, #120]
  404c74:	mov	x0, x19
  404c78:	bl	401f60 <free@plt>
  404c7c:	mov	x0, x21
  404c80:	bl	401f60 <free@plt>
  404c84:	ldr	x22, [x22, #48]
  404c88:	cbz	x22, 4043ac <__fxstatat@plt+0x226c>
  404c8c:	ldr	x24, [x22]
  404c90:	mov	x0, x24
  404c94:	bl	401ec0 <canonicalize_file_name@plt>
  404c98:	mov	x21, x0
  404c9c:	cbz	x0, 404cac <__fxstatat@plt+0x2b6c>
  404ca0:	ldrb	w0, [x0]
  404ca4:	cmp	w0, #0x2f
  404ca8:	csel	x24, x24, x21, ne  // ne = any
  404cac:	mov	x1, x24
  404cb0:	mov	x0, x28
  404cb4:	bl	401f20 <strcmp@plt>
  404cb8:	cbnz	w0, 404c7c <__fxstatat@plt+0x2b3c>
  404cbc:	ldr	x25, [x22, #8]
  404cc0:	ldr	x0, [sp, #128]
  404cc4:	ldr	x19, [x0, #152]
  404cc8:	cbz	x19, 404c3c <__fxstatat@plt+0x2afc>
  404ccc:	mov	x20, #0x0                   	// #0
  404cd0:	mov	x1, x25
  404cd4:	ldr	x0, [x19, #8]
  404cd8:	bl	401f20 <strcmp@plt>
  404cdc:	cmp	w0, #0x0
  404ce0:	csel	x20, x20, x19, ne  // ne = any
  404ce4:	ldr	x19, [x19, #48]
  404ce8:	cbnz	x19, 404cd0 <__fxstatat@plt+0x2b90>
  404cec:	cbz	x20, 404c38 <__fxstatat@plt+0x2af8>
  404cf0:	ldr	x0, [x20]
  404cf4:	bl	401ec0 <canonicalize_file_name@plt>
  404cf8:	mov	x19, x0
  404cfc:	cbz	x0, 404d0c <__fxstatat@plt+0x2bcc>
  404d00:	ldrb	w0, [x0]
  404d04:	cmp	w0, #0x2f
  404d08:	b.eq	404d24 <__fxstatat@plt+0x2be4>  // b.none
  404d0c:	mov	x0, x19
  404d10:	bl	401f60 <free@plt>
  404d14:	ldr	x0, [x20]
  404d18:	bl	409d94 <__fxstatat@plt+0x7c54>
  404d1c:	mov	x19, x0
  404d20:	cbz	x0, 404c3c <__fxstatat@plt+0x2afc>
  404d24:	mov	x1, x24
  404d28:	mov	x0, x19
  404d2c:	bl	401f20 <strcmp@plt>
  404d30:	cbz	w0, 404c3c <__fxstatat@plt+0x2afc>
  404d34:	mov	w20, #0x1                   	// #1
  404d38:	b	404c74 <__fxstatat@plt+0x2b34>
  404d3c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404d40:	ldr	x19, [x0, #1624]
  404d44:	b	404580 <__fxstatat@plt+0x2440>
  404d48:	stp	x29, x30, [sp, #-320]!
  404d4c:	mov	x29, sp
  404d50:	stp	x19, x20, [sp, #16]
  404d54:	str	x21, [sp, #32]
  404d58:	mov	x20, x0
  404d5c:	mov	x19, x1
  404d60:	add	x0, x29, #0x130
  404d64:	bl	409514 <__fxstatat@plt+0x73d4>
  404d68:	cbnz	w0, 404de4 <__fxstatat@plt+0x2ca4>
  404d6c:	ldr	w1, [x19, #16]
  404d70:	and	w1, w1, #0xf000
  404d74:	cmp	w1, #0x4, lsl #12
  404d78:	b.eq	404e18 <__fxstatat@plt+0x2cd8>  // b.none
  404d7c:	mov	x0, x20
  404d80:	bl	405744 <__fxstatat@plt+0x3604>
  404d84:	mov	x19, x0
  404d88:	bl	401c30 <strlen@plt>
  404d8c:	add	x1, x0, #0x10
  404d90:	and	x1, x1, #0xfffffffffffffff0
  404d94:	sub	sp, sp, x1
  404d98:	add	x2, x0, #0x1
  404d9c:	mov	x1, x19
  404da0:	mov	x0, sp
  404da4:	bl	401bf0 <memcpy@plt>
  404da8:	mov	x20, x0
  404dac:	mov	x0, x19
  404db0:	bl	401f60 <free@plt>
  404db4:	mov	x0, x20
  404db8:	bl	401f50 <chdir@plt>
  404dbc:	tbnz	w0, #31, 404eac <__fxstatat@plt+0x2d6c>
  404dc0:	add	x2, x29, #0xb0
  404dc4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404dc8:	add	x1, x1, #0x3e8
  404dcc:	mov	w0, #0x0                   	// #0
  404dd0:	bl	402110 <__xstat@plt>
  404dd4:	tbnz	w0, #31, 404ef4 <__fxstatat@plt+0x2db4>
  404dd8:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  404ddc:	add	x19, x19, #0x418
  404de0:	b	405000 <__fxstatat@plt+0x2ec0>
  404de4:	bl	4020e0 <__errno_location@plt>
  404de8:	ldr	w19, [x0]
  404dec:	mov	w2, #0x5                   	// #5
  404df0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404df4:	add	x1, x1, #0x3a8
  404df8:	mov	x0, #0x0                   	// #0
  404dfc:	bl	402060 <dcgettext@plt>
  404e00:	mov	x2, x0
  404e04:	mov	w1, w19
  404e08:	mov	w0, #0x0                   	// #0
  404e0c:	bl	401c70 <error@plt>
  404e10:	mov	x20, #0x0                   	// #0
  404e14:	b	404fa8 <__fxstatat@plt+0x2e68>
  404e18:	ldp	x0, x1, [x19]
  404e1c:	stp	x0, x1, [x29, #176]
  404e20:	ldp	x0, x1, [x19, #16]
  404e24:	stp	x0, x1, [x29, #192]
  404e28:	ldp	x0, x1, [x19, #32]
  404e2c:	stp	x0, x1, [x29, #208]
  404e30:	ldp	x0, x1, [x19, #48]
  404e34:	stp	x0, x1, [x29, #224]
  404e38:	ldp	x0, x1, [x19, #64]
  404e3c:	stp	x0, x1, [x29, #240]
  404e40:	ldp	x0, x1, [x19, #80]
  404e44:	stp	x0, x1, [x29, #256]
  404e48:	ldp	x0, x1, [x19, #96]
  404e4c:	stp	x0, x1, [x29, #272]
  404e50:	ldp	x0, x1, [x19, #112]
  404e54:	stp	x0, x1, [x29, #288]
  404e58:	mov	x0, x20
  404e5c:	bl	401f50 <chdir@plt>
  404e60:	tbz	w0, #31, 404dd8 <__fxstatat@plt+0x2c98>
  404e64:	bl	4020e0 <__errno_location@plt>
  404e68:	ldr	w21, [x0]
  404e6c:	mov	w2, #0x5                   	// #5
  404e70:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404e74:	add	x1, x1, #0x3c8
  404e78:	mov	x0, #0x0                   	// #0
  404e7c:	bl	402060 <dcgettext@plt>
  404e80:	mov	x19, x0
  404e84:	mov	x1, x20
  404e88:	mov	w0, #0x4                   	// #4
  404e8c:	bl	4090cc <__fxstatat@plt+0x6f8c>
  404e90:	mov	x3, x0
  404e94:	mov	x2, x19
  404e98:	mov	w1, w21
  404e9c:	mov	w0, #0x0                   	// #0
  404ea0:	bl	401c70 <error@plt>
  404ea4:	mov	x20, #0x0                   	// #0
  404ea8:	b	404fa8 <__fxstatat@plt+0x2e68>
  404eac:	bl	4020e0 <__errno_location@plt>
  404eb0:	ldr	w21, [x0]
  404eb4:	mov	w2, #0x5                   	// #5
  404eb8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404ebc:	add	x1, x1, #0x3c8
  404ec0:	mov	x0, #0x0                   	// #0
  404ec4:	bl	402060 <dcgettext@plt>
  404ec8:	mov	x19, x0
  404ecc:	mov	x1, x20
  404ed0:	mov	w0, #0x4                   	// #4
  404ed4:	bl	4090cc <__fxstatat@plt+0x6f8c>
  404ed8:	mov	x3, x0
  404edc:	mov	x2, x19
  404ee0:	mov	w1, w21
  404ee4:	mov	w0, #0x0                   	// #0
  404ee8:	bl	401c70 <error@plt>
  404eec:	mov	x20, #0x0                   	// #0
  404ef0:	b	404fa8 <__fxstatat@plt+0x2e68>
  404ef4:	bl	4020e0 <__errno_location@plt>
  404ef8:	ldr	w21, [x0]
  404efc:	mov	w2, #0x5                   	// #5
  404f00:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404f04:	add	x1, x1, #0x3f0
  404f08:	mov	x0, #0x0                   	// #0
  404f0c:	bl	402060 <dcgettext@plt>
  404f10:	mov	x19, x0
  404f14:	mov	x1, x20
  404f18:	mov	w0, #0x4                   	// #4
  404f1c:	bl	4090cc <__fxstatat@plt+0x6f8c>
  404f20:	mov	x3, x0
  404f24:	mov	x2, x19
  404f28:	mov	w1, w21
  404f2c:	mov	w0, #0x0                   	// #0
  404f30:	bl	401c70 <error@plt>
  404f34:	mov	x20, #0x0                   	// #0
  404f38:	b	404f84 <__fxstatat@plt+0x2e44>
  404f3c:	bl	4020e0 <__errno_location@plt>
  404f40:	ldr	w20, [x0]
  404f44:	mov	w2, #0x5                   	// #5
  404f48:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404f4c:	add	x1, x1, #0x420
  404f50:	mov	x0, #0x0                   	// #0
  404f54:	bl	402060 <dcgettext@plt>
  404f58:	mov	x19, x0
  404f5c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404f60:	add	x1, x1, #0x418
  404f64:	mov	w0, #0x4                   	// #4
  404f68:	bl	4090cc <__fxstatat@plt+0x6f8c>
  404f6c:	mov	x3, x0
  404f70:	mov	x2, x19
  404f74:	mov	w1, w20
  404f78:	mov	w0, #0x0                   	// #0
  404f7c:	bl	401c70 <error@plt>
  404f80:	mov	x20, #0x0                   	// #0
  404f84:	bl	4020e0 <__errno_location@plt>
  404f88:	mov	x19, x0
  404f8c:	ldr	w21, [x0]
  404f90:	add	x0, x29, #0x130
  404f94:	bl	40956c <__fxstatat@plt+0x742c>
  404f98:	cbnz	w0, 405094 <__fxstatat@plt+0x2f54>
  404f9c:	add	x0, x29, #0x130
  404fa0:	bl	409598 <__fxstatat@plt+0x7458>
  404fa4:	str	w21, [x19]
  404fa8:	mov	x0, x20
  404fac:	mov	sp, x29
  404fb0:	ldp	x19, x20, [sp, #16]
  404fb4:	ldr	x21, [sp, #32]
  404fb8:	ldp	x29, x30, [sp], #320
  404fbc:	ret
  404fc0:	ldp	x0, x1, [x29, #48]
  404fc4:	stp	x0, x1, [x29, #176]
  404fc8:	ldp	x0, x1, [x29, #64]
  404fcc:	stp	x0, x1, [x29, #192]
  404fd0:	ldp	x0, x1, [x29, #80]
  404fd4:	stp	x0, x1, [x29, #208]
  404fd8:	ldp	x0, x1, [x29, #96]
  404fdc:	stp	x0, x1, [x29, #224]
  404fe0:	ldp	x0, x1, [x29, #112]
  404fe4:	stp	x0, x1, [x29, #240]
  404fe8:	ldp	x0, x1, [x29, #128]
  404fec:	stp	x0, x1, [x29, #256]
  404ff0:	ldp	x0, x1, [x29, #144]
  404ff4:	stp	x0, x1, [x29, #272]
  404ff8:	ldp	x0, x1, [x29, #160]
  404ffc:	stp	x0, x1, [x29, #288]
  405000:	add	x2, x29, #0x30
  405004:	mov	x1, x19
  405008:	mov	w0, #0x0                   	// #0
  40500c:	bl	402110 <__xstat@plt>
  405010:	tbnz	w0, #31, 404f3c <__fxstatat@plt+0x2dfc>
  405014:	ldr	x1, [x29, #48]
  405018:	ldr	x0, [x29, #176]
  40501c:	cmp	x1, x0
  405020:	b.ne	405088 <__fxstatat@plt+0x2f48>  // b.any
  405024:	ldr	x1, [x29, #56]
  405028:	ldr	x0, [x29, #184]
  40502c:	cmp	x1, x0
  405030:	b.eq	405088 <__fxstatat@plt+0x2f48>  // b.none
  405034:	mov	x0, x19
  405038:	bl	401f50 <chdir@plt>
  40503c:	tbz	w0, #31, 404fc0 <__fxstatat@plt+0x2e80>
  405040:	bl	4020e0 <__errno_location@plt>
  405044:	ldr	w20, [x0]
  405048:	mov	w2, #0x5                   	// #5
  40504c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  405050:	add	x1, x1, #0x3c8
  405054:	mov	x0, #0x0                   	// #0
  405058:	bl	402060 <dcgettext@plt>
  40505c:	mov	x19, x0
  405060:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  405064:	add	x1, x1, #0x418
  405068:	mov	w0, #0x4                   	// #4
  40506c:	bl	4090cc <__fxstatat@plt+0x6f8c>
  405070:	mov	x3, x0
  405074:	mov	x2, x19
  405078:	mov	w1, w20
  40507c:	mov	w0, #0x0                   	// #0
  405080:	bl	401c70 <error@plt>
  405084:	b	404f80 <__fxstatat@plt+0x2e40>
  405088:	bl	409e04 <__fxstatat@plt+0x7cc4>
  40508c:	mov	x20, x0
  405090:	b	404f84 <__fxstatat@plt+0x2e44>
  405094:	ldr	w19, [x19]
  405098:	mov	w2, #0x5                   	// #5
  40509c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4050a0:	add	x1, x1, #0x430
  4050a4:	mov	x0, #0x0                   	// #0
  4050a8:	bl	402060 <dcgettext@plt>
  4050ac:	mov	x2, x0
  4050b0:	mov	w1, w19
  4050b4:	mov	w0, #0x1                   	// #1
  4050b8:	bl	401c70 <error@plt>
  4050bc:	stp	x29, x30, [sp, #-272]!
  4050c0:	mov	x29, sp
  4050c4:	stp	x23, x24, [sp, #48]
  4050c8:	stp	x25, x26, [sp, #64]
  4050cc:	stp	x27, x28, [sp, #80]
  4050d0:	mov	x27, x0
  4050d4:	and	w26, w1, #0x3
  4050d8:	sub	w0, w26, #0x1
  4050dc:	tst	w0, w26
  4050e0:	b.ne	405160 <__fxstatat@plt+0x3020>  // b.any
  4050e4:	mov	w25, w1
  4050e8:	cbz	x27, 405174 <__fxstatat@plt+0x3034>
  4050ec:	ldrb	w0, [x27]
  4050f0:	cbz	w0, 405188 <__fxstatat@plt+0x3048>
  4050f4:	stp	x21, x22, [sp, #32]
  4050f8:	cmp	w0, #0x2f
  4050fc:	b.eq	4051b8 <__fxstatat@plt+0x3078>  // b.none
  405100:	bl	409e04 <__fxstatat@plt+0x7cc4>
  405104:	mov	x23, x0
  405108:	cbz	x0, 405638 <__fxstatat@plt+0x34f8>
  40510c:	bl	401c30 <strlen@plt>
  405110:	mov	x21, x0
  405114:	cmp	x0, #0xfff
  405118:	b.le	40519c <__fxstatat@plt+0x305c>
  40511c:	add	x21, x23, x0
  405120:	mov	x24, x21
  405124:	ldrb	w0, [x27]
  405128:	cbz	w0, 405570 <__fxstatat@plt+0x3430>
  40512c:	stp	x19, x20, [sp, #16]
  405130:	and	w25, w25, #0x4
  405134:	mov	x19, x27
  405138:	mov	x28, #0x0                   	// #0
  40513c:	str	xzr, [sp, #112]
  405140:	str	xzr, [sp, #104]
  405144:	adrp	x0, 406000 <__fxstatat@plt+0x3ec0>
  405148:	add	x0, x0, #0x974
  40514c:	str	x0, [sp, #120]
  405150:	adrp	x0, 406000 <__fxstatat@plt+0x3ec0>
  405154:	add	x0, x0, #0x91c
  405158:	str	x0, [sp, #128]
  40515c:	b	4052f0 <__fxstatat@plt+0x31b0>
  405160:	bl	4020e0 <__errno_location@plt>
  405164:	mov	w1, #0x16                  	// #22
  405168:	str	w1, [x0]
  40516c:	mov	x23, #0x0                   	// #0
  405170:	b	405620 <__fxstatat@plt+0x34e0>
  405174:	bl	4020e0 <__errno_location@plt>
  405178:	mov	w1, #0x16                  	// #22
  40517c:	str	w1, [x0]
  405180:	mov	x23, x27
  405184:	b	405620 <__fxstatat@plt+0x34e0>
  405188:	bl	4020e0 <__errno_location@plt>
  40518c:	mov	w1, #0x2                   	// #2
  405190:	str	w1, [x0]
  405194:	mov	x23, #0x0                   	// #0
  405198:	b	405620 <__fxstatat@plt+0x34e0>
  40519c:	mov	x1, #0x1000                	// #4096
  4051a0:	mov	x0, x23
  4051a4:	bl	409bb0 <__fxstatat@plt+0x7a70>
  4051a8:	mov	x23, x0
  4051ac:	add	x21, x0, x21
  4051b0:	add	x24, x0, #0x1, lsl #12
  4051b4:	b	405124 <__fxstatat@plt+0x2fe4>
  4051b8:	mov	x0, #0x1000                	// #4096
  4051bc:	bl	409b34 <__fxstatat@plt+0x79f4>
  4051c0:	mov	x23, x0
  4051c4:	add	x24, x0, #0x1, lsl #12
  4051c8:	mov	x21, x0
  4051cc:	mov	w0, #0x2f                  	// #47
  4051d0:	strb	w0, [x21], #1
  4051d4:	ldrb	w0, [x27]
  4051d8:	cbnz	w0, 40512c <__fxstatat@plt+0x2fec>
  4051dc:	mov	x28, #0x0                   	// #0
  4051e0:	str	xzr, [sp, #104]
  4051e4:	b	40559c <__fxstatat@plt+0x345c>
  4051e8:	ldrb	w0, [x19, #1]
  4051ec:	cmp	w0, #0x2e
  4051f0:	b.ne	405358 <__fxstatat@plt+0x3218>  // b.any
  4051f4:	add	x0, x23, #0x1
  4051f8:	mov	x19, x20
  4051fc:	cmp	x21, x0
  405200:	b.ls	4052e8 <__fxstatat@plt+0x31a8>  // b.plast
  405204:	sub	x21, x21, #0x1
  405208:	cmp	x21, x23
  40520c:	b.ls	4052e8 <__fxstatat@plt+0x31a8>  // b.plast
  405210:	ldurb	w0, [x21, #-1]
  405214:	cmp	w0, #0x2f
  405218:	b.ne	405224 <__fxstatat@plt+0x30e4>  // b.any
  40521c:	mov	x19, x20
  405220:	b	4052e8 <__fxstatat@plt+0x31a8>
  405224:	sub	x21, x21, #0x1
  405228:	cmp	x21, x23
  40522c:	b.ne	405210 <__fxstatat@plt+0x30d0>  // b.any
  405230:	mov	x19, x20
  405234:	mov	x21, x23
  405238:	b	4052e8 <__fxstatat@plt+0x31a8>
  40523c:	cbz	w25, 40528c <__fxstatat@plt+0x314c>
  405240:	add	x2, sp, #0x90
  405244:	mov	x1, x23
  405248:	mov	w0, #0x0                   	// #0
  40524c:	bl	402110 <__xstat@plt>
  405250:	cmp	w0, #0x0
  405254:	cset	w0, ne  // ne = any
  405258:	cbz	w0, 4052cc <__fxstatat@plt+0x318c>
  40525c:	bl	4020e0 <__errno_location@plt>
  405260:	ldr	w19, [x0]
  405264:	cbz	w26, 4055f0 <__fxstatat@plt+0x34b0>
  405268:	cmp	w26, #0x1
  40526c:	b.eq	4052a8 <__fxstatat@plt+0x3168>  // b.none
  405270:	str	wzr, [sp, #160]
  405274:	ldrb	w0, [x20]
  405278:	cmp	w0, #0x0
  40527c:	ccmp	w26, #0x2, #0x4, ne  // ne = any
  405280:	b.eq	4052e4 <__fxstatat@plt+0x31a4>  // b.none
  405284:	mov	w19, #0x14                  	// #20
  405288:	b	4055f0 <__fxstatat@plt+0x34b0>
  40528c:	add	x2, sp, #0x90
  405290:	mov	x1, x23
  405294:	mov	w0, #0x0                   	// #0
  405298:	bl	402010 <__lxstat@plt>
  40529c:	cmp	w0, #0x0
  4052a0:	cset	w0, ne  // ne = any
  4052a4:	b	405258 <__fxstatat@plt+0x3118>
  4052a8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4052ac:	add	x1, x1, #0x468
  4052b0:	mov	x0, x20
  4052b4:	bl	401fb0 <strspn@plt>
  4052b8:	ldrb	w0, [x20, x0]
  4052bc:	cmp	w0, #0x0
  4052c0:	ccmp	w19, #0x2, #0x0, eq  // eq = none
  4052c4:	b.eq	4053f8 <__fxstatat@plt+0x32b8>  // b.none
  4052c8:	b	4055f0 <__fxstatat@plt+0x34b0>
  4052cc:	ldr	w0, [sp, #160]
  4052d0:	and	w0, w0, #0xf000
  4052d4:	cmp	w0, #0xa, lsl #12
  4052d8:	b.eq	4053d4 <__fxstatat@plt+0x3294>  // b.none
  4052dc:	cmp	w0, #0x4, lsl #12
  4052e0:	b.ne	405274 <__fxstatat@plt+0x3134>  // b.any
  4052e4:	mov	x19, x20
  4052e8:	ldrb	w0, [x19]
  4052ec:	cbz	w0, 4055e4 <__fxstatat@plt+0x34a4>
  4052f0:	ldrb	w1, [x19]
  4052f4:	cmp	w1, #0x2f
  4052f8:	b.ne	405308 <__fxstatat@plt+0x31c8>  // b.any
  4052fc:	ldrb	w1, [x19, #1]!
  405300:	cmp	w1, #0x2f
  405304:	b.eq	4052fc <__fxstatat@plt+0x31bc>  // b.none
  405308:	ldrb	w0, [x19]
  40530c:	cmp	w0, #0x2f
  405310:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405314:	b.eq	40557c <__fxstatat@plt+0x343c>  // b.none
  405318:	mov	x20, x19
  40531c:	ldrb	w0, [x20, #1]!
  405320:	cmp	w0, #0x2f
  405324:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405328:	b.ne	40531c <__fxstatat@plt+0x31dc>  // b.any
  40532c:	cmp	x20, x19
  405330:	b.eq	4055dc <__fxstatat@plt+0x349c>  // b.none
  405334:	sub	x22, x20, x19
  405338:	cmp	w1, #0x2e
  40533c:	cset	w0, eq  // eq = none
  405340:	cmp	w0, #0x0
  405344:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  405348:	b.eq	405568 <__fxstatat@plt+0x3428>  // b.none
  40534c:	cmp	w0, #0x0
  405350:	ccmp	x22, #0x2, #0x0, ne  // ne = any
  405354:	b.eq	4051e8 <__fxstatat@plt+0x30a8>  // b.none
  405358:	ldurb	w0, [x21, #-1]
  40535c:	cmp	w0, #0x2f
  405360:	b.eq	40536c <__fxstatat@plt+0x322c>  // b.none
  405364:	mov	w0, #0x2f                  	// #47
  405368:	strb	w0, [x21], #1
  40536c:	add	x0, x21, x22
  405370:	cmp	x24, x0
  405374:	b.hi	4053a8 <__fxstatat@plt+0x3268>  // b.pmore
  405378:	sub	x21, x21, x23
  40537c:	sub	x0, x24, x23
  405380:	add	x1, x22, x0
  405384:	add	x24, x0, #0x1, lsl #12
  405388:	cmp	x22, #0x1, lsl #12
  40538c:	csinc	x24, x24, x1, lt  // lt = tstop
  405390:	mov	x1, x24
  405394:	mov	x0, x23
  405398:	bl	409bb0 <__fxstatat@plt+0x7a70>
  40539c:	mov	x23, x0
  4053a0:	add	x24, x0, x24
  4053a4:	add	x21, x0, x21
  4053a8:	mov	x2, x22
  4053ac:	mov	x1, x19
  4053b0:	mov	x0, x21
  4053b4:	bl	401bf0 <memcpy@plt>
  4053b8:	add	x21, x0, x22
  4053bc:	strb	wzr, [x0, x22]
  4053c0:	cmp	w25, #0x0
  4053c4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  4053c8:	b.ne	40523c <__fxstatat@plt+0x30fc>  // b.any
  4053cc:	str	wzr, [sp, #160]
  4053d0:	b	4052e4 <__fxstatat@plt+0x31a4>
  4053d4:	cbz	x28, 405400 <__fxstatat@plt+0x32c0>
  4053d8:	add	x2, sp, #0x90
  4053dc:	mov	x1, x27
  4053e0:	mov	x0, x28
  4053e4:	bl	405934 <__fxstatat@plt+0x37f4>
  4053e8:	and	w0, w0, #0xff
  4053ec:	cbz	w0, 405428 <__fxstatat@plt+0x32e8>
  4053f0:	cmp	w26, #0x2
  4053f4:	b.ne	4055ec <__fxstatat@plt+0x34ac>  // b.any
  4053f8:	mov	x19, x20
  4053fc:	b	4052e8 <__fxstatat@plt+0x31a8>
  405400:	ldr	x4, [sp, #120]
  405404:	ldr	x3, [sp, #128]
  405408:	adrp	x2, 406000 <__fxstatat@plt+0x3ec0>
  40540c:	add	x2, x2, #0x880
  405410:	mov	x1, #0x0                   	// #0
  405414:	mov	x0, #0x7                   	// #7
  405418:	bl	406200 <__fxstatat@plt+0x40c0>
  40541c:	mov	x28, x0
  405420:	cbnz	x0, 4053d8 <__fxstatat@plt+0x3298>
  405424:	bl	409dc0 <__fxstatat@plt+0x7c80>
  405428:	add	x2, sp, #0x90
  40542c:	mov	x1, x27
  405430:	mov	x0, x28
  405434:	bl	4058b4 <__fxstatat@plt+0x3774>
  405438:	ldr	x1, [sp, #192]
  40543c:	mov	x0, x23
  405440:	bl	40b038 <__fxstatat@plt+0x8ef8>
  405444:	mov	x19, x0
  405448:	cbz	x0, 4054d0 <__fxstatat@plt+0x3390>
  40544c:	bl	401c30 <strlen@plt>
  405450:	mov	x22, x0
  405454:	mov	x0, x20
  405458:	bl	401c30 <strlen@plt>
  40545c:	mov	x27, x0
  405460:	ldr	x0, [sp, #112]
  405464:	cbz	x0, 4054f4 <__fxstatat@plt+0x33b4>
  405468:	add	x0, x22, x27
  40546c:	add	x0, x0, #0x1
  405470:	str	x0, [sp, #136]
  405474:	ldr	x1, [sp, #112]
  405478:	cmp	x0, x1
  40547c:	b.hi	405518 <__fxstatat@plt+0x33d8>  // b.pmore
  405480:	add	x2, x27, #0x1
  405484:	mov	x1, x20
  405488:	ldr	x20, [sp, #104]
  40548c:	add	x0, x20, x22
  405490:	bl	401c00 <memmove@plt>
  405494:	mov	x2, x22
  405498:	mov	x1, x19
  40549c:	mov	x0, x20
  4054a0:	bl	401bf0 <memcpy@plt>
  4054a4:	mov	x27, x0
  4054a8:	ldrb	w0, [x19]
  4054ac:	cmp	w0, #0x2f
  4054b0:	b.eq	405534 <__fxstatat@plt+0x33f4>  // b.none
  4054b4:	add	x0, x23, #0x1
  4054b8:	cmp	x21, x0
  4054bc:	b.hi	405540 <__fxstatat@plt+0x3400>  // b.pmore
  4054c0:	mov	x0, x19
  4054c4:	bl	401f60 <free@plt>
  4054c8:	mov	x20, x27
  4054cc:	b	4052e4 <__fxstatat@plt+0x31a4>
  4054d0:	cmp	w26, #0x2
  4054d4:	b.ne	4054e8 <__fxstatat@plt+0x33a8>  // b.any
  4054d8:	bl	4020e0 <__errno_location@plt>
  4054dc:	ldr	w0, [x0]
  4054e0:	cmp	w0, #0xc
  4054e4:	b.ne	4053f8 <__fxstatat@plt+0x32b8>  // b.any
  4054e8:	bl	4020e0 <__errno_location@plt>
  4054ec:	ldr	w19, [x0]
  4054f0:	b	4055f0 <__fxstatat@plt+0x34b0>
  4054f4:	add	x0, x22, x27
  4054f8:	add	x1, x0, #0x1
  4054fc:	cmp	x1, #0x1, lsl #12
  405500:	mov	x0, #0x1000                	// #4096
  405504:	csel	x0, x1, x0, cs  // cs = hs, nlast
  405508:	str	x0, [sp, #112]
  40550c:	bl	409b34 <__fxstatat@plt+0x79f4>
  405510:	str	x0, [sp, #104]
  405514:	b	405480 <__fxstatat@plt+0x3340>
  405518:	mov	x1, x0
  40551c:	ldr	x0, [sp, #104]
  405520:	bl	409bb0 <__fxstatat@plt+0x7a70>
  405524:	str	x0, [sp, #104]
  405528:	ldr	x0, [sp, #136]
  40552c:	str	x0, [sp, #112]
  405530:	b	405480 <__fxstatat@plt+0x3340>
  405534:	mov	x21, x23
  405538:	strb	w0, [x21], #1
  40553c:	b	4054c0 <__fxstatat@plt+0x3380>
  405540:	sub	x21, x21, #0x1
  405544:	cmp	x23, x21
  405548:	b.cs	4054c0 <__fxstatat@plt+0x3380>  // b.hs, b.nlast
  40554c:	ldurb	w0, [x21, #-1]
  405550:	cmp	w0, #0x2f
  405554:	b.eq	4054c0 <__fxstatat@plt+0x3380>  // b.none
  405558:	sub	x21, x21, #0x1
  40555c:	cmp	x23, x21
  405560:	b.ne	40554c <__fxstatat@plt+0x340c>  // b.any
  405564:	b	4054c0 <__fxstatat@plt+0x3380>
  405568:	mov	x19, x20
  40556c:	b	4052e8 <__fxstatat@plt+0x31a8>
  405570:	mov	x28, #0x0                   	// #0
  405574:	str	xzr, [sp, #104]
  405578:	b	405580 <__fxstatat@plt+0x3440>
  40557c:	ldp	x19, x20, [sp, #16]
  405580:	add	x0, x23, #0x1
  405584:	cmp	x21, x0
  405588:	b.ls	40559c <__fxstatat@plt+0x345c>  // b.plast
  40558c:	ldurb	w0, [x21, #-1]
  405590:	cmp	w0, #0x2f
  405594:	cset	x0, eq  // eq = none
  405598:	sub	x21, x21, x0
  40559c:	mov	x0, x21
  4055a0:	strb	wzr, [x0], #1
  4055a4:	cmp	x24, x0
  4055a8:	b.eq	4055c0 <__fxstatat@plt+0x3480>  // b.none
  4055ac:	sub	x1, x21, x23
  4055b0:	add	x1, x1, #0x1
  4055b4:	mov	x0, x23
  4055b8:	bl	409bb0 <__fxstatat@plt+0x7a70>
  4055bc:	mov	x23, x0
  4055c0:	ldr	x0, [sp, #104]
  4055c4:	bl	401f60 <free@plt>
  4055c8:	cbz	x28, 405640 <__fxstatat@plt+0x3500>
  4055cc:	mov	x0, x28
  4055d0:	bl	40638c <__fxstatat@plt+0x424c>
  4055d4:	ldp	x21, x22, [sp, #32]
  4055d8:	b	405620 <__fxstatat@plt+0x34e0>
  4055dc:	ldp	x19, x20, [sp, #16]
  4055e0:	b	405580 <__fxstatat@plt+0x3440>
  4055e4:	ldp	x19, x20, [sp, #16]
  4055e8:	b	405580 <__fxstatat@plt+0x3440>
  4055ec:	mov	w19, #0x28                  	// #40
  4055f0:	ldr	x0, [sp, #104]
  4055f4:	bl	401f60 <free@plt>
  4055f8:	mov	x0, x23
  4055fc:	bl	401f60 <free@plt>
  405600:	cbz	x28, 40560c <__fxstatat@plt+0x34cc>
  405604:	mov	x0, x28
  405608:	bl	40638c <__fxstatat@plt+0x424c>
  40560c:	bl	4020e0 <__errno_location@plt>
  405610:	str	w19, [x0]
  405614:	mov	x23, #0x0                   	// #0
  405618:	ldp	x19, x20, [sp, #16]
  40561c:	ldp	x21, x22, [sp, #32]
  405620:	mov	x0, x23
  405624:	ldp	x23, x24, [sp, #48]
  405628:	ldp	x25, x26, [sp, #64]
  40562c:	ldp	x27, x28, [sp, #80]
  405630:	ldp	x29, x30, [sp], #272
  405634:	ret
  405638:	ldp	x21, x22, [sp, #32]
  40563c:	b	405620 <__fxstatat@plt+0x34e0>
  405640:	ldp	x21, x22, [sp, #32]
  405644:	b	405620 <__fxstatat@plt+0x34e0>
  405648:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  40564c:	str	x0, [x1, #1632]
  405650:	ret
  405654:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  405658:	strb	w0, [x1, #1640]
  40565c:	ret
  405660:	stp	x29, x30, [sp, #-48]!
  405664:	mov	x29, sp
  405668:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40566c:	ldr	x0, [x0, #1448]
  405670:	bl	40b4dc <__fxstatat@plt+0x939c>
  405674:	cbz	w0, 405694 <__fxstatat@plt+0x3554>
  405678:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40567c:	ldrb	w0, [x0, #1640]
  405680:	cbz	w0, 4056ac <__fxstatat@plt+0x356c>
  405684:	bl	4020e0 <__errno_location@plt>
  405688:	ldr	w0, [x0]
  40568c:	cmp	w0, #0x20
  405690:	b.ne	4056ac <__fxstatat@plt+0x356c>  // b.any
  405694:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  405698:	ldr	x0, [x0, #1424]
  40569c:	bl	40b4dc <__fxstatat@plt+0x939c>
  4056a0:	cbnz	w0, 405730 <__fxstatat@plt+0x35f0>
  4056a4:	ldp	x29, x30, [sp], #48
  4056a8:	ret
  4056ac:	stp	x19, x20, [sp, #16]
  4056b0:	str	x21, [sp, #32]
  4056b4:	mov	w2, #0x5                   	// #5
  4056b8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4056bc:	add	x1, x1, #0x470
  4056c0:	mov	x0, #0x0                   	// #0
  4056c4:	bl	402060 <dcgettext@plt>
  4056c8:	mov	x19, x0
  4056cc:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4056d0:	ldr	x20, [x0, #1632]
  4056d4:	cbz	x20, 405710 <__fxstatat@plt+0x35d0>
  4056d8:	bl	4020e0 <__errno_location@plt>
  4056dc:	ldr	w21, [x0]
  4056e0:	mov	x0, x20
  4056e4:	bl	40919c <__fxstatat@plt+0x705c>
  4056e8:	mov	x4, x19
  4056ec:	mov	x3, x0
  4056f0:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  4056f4:	add	x2, x2, #0x480
  4056f8:	mov	w1, w21
  4056fc:	mov	w0, #0x0                   	// #0
  405700:	bl	401c70 <error@plt>
  405704:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  405708:	ldr	w0, [x0, #1304]
  40570c:	bl	401c10 <_exit@plt>
  405710:	bl	4020e0 <__errno_location@plt>
  405714:	mov	x3, x19
  405718:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  40571c:	add	x2, x2, #0xff0
  405720:	ldr	w1, [x0]
  405724:	mov	w0, #0x0                   	// #0
  405728:	bl	401c70 <error@plt>
  40572c:	b	405704 <__fxstatat@plt+0x35c4>
  405730:	stp	x19, x20, [sp, #16]
  405734:	str	x21, [sp, #32]
  405738:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40573c:	ldr	w0, [x0, #1304]
  405740:	bl	401c10 <_exit@plt>
  405744:	stp	x29, x30, [sp, #-16]!
  405748:	mov	x29, sp
  40574c:	bl	4057b0 <__fxstatat@plt+0x3670>
  405750:	cbz	x0, 40575c <__fxstatat@plt+0x361c>
  405754:	ldp	x29, x30, [sp], #16
  405758:	ret
  40575c:	bl	409dc0 <__fxstatat@plt+0x7c80>
  405760:	stp	x29, x30, [sp, #-32]!
  405764:	mov	x29, sp
  405768:	stp	x19, x20, [sp, #16]
  40576c:	mov	x19, x0
  405770:	ldrb	w1, [x0]
  405774:	cmp	w1, #0x2f
  405778:	cset	x20, eq  // eq = none
  40577c:	bl	405818 <__fxstatat@plt+0x36d8>
  405780:	sub	x0, x0, x19
  405784:	cmp	x0, x20
  405788:	b.ls	4057a4 <__fxstatat@plt+0x3664>  // b.plast
  40578c:	sub	x1, x0, #0x1
  405790:	ldrb	w2, [x19, x1]
  405794:	cmp	w2, #0x2f
  405798:	b.ne	4057a4 <__fxstatat@plt+0x3664>  // b.any
  40579c:	mov	x0, x1
  4057a0:	b	405784 <__fxstatat@plt+0x3644>
  4057a4:	ldp	x19, x20, [sp, #16]
  4057a8:	ldp	x29, x30, [sp], #32
  4057ac:	ret
  4057b0:	stp	x29, x30, [sp, #-48]!
  4057b4:	mov	x29, sp
  4057b8:	stp	x19, x20, [sp, #16]
  4057bc:	str	x21, [sp, #32]
  4057c0:	mov	x21, x0
  4057c4:	bl	405760 <__fxstatat@plt+0x3620>
  4057c8:	mov	x19, x0
  4057cc:	cmp	x0, #0x0
  4057d0:	add	x0, x0, #0x1
  4057d4:	cinc	x0, x0, eq  // eq = none
  4057d8:	bl	401d50 <malloc@plt>
  4057dc:	mov	x20, x0
  4057e0:	cbz	x0, 405804 <__fxstatat@plt+0x36c4>
  4057e4:	mov	x2, x19
  4057e8:	mov	x1, x21
  4057ec:	bl	401bf0 <memcpy@plt>
  4057f0:	cbnz	x19, 405800 <__fxstatat@plt+0x36c0>
  4057f4:	mov	w0, #0x2e                  	// #46
  4057f8:	strb	w0, [x20]
  4057fc:	mov	x19, #0x1                   	// #1
  405800:	strb	wzr, [x20, x19]
  405804:	mov	x0, x20
  405808:	ldp	x19, x20, [sp, #16]
  40580c:	ldr	x21, [sp, #32]
  405810:	ldp	x29, x30, [sp], #48
  405814:	ret
  405818:	ldrb	w1, [x0]
  40581c:	cmp	w1, #0x2f
  405820:	b.ne	405830 <__fxstatat@plt+0x36f0>  // b.any
  405824:	ldrb	w1, [x0, #1]!
  405828:	cmp	w1, #0x2f
  40582c:	b.eq	405824 <__fxstatat@plt+0x36e4>  // b.none
  405830:	ldrb	w2, [x0]
  405834:	cbz	w2, 405870 <__fxstatat@plt+0x3730>
  405838:	mov	x3, x0
  40583c:	mov	w1, #0x0                   	// #0
  405840:	mov	w5, #0x1                   	// #1
  405844:	mov	w4, #0x0                   	// #0
  405848:	b	405860 <__fxstatat@plt+0x3720>
  40584c:	cmp	w1, #0x0
  405850:	csel	x0, x0, x3, eq  // eq = none
  405854:	csel	w1, w1, w4, eq  // eq = none
  405858:	ldrb	w2, [x3, #1]!
  40585c:	cbz	w2, 405870 <__fxstatat@plt+0x3730>
  405860:	cmp	w2, #0x2f
  405864:	b.ne	40584c <__fxstatat@plt+0x370c>  // b.any
  405868:	mov	w1, w5
  40586c:	b	405858 <__fxstatat@plt+0x3718>
  405870:	ret
  405874:	stp	x29, x30, [sp, #-32]!
  405878:	mov	x29, sp
  40587c:	str	x19, [sp, #16]
  405880:	mov	x19, x0
  405884:	bl	401c30 <strlen@plt>
  405888:	cmp	x0, #0x1
  40588c:	b.ls	4058a0 <__fxstatat@plt+0x3760>  // b.plast
  405890:	sub	x1, x0, #0x1
  405894:	ldrb	w2, [x19, x1]
  405898:	cmp	w2, #0x2f
  40589c:	b.eq	4058ac <__fxstatat@plt+0x376c>  // b.none
  4058a0:	ldr	x19, [sp, #16]
  4058a4:	ldp	x29, x30, [sp], #32
  4058a8:	ret
  4058ac:	mov	x0, x1
  4058b0:	b	405888 <__fxstatat@plt+0x3748>
  4058b4:	cbz	x0, 405930 <__fxstatat@plt+0x37f0>
  4058b8:	stp	x29, x30, [sp, #-48]!
  4058bc:	mov	x29, sp
  4058c0:	stp	x19, x20, [sp, #16]
  4058c4:	stp	x21, x22, [sp, #32]
  4058c8:	mov	x20, x0
  4058cc:	mov	x22, x1
  4058d0:	mov	x21, x2
  4058d4:	mov	x0, #0x18                  	// #24
  4058d8:	bl	409b34 <__fxstatat@plt+0x79f4>
  4058dc:	mov	x19, x0
  4058e0:	mov	x0, x22
  4058e4:	bl	409d94 <__fxstatat@plt+0x7c54>
  4058e8:	str	x0, [x19]
  4058ec:	ldr	x0, [x21, #8]
  4058f0:	str	x0, [x19, #8]
  4058f4:	ldr	x0, [x21]
  4058f8:	str	x0, [x19, #16]
  4058fc:	mov	x1, x19
  405900:	mov	x0, x20
  405904:	bl	406738 <__fxstatat@plt+0x45f8>
  405908:	cbz	x0, 40592c <__fxstatat@plt+0x37ec>
  40590c:	cmp	x19, x0
  405910:	b.eq	40591c <__fxstatat@plt+0x37dc>  // b.none
  405914:	mov	x0, x19
  405918:	bl	406974 <__fxstatat@plt+0x4834>
  40591c:	ldp	x19, x20, [sp, #16]
  405920:	ldp	x21, x22, [sp, #32]
  405924:	ldp	x29, x30, [sp], #48
  405928:	ret
  40592c:	bl	409dc0 <__fxstatat@plt+0x7c80>
  405930:	ret
  405934:	cbz	x0, 40596c <__fxstatat@plt+0x382c>
  405938:	stp	x29, x30, [sp, #-48]!
  40593c:	mov	x29, sp
  405940:	str	x1, [sp, #24]
  405944:	ldr	x1, [x2, #8]
  405948:	str	x1, [sp, #32]
  40594c:	ldr	x1, [x2]
  405950:	str	x1, [sp, #40]
  405954:	add	x1, sp, #0x18
  405958:	bl	405f78 <__fxstatat@plt+0x3e38>
  40595c:	cmp	x0, #0x0
  405960:	cset	w0, ne  // ne = any
  405964:	ldp	x29, x30, [sp], #48
  405968:	ret
  40596c:	mov	w0, #0x0                   	// #0
  405970:	ret
  405974:	ror	x2, x0, #3
  405978:	udiv	x0, x2, x1
  40597c:	msub	x0, x0, x1, x2
  405980:	ret
  405984:	cmp	x1, x0
  405988:	cset	w0, eq  // eq = none
  40598c:	ret
  405990:	mov	x1, x0
  405994:	ldr	x2, [x0, #40]
  405998:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40599c:	add	x0, x0, #0x4f8
  4059a0:	cmp	x2, x0
  4059a4:	b.eq	405a44 <__fxstatat@plt+0x3904>  // b.none
  4059a8:	ldr	s0, [x2, #8]
  4059ac:	mov	w0, #0xcccd                	// #52429
  4059b0:	movk	w0, #0x3dcc, lsl #16
  4059b4:	fmov	s1, w0
  4059b8:	fcmpe	s0, s1
  4059bc:	b.le	405a20 <__fxstatat@plt+0x38e0>
  4059c0:	mov	w0, #0x6666                	// #26214
  4059c4:	movk	w0, #0x3f66, lsl #16
  4059c8:	fmov	s1, w0
  4059cc:	fcmpe	s0, s1
  4059d0:	b.pl	405a20 <__fxstatat@plt+0x38e0>  // b.nfrst
  4059d4:	mov	w0, #0xcccd                	// #52429
  4059d8:	movk	w0, #0x3f8c, lsl #16
  4059dc:	fmov	s1, w0
  4059e0:	ldr	s2, [x2, #12]
  4059e4:	fcmpe	s2, s1
  4059e8:	b.le	405a20 <__fxstatat@plt+0x38e0>
  4059ec:	ldr	s1, [x2]
  4059f0:	fcmpe	s1, #0.0
  4059f4:	b.lt	405a20 <__fxstatat@plt+0x38e0>  // b.tstop
  4059f8:	mov	w0, #0xcccd                	// #52429
  4059fc:	movk	w0, #0x3dcc, lsl #16
  405a00:	fmov	s2, w0
  405a04:	fadd	s1, s1, s2
  405a08:	ldr	s2, [x2, #4]
  405a0c:	fcmpe	s1, s2
  405a10:	b.pl	405a20 <__fxstatat@plt+0x38e0>  // b.nfrst
  405a14:	fmov	s3, #1.000000000000000000e+00
  405a18:	fcmpe	s2, s3
  405a1c:	b.ls	405a34 <__fxstatat@plt+0x38f4>  // b.plast
  405a20:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  405a24:	add	x0, x0, #0x4f8
  405a28:	str	x0, [x1, #40]
  405a2c:	mov	w0, #0x0                   	// #0
  405a30:	ret
  405a34:	mov	w0, #0x1                   	// #1
  405a38:	fcmpe	s0, s1
  405a3c:	b.le	405a20 <__fxstatat@plt+0x38e0>
  405a40:	b	405a30 <__fxstatat@plt+0x38f0>
  405a44:	mov	w0, #0x1                   	// #1
  405a48:	b	405a30 <__fxstatat@plt+0x38f0>
  405a4c:	ldrb	w2, [x1, #16]
  405a50:	cbnz	w2, 405a78 <__fxstatat@plt+0x3938>
  405a54:	ucvtf	s0, x0
  405a58:	ldr	s1, [x1, #8]
  405a5c:	fdiv	s0, s0, s1
  405a60:	mov	w0, #0x5f800000            	// #1602224128
  405a64:	fmov	s1, w0
  405a68:	mov	x0, #0x0                   	// #0
  405a6c:	fcmpe	s0, s1
  405a70:	b.ge	405b20 <__fxstatat@plt+0x39e0>  // b.tcont
  405a74:	fcvtzu	x0, s0
  405a78:	cmp	x0, #0xa
  405a7c:	mov	x1, #0xa                   	// #10
  405a80:	csel	x0, x0, x1, cs  // cs = hs, nlast
  405a84:	orr	x0, x0, #0x1
  405a88:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  405a8c:	movk	x5, #0xaaab
  405a90:	cmn	x0, #0x1
  405a94:	b.ne	405abc <__fxstatat@plt+0x397c>  // b.any
  405a98:	mov	x0, #0x0                   	// #0
  405a9c:	b	405b20 <__fxstatat@plt+0x39e0>
  405aa0:	mov	x1, #0x3                   	// #3
  405aa4:	udiv	x2, x0, x1
  405aa8:	msub	x1, x2, x1, x0
  405aac:	cbnz	x1, 405b08 <__fxstatat@plt+0x39c8>
  405ab0:	add	x0, x0, #0x2
  405ab4:	cmn	x0, #0x1
  405ab8:	b.eq	405b24 <__fxstatat@plt+0x39e4>  // b.none
  405abc:	cmp	x0, #0x9
  405ac0:	b.ls	405aa0 <__fxstatat@plt+0x3960>  // b.plast
  405ac4:	umulh	x1, x0, x5
  405ac8:	and	x2, x1, #0xfffffffffffffffe
  405acc:	add	x1, x2, x1, lsr #1
  405ad0:	cmp	x0, x1
  405ad4:	b.eq	405ab0 <__fxstatat@plt+0x3970>  // b.none
  405ad8:	mov	x3, #0x10                  	// #16
  405adc:	mov	x2, #0x9                   	// #9
  405ae0:	mov	x1, #0x3                   	// #3
  405ae4:	add	x2, x2, x3
  405ae8:	add	x1, x1, #0x2
  405aec:	cmp	x2, x0
  405af0:	b.cs	405aa4 <__fxstatat@plt+0x3964>  // b.hs, b.nlast
  405af4:	add	x3, x3, #0x8
  405af8:	udiv	x4, x0, x1
  405afc:	msub	x4, x4, x1, x0
  405b00:	cbnz	x4, 405ae4 <__fxstatat@plt+0x39a4>
  405b04:	b	405ab0 <__fxstatat@plt+0x3970>
  405b08:	cmp	xzr, x0, lsr #61
  405b0c:	cset	x1, ne  // ne = any
  405b10:	tst	x0, #0x1000000000000000
  405b14:	csinc	w1, w1, wzr, eq  // eq = none
  405b18:	cmp	w1, #0x0
  405b1c:	csel	x0, x0, xzr, eq  // eq = none
  405b20:	ret
  405b24:	mov	x0, #0x0                   	// #0
  405b28:	b	405b20 <__fxstatat@plt+0x39e0>
  405b2c:	stp	x29, x30, [sp, #-32]!
  405b30:	mov	x29, sp
  405b34:	str	x19, [sp, #16]
  405b38:	mov	x19, x0
  405b3c:	mov	x0, x1
  405b40:	ldr	x2, [x19, #48]
  405b44:	ldr	x1, [x19, #16]
  405b48:	blr	x2
  405b4c:	ldr	x1, [x19, #16]
  405b50:	cmp	x1, x0
  405b54:	b.ls	405b6c <__fxstatat@plt+0x3a2c>  // b.plast
  405b58:	ldr	x1, [x19]
  405b5c:	add	x0, x1, x0, lsl #4
  405b60:	ldr	x19, [sp, #16]
  405b64:	ldp	x29, x30, [sp], #32
  405b68:	ret
  405b6c:	bl	401e80 <abort@plt>
  405b70:	stp	x29, x30, [sp, #-80]!
  405b74:	mov	x29, sp
  405b78:	stp	x21, x22, [sp, #32]
  405b7c:	stp	x23, x24, [sp, #48]
  405b80:	mov	x21, x0
  405b84:	ldr	x22, [x1]
  405b88:	ldr	x0, [x1, #8]
  405b8c:	cmp	x22, x0
  405b90:	b.cs	405cc4 <__fxstatat@plt+0x3b84>  // b.hs, b.nlast
  405b94:	stp	x19, x20, [sp, #16]
  405b98:	str	x25, [sp, #64]
  405b9c:	mov	x23, x1
  405ba0:	and	w24, w2, #0xff
  405ba4:	mov	x25, #0x10                  	// #16
  405ba8:	b	405c64 <__fxstatat@plt+0x3b24>
  405bac:	str	x20, [x0]
  405bb0:	ldr	x0, [x21, #24]
  405bb4:	add	x0, x0, #0x1
  405bb8:	str	x0, [x21, #24]
  405bbc:	str	xzr, [x2]
  405bc0:	ldr	x0, [x21, #72]
  405bc4:	str	x0, [x2, #8]
  405bc8:	str	x2, [x21, #72]
  405bcc:	cbz	x19, 405c00 <__fxstatat@plt+0x3ac0>
  405bd0:	ldr	x20, [x19]
  405bd4:	mov	x1, x20
  405bd8:	mov	x0, x21
  405bdc:	bl	405b2c <__fxstatat@plt+0x39ec>
  405be0:	mov	x2, x19
  405be4:	ldr	x19, [x19, #8]
  405be8:	ldr	x1, [x0]
  405bec:	cbz	x1, 405bac <__fxstatat@plt+0x3a6c>
  405bf0:	ldr	x1, [x0, #8]
  405bf4:	str	x1, [x2, #8]
  405bf8:	str	x2, [x0, #8]
  405bfc:	b	405bcc <__fxstatat@plt+0x3a8c>
  405c00:	ldr	x20, [x22]
  405c04:	str	xzr, [x22, #8]
  405c08:	cbnz	w24, 405c54 <__fxstatat@plt+0x3b14>
  405c0c:	mov	x1, x20
  405c10:	mov	x0, x21
  405c14:	bl	405b2c <__fxstatat@plt+0x39ec>
  405c18:	mov	x19, x0
  405c1c:	ldr	x0, [x0]
  405c20:	cbz	x0, 405c90 <__fxstatat@plt+0x3b50>
  405c24:	ldr	x0, [x21, #72]
  405c28:	cbz	x0, 405c78 <__fxstatat@plt+0x3b38>
  405c2c:	ldr	x1, [x0, #8]
  405c30:	str	x1, [x21, #72]
  405c34:	str	x20, [x0]
  405c38:	ldr	x1, [x19, #8]
  405c3c:	str	x1, [x0, #8]
  405c40:	str	x0, [x19, #8]
  405c44:	str	xzr, [x22]
  405c48:	ldr	x0, [x23, #24]
  405c4c:	sub	x0, x0, #0x1
  405c50:	str	x0, [x23, #24]
  405c54:	add	x22, x22, #0x10
  405c58:	ldr	x0, [x23, #8]
  405c5c:	cmp	x0, x22
  405c60:	b.ls	405ca4 <__fxstatat@plt+0x3b64>  // b.plast
  405c64:	ldr	x0, [x22]
  405c68:	cbz	x0, 405c54 <__fxstatat@plt+0x3b14>
  405c6c:	ldr	x19, [x22, #8]
  405c70:	cbnz	x19, 405bd0 <__fxstatat@plt+0x3a90>
  405c74:	b	405c00 <__fxstatat@plt+0x3ac0>
  405c78:	mov	x0, x25
  405c7c:	bl	401d50 <malloc@plt>
  405c80:	cbnz	x0, 405c34 <__fxstatat@plt+0x3af4>
  405c84:	ldp	x19, x20, [sp, #16]
  405c88:	ldr	x25, [sp, #64]
  405c8c:	b	405cb0 <__fxstatat@plt+0x3b70>
  405c90:	str	x20, [x19]
  405c94:	ldr	x0, [x21, #24]
  405c98:	add	x0, x0, #0x1
  405c9c:	str	x0, [x21, #24]
  405ca0:	b	405c44 <__fxstatat@plt+0x3b04>
  405ca4:	mov	w24, #0x1                   	// #1
  405ca8:	ldp	x19, x20, [sp, #16]
  405cac:	ldr	x25, [sp, #64]
  405cb0:	mov	w0, w24
  405cb4:	ldp	x21, x22, [sp, #32]
  405cb8:	ldp	x23, x24, [sp, #48]
  405cbc:	ldp	x29, x30, [sp], #80
  405cc0:	ret
  405cc4:	mov	w24, #0x1                   	// #1
  405cc8:	b	405cb0 <__fxstatat@plt+0x3b70>
  405ccc:	stp	x29, x30, [sp, #-64]!
  405cd0:	mov	x29, sp
  405cd4:	stp	x19, x20, [sp, #16]
  405cd8:	stp	x21, x22, [sp, #32]
  405cdc:	str	x23, [sp, #48]
  405ce0:	mov	x21, x0
  405ce4:	mov	x20, x1
  405ce8:	mov	x22, x2
  405cec:	and	w23, w3, #0xff
  405cf0:	bl	405b2c <__fxstatat@plt+0x39ec>
  405cf4:	mov	x19, x0
  405cf8:	str	x0, [x22]
  405cfc:	ldr	x0, [x0]
  405d00:	cbz	x0, 405d9c <__fxstatat@plt+0x3c5c>
  405d04:	cmp	x0, x20
  405d08:	b.eq	405d5c <__fxstatat@plt+0x3c1c>  // b.none
  405d0c:	ldr	x2, [x21, #56]
  405d10:	mov	x1, x0
  405d14:	mov	x0, x20
  405d18:	blr	x2
  405d1c:	and	w0, w0, #0xff
  405d20:	cbnz	w0, 405d5c <__fxstatat@plt+0x3c1c>
  405d24:	ldr	x0, [x19, #8]
  405d28:	cbz	x0, 405d9c <__fxstatat@plt+0x3c5c>
  405d2c:	ldr	x1, [x0]
  405d30:	cmp	x1, x20
  405d34:	b.eq	405d90 <__fxstatat@plt+0x3c50>  // b.none
  405d38:	ldr	x2, [x21, #56]
  405d3c:	mov	x0, x20
  405d40:	blr	x2
  405d44:	and	w0, w0, #0xff
  405d48:	cbnz	w0, 405d90 <__fxstatat@plt+0x3c50>
  405d4c:	ldr	x19, [x19, #8]
  405d50:	ldr	x0, [x19, #8]
  405d54:	cbnz	x0, 405d2c <__fxstatat@plt+0x3bec>
  405d58:	b	405d9c <__fxstatat@plt+0x3c5c>
  405d5c:	ldr	x0, [x19]
  405d60:	cbz	w23, 405d9c <__fxstatat@plt+0x3c5c>
  405d64:	ldr	x1, [x19, #8]
  405d68:	cbz	x1, 405d88 <__fxstatat@plt+0x3c48>
  405d6c:	ldp	x2, x3, [x1]
  405d70:	stp	x2, x3, [x19]
  405d74:	str	xzr, [x1]
  405d78:	ldr	x2, [x21, #72]
  405d7c:	str	x2, [x1, #8]
  405d80:	str	x1, [x21, #72]
  405d84:	b	405d9c <__fxstatat@plt+0x3c5c>
  405d88:	str	xzr, [x19]
  405d8c:	b	405d9c <__fxstatat@plt+0x3c5c>
  405d90:	ldr	x1, [x19, #8]
  405d94:	ldr	x0, [x1]
  405d98:	cbnz	w23, 405db0 <__fxstatat@plt+0x3c70>
  405d9c:	ldp	x19, x20, [sp, #16]
  405da0:	ldp	x21, x22, [sp, #32]
  405da4:	ldr	x23, [sp, #48]
  405da8:	ldp	x29, x30, [sp], #64
  405dac:	ret
  405db0:	ldr	x2, [x1, #8]
  405db4:	str	x2, [x19, #8]
  405db8:	str	xzr, [x1]
  405dbc:	ldr	x2, [x21, #72]
  405dc0:	str	x2, [x1, #8]
  405dc4:	str	x1, [x21, #72]
  405dc8:	b	405d9c <__fxstatat@plt+0x3c5c>
  405dcc:	ldr	x0, [x0, #16]
  405dd0:	ret
  405dd4:	ldr	x0, [x0, #24]
  405dd8:	ret
  405ddc:	ldr	x0, [x0, #32]
  405de0:	ret
  405de4:	ldr	x3, [x0]
  405de8:	ldr	x4, [x0, #8]
  405dec:	cmp	x3, x4
  405df0:	b.cs	405e38 <__fxstatat@plt+0x3cf8>  // b.hs, b.nlast
  405df4:	mov	x0, #0x0                   	// #0
  405df8:	b	405e14 <__fxstatat@plt+0x3cd4>
  405dfc:	mov	x2, #0x1                   	// #1
  405e00:	cmp	x0, x2
  405e04:	csel	x0, x0, x2, cs  // cs = hs, nlast
  405e08:	add	x3, x3, #0x10
  405e0c:	cmp	x3, x4
  405e10:	b.cs	405e3c <__fxstatat@plt+0x3cfc>  // b.hs, b.nlast
  405e14:	ldr	x1, [x3]
  405e18:	cbz	x1, 405e08 <__fxstatat@plt+0x3cc8>
  405e1c:	ldr	x1, [x3, #8]
  405e20:	cbz	x1, 405dfc <__fxstatat@plt+0x3cbc>
  405e24:	mov	x2, #0x1                   	// #1
  405e28:	add	x2, x2, #0x1
  405e2c:	ldr	x1, [x1, #8]
  405e30:	cbnz	x1, 405e28 <__fxstatat@plt+0x3ce8>
  405e34:	b	405e00 <__fxstatat@plt+0x3cc0>
  405e38:	mov	x0, #0x0                   	// #0
  405e3c:	ret
  405e40:	mov	x6, x0
  405e44:	ldr	x3, [x0]
  405e48:	ldr	x4, [x0, #8]
  405e4c:	cmp	x3, x4
  405e50:	b.cs	405e94 <__fxstatat@plt+0x3d54>  // b.hs, b.nlast
  405e54:	mov	x2, #0x0                   	// #0
  405e58:	mov	x5, #0x0                   	// #0
  405e5c:	b	405e6c <__fxstatat@plt+0x3d2c>
  405e60:	add	x3, x3, #0x10
  405e64:	cmp	x3, x4
  405e68:	b.cs	405e9c <__fxstatat@plt+0x3d5c>  // b.hs, b.nlast
  405e6c:	ldr	x1, [x3]
  405e70:	cbz	x1, 405e60 <__fxstatat@plt+0x3d20>
  405e74:	add	x5, x5, #0x1
  405e78:	add	x2, x2, #0x1
  405e7c:	ldr	x1, [x3, #8]
  405e80:	cbz	x1, 405e60 <__fxstatat@plt+0x3d20>
  405e84:	add	x2, x2, #0x1
  405e88:	ldr	x1, [x1, #8]
  405e8c:	cbnz	x1, 405e84 <__fxstatat@plt+0x3d44>
  405e90:	b	405e60 <__fxstatat@plt+0x3d20>
  405e94:	mov	x2, #0x0                   	// #0
  405e98:	mov	x5, #0x0                   	// #0
  405e9c:	ldr	x1, [x6, #24]
  405ea0:	mov	w0, #0x0                   	// #0
  405ea4:	cmp	x1, x5
  405ea8:	b.eq	405eb0 <__fxstatat@plt+0x3d70>  // b.none
  405eac:	ret
  405eb0:	ldr	x0, [x6, #32]
  405eb4:	cmp	x0, x2
  405eb8:	cset	w0, eq  // eq = none
  405ebc:	b	405eac <__fxstatat@plt+0x3d6c>
  405ec0:	stp	x29, x30, [sp, #-64]!
  405ec4:	mov	x29, sp
  405ec8:	stp	x19, x20, [sp, #16]
  405ecc:	stp	x21, x22, [sp, #32]
  405ed0:	str	x23, [sp, #48]
  405ed4:	mov	x20, x0
  405ed8:	mov	x19, x1
  405edc:	ldr	x21, [x0, #16]
  405ee0:	ldr	x23, [x0, #24]
  405ee4:	bl	405de4 <__fxstatat@plt+0x3ca4>
  405ee8:	mov	x22, x0
  405eec:	ldr	x3, [x20, #32]
  405ef0:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405ef4:	add	x2, x2, #0x488
  405ef8:	mov	w1, #0x1                   	// #1
  405efc:	mov	x0, x19
  405f00:	bl	401f10 <__fprintf_chk@plt>
  405f04:	mov	x3, x21
  405f08:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405f0c:	add	x2, x2, #0x4a0
  405f10:	mov	w1, #0x1                   	// #1
  405f14:	mov	x0, x19
  405f18:	bl	401f10 <__fprintf_chk@plt>
  405f1c:	ucvtf	d1, x23
  405f20:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  405f24:	fmov	d0, x0
  405f28:	fmul	d1, d1, d0
  405f2c:	ucvtf	d0, x21
  405f30:	fdiv	d0, d1, d0
  405f34:	mov	x3, x23
  405f38:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405f3c:	add	x2, x2, #0x4b8
  405f40:	mov	w1, #0x1                   	// #1
  405f44:	mov	x0, x19
  405f48:	bl	401f10 <__fprintf_chk@plt>
  405f4c:	mov	x3, x22
  405f50:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405f54:	add	x2, x2, #0x4e0
  405f58:	mov	w1, #0x1                   	// #1
  405f5c:	mov	x0, x19
  405f60:	bl	401f10 <__fprintf_chk@plt>
  405f64:	ldp	x19, x20, [sp, #16]
  405f68:	ldp	x21, x22, [sp, #32]
  405f6c:	ldr	x23, [sp, #48]
  405f70:	ldp	x29, x30, [sp], #64
  405f74:	ret
  405f78:	stp	x29, x30, [sp, #-48]!
  405f7c:	mov	x29, sp
  405f80:	stp	x19, x20, [sp, #16]
  405f84:	str	x21, [sp, #32]
  405f88:	mov	x21, x0
  405f8c:	mov	x20, x1
  405f90:	bl	405b2c <__fxstatat@plt+0x39ec>
  405f94:	mov	x19, x0
  405f98:	ldr	x0, [x0]
  405f9c:	cbz	x0, 405fe4 <__fxstatat@plt+0x3ea4>
  405fa0:	ldr	x1, [x19]
  405fa4:	cmp	x1, x20
  405fa8:	b.eq	405fcc <__fxstatat@plt+0x3e8c>  // b.none
  405fac:	ldr	x2, [x21, #56]
  405fb0:	mov	x0, x20
  405fb4:	blr	x2
  405fb8:	and	w0, w0, #0xff
  405fbc:	cbnz	w0, 405fcc <__fxstatat@plt+0x3e8c>
  405fc0:	ldr	x19, [x19, #8]
  405fc4:	cbnz	x19, 405fa0 <__fxstatat@plt+0x3e60>
  405fc8:	b	405fd0 <__fxstatat@plt+0x3e90>
  405fcc:	ldr	x19, [x19]
  405fd0:	mov	x0, x19
  405fd4:	ldp	x19, x20, [sp, #16]
  405fd8:	ldr	x21, [sp, #32]
  405fdc:	ldp	x29, x30, [sp], #48
  405fe0:	ret
  405fe4:	mov	x19, x0
  405fe8:	b	405fd0 <__fxstatat@plt+0x3e90>
  405fec:	ldr	x1, [x0, #32]
  405ff0:	cbz	x1, 406024 <__fxstatat@plt+0x3ee4>
  405ff4:	ldr	x1, [x0]
  405ff8:	ldr	x2, [x0, #8]
  405ffc:	cmp	x1, x2
  406000:	b.cs	406018 <__fxstatat@plt+0x3ed8>  // b.hs, b.nlast
  406004:	ldr	x0, [x1]
  406008:	cbnz	x0, 406028 <__fxstatat@plt+0x3ee8>
  40600c:	add	x1, x1, #0x10
  406010:	cmp	x1, x2
  406014:	b.cc	406004 <__fxstatat@plt+0x3ec4>  // b.lo, b.ul, b.last
  406018:	stp	x29, x30, [sp, #-16]!
  40601c:	mov	x29, sp
  406020:	bl	401e80 <abort@plt>
  406024:	mov	x0, #0x0                   	// #0
  406028:	ret
  40602c:	stp	x29, x30, [sp, #-32]!
  406030:	mov	x29, sp
  406034:	stp	x19, x20, [sp, #16]
  406038:	mov	x20, x0
  40603c:	mov	x19, x1
  406040:	bl	405b2c <__fxstatat@plt+0x39ec>
  406044:	mov	x3, x0
  406048:	mov	x2, x0
  40604c:	b	406060 <__fxstatat@plt+0x3f20>
  406050:	ldr	x0, [x1]
  406054:	b	406094 <__fxstatat@plt+0x3f54>
  406058:	ldr	x2, [x2, #8]
  40605c:	cbz	x2, 406074 <__fxstatat@plt+0x3f34>
  406060:	ldr	x4, [x2]
  406064:	cmp	x4, x19
  406068:	b.ne	406058 <__fxstatat@plt+0x3f18>  // b.any
  40606c:	ldr	x1, [x2, #8]
  406070:	cbnz	x1, 406050 <__fxstatat@plt+0x3f10>
  406074:	ldr	x1, [x20, #8]
  406078:	add	x3, x3, #0x10
  40607c:	cmp	x1, x3
  406080:	b.ls	406090 <__fxstatat@plt+0x3f50>  // b.plast
  406084:	ldr	x0, [x3]
  406088:	cbz	x0, 406078 <__fxstatat@plt+0x3f38>
  40608c:	b	406094 <__fxstatat@plt+0x3f54>
  406090:	mov	x0, #0x0                   	// #0
  406094:	ldp	x19, x20, [sp, #16]
  406098:	ldp	x29, x30, [sp], #32
  40609c:	ret
  4060a0:	mov	x6, x0
  4060a4:	ldr	x5, [x0]
  4060a8:	ldr	x0, [x0, #8]
  4060ac:	cmp	x5, x0
  4060b0:	b.cs	406104 <__fxstatat@plt+0x3fc4>  // b.hs, b.nlast
  4060b4:	mov	x0, #0x0                   	// #0
  4060b8:	sub	x4, x1, #0x8
  4060bc:	b	4060d0 <__fxstatat@plt+0x3f90>
  4060c0:	add	x5, x5, #0x10
  4060c4:	ldr	x1, [x6, #8]
  4060c8:	cmp	x1, x5
  4060cc:	b.ls	406100 <__fxstatat@plt+0x3fc0>  // b.plast
  4060d0:	ldr	x1, [x5]
  4060d4:	cbz	x1, 4060c0 <__fxstatat@plt+0x3f80>
  4060d8:	cmp	x2, x0
  4060dc:	b.ls	406100 <__fxstatat@plt+0x3fc0>  // b.plast
  4060e0:	mov	x1, x5
  4060e4:	add	x0, x0, #0x1
  4060e8:	ldr	x3, [x1]
  4060ec:	str	x3, [x4, x0, lsl #3]
  4060f0:	ldr	x1, [x1, #8]
  4060f4:	cbz	x1, 4060c0 <__fxstatat@plt+0x3f80>
  4060f8:	cmp	x2, x0
  4060fc:	b.ne	4060e4 <__fxstatat@plt+0x3fa4>  // b.any
  406100:	ret
  406104:	mov	x0, #0x0                   	// #0
  406108:	b	406100 <__fxstatat@plt+0x3fc0>
  40610c:	stp	x29, x30, [sp, #-64]!
  406110:	mov	x29, sp
  406114:	stp	x19, x20, [sp, #16]
  406118:	stp	x23, x24, [sp, #48]
  40611c:	mov	x24, x0
  406120:	ldr	x23, [x0]
  406124:	ldr	x0, [x0, #8]
  406128:	cmp	x23, x0
  40612c:	b.cs	40618c <__fxstatat@plt+0x404c>  // b.hs, b.nlast
  406130:	stp	x21, x22, [sp, #32]
  406134:	mov	x21, x1
  406138:	mov	x22, x2
  40613c:	mov	x20, #0x0                   	// #0
  406140:	b	406154 <__fxstatat@plt+0x4014>
  406144:	add	x23, x23, #0x10
  406148:	ldr	x0, [x24, #8]
  40614c:	cmp	x0, x23
  406150:	b.ls	406184 <__fxstatat@plt+0x4044>  // b.plast
  406154:	ldr	x0, [x23]
  406158:	cbz	x0, 406144 <__fxstatat@plt+0x4004>
  40615c:	mov	x19, x23
  406160:	mov	x1, x22
  406164:	ldr	x0, [x19]
  406168:	blr	x21
  40616c:	and	w0, w0, #0xff
  406170:	cbz	w0, 406194 <__fxstatat@plt+0x4054>
  406174:	add	x20, x20, #0x1
  406178:	ldr	x19, [x19, #8]
  40617c:	cbnz	x19, 406160 <__fxstatat@plt+0x4020>
  406180:	b	406144 <__fxstatat@plt+0x4004>
  406184:	ldp	x21, x22, [sp, #32]
  406188:	b	406198 <__fxstatat@plt+0x4058>
  40618c:	mov	x20, #0x0                   	// #0
  406190:	b	406198 <__fxstatat@plt+0x4058>
  406194:	ldp	x21, x22, [sp, #32]
  406198:	mov	x0, x20
  40619c:	ldp	x19, x20, [sp, #16]
  4061a0:	ldp	x23, x24, [sp, #48]
  4061a4:	ldp	x29, x30, [sp], #64
  4061a8:	ret
  4061ac:	mov	x4, x0
  4061b0:	ldrb	w2, [x0]
  4061b4:	cbz	w2, 4061dc <__fxstatat@plt+0x409c>
  4061b8:	mov	x0, #0x0                   	// #0
  4061bc:	lsl	x3, x0, #5
  4061c0:	sub	x0, x3, x0
  4061c4:	add	x2, x0, w2, uxtb
  4061c8:	udiv	x0, x2, x1
  4061cc:	msub	x0, x0, x1, x2
  4061d0:	ldrb	w2, [x4, #1]!
  4061d4:	cbnz	w2, 4061bc <__fxstatat@plt+0x407c>
  4061d8:	ret
  4061dc:	mov	x0, #0x0                   	// #0
  4061e0:	b	4061d8 <__fxstatat@plt+0x4098>
  4061e4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4061e8:	add	x1, x1, #0x4f8
  4061ec:	ldp	x2, x3, [x1]
  4061f0:	stp	x2, x3, [x0]
  4061f4:	ldr	w1, [x1, #16]
  4061f8:	str	w1, [x0, #16]
  4061fc:	ret
  406200:	stp	x29, x30, [sp, #-64]!
  406204:	mov	x29, sp
  406208:	stp	x19, x20, [sp, #16]
  40620c:	stp	x21, x22, [sp, #32]
  406210:	stp	x23, x24, [sp, #48]
  406214:	mov	x24, x0
  406218:	mov	x20, x1
  40621c:	mov	x23, x4
  406220:	adrp	x1, 405000 <__fxstatat@plt+0x2ec0>
  406224:	add	x1, x1, #0x974
  406228:	cmp	x2, #0x0
  40622c:	csel	x22, x1, x2, eq  // eq = none
  406230:	adrp	x1, 405000 <__fxstatat@plt+0x2ec0>
  406234:	add	x1, x1, #0x984
  406238:	cmp	x3, #0x0
  40623c:	csel	x21, x1, x3, eq  // eq = none
  406240:	mov	x0, #0x50                  	// #80
  406244:	bl	401d50 <malloc@plt>
  406248:	mov	x19, x0
  40624c:	cbz	x0, 4062bc <__fxstatat@plt+0x417c>
  406250:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406254:	add	x0, x0, #0x4f8
  406258:	cmp	x20, #0x0
  40625c:	csel	x20, x0, x20, eq  // eq = none
  406260:	str	x20, [x19, #40]
  406264:	mov	x0, x19
  406268:	bl	405990 <__fxstatat@plt+0x3850>
  40626c:	and	w0, w0, #0xff
  406270:	cbz	w0, 4062d4 <__fxstatat@plt+0x4194>
  406274:	mov	x1, x20
  406278:	mov	x0, x24
  40627c:	bl	405a4c <__fxstatat@plt+0x390c>
  406280:	mov	x20, x0
  406284:	str	x0, [x19, #16]
  406288:	cbz	x0, 4062d4 <__fxstatat@plt+0x4194>
  40628c:	mov	x1, #0x10                  	// #16
  406290:	bl	401e00 <calloc@plt>
  406294:	str	x0, [x19]
  406298:	cbz	x0, 4062d4 <__fxstatat@plt+0x4194>
  40629c:	add	x20, x0, x20, lsl #4
  4062a0:	str	x20, [x19, #8]
  4062a4:	str	xzr, [x19, #24]
  4062a8:	str	xzr, [x19, #32]
  4062ac:	str	x22, [x19, #48]
  4062b0:	str	x21, [x19, #56]
  4062b4:	str	x23, [x19, #64]
  4062b8:	str	xzr, [x19, #72]
  4062bc:	mov	x0, x19
  4062c0:	ldp	x19, x20, [sp, #16]
  4062c4:	ldp	x21, x22, [sp, #32]
  4062c8:	ldp	x23, x24, [sp, #48]
  4062cc:	ldp	x29, x30, [sp], #64
  4062d0:	ret
  4062d4:	mov	x0, x19
  4062d8:	bl	401f60 <free@plt>
  4062dc:	mov	x19, #0x0                   	// #0
  4062e0:	b	4062bc <__fxstatat@plt+0x417c>
  4062e4:	stp	x29, x30, [sp, #-48]!
  4062e8:	mov	x29, sp
  4062ec:	stp	x19, x20, [sp, #16]
  4062f0:	str	x21, [sp, #32]
  4062f4:	mov	x20, x0
  4062f8:	ldr	x21, [x0]
  4062fc:	ldr	x0, [x0, #8]
  406300:	cmp	x21, x0
  406304:	b.cc	406378 <__fxstatat@plt+0x4238>  // b.lo, b.ul, b.last
  406308:	str	xzr, [x20, #24]
  40630c:	str	xzr, [x20, #32]
  406310:	ldp	x19, x20, [sp, #16]
  406314:	ldr	x21, [sp, #32]
  406318:	ldp	x29, x30, [sp], #48
  40631c:	ret
  406320:	str	xzr, [x19]
  406324:	ldr	x0, [x19, #8]
  406328:	ldr	x1, [x20, #72]
  40632c:	str	x1, [x19, #8]
  406330:	str	x19, [x20, #72]
  406334:	cbz	x0, 406350 <__fxstatat@plt+0x4210>
  406338:	mov	x19, x0
  40633c:	ldr	x1, [x20, #64]
  406340:	cbz	x1, 406320 <__fxstatat@plt+0x41e0>
  406344:	ldr	x0, [x19]
  406348:	blr	x1
  40634c:	b	406320 <__fxstatat@plt+0x41e0>
  406350:	ldr	x1, [x20, #64]
  406354:	cbz	x1, 406360 <__fxstatat@plt+0x4220>
  406358:	ldr	x0, [x21]
  40635c:	blr	x1
  406360:	str	xzr, [x21]
  406364:	str	xzr, [x21, #8]
  406368:	add	x21, x21, #0x10
  40636c:	ldr	x0, [x20, #8]
  406370:	cmp	x0, x21
  406374:	b.ls	406308 <__fxstatat@plt+0x41c8>  // b.plast
  406378:	ldr	x0, [x21]
  40637c:	cbz	x0, 406368 <__fxstatat@plt+0x4228>
  406380:	ldr	x19, [x21, #8]
  406384:	cbnz	x19, 40633c <__fxstatat@plt+0x41fc>
  406388:	b	406350 <__fxstatat@plt+0x4210>
  40638c:	stp	x29, x30, [sp, #-48]!
  406390:	mov	x29, sp
  406394:	stp	x19, x20, [sp, #16]
  406398:	str	x21, [sp, #32]
  40639c:	mov	x21, x0
  4063a0:	ldr	x0, [x0, #64]
  4063a4:	cbz	x0, 4063f8 <__fxstatat@plt+0x42b8>
  4063a8:	ldr	x0, [x21, #32]
  4063ac:	cbz	x0, 4063f8 <__fxstatat@plt+0x42b8>
  4063b0:	ldr	x20, [x21]
  4063b4:	ldr	x0, [x21, #8]
  4063b8:	cmp	x20, x0
  4063bc:	b.cc	4063d4 <__fxstatat@plt+0x4294>  // b.lo, b.ul, b.last
  4063c0:	b	406408 <__fxstatat@plt+0x42c8>
  4063c4:	add	x20, x20, #0x10
  4063c8:	ldr	x0, [x21, #8]
  4063cc:	cmp	x0, x20
  4063d0:	b.ls	4063f8 <__fxstatat@plt+0x42b8>  // b.plast
  4063d4:	ldr	x0, [x20]
  4063d8:	cbz	x0, 4063c4 <__fxstatat@plt+0x4284>
  4063dc:	mov	x19, x20
  4063e0:	ldr	x1, [x21, #64]
  4063e4:	ldr	x0, [x19]
  4063e8:	blr	x1
  4063ec:	ldr	x19, [x19, #8]
  4063f0:	cbnz	x19, 4063e0 <__fxstatat@plt+0x42a0>
  4063f4:	b	4063c4 <__fxstatat@plt+0x4284>
  4063f8:	ldr	x20, [x21]
  4063fc:	ldr	x0, [x21, #8]
  406400:	cmp	x20, x0
  406404:	b.cc	406450 <__fxstatat@plt+0x4310>  // b.lo, b.ul, b.last
  406408:	ldr	x19, [x21, #72]
  40640c:	cbz	x19, 406420 <__fxstatat@plt+0x42e0>
  406410:	mov	x0, x19
  406414:	ldr	x19, [x19, #8]
  406418:	bl	401f60 <free@plt>
  40641c:	cbnz	x19, 406410 <__fxstatat@plt+0x42d0>
  406420:	ldr	x0, [x21]
  406424:	bl	401f60 <free@plt>
  406428:	mov	x0, x21
  40642c:	bl	401f60 <free@plt>
  406430:	ldp	x19, x20, [sp, #16]
  406434:	ldr	x21, [sp, #32]
  406438:	ldp	x29, x30, [sp], #48
  40643c:	ret
  406440:	add	x20, x20, #0x10
  406444:	ldr	x0, [x21, #8]
  406448:	cmp	x0, x20
  40644c:	b.ls	406408 <__fxstatat@plt+0x42c8>  // b.plast
  406450:	ldr	x19, [x20, #8]
  406454:	cbz	x19, 406440 <__fxstatat@plt+0x4300>
  406458:	mov	x0, x19
  40645c:	ldr	x19, [x19, #8]
  406460:	bl	401f60 <free@plt>
  406464:	cbnz	x19, 406458 <__fxstatat@plt+0x4318>
  406468:	b	406440 <__fxstatat@plt+0x4300>
  40646c:	stp	x29, x30, [sp, #-128]!
  406470:	mov	x29, sp
  406474:	stp	x19, x20, [sp, #16]
  406478:	str	x21, [sp, #32]
  40647c:	mov	x19, x0
  406480:	mov	x0, x1
  406484:	ldr	x21, [x19, #40]
  406488:	mov	x1, x21
  40648c:	bl	405a4c <__fxstatat@plt+0x390c>
  406490:	cbz	x0, 406584 <__fxstatat@plt+0x4444>
  406494:	mov	x20, x0
  406498:	ldr	x0, [x19, #16]
  40649c:	cmp	x0, x20
  4064a0:	b.eq	40659c <__fxstatat@plt+0x445c>  // b.none
  4064a4:	mov	x1, #0x10                  	// #16
  4064a8:	mov	x0, x20
  4064ac:	bl	401e00 <calloc@plt>
  4064b0:	str	x0, [sp, #48]
  4064b4:	cbz	x0, 4065a4 <__fxstatat@plt+0x4464>
  4064b8:	str	x20, [sp, #64]
  4064bc:	add	x20, x0, x20, lsl #4
  4064c0:	str	x20, [sp, #56]
  4064c4:	str	xzr, [sp, #72]
  4064c8:	str	xzr, [sp, #80]
  4064cc:	str	x21, [sp, #88]
  4064d0:	ldr	x0, [x19, #48]
  4064d4:	str	x0, [sp, #96]
  4064d8:	ldr	x0, [x19, #56]
  4064dc:	str	x0, [sp, #104]
  4064e0:	ldr	x0, [x19, #64]
  4064e4:	str	x0, [sp, #112]
  4064e8:	ldr	x0, [x19, #72]
  4064ec:	str	x0, [sp, #120]
  4064f0:	mov	w2, #0x0                   	// #0
  4064f4:	mov	x1, x19
  4064f8:	add	x0, sp, #0x30
  4064fc:	bl	405b70 <__fxstatat@plt+0x3a30>
  406500:	ands	w20, w0, #0xff
  406504:	b.ne	40654c <__fxstatat@plt+0x440c>  // b.any
  406508:	ldr	x0, [sp, #120]
  40650c:	str	x0, [x19, #72]
  406510:	mov	w2, #0x1                   	// #1
  406514:	add	x1, sp, #0x30
  406518:	mov	x0, x19
  40651c:	bl	405b70 <__fxstatat@plt+0x3a30>
  406520:	and	w0, w0, #0xff
  406524:	cbz	w0, 406580 <__fxstatat@plt+0x4440>
  406528:	mov	w2, #0x0                   	// #0
  40652c:	add	x1, sp, #0x30
  406530:	mov	x0, x19
  406534:	bl	405b70 <__fxstatat@plt+0x3a30>
  406538:	and	w0, w0, #0xff
  40653c:	cbz	w0, 406580 <__fxstatat@plt+0x4440>
  406540:	ldr	x0, [sp, #48]
  406544:	bl	401f60 <free@plt>
  406548:	b	406588 <__fxstatat@plt+0x4448>
  40654c:	ldr	x0, [x19]
  406550:	bl	401f60 <free@plt>
  406554:	ldr	x0, [sp, #48]
  406558:	str	x0, [x19]
  40655c:	ldr	x0, [sp, #56]
  406560:	str	x0, [x19, #8]
  406564:	ldr	x0, [sp, #64]
  406568:	str	x0, [x19, #16]
  40656c:	ldr	x0, [sp, #72]
  406570:	str	x0, [x19, #24]
  406574:	ldr	x0, [sp, #120]
  406578:	str	x0, [x19, #72]
  40657c:	b	406588 <__fxstatat@plt+0x4448>
  406580:	bl	401e80 <abort@plt>
  406584:	mov	w20, #0x0                   	// #0
  406588:	mov	w0, w20
  40658c:	ldp	x19, x20, [sp, #16]
  406590:	ldr	x21, [sp, #32]
  406594:	ldp	x29, x30, [sp], #128
  406598:	ret
  40659c:	mov	w20, #0x1                   	// #1
  4065a0:	b	406588 <__fxstatat@plt+0x4448>
  4065a4:	mov	w20, #0x0                   	// #0
  4065a8:	b	406588 <__fxstatat@plt+0x4448>
  4065ac:	stp	x29, x30, [sp, #-64]!
  4065b0:	mov	x29, sp
  4065b4:	stp	x19, x20, [sp, #16]
  4065b8:	str	x21, [sp, #32]
  4065bc:	cbz	x1, 4065fc <__fxstatat@plt+0x44bc>
  4065c0:	mov	x19, x0
  4065c4:	mov	x20, x1
  4065c8:	mov	x21, x2
  4065cc:	mov	w3, #0x0                   	// #0
  4065d0:	add	x2, sp, #0x38
  4065d4:	bl	405ccc <__fxstatat@plt+0x3b8c>
  4065d8:	mov	x1, x0
  4065dc:	cbz	x0, 406600 <__fxstatat@plt+0x44c0>
  4065e0:	mov	w0, #0x0                   	// #0
  4065e4:	cbz	x21, 4065ec <__fxstatat@plt+0x44ac>
  4065e8:	str	x1, [x21]
  4065ec:	ldp	x19, x20, [sp, #16]
  4065f0:	ldr	x21, [sp, #32]
  4065f4:	ldp	x29, x30, [sp], #64
  4065f8:	ret
  4065fc:	bl	401e80 <abort@plt>
  406600:	ldr	x0, [x19, #24]
  406604:	ucvtf	s1, x0
  406608:	ldr	x1, [x19, #40]
  40660c:	ldr	x0, [x19, #16]
  406610:	ucvtf	s0, x0
  406614:	ldr	s2, [x1, #8]
  406618:	fmul	s0, s0, s2
  40661c:	fcmpe	s1, s0
  406620:	b.gt	406668 <__fxstatat@plt+0x4528>
  406624:	ldr	x0, [sp, #56]
  406628:	ldr	x1, [x0]
  40662c:	cbz	x1, 406714 <__fxstatat@plt+0x45d4>
  406630:	ldr	x1, [x19, #72]
  406634:	cbz	x1, 4066fc <__fxstatat@plt+0x45bc>
  406638:	ldr	x0, [x1, #8]
  40663c:	str	x0, [x19, #72]
  406640:	str	x20, [x1]
  406644:	ldr	x0, [sp, #56]
  406648:	ldr	x2, [x0, #8]
  40664c:	str	x2, [x1, #8]
  406650:	str	x1, [x0, #8]
  406654:	ldr	x0, [x19, #32]
  406658:	add	x0, x0, #0x1
  40665c:	str	x0, [x19, #32]
  406660:	mov	w0, #0x1                   	// #1
  406664:	b	4065ec <__fxstatat@plt+0x44ac>
  406668:	mov	x0, x19
  40666c:	bl	405990 <__fxstatat@plt+0x3850>
  406670:	ldr	x1, [x19, #40]
  406674:	ldr	s2, [x1, #8]
  406678:	ldr	x0, [x19, #16]
  40667c:	ucvtf	s0, x0
  406680:	ldr	x0, [x19, #24]
  406684:	ucvtf	s1, x0
  406688:	fmul	s3, s2, s0
  40668c:	fcmpe	s1, s3
  406690:	b.le	406624 <__fxstatat@plt+0x44e4>
  406694:	ldrb	w0, [x1, #16]
  406698:	cbz	w0, 4066ec <__fxstatat@plt+0x45ac>
  40669c:	ldr	s1, [x1, #12]
  4066a0:	fmul	s0, s0, s1
  4066a4:	mov	w0, #0x5f800000            	// #1602224128
  4066a8:	fmov	s1, w0
  4066ac:	mov	w0, #0xffffffff            	// #-1
  4066b0:	fcmpe	s0, s1
  4066b4:	b.ge	4065ec <__fxstatat@plt+0x44ac>  // b.tcont
  4066b8:	fcvtzu	x1, s0
  4066bc:	mov	x0, x19
  4066c0:	bl	40646c <__fxstatat@plt+0x432c>
  4066c4:	and	w1, w0, #0xff
  4066c8:	mov	w0, #0xffffffff            	// #-1
  4066cc:	cbz	w1, 4065ec <__fxstatat@plt+0x44ac>
  4066d0:	mov	w3, #0x0                   	// #0
  4066d4:	add	x2, sp, #0x38
  4066d8:	mov	x1, x20
  4066dc:	mov	x0, x19
  4066e0:	bl	405ccc <__fxstatat@plt+0x3b8c>
  4066e4:	cbz	x0, 406624 <__fxstatat@plt+0x44e4>
  4066e8:	bl	401e80 <abort@plt>
  4066ec:	ldr	s1, [x1, #12]
  4066f0:	fmul	s0, s0, s1
  4066f4:	fmul	s0, s0, s2
  4066f8:	b	4066a4 <__fxstatat@plt+0x4564>
  4066fc:	mov	x0, #0x10                  	// #16
  406700:	bl	401d50 <malloc@plt>
  406704:	mov	x1, x0
  406708:	mov	w0, #0xffffffff            	// #-1
  40670c:	cbz	x1, 4065ec <__fxstatat@plt+0x44ac>
  406710:	b	406640 <__fxstatat@plt+0x4500>
  406714:	str	x20, [x0]
  406718:	ldr	x0, [x19, #32]
  40671c:	add	x0, x0, #0x1
  406720:	str	x0, [x19, #32]
  406724:	ldr	x0, [x19, #24]
  406728:	add	x0, x0, #0x1
  40672c:	str	x0, [x19, #24]
  406730:	mov	w0, #0x1                   	// #1
  406734:	b	4065ec <__fxstatat@plt+0x44ac>
  406738:	stp	x29, x30, [sp, #-48]!
  40673c:	mov	x29, sp
  406740:	str	x19, [sp, #16]
  406744:	mov	x19, x1
  406748:	add	x2, sp, #0x28
  40674c:	bl	4065ac <__fxstatat@plt+0x446c>
  406750:	cmn	w0, #0x1
  406754:	b.eq	406770 <__fxstatat@plt+0x4630>  // b.none
  406758:	cmp	w0, #0x0
  40675c:	ldr	x0, [sp, #40]
  406760:	csel	x0, x0, x19, eq  // eq = none
  406764:	ldr	x19, [sp, #16]
  406768:	ldp	x29, x30, [sp], #48
  40676c:	ret
  406770:	mov	x0, #0x0                   	// #0
  406774:	b	406764 <__fxstatat@plt+0x4624>
  406778:	stp	x29, x30, [sp, #-64]!
  40677c:	mov	x29, sp
  406780:	stp	x19, x20, [sp, #16]
  406784:	mov	x19, x0
  406788:	mov	w3, #0x1                   	// #1
  40678c:	add	x2, sp, #0x38
  406790:	bl	405ccc <__fxstatat@plt+0x3b8c>
  406794:	mov	x20, x0
  406798:	cbz	x0, 4067b4 <__fxstatat@plt+0x4674>
  40679c:	ldr	x0, [x19, #32]
  4067a0:	sub	x0, x0, #0x1
  4067a4:	str	x0, [x19, #32]
  4067a8:	ldr	x0, [sp, #56]
  4067ac:	ldr	x0, [x0]
  4067b0:	cbz	x0, 4067c4 <__fxstatat@plt+0x4684>
  4067b4:	mov	x0, x20
  4067b8:	ldp	x19, x20, [sp, #16]
  4067bc:	ldp	x29, x30, [sp], #64
  4067c0:	ret
  4067c4:	ldr	x0, [x19, #24]
  4067c8:	sub	x0, x0, #0x1
  4067cc:	str	x0, [x19, #24]
  4067d0:	ucvtf	s0, x0
  4067d4:	ldr	x1, [x19, #40]
  4067d8:	ldr	x0, [x19, #16]
  4067dc:	ucvtf	s1, x0
  4067e0:	ldr	s2, [x1]
  4067e4:	fmul	s1, s1, s2
  4067e8:	fcmpe	s0, s1
  4067ec:	b.pl	4067b4 <__fxstatat@plt+0x4674>  // b.nfrst
  4067f0:	mov	x0, x19
  4067f4:	bl	405990 <__fxstatat@plt+0x3850>
  4067f8:	ldr	x1, [x19, #40]
  4067fc:	ldr	x0, [x19, #16]
  406800:	ucvtf	s0, x0
  406804:	ldr	x0, [x19, #24]
  406808:	ucvtf	s2, x0
  40680c:	ldr	s1, [x1]
  406810:	fmul	s1, s0, s1
  406814:	fcmpe	s2, s1
  406818:	b.pl	4067b4 <__fxstatat@plt+0x4674>  // b.nfrst
  40681c:	ldrb	w0, [x1, #16]
  406820:	cbz	w0, 406868 <__fxstatat@plt+0x4728>
  406824:	ldr	s1, [x1, #4]
  406828:	fmul	s0, s0, s1
  40682c:	fcvtzu	x1, s0
  406830:	mov	x0, x19
  406834:	bl	40646c <__fxstatat@plt+0x432c>
  406838:	and	w0, w0, #0xff
  40683c:	cbnz	w0, 4067b4 <__fxstatat@plt+0x4674>
  406840:	str	x21, [sp, #32]
  406844:	ldr	x21, [x19, #72]
  406848:	cbz	x21, 40685c <__fxstatat@plt+0x471c>
  40684c:	mov	x0, x21
  406850:	ldr	x21, [x21, #8]
  406854:	bl	401f60 <free@plt>
  406858:	cbnz	x21, 40684c <__fxstatat@plt+0x470c>
  40685c:	str	xzr, [x19, #72]
  406860:	ldr	x21, [sp, #32]
  406864:	b	4067b4 <__fxstatat@plt+0x4674>
  406868:	ldr	s1, [x1, #4]
  40686c:	fmul	s0, s0, s1
  406870:	ldr	s1, [x1, #8]
  406874:	fmul	s0, s0, s1
  406878:	fcvtzu	x1, s0
  40687c:	b	406830 <__fxstatat@plt+0x46f0>
  406880:	stp	x29, x30, [sp, #-32]!
  406884:	mov	x29, sp
  406888:	stp	x19, x20, [sp, #16]
  40688c:	mov	x20, x0
  406890:	mov	x19, x1
  406894:	ldr	x0, [x0]
  406898:	bl	40b60c <__fxstatat@plt+0x94cc>
  40689c:	ldr	x1, [x20, #8]
  4068a0:	eor	x0, x0, x1
  4068a4:	udiv	x1, x0, x19
  4068a8:	msub	x0, x1, x19, x0
  4068ac:	ldp	x19, x20, [sp, #16]
  4068b0:	ldp	x29, x30, [sp], #32
  4068b4:	ret
  4068b8:	ldr	x0, [x0, #8]
  4068bc:	udiv	x2, x0, x1
  4068c0:	msub	x0, x2, x1, x0
  4068c4:	ret
  4068c8:	ldr	x3, [x0, #8]
  4068cc:	ldr	x2, [x1, #8]
  4068d0:	cmp	x3, x2
  4068d4:	b.eq	4068e4 <__fxstatat@plt+0x47a4>  // b.none
  4068d8:	mov	w2, #0x0                   	// #0
  4068dc:	and	w0, w2, #0x1
  4068e0:	ret
  4068e4:	ldr	x4, [x0, #16]
  4068e8:	ldr	x3, [x1, #16]
  4068ec:	mov	w2, #0x0                   	// #0
  4068f0:	cmp	x4, x3
  4068f4:	b.ne	4068dc <__fxstatat@plt+0x479c>  // b.any
  4068f8:	stp	x29, x30, [sp, #-16]!
  4068fc:	mov	x29, sp
  406900:	ldr	x1, [x1]
  406904:	ldr	x0, [x0]
  406908:	bl	4094f0 <__fxstatat@plt+0x73b0>
  40690c:	and	w2, w0, #0xff
  406910:	and	w0, w2, #0x1
  406914:	ldp	x29, x30, [sp], #16
  406918:	ret
  40691c:	mov	x2, x0
  406920:	ldr	x3, [x0, #8]
  406924:	ldr	x0, [x1, #8]
  406928:	cmp	x3, x0
  40692c:	b.eq	406938 <__fxstatat@plt+0x47f8>  // b.none
  406930:	mov	w0, #0x0                   	// #0
  406934:	ret
  406938:	ldr	x4, [x2, #16]
  40693c:	ldr	x3, [x1, #16]
  406940:	mov	w0, #0x0                   	// #0
  406944:	cmp	x4, x3
  406948:	b.eq	406950 <__fxstatat@plt+0x4810>  // b.none
  40694c:	ret
  406950:	stp	x29, x30, [sp, #-16]!
  406954:	mov	x29, sp
  406958:	ldr	x1, [x1]
  40695c:	ldr	x0, [x2]
  406960:	bl	401f20 <strcmp@plt>
  406964:	cmp	w0, #0x0
  406968:	cset	w0, eq  // eq = none
  40696c:	ldp	x29, x30, [sp], #16
  406970:	ret
  406974:	stp	x29, x30, [sp, #-32]!
  406978:	mov	x29, sp
  40697c:	str	x19, [sp, #16]
  406980:	mov	x19, x0
  406984:	ldr	x0, [x0]
  406988:	bl	401f60 <free@plt>
  40698c:	mov	x0, x19
  406990:	bl	401f60 <free@plt>
  406994:	ldr	x19, [sp, #16]
  406998:	ldp	x29, x30, [sp], #32
  40699c:	ret
  4069a0:	stp	x29, x30, [sp, #-48]!
  4069a4:	mov	x29, sp
  4069a8:	str	q0, [sp, #32]
  4069ac:	cmp	w0, #0x1
  4069b0:	b.eq	406a14 <__fxstatat@plt+0x48d4>  // b.none
  4069b4:	stp	x19, x20, [sp, #16]
  4069b8:	mov	w19, w0
  4069bc:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4069c0:	add	x0, x0, #0x560
  4069c4:	ldr	q1, [x0]
  4069c8:	bl	40c578 <__fxstatat@plt+0xa438>
  4069cc:	tbz	w0, #31, 406a10 <__fxstatat@plt+0x48d0>
  4069d0:	ldr	q0, [sp, #32]
  4069d4:	bl	40cea4 <__fxstatat@plt+0xad64>
  4069d8:	mov	x20, x0
  4069dc:	mov	w0, #0x0                   	// #0
  4069e0:	cbnz	w19, 4069fc <__fxstatat@plt+0x48bc>
  4069e4:	mov	x0, x20
  4069e8:	bl	40cfb0 <__fxstatat@plt+0xae70>
  4069ec:	ldr	q1, [sp, #32]
  4069f0:	bl	40c454 <__fxstatat@plt+0xa314>
  4069f4:	cmp	w0, #0x0
  4069f8:	cset	w0, ne  // ne = any
  4069fc:	add	x0, x20, w0, sxtw
  406a00:	bl	40cfb0 <__fxstatat@plt+0xae70>
  406a04:	str	q0, [sp, #32]
  406a08:	ldp	x19, x20, [sp, #16]
  406a0c:	b	406a14 <__fxstatat@plt+0x48d4>
  406a10:	ldp	x19, x20, [sp, #16]
  406a14:	ldr	q0, [sp, #32]
  406a18:	ldp	x29, x30, [sp], #48
  406a1c:	ret
  406a20:	stp	x29, x30, [sp, #-224]!
  406a24:	mov	x29, sp
  406a28:	stp	x19, x20, [sp, #16]
  406a2c:	stp	x21, x22, [sp, #32]
  406a30:	stp	x23, x24, [sp, #48]
  406a34:	stp	x25, x26, [sp, #64]
  406a38:	stp	x27, x28, [sp, #80]
  406a3c:	mov	x23, x0
  406a40:	str	x1, [sp, #144]
  406a44:	mov	w24, w2
  406a48:	mov	x21, x3
  406a4c:	mov	x26, x4
  406a50:	and	w0, w2, #0x3
  406a54:	str	w0, [sp, #168]
  406a58:	ands	w0, w2, #0x20
  406a5c:	str	w0, [sp, #172]
  406a60:	mov	w25, #0x400                 	// #1024
  406a64:	mov	w0, #0x3e8                 	// #1000
  406a68:	csel	w25, w25, w0, ne  // ne = any
  406a6c:	bl	401cf0 <localeconv@plt>
  406a70:	mov	x19, x0
  406a74:	ldr	x20, [x0]
  406a78:	mov	x0, x20
  406a7c:	bl	401c30 <strlen@plt>
  406a80:	str	x0, [sp, #160]
  406a84:	sub	x0, x0, #0x1
  406a88:	cmp	x0, #0xf
  406a8c:	b.ls	406aa0 <__fxstatat@plt+0x4960>  // b.plast
  406a90:	mov	x0, #0x1                   	// #1
  406a94:	str	x0, [sp, #160]
  406a98:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406a9c:	add	x20, x0, #0x3e8
  406aa0:	ldr	x28, [x19, #16]
  406aa4:	ldr	x27, [x19, #8]
  406aa8:	mov	x0, x27
  406aac:	bl	401c30 <strlen@plt>
  406ab0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  406ab4:	add	x1, x1, #0x4d8
  406ab8:	cmp	x0, #0x10
  406abc:	csel	x27, x1, x27, hi  // hi = pmore
  406ac0:	ldr	x0, [sp, #144]
  406ac4:	add	x0, x0, #0x287
  406ac8:	str	x0, [sp, #152]
  406acc:	cmp	x26, x21
  406ad0:	b.hi	406c68 <__fxstatat@plt+0x4b28>  // b.pmore
  406ad4:	udiv	x0, x21, x26
  406ad8:	msub	x0, x0, x26, x21
  406adc:	cbnz	x0, 406af4 <__fxstatat@plt+0x49b4>
  406ae0:	udiv	x0, x21, x26
  406ae4:	mul	x19, x23, x0
  406ae8:	udiv	x0, x19, x0
  406aec:	cmp	x0, x23
  406af0:	b.eq	406d58 <__fxstatat@plt+0x4c18>  // b.none
  406af4:	mov	x0, x21
  406af8:	bl	40cfb0 <__fxstatat@plt+0xae70>
  406afc:	str	q0, [sp, #96]
  406b00:	mov	x0, x26
  406b04:	bl	40cfb0 <__fxstatat@plt+0xae70>
  406b08:	mov	v1.16b, v0.16b
  406b0c:	ldr	q0, [sp, #96]
  406b10:	bl	40bba0 <__fxstatat@plt+0x9a60>
  406b14:	str	q0, [sp, #96]
  406b18:	mov	x0, x23
  406b1c:	bl	40cfb0 <__fxstatat@plt+0xae70>
  406b20:	mov	v1.16b, v0.16b
  406b24:	ldr	q0, [sp, #96]
  406b28:	bl	40c700 <__fxstatat@plt+0xa5c0>
  406b2c:	str	q0, [sp, #128]
  406b30:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406b34:	add	x0, x0, #0x570
  406b38:	ldr	q0, [x0]
  406b3c:	str	q0, [sp, #96]
  406b40:	mov	w23, #0x0                   	// #0
  406b44:	tbz	w24, #4, 406cbc <__fxstatat@plt+0x4b7c>
  406b48:	mov	w0, w25
  406b4c:	bl	40ce54 <__fxstatat@plt+0xad14>
  406b50:	str	q0, [sp, #112]
  406b54:	mov	v1.16b, v0.16b
  406b58:	ldr	q0, [sp, #96]
  406b5c:	bl	40c700 <__fxstatat@plt+0xa5c0>
  406b60:	str	q0, [sp, #96]
  406b64:	add	w23, w23, #0x1
  406b68:	mov	v1.16b, v0.16b
  406b6c:	ldr	q0, [sp, #112]
  406b70:	bl	40c700 <__fxstatat@plt+0xa5c0>
  406b74:	ldr	q1, [sp, #128]
  406b78:	bl	40c578 <__fxstatat@plt+0xa438>
  406b7c:	cmp	w0, #0x0
  406b80:	cset	w0, le
  406b84:	cmp	w23, #0x7
  406b88:	cset	w1, le
  406b8c:	tst	w1, w0
  406b90:	b.ne	406b48 <__fxstatat@plt+0x4a08>  // b.any
  406b94:	ldr	q1, [sp, #96]
  406b98:	ldr	q0, [sp, #128]
  406b9c:	bl	40bba0 <__fxstatat@plt+0x9a60>
  406ba0:	str	q0, [sp, #96]
  406ba4:	ldr	w0, [sp, #168]
  406ba8:	bl	4069a0 <__fxstatat@plt+0x4860>
  406bac:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  406bb0:	add	x3, x3, #0x518
  406bb4:	mov	x2, #0xffffffffffffffff    	// #-1
  406bb8:	mov	w1, #0x1                   	// #1
  406bbc:	ldr	x20, [sp, #144]
  406bc0:	mov	x0, x20
  406bc4:	bl	401c40 <__sprintf_chk@plt>
  406bc8:	mov	x0, x20
  406bcc:	bl	401c30 <strlen@plt>
  406bd0:	mov	x22, x0
  406bd4:	ldr	x0, [sp, #160]
  406bd8:	add	x19, x0, #0x1
  406bdc:	ldr	w0, [sp, #172]
  406be0:	cmp	w0, #0x0
  406be4:	cset	x0, eq  // eq = none
  406be8:	add	x0, x0, #0x1
  406bec:	add	x0, x0, x19
  406bf0:	cmp	x0, x22
  406bf4:	b.cc	406c0c <__fxstatat@plt+0x4acc>  // b.lo, b.ul, b.last
  406bf8:	tbz	w24, #3, 406cf8 <__fxstatat@plt+0x4bb8>
  406bfc:	add	x0, x20, x22
  406c00:	ldurb	w0, [x0, #-1]
  406c04:	cmp	w0, #0x30
  406c08:	b.ne	406cf8 <__fxstatat@plt+0x4bb8>  // b.any
  406c0c:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406c10:	add	x0, x0, #0x580
  406c14:	ldr	q1, [x0]
  406c18:	ldr	q0, [sp, #96]
  406c1c:	bl	40c700 <__fxstatat@plt+0xa5c0>
  406c20:	ldr	w0, [sp, #168]
  406c24:	bl	4069a0 <__fxstatat@plt+0x4860>
  406c28:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406c2c:	add	x0, x0, #0x580
  406c30:	ldr	q1, [x0]
  406c34:	bl	40bba0 <__fxstatat@plt+0x9a60>
  406c38:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  406c3c:	add	x3, x3, #0x510
  406c40:	mov	x2, #0xffffffffffffffff    	// #-1
  406c44:	mov	w1, #0x1                   	// #1
  406c48:	ldr	x19, [sp, #144]
  406c4c:	mov	x0, x19
  406c50:	bl	401c40 <__sprintf_chk@plt>
  406c54:	mov	x0, x19
  406c58:	bl	401c30 <strlen@plt>
  406c5c:	mov	x22, x0
  406c60:	mov	x19, #0x0                   	// #0
  406c64:	b	406cf8 <__fxstatat@plt+0x4bb8>
  406c68:	cbz	x21, 406af4 <__fxstatat@plt+0x49b4>
  406c6c:	udiv	x0, x26, x21
  406c70:	msub	x0, x0, x21, x26
  406c74:	cbnz	x0, 406af4 <__fxstatat@plt+0x49b4>
  406c78:	udiv	x21, x26, x21
  406c7c:	udiv	x19, x23, x21
  406c80:	msub	x0, x19, x21, x23
  406c84:	add	x0, x0, x0, lsl #2
  406c88:	lsl	x0, x0, #1
  406c8c:	udiv	x1, x0, x21
  406c90:	msub	x0, x1, x21, x0
  406c94:	lsl	x2, x0, #1
  406c98:	cmp	x21, x0, lsl #1
  406c9c:	b.ls	406cac <__fxstatat@plt+0x4b6c>  // b.plast
  406ca0:	cmp	x2, #0x0
  406ca4:	cset	w2, ne  // ne = any
  406ca8:	b	406d60 <__fxstatat@plt+0x4c20>
  406cac:	cmp	x21, x2
  406cb0:	cset	w2, cc  // cc = lo, ul, last
  406cb4:	add	w2, w2, #0x2
  406cb8:	b	406d60 <__fxstatat@plt+0x4c20>
  406cbc:	ldr	q0, [sp, #128]
  406cc0:	ldr	w0, [sp, #168]
  406cc4:	bl	4069a0 <__fxstatat@plt+0x4860>
  406cc8:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  406ccc:	add	x3, x3, #0x510
  406cd0:	mov	x2, #0xffffffffffffffff    	// #-1
  406cd4:	mov	w1, #0x1                   	// #1
  406cd8:	ldr	x19, [sp, #144]
  406cdc:	mov	x0, x19
  406ce0:	bl	401c40 <__sprintf_chk@plt>
  406ce4:	mov	x0, x19
  406ce8:	bl	401c30 <strlen@plt>
  406cec:	mov	x22, x0
  406cf0:	mov	x19, #0x0                   	// #0
  406cf4:	mov	w23, #0xffffffff            	// #-1
  406cf8:	ldr	x0, [sp, #152]
  406cfc:	sub	x21, x0, x22
  406d00:	mov	x2, x22
  406d04:	ldr	x1, [sp, #144]
  406d08:	mov	x0, x21
  406d0c:	bl	401c00 <memmove@plt>
  406d10:	sub	x22, x22, x19
  406d14:	add	x22, x21, x22
  406d18:	tbnz	w24, #2, 406f60 <__fxstatat@plt+0x4e20>
  406d1c:	tbz	w24, #7, 406d30 <__fxstatat@plt+0x4bf0>
  406d20:	tbnz	w23, #31, 406fe4 <__fxstatat@plt+0x4ea4>
  406d24:	and	w0, w24, #0x100
  406d28:	orr	w1, w0, w23
  406d2c:	cbnz	w1, 407028 <__fxstatat@plt+0x4ee8>
  406d30:	ldr	x0, [sp, #152]
  406d34:	strb	wzr, [x0]
  406d38:	mov	x0, x21
  406d3c:	ldp	x19, x20, [sp, #16]
  406d40:	ldp	x21, x22, [sp, #32]
  406d44:	ldp	x23, x24, [sp, #48]
  406d48:	ldp	x25, x26, [sp, #64]
  406d4c:	ldp	x27, x28, [sp, #80]
  406d50:	ldp	x29, x30, [sp], #224
  406d54:	ret
  406d58:	mov	w2, #0x0                   	// #0
  406d5c:	mov	w1, #0x0                   	// #0
  406d60:	and	w21, w24, #0x10
  406d64:	tbz	w24, #4, 406e80 <__fxstatat@plt+0x4d40>
  406d68:	mov	w4, w25
  406d6c:	cmp	x19, w25, uxtw
  406d70:	b.cc	406eb0 <__fxstatat@plt+0x4d70>  // b.lo, b.ul, b.last
  406d74:	mov	w23, #0x0                   	// #0
  406d78:	b	406d9c <__fxstatat@plt+0x4c5c>
  406d7c:	add	w0, w2, w0
  406d80:	cmp	w0, w25
  406d84:	cset	w2, hi  // hi = pmore
  406d88:	add	w2, w2, #0x2
  406d8c:	add	w23, w23, #0x1
  406d90:	cmp	x4, x3
  406d94:	ccmp	w23, #0x7, #0x0, ls  // ls = plast
  406d98:	b.gt	406dd4 <__fxstatat@plt+0x4c94>
  406d9c:	udiv	x3, x19, x4
  406da0:	msub	x19, x3, x4, x19
  406da4:	add	w19, w19, w19, lsl #2
  406da8:	add	w19, w1, w19, lsl #1
  406dac:	udiv	w1, w19, w25
  406db0:	msub	w0, w1, w25, w19
  406db4:	asr	w19, w2, #1
  406db8:	add	w0, w19, w0, lsl #1
  406dbc:	mov	x19, x3
  406dc0:	cmp	w25, w0
  406dc4:	b.ls	406d7c <__fxstatat@plt+0x4c3c>  // b.plast
  406dc8:	cmn	w2, w0
  406dcc:	cset	w2, ne  // ne = any
  406dd0:	b	406d8c <__fxstatat@plt+0x4c4c>
  406dd4:	ldr	x22, [sp, #152]
  406dd8:	cmp	x19, #0x9
  406ddc:	b.hi	406e88 <__fxstatat@plt+0x4d48>  // b.pmore
  406de0:	ldr	w0, [sp, #168]
  406de4:	cmp	w0, #0x1
  406de8:	b.eq	406e44 <__fxstatat@plt+0x4d04>  // b.none
  406dec:	ldr	w0, [sp, #168]
  406df0:	cmp	w0, #0x0
  406df4:	cset	w0, eq  // eq = none
  406df8:	cmp	w2, #0x0
  406dfc:	cset	w3, gt
  406e00:	and	w0, w0, w3
  406e04:	cbz	w0, 4070a8 <__fxstatat@plt+0x4f68>
  406e08:	add	w1, w1, #0x1
  406e0c:	cmp	w1, #0xa
  406e10:	b.eq	406e58 <__fxstatat@plt+0x4d18>  // b.none
  406e14:	ldr	x0, [sp, #144]
  406e18:	add	x22, x0, #0x286
  406e1c:	add	w1, w1, #0x30
  406e20:	strb	w1, [x0, #646]
  406e24:	ldr	x2, [sp, #160]
  406e28:	sub	x22, x22, x2
  406e2c:	mov	x1, x20
  406e30:	mov	x0, x22
  406e34:	bl	401bf0 <memcpy@plt>
  406e38:	mov	w2, #0x0                   	// #0
  406e3c:	mov	w1, #0x0                   	// #0
  406e40:	b	406e88 <__fxstatat@plt+0x4d48>
  406e44:	and	w0, w1, #0x1
  406e48:	add	w0, w0, w2
  406e4c:	cmp	w0, #0x2
  406e50:	cset	w0, gt
  406e54:	b	406e04 <__fxstatat@plt+0x4cc4>
  406e58:	add	x19, x19, #0x1
  406e5c:	cmp	x19, #0x9
  406e60:	b.ls	406e74 <__fxstatat@plt+0x4d34>  // b.plast
  406e64:	ldr	x22, [sp, #152]
  406e68:	mov	w2, #0x0                   	// #0
  406e6c:	mov	w1, #0x0                   	// #0
  406e70:	b	406e88 <__fxstatat@plt+0x4d48>
  406e74:	mov	w2, #0x0                   	// #0
  406e78:	mov	w1, #0x0                   	// #0
  406e7c:	b	4070ac <__fxstatat@plt+0x4f6c>
  406e80:	ldr	x22, [sp, #152]
  406e84:	mov	w23, #0xffffffff            	// #-1
  406e88:	ldr	w0, [sp, #168]
  406e8c:	cmp	w0, #0x1
  406e90:	b.eq	406ebc <__fxstatat@plt+0x4d7c>  // b.none
  406e94:	mov	w0, #0x0                   	// #0
  406e98:	ldr	w3, [sp, #168]
  406e9c:	cbnz	w3, 406ed4 <__fxstatat@plt+0x4d94>
  406ea0:	add	w1, w1, w2
  406ea4:	cmp	w1, #0x0
  406ea8:	cset	w0, gt
  406eac:	b	406ed4 <__fxstatat@plt+0x4d94>
  406eb0:	ldr	x22, [sp, #152]
  406eb4:	mov	w23, #0x0                   	// #0
  406eb8:	b	406e88 <__fxstatat@plt+0x4d48>
  406ebc:	and	x0, x19, #0x1
  406ec0:	add	x2, x0, w2, sxtw
  406ec4:	cmp	x2, #0x0
  406ec8:	cinc	w1, w1, ne  // ne = any
  406ecc:	cmp	w1, #0x5
  406ed0:	cset	w0, gt
  406ed4:	cbz	w0, 406eec <__fxstatat@plt+0x4dac>
  406ed8:	add	x19, x19, #0x1
  406edc:	cbz	w21, 406eec <__fxstatat@plt+0x4dac>
  406ee0:	cmp	x19, w25, uxtw
  406ee4:	ccmp	w23, #0x7, #0x0, eq  // eq = none
  406ee8:	b.le	406f24 <__fxstatat@plt+0x4de4>
  406eec:	mov	x21, x22
  406ef0:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  406ef4:	movk	x2, #0xcccd
  406ef8:	umulh	x0, x19, x2
  406efc:	lsr	x0, x0, #3
  406f00:	add	x1, x0, x0, lsl #2
  406f04:	sub	x1, x19, x1, lsl #1
  406f08:	add	w1, w1, #0x30
  406f0c:	strb	w1, [x21, #-1]!
  406f10:	mov	x1, x19
  406f14:	mov	x19, x0
  406f18:	cmp	x1, #0x9
  406f1c:	b.hi	406ef8 <__fxstatat@plt+0x4db8>  // b.pmore
  406f20:	b	406d18 <__fxstatat@plt+0x4bd8>
  406f24:	add	w23, w23, #0x1
  406f28:	tbz	w24, #3, 406f3c <__fxstatat@plt+0x4dfc>
  406f2c:	sub	x21, x22, #0x1
  406f30:	mov	w0, #0x31                  	// #49
  406f34:	sturb	w0, [x22, #-1]
  406f38:	b	406d18 <__fxstatat@plt+0x4bd8>
  406f3c:	mov	w0, #0x30                  	// #48
  406f40:	sturb	w0, [x22, #-1]
  406f44:	ldr	x2, [sp, #160]
  406f48:	mvn	x0, x2
  406f4c:	add	x22, x22, x0
  406f50:	mov	x1, x20
  406f54:	mov	x0, x22
  406f58:	bl	401bf0 <memcpy@plt>
  406f5c:	b	406f2c <__fxstatat@plt+0x4dec>
  406f60:	sub	x20, x22, x21
  406f64:	mov	x0, x27
  406f68:	bl	401c30 <strlen@plt>
  406f6c:	str	x0, [sp, #96]
  406f70:	mov	x3, #0x29                  	// #41
  406f74:	mov	x2, x20
  406f78:	mov	x1, x21
  406f7c:	add	x0, sp, #0xb0
  406f80:	bl	401d10 <__memcpy_chk@plt>
  406f84:	mov	x19, #0xffffffffffffffff    	// #-1
  406f88:	b	406fc8 <__fxstatat@plt+0x4e88>
  406f8c:	cmp	x19, x20
  406f90:	csel	x19, x19, x20, ls  // ls = plast
  406f94:	sub	x21, x22, x19
  406f98:	sub	x20, x20, x19
  406f9c:	mov	x2, x19
  406fa0:	add	x0, sp, #0xb0
  406fa4:	add	x1, x0, x20
  406fa8:	mov	x0, x21
  406fac:	bl	401bf0 <memcpy@plt>
  406fb0:	cbz	x20, 406d1c <__fxstatat@plt+0x4bdc>
  406fb4:	ldr	x2, [sp, #96]
  406fb8:	sub	x22, x21, x2
  406fbc:	mov	x1, x27
  406fc0:	mov	x0, x22
  406fc4:	bl	401bf0 <memcpy@plt>
  406fc8:	ldrb	w0, [x28]
  406fcc:	cbz	w0, 406f8c <__fxstatat@plt+0x4e4c>
  406fd0:	and	x19, x0, #0xff
  406fd4:	cmp	w0, #0xff
  406fd8:	csel	x19, x19, x20, ne  // ne = any
  406fdc:	add	x28, x28, #0x1
  406fe0:	b	406f8c <__fxstatat@plt+0x4e4c>
  406fe4:	mov	w23, #0x1                   	// #1
  406fe8:	mov	x0, #0x1                   	// #1
  406fec:	mov	w25, w25
  406ff0:	cmp	x26, x0
  406ff4:	b.ls	407020 <__fxstatat@plt+0x4ee0>  // b.plast
  406ff8:	mul	x0, x0, x25
  406ffc:	cmp	x26, x0
  407000:	b.ls	406d24 <__fxstatat@plt+0x4be4>  // b.plast
  407004:	add	w23, w23, #0x1
  407008:	cmp	w23, #0x8
  40700c:	b.ne	406ff8 <__fxstatat@plt+0x4eb8>  // b.any
  407010:	and	w0, w24, #0x100
  407014:	tbnz	w24, #6, 407030 <__fxstatat@plt+0x4ef0>
  407018:	ldr	x1, [sp, #152]
  40701c:	b	407044 <__fxstatat@plt+0x4f04>
  407020:	mov	w23, #0x0                   	// #0
  407024:	b	406d24 <__fxstatat@plt+0x4be4>
  407028:	ldr	x1, [sp, #152]
  40702c:	tbz	w24, #6, 407040 <__fxstatat@plt+0x4f00>
  407030:	ldr	x3, [sp, #144]
  407034:	add	x1, x3, #0x288
  407038:	mov	w2, #0x20                  	// #32
  40703c:	strb	w2, [x3, #647]
  407040:	cbz	w23, 40708c <__fxstatat@plt+0x4f4c>
  407044:	ldr	w4, [sp, #172]
  407048:	cmp	w4, #0x0
  40704c:	ccmp	w23, #0x1, #0x0, eq  // eq = none
  407050:	b.eq	4070bc <__fxstatat@plt+0x4f7c>  // b.none
  407054:	mov	x3, x1
  407058:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  40705c:	add	x2, x2, #0x590
  407060:	ldrb	w2, [x2, w23, sxtw]
  407064:	strb	w2, [x3], #1
  407068:	str	x3, [sp, #152]
  40706c:	cbz	w0, 406d30 <__fxstatat@plt+0x4bf0>
  407070:	cbz	w4, 407084 <__fxstatat@plt+0x4f44>
  407074:	mov	w0, #0x69                  	// #105
  407078:	strb	w0, [x1, #1]
  40707c:	add	x1, x1, #0x2
  407080:	b	407090 <__fxstatat@plt+0x4f50>
  407084:	ldr	x1, [sp, #152]
  407088:	b	407090 <__fxstatat@plt+0x4f50>
  40708c:	cbz	w0, 4070a0 <__fxstatat@plt+0x4f60>
  407090:	mov	w0, #0x42                  	// #66
  407094:	strb	w0, [x1], #1
  407098:	str	x1, [sp, #152]
  40709c:	b	406d30 <__fxstatat@plt+0x4bf0>
  4070a0:	str	x1, [sp, #152]
  4070a4:	b	406d30 <__fxstatat@plt+0x4bf0>
  4070a8:	cbnz	w1, 406e14 <__fxstatat@plt+0x4cd4>
  4070ac:	tbz	w24, #3, 406e14 <__fxstatat@plt+0x4cd4>
  4070b0:	ldr	x22, [sp, #152]
  4070b4:	mov	w1, #0x0                   	// #0
  4070b8:	b	406e88 <__fxstatat@plt+0x4d48>
  4070bc:	mov	x2, x1
  4070c0:	mov	w1, #0x6b                  	// #107
  4070c4:	strb	w1, [x2], #1
  4070c8:	mov	x1, x2
  4070cc:	str	x2, [sp, #152]
  4070d0:	cbnz	w0, 407090 <__fxstatat@plt+0x4f50>
  4070d4:	b	406d30 <__fxstatat@plt+0x4bf0>
  4070d8:	stp	x29, x30, [sp, #-64]!
  4070dc:	mov	x29, sp
  4070e0:	stp	x19, x20, [sp, #16]
  4070e4:	stp	x21, x22, [sp, #32]
  4070e8:	mov	x19, x0
  4070ec:	mov	x22, x1
  4070f0:	mov	x20, x2
  4070f4:	cbz	x0, 407164 <__fxstatat@plt+0x5024>
  4070f8:	ldrb	w0, [x19]
  4070fc:	mov	w21, #0x0                   	// #0
  407100:	cmp	w0, #0x27
  407104:	b.eq	4071b4 <__fxstatat@plt+0x5074>  // b.none
  407108:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40710c:	add	x1, x1, #0x590
  407110:	mov	x3, #0x4                   	// #4
  407114:	add	x2, x1, #0x10
  407118:	add	x1, x1, #0x18
  40711c:	mov	x0, x19
  407120:	bl	40b124 <__fxstatat@plt+0x8fe4>
  407124:	tbnz	w0, #31, 4071c0 <__fxstatat@plt+0x5080>
  407128:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40712c:	add	x1, x1, #0x590
  407130:	add	x0, x1, w0, sxtw #2
  407134:	ldr	w0, [x0, #16]
  407138:	orr	w21, w21, w0
  40713c:	mov	x0, #0x1                   	// #1
  407140:	str	x0, [x20]
  407144:	str	w21, [x22]
  407148:	mov	w0, #0x0                   	// #0
  40714c:	ldr	x1, [x20]
  407150:	cbz	x1, 40724c <__fxstatat@plt+0x510c>
  407154:	ldp	x19, x20, [sp, #16]
  407158:	ldp	x21, x22, [sp, #32]
  40715c:	ldp	x29, x30, [sp], #64
  407160:	ret
  407164:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407168:	add	x0, x0, #0x520
  40716c:	bl	402100 <getenv@plt>
  407170:	mov	x19, x0
  407174:	cbnz	x0, 4070f8 <__fxstatat@plt+0x4fb8>
  407178:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40717c:	add	x0, x0, #0x530
  407180:	bl	402100 <getenv@plt>
  407184:	mov	x19, x0
  407188:	cbnz	x0, 4070f8 <__fxstatat@plt+0x4fb8>
  40718c:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  407190:	add	x0, x0, #0xe00
  407194:	bl	402100 <getenv@plt>
  407198:	cmp	x0, #0x0
  40719c:	mov	x0, #0x200                 	// #512
  4071a0:	mov	x1, #0x400                 	// #1024
  4071a4:	csel	x0, x0, x1, ne  // ne = any
  4071a8:	str	x0, [x20]
  4071ac:	mov	w21, #0x0                   	// #0
  4071b0:	b	407144 <__fxstatat@plt+0x5004>
  4071b4:	add	x19, x19, #0x1
  4071b8:	mov	w21, #0x4                   	// #4
  4071bc:	b	407108 <__fxstatat@plt+0x4fc8>
  4071c0:	adrp	x4, 40e000 <__fxstatat@plt+0xbec0>
  4071c4:	add	x4, x4, #0x540
  4071c8:	mov	x3, x20
  4071cc:	mov	w2, #0x0                   	// #0
  4071d0:	add	x1, sp, #0x38
  4071d4:	mov	x0, x19
  4071d8:	bl	409f6c <__fxstatat@plt+0x7e2c>
  4071dc:	cbnz	w0, 407218 <__fxstatat@plt+0x50d8>
  4071e0:	ldrb	w0, [x19]
  4071e4:	sub	w0, w0, #0x30
  4071e8:	and	w0, w0, #0xff
  4071ec:	cmp	w0, #0x9
  4071f0:	b.ls	407144 <__fxstatat@plt+0x5004>  // b.plast
  4071f4:	ldr	x1, [sp, #56]
  4071f8:	cmp	x19, x1
  4071fc:	b.eq	407220 <__fxstatat@plt+0x50e0>  // b.none
  407200:	ldrb	w0, [x19, #1]!
  407204:	sub	w0, w0, #0x30
  407208:	and	w0, w0, #0xff
  40720c:	cmp	w0, #0x9
  407210:	b.hi	4071f8 <__fxstatat@plt+0x50b8>  // b.pmore
  407214:	b	407144 <__fxstatat@plt+0x5004>
  407218:	str	wzr, [x22]
  40721c:	b	40714c <__fxstatat@plt+0x500c>
  407220:	ldurb	w0, [x1, #-1]
  407224:	cmp	w0, #0x42
  407228:	b.eq	407238 <__fxstatat@plt+0x50f8>  // b.none
  40722c:	orr	w21, w21, #0x80
  407230:	orr	w21, w21, #0x20
  407234:	b	407144 <__fxstatat@plt+0x5004>
  407238:	orr	w21, w21, #0x180
  40723c:	ldurb	w0, [x1, #-2]
  407240:	cmp	w0, #0x69
  407244:	b.ne	407144 <__fxstatat@plt+0x5004>  // b.any
  407248:	b	407230 <__fxstatat@plt+0x50f0>
  40724c:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  407250:	add	x0, x0, #0xe00
  407254:	bl	402100 <getenv@plt>
  407258:	cmp	x0, #0x0
  40725c:	mov	x0, #0x200                 	// #512
  407260:	mov	x1, #0x400                 	// #1024
  407264:	csel	x0, x0, x1, ne  // ne = any
  407268:	str	x0, [x20]
  40726c:	mov	w0, #0x4                   	// #4
  407270:	b	407154 <__fxstatat@plt+0x5014>
  407274:	mov	x3, x0
  407278:	add	x0, x1, #0x14
  40727c:	strb	wzr, [x1, #20]
  407280:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  407284:	movk	x4, #0xcccd
  407288:	umulh	x1, x3, x4
  40728c:	lsr	x1, x1, #3
  407290:	add	x2, x1, x1, lsl #2
  407294:	sub	x2, x3, x2, lsl #1
  407298:	add	w2, w2, #0x30
  40729c:	strb	w2, [x0, #-1]!
  4072a0:	mov	x2, x3
  4072a4:	mov	x3, x1
  4072a8:	cmp	x2, #0x9
  4072ac:	b.hi	407288 <__fxstatat@plt+0x5148>  // b.pmore
  4072b0:	ret
  4072b4:	stp	x29, x30, [sp, #-112]!
  4072b8:	mov	x29, sp
  4072bc:	stp	x19, x20, [sp, #16]
  4072c0:	stp	x21, x22, [sp, #32]
  4072c4:	stp	x23, x24, [sp, #48]
  4072c8:	stp	x25, x26, [sp, #64]
  4072cc:	stp	x27, x28, [sp, #80]
  4072d0:	str	x0, [sp, #96]
  4072d4:	mov	x23, x1
  4072d8:	mov	x19, x2
  4072dc:	mov	x22, x3
  4072e0:	mov	w24, w4
  4072e4:	mov	w21, w5
  4072e8:	bl	401c30 <strlen@plt>
  4072ec:	mov	x28, x0
  4072f0:	mov	x25, #0x0                   	// #0
  4072f4:	tbz	w21, #1, 407338 <__fxstatat@plt+0x51f8>
  4072f8:	mov	x20, x28
  4072fc:	mov	x26, #0x0                   	// #0
  407300:	ldr	x0, [x22]
  407304:	cmp	x0, x20
  407308:	b.cs	40749c <__fxstatat@plt+0x535c>  // b.hs, b.nlast
  40730c:	mov	x28, x0
  407310:	mov	x27, #0x0                   	// #0
  407314:	str	x0, [x22]
  407318:	cbz	w24, 4074bc <__fxstatat@plt+0x537c>
  40731c:	mov	x20, #0x0                   	// #0
  407320:	cmp	w24, #0x1
  407324:	b.eq	4074c4 <__fxstatat@plt+0x5384>  // b.none
  407328:	lsr	x20, x27, #1
  40732c:	and	x27, x27, #0x1
  407330:	add	x27, x27, x20
  407334:	b	4074c4 <__fxstatat@plt+0x5384>
  407338:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  40733c:	cmp	x0, #0x1
  407340:	b.ls	4072f8 <__fxstatat@plt+0x51b8>  // b.plast
  407344:	mov	x2, #0x0                   	// #0
  407348:	ldr	x1, [sp, #96]
  40734c:	mov	x0, #0x0                   	// #0
  407350:	bl	401c50 <mbstowcs@plt>
  407354:	mov	x20, x0
  407358:	cmn	x0, #0x1
  40735c:	b.ne	407378 <__fxstatat@plt+0x5238>  // b.any
  407360:	mov	x26, #0x0                   	// #0
  407364:	tbz	w21, #0, 4074e0 <__fxstatat@plt+0x53a0>
  407368:	mov	x20, x28
  40736c:	mov	x25, #0x0                   	// #0
  407370:	mov	x26, #0x0                   	// #0
  407374:	b	407300 <__fxstatat@plt+0x51c0>
  407378:	add	x20, x0, #0x1
  40737c:	lsl	x26, x20, #2
  407380:	mov	x0, x26
  407384:	bl	401d50 <malloc@plt>
  407388:	mov	x25, x0
  40738c:	cbz	x0, 4073bc <__fxstatat@plt+0x527c>
  407390:	mov	x2, x20
  407394:	ldr	x1, [sp, #96]
  407398:	bl	401c50 <mbstowcs@plt>
  40739c:	cbz	x0, 4072f8 <__fxstatat@plt+0x51b8>
  4073a0:	add	x26, x25, x26
  4073a4:	stur	wzr, [x26, #-4]
  4073a8:	ldr	w0, [x25]
  4073ac:	cbz	w0, 407598 <__fxstatat@plt+0x5458>
  4073b0:	mov	x27, x25
  4073b4:	mov	w26, #0x0                   	// #0
  4073b8:	b	4073e0 <__fxstatat@plt+0x52a0>
  4073bc:	tbz	w21, #0, 4073cc <__fxstatat@plt+0x528c>
  4073c0:	mov	x20, x28
  4073c4:	mov	x26, x0
  4073c8:	b	407300 <__fxstatat@plt+0x51c0>
  4073cc:	mov	x26, x0
  4073d0:	mov	x20, #0xffffffffffffffff    	// #-1
  4073d4:	b	4074e0 <__fxstatat@plt+0x53a0>
  4073d8:	ldr	w0, [x27, #4]!
  4073dc:	cbz	w0, 4073f8 <__fxstatat@plt+0x52b8>
  4073e0:	bl	4020b0 <iswprint@plt>
  4073e4:	cbnz	w0, 4073d8 <__fxstatat@plt+0x5298>
  4073e8:	mov	w0, #0xfffd                	// #65533
  4073ec:	str	w0, [x27]
  4073f0:	mov	w26, #0x1                   	// #1
  4073f4:	b	4073d8 <__fxstatat@plt+0x5298>
  4073f8:	mov	x1, x20
  4073fc:	mov	x0, x25
  407400:	bl	401d80 <wcswidth@plt>
  407404:	sxtw	x20, w0
  407408:	cbz	w26, 4075a8 <__fxstatat@plt+0x5468>
  40740c:	mov	x2, #0x0                   	// #0
  407410:	mov	x1, x25
  407414:	mov	x0, #0x0                   	// #0
  407418:	bl	402040 <wcstombs@plt>
  40741c:	add	x0, x0, #0x1
  407420:	str	x0, [sp, #104]
  407424:	b	4075bc <__fxstatat@plt+0x547c>
  407428:	tbnz	w21, #0, 407300 <__fxstatat@plt+0x51c0>
  40742c:	mov	x20, #0xffffffffffffffff    	// #-1
  407430:	b	4074e0 <__fxstatat@plt+0x53a0>
  407434:	add	x1, x20, w0, sxtw
  407438:	cmp	x28, x1
  40743c:	b.cc	40746c <__fxstatat@plt+0x532c>  // b.lo, b.ul, b.last
  407440:	ldr	w0, [x27, #4]!
  407444:	cbz	w0, 407468 <__fxstatat@plt+0x5328>
  407448:	mov	x20, x1
  40744c:	bl	401d60 <wcwidth@plt>
  407450:	cmn	w0, #0x1
  407454:	b.ne	407434 <__fxstatat@plt+0x52f4>  // b.any
  407458:	mov	w0, #0xfffd                	// #65533
  40745c:	str	w0, [x27]
  407460:	mov	w0, #0x1                   	// #1
  407464:	b	407434 <__fxstatat@plt+0x52f4>
  407468:	mov	x20, x1
  40746c:	str	wzr, [x27]
  407470:	ldr	x2, [sp, #104]
  407474:	mov	x1, x25
  407478:	mov	x0, x26
  40747c:	bl	402040 <wcstombs@plt>
  407480:	mov	x28, x0
  407484:	str	x26, [sp, #96]
  407488:	b	407300 <__fxstatat@plt+0x51c0>
  40748c:	mov	x27, x25
  407490:	mov	x20, #0x0                   	// #0
  407494:	b	40746c <__fxstatat@plt+0x532c>
  407498:	mov	x26, #0x0                   	// #0
  40749c:	cmp	x20, x0
  4074a0:	b.cs	4074b0 <__fxstatat@plt+0x5370>  // b.hs, b.nlast
  4074a4:	sub	x27, x0, x20
  4074a8:	mov	x0, x20
  4074ac:	b	407314 <__fxstatat@plt+0x51d4>
  4074b0:	mov	x0, x20
  4074b4:	mov	x27, #0x0                   	// #0
  4074b8:	b	407314 <__fxstatat@plt+0x51d4>
  4074bc:	mov	x20, x27
  4074c0:	mov	x27, #0x0                   	// #0
  4074c4:	tst	x21, #0x4
  4074c8:	csel	x27, x27, xzr, eq  // eq = none
  4074cc:	tst	x21, #0x8
  4074d0:	csel	x20, x20, xzr, eq  // eq = none
  4074d4:	cbnz	x19, 407510 <__fxstatat@plt+0x53d0>
  4074d8:	add	x27, x27, x28
  4074dc:	add	x20, x27, x20
  4074e0:	mov	x0, x25
  4074e4:	bl	401f60 <free@plt>
  4074e8:	mov	x0, x26
  4074ec:	bl	401f60 <free@plt>
  4074f0:	mov	x0, x20
  4074f4:	ldp	x19, x20, [sp, #16]
  4074f8:	ldp	x21, x22, [sp, #32]
  4074fc:	ldp	x23, x24, [sp, #48]
  407500:	ldp	x25, x26, [sp, #64]
  407504:	ldp	x27, x28, [sp, #80]
  407508:	ldp	x29, x30, [sp], #112
  40750c:	ret
  407510:	sub	x19, x19, #0x1
  407514:	add	x19, x23, x19
  407518:	cmp	x27, #0x0
  40751c:	ccmp	x23, x19, #0x2, ne  // ne = any
  407520:	b.cs	407588 <__fxstatat@plt+0x5448>  // b.hs, b.nlast
  407524:	mov	x0, x23
  407528:	mov	w2, #0x20                  	// #32
  40752c:	strb	w2, [x0], #1
  407530:	sub	x1, x23, x0
  407534:	cmn	x1, x27
  407538:	ccmp	x19, x0, #0x0, ne  // ne = any
  40753c:	b.hi	40752c <__fxstatat@plt+0x53ec>  // b.pmore
  407540:	strb	wzr, [x0]
  407544:	sub	x2, x19, x0
  407548:	cmp	x2, x28
  40754c:	csel	x2, x2, x28, ls  // ls = plast
  407550:	ldr	x1, [sp, #96]
  407554:	bl	401f90 <mempcpy@plt>
  407558:	cmp	x20, #0x0
  40755c:	ccmp	x19, x0, #0x0, ne  // ne = any
  407560:	b.ls	407590 <__fxstatat@plt+0x5450>  // b.plast
  407564:	mov	x1, x0
  407568:	mov	w3, #0x20                  	// #32
  40756c:	strb	w3, [x1], #1
  407570:	sub	x2, x20, x1
  407574:	cmn	x0, x2
  407578:	ccmp	x19, x1, #0x0, ne  // ne = any
  40757c:	b.hi	40756c <__fxstatat@plt+0x542c>  // b.pmore
  407580:	strb	wzr, [x1]
  407584:	b	4074d8 <__fxstatat@plt+0x5398>
  407588:	mov	x0, x23
  40758c:	b	407540 <__fxstatat@plt+0x5400>
  407590:	mov	x1, x0
  407594:	b	407580 <__fxstatat@plt+0x5440>
  407598:	mov	x1, x20
  40759c:	mov	x0, x25
  4075a0:	bl	401d80 <wcswidth@plt>
  4075a4:	sxtw	x20, w0
  4075a8:	ldr	x0, [x22]
  4075ac:	cmp	x0, x20
  4075b0:	b.cs	407498 <__fxstatat@plt+0x5358>  // b.hs, b.nlast
  4075b4:	add	x0, x28, #0x1
  4075b8:	str	x0, [sp, #104]
  4075bc:	ldr	x0, [sp, #104]
  4075c0:	bl	401d50 <malloc@plt>
  4075c4:	mov	x26, x0
  4075c8:	cbz	x0, 407428 <__fxstatat@plt+0x52e8>
  4075cc:	ldr	x28, [x22]
  4075d0:	ldr	w0, [x25]
  4075d4:	cbz	w0, 40748c <__fxstatat@plt+0x534c>
  4075d8:	mov	x27, x25
  4075dc:	mov	x20, #0x0                   	// #0
  4075e0:	b	40744c <__fxstatat@plt+0x530c>
  4075e4:	stp	x29, x30, [sp, #-80]!
  4075e8:	mov	x29, sp
  4075ec:	stp	x19, x20, [sp, #16]
  4075f0:	stp	x21, x22, [sp, #32]
  4075f4:	stp	x23, x24, [sp, #48]
  4075f8:	stp	x25, x26, [sp, #64]
  4075fc:	mov	x24, x0
  407600:	mov	x21, x1
  407604:	mov	w23, w2
  407608:	mov	w22, w3
  40760c:	ldr	x25, [x1]
  407610:	mov	x0, x25
  407614:	mov	x19, #0x0                   	// #0
  407618:	add	x20, x0, #0x1
  40761c:	mov	x26, x19
  407620:	mov	x1, x20
  407624:	mov	x0, x19
  407628:	bl	401e30 <realloc@plt>
  40762c:	mov	x19, x0
  407630:	cbz	x0, 407680 <__fxstatat@plt+0x5540>
  407634:	str	x25, [x21]
  407638:	mov	w5, w22
  40763c:	mov	w4, w23
  407640:	mov	x3, x21
  407644:	mov	x2, x20
  407648:	mov	x1, x0
  40764c:	mov	x0, x24
  407650:	bl	4072b4 <__fxstatat@plt+0x5174>
  407654:	cmn	x0, #0x1
  407658:	b.eq	40768c <__fxstatat@plt+0x554c>  // b.none
  40765c:	cmp	x20, x0
  407660:	b.ls	407618 <__fxstatat@plt+0x54d8>  // b.plast
  407664:	mov	x0, x19
  407668:	ldp	x19, x20, [sp, #16]
  40766c:	ldp	x21, x22, [sp, #32]
  407670:	ldp	x23, x24, [sp, #48]
  407674:	ldp	x25, x26, [sp, #64]
  407678:	ldp	x29, x30, [sp], #80
  40767c:	ret
  407680:	mov	x0, x26
  407684:	bl	401f60 <free@plt>
  407688:	b	407664 <__fxstatat@plt+0x5524>
  40768c:	mov	x0, x19
  407690:	bl	401f60 <free@plt>
  407694:	mov	x19, #0x0                   	// #0
  407698:	b	407664 <__fxstatat@plt+0x5524>
  40769c:	stp	x29, x30, [sp, #-96]!
  4076a0:	mov	x29, sp
  4076a4:	stp	x19, x20, [sp, #16]
  4076a8:	stp	x21, x22, [sp, #32]
  4076ac:	stp	x23, x24, [sp, #48]
  4076b0:	mov	x19, x0
  4076b4:	mov	w23, w2
  4076b8:	add	x21, x0, x1
  4076bc:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  4076c0:	cmp	x0, #0x1
  4076c4:	b.ls	4076e4 <__fxstatat@plt+0x55a4>  // b.plast
  4076c8:	cmp	x19, x21
  4076cc:	b.cs	407870 <__fxstatat@plt+0x5730>  // b.hs, b.nlast
  4076d0:	stp	x25, x26, [sp, #64]
  4076d4:	mov	w20, #0x0                   	// #0
  4076d8:	mov	x22, #0x1                   	// #1
  4076dc:	and	w24, w23, #0x2
  4076e0:	b	407728 <__fxstatat@plt+0x55e8>
  4076e4:	mov	w20, #0x0                   	// #0
  4076e8:	cmp	x19, x21
  4076ec:	b.cs	4077ec <__fxstatat@plt+0x56ac>  // b.hs, b.nlast
  4076f0:	bl	401f30 <__ctype_b_loc@plt>
  4076f4:	ldr	x1, [x0]
  4076f8:	mov	w20, #0x0                   	// #0
  4076fc:	and	w23, w23, #0x2
  407700:	mov	w2, #0x7fffffff            	// #2147483647
  407704:	b	407854 <__fxstatat@plt+0x5714>
  407708:	sub	w3, w3, #0x25
  40770c:	and	w3, w3, #0xff
  407710:	cmp	w3, #0x1a
  407714:	b.hi	40774c <__fxstatat@plt+0x560c>  // b.pmore
  407718:	add	x19, x19, #0x1
  40771c:	add	w20, w20, #0x1
  407720:	cmp	x19, x21
  407724:	b.cs	407830 <__fxstatat@plt+0x56f0>  // b.hs, b.nlast
  407728:	ldrb	w3, [x19]
  40772c:	cmp	w3, #0x5f
  407730:	b.hi	407758 <__fxstatat@plt+0x5618>  // b.pmore
  407734:	cmp	w3, #0x40
  407738:	b.hi	407718 <__fxstatat@plt+0x55d8>  // b.pmore
  40773c:	cmp	w3, #0x23
  407740:	b.hi	407708 <__fxstatat@plt+0x55c8>  // b.pmore
  407744:	cmp	w3, #0x1f
  407748:	b.hi	407718 <__fxstatat@plt+0x55d8>  // b.pmore
  40774c:	str	xzr, [sp, #88]
  407750:	mov	w26, #0x7fffffff            	// #2147483647
  407754:	b	4077a0 <__fxstatat@plt+0x5660>
  407758:	sub	w3, w3, #0x61
  40775c:	and	w3, w3, #0xff
  407760:	cmp	w3, #0x1d
  407764:	b.ls	407718 <__fxstatat@plt+0x55d8>  // b.plast
  407768:	b	40774c <__fxstatat@plt+0x560c>
  40776c:	tbnz	w23, #0, 407824 <__fxstatat@plt+0x56e4>
  407770:	add	x19, x19, #0x1
  407774:	add	w20, w20, #0x1
  407778:	b	407720 <__fxstatat@plt+0x55e0>
  40777c:	tbnz	w23, #0, 407824 <__fxstatat@plt+0x56e4>
  407780:	add	w20, w20, #0x1
  407784:	mov	x19, x21
  407788:	b	407720 <__fxstatat@plt+0x55e0>
  40778c:	add	w20, w20, w0
  407790:	add	x19, x19, x25
  407794:	add	x0, sp, #0x58
  407798:	bl	401ea0 <mbsinit@plt>
  40779c:	cbnz	w0, 407720 <__fxstatat@plt+0x55e0>
  4077a0:	add	x3, sp, #0x58
  4077a4:	sub	x2, x21, x19
  4077a8:	mov	x1, x19
  4077ac:	add	x0, sp, #0x54
  4077b0:	bl	40a7e8 <__fxstatat@plt+0x86a8>
  4077b4:	cmn	x0, #0x1
  4077b8:	b.eq	40776c <__fxstatat@plt+0x562c>  // b.none
  4077bc:	cmn	x0, #0x2
  4077c0:	b.eq	40777c <__fxstatat@plt+0x563c>  // b.none
  4077c4:	cmp	x0, #0x0
  4077c8:	csel	x25, x0, x22, ne  // ne = any
  4077cc:	ldr	w0, [sp, #84]
  4077d0:	bl	401d60 <wcwidth@plt>
  4077d4:	tbnz	w0, #31, 407804 <__fxstatat@plt+0x56c4>
  4077d8:	sub	w1, w26, w20
  4077dc:	cmp	w1, w0
  4077e0:	b.ge	40778c <__fxstatat@plt+0x564c>  // b.tcont
  4077e4:	mov	w20, #0x7fffffff            	// #2147483647
  4077e8:	ldp	x25, x26, [sp, #64]
  4077ec:	mov	w0, w20
  4077f0:	ldp	x19, x20, [sp, #16]
  4077f4:	ldp	x21, x22, [sp, #32]
  4077f8:	ldp	x23, x24, [sp, #48]
  4077fc:	ldp	x29, x30, [sp], #96
  407800:	ret
  407804:	cbnz	w24, 407824 <__fxstatat@plt+0x56e4>
  407808:	ldr	w0, [sp, #84]
  40780c:	bl	401cb0 <iswcntrl@plt>
  407810:	cbnz	w0, 407790 <__fxstatat@plt+0x5650>
  407814:	cmp	w20, w26
  407818:	b.eq	4077e4 <__fxstatat@plt+0x56a4>  // b.none
  40781c:	add	w20, w20, #0x1
  407820:	b	407790 <__fxstatat@plt+0x5650>
  407824:	mov	w20, #0xffffffff            	// #-1
  407828:	ldp	x25, x26, [sp, #64]
  40782c:	b	4077ec <__fxstatat@plt+0x56ac>
  407830:	ldp	x25, x26, [sp, #64]
  407834:	b	4077ec <__fxstatat@plt+0x56ac>
  407838:	cbnz	w23, 407878 <__fxstatat@plt+0x5738>
  40783c:	tbnz	w0, #1, 40784c <__fxstatat@plt+0x570c>
  407840:	cmp	w20, w2
  407844:	b.eq	4077ec <__fxstatat@plt+0x56ac>  // b.none
  407848:	add	w20, w20, #0x1
  40784c:	cmp	x21, x19
  407850:	b.eq	4077ec <__fxstatat@plt+0x56ac>  // b.none
  407854:	ldrb	w0, [x19], #1
  407858:	ldrh	w0, [x1, x0, lsl #1]
  40785c:	tbz	w0, #14, 407838 <__fxstatat@plt+0x56f8>
  407860:	cmp	w20, w2
  407864:	b.eq	4077ec <__fxstatat@plt+0x56ac>  // b.none
  407868:	add	w20, w20, #0x1
  40786c:	b	40784c <__fxstatat@plt+0x570c>
  407870:	mov	w20, #0x0                   	// #0
  407874:	b	4077ec <__fxstatat@plt+0x56ac>
  407878:	mov	w20, #0xffffffff            	// #-1
  40787c:	b	4077ec <__fxstatat@plt+0x56ac>
  407880:	stp	x29, x30, [sp, #-32]!
  407884:	mov	x29, sp
  407888:	stp	x19, x20, [sp, #16]
  40788c:	mov	x19, x0
  407890:	mov	w20, w1
  407894:	bl	401c30 <strlen@plt>
  407898:	mov	w2, w20
  40789c:	mov	x1, x0
  4078a0:	mov	x0, x19
  4078a4:	bl	40769c <__fxstatat@plt+0x555c>
  4078a8:	ldp	x19, x20, [sp, #16]
  4078ac:	ldp	x29, x30, [sp], #32
  4078b0:	ret
  4078b4:	stp	x29, x30, [sp, #-48]!
  4078b8:	mov	x29, sp
  4078bc:	cbz	x0, 407934 <__fxstatat@plt+0x57f4>
  4078c0:	stp	x19, x20, [sp, #16]
  4078c4:	mov	x19, x0
  4078c8:	mov	w1, #0x2f                  	// #47
  4078cc:	bl	401e60 <strrchr@plt>
  4078d0:	mov	x20, x0
  4078d4:	cbz	x0, 407968 <__fxstatat@plt+0x5828>
  4078d8:	str	x21, [sp, #32]
  4078dc:	add	x21, x0, #0x1
  4078e0:	sub	x0, x21, x19
  4078e4:	cmp	x0, #0x6
  4078e8:	b.le	40795c <__fxstatat@plt+0x581c>
  4078ec:	mov	x2, #0x7                   	// #7
  4078f0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4078f4:	add	x1, x1, #0x5f8
  4078f8:	sub	x0, x20, #0x6
  4078fc:	bl	401d90 <strncmp@plt>
  407900:	cbnz	w0, 407964 <__fxstatat@plt+0x5824>
  407904:	mov	x2, #0x3                   	// #3
  407908:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40790c:	add	x1, x1, #0x600
  407910:	mov	x0, x21
  407914:	bl	401d90 <strncmp@plt>
  407918:	mov	x19, x21
  40791c:	cbnz	w0, 407984 <__fxstatat@plt+0x5844>
  407920:	add	x19, x20, #0x4
  407924:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  407928:	str	x19, [x0, #1456]
  40792c:	ldr	x21, [sp, #32]
  407930:	b	407968 <__fxstatat@plt+0x5828>
  407934:	stp	x19, x20, [sp, #16]
  407938:	str	x21, [sp, #32]
  40793c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  407940:	ldr	x3, [x0, #1424]
  407944:	mov	x2, #0x37                  	// #55
  407948:	mov	x1, #0x1                   	// #1
  40794c:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407950:	add	x0, x0, #0x5c0
  407954:	bl	401fe0 <fwrite@plt>
  407958:	bl	401e80 <abort@plt>
  40795c:	ldr	x21, [sp, #32]
  407960:	b	407968 <__fxstatat@plt+0x5828>
  407964:	ldr	x21, [sp, #32]
  407968:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40796c:	str	x19, [x0, #1648]
  407970:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  407974:	str	x19, [x0, #1416]
  407978:	ldp	x19, x20, [sp, #16]
  40797c:	ldp	x29, x30, [sp], #48
  407980:	ret
  407984:	ldr	x21, [sp, #32]
  407988:	b	407968 <__fxstatat@plt+0x5828>
  40798c:	stp	xzr, xzr, [x8]
  407990:	stp	xzr, xzr, [x8, #16]
  407994:	stp	xzr, xzr, [x8, #32]
  407998:	str	xzr, [x8, #48]
  40799c:	cmp	w0, #0xa
  4079a0:	b.eq	4079ac <__fxstatat@plt+0x586c>  // b.none
  4079a4:	str	w0, [x8]
  4079a8:	ret
  4079ac:	stp	x29, x30, [sp, #-16]!
  4079b0:	mov	x29, sp
  4079b4:	bl	401e80 <abort@plt>
  4079b8:	stp	x29, x30, [sp, #-48]!
  4079bc:	mov	x29, sp
  4079c0:	stp	x19, x20, [sp, #16]
  4079c4:	str	x21, [sp, #32]
  4079c8:	mov	x20, x0
  4079cc:	mov	w21, w1
  4079d0:	mov	w2, #0x5                   	// #5
  4079d4:	mov	x1, x0
  4079d8:	mov	x0, #0x0                   	// #0
  4079dc:	bl	402060 <dcgettext@plt>
  4079e0:	mov	x19, x0
  4079e4:	cmp	x20, x0
  4079e8:	b.eq	407a00 <__fxstatat@plt+0x58c0>  // b.none
  4079ec:	mov	x0, x19
  4079f0:	ldp	x19, x20, [sp, #16]
  4079f4:	ldr	x21, [sp, #32]
  4079f8:	ldp	x29, x30, [sp], #48
  4079fc:	ret
  407a00:	bl	40b63c <__fxstatat@plt+0x94fc>
  407a04:	ldrb	w1, [x0]
  407a08:	and	w1, w1, #0xffffffdf
  407a0c:	cmp	w1, #0x55
  407a10:	b.ne	407a90 <__fxstatat@plt+0x5950>  // b.any
  407a14:	ldrb	w1, [x0, #1]
  407a18:	and	w1, w1, #0xffffffdf
  407a1c:	cmp	w1, #0x54
  407a20:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407a24:	ldrb	w1, [x0, #2]
  407a28:	and	w1, w1, #0xffffffdf
  407a2c:	cmp	w1, #0x46
  407a30:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407a34:	ldrb	w1, [x0, #3]
  407a38:	cmp	w1, #0x2d
  407a3c:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407a40:	ldrb	w1, [x0, #4]
  407a44:	cmp	w1, #0x38
  407a48:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407a4c:	ldrb	w0, [x0, #5]
  407a50:	cbz	w0, 407a70 <__fxstatat@plt+0x5930>
  407a54:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  407a58:	add	x0, x19, #0x628
  407a5c:	adrp	x19, 40d000 <__fxstatat@plt+0xaec0>
  407a60:	add	x19, x19, #0x248
  407a64:	cmp	w21, #0x9
  407a68:	csel	x19, x19, x0, eq  // eq = none
  407a6c:	b	4079ec <__fxstatat@plt+0x58ac>
  407a70:	ldrb	w1, [x19]
  407a74:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  407a78:	add	x0, x19, #0x608
  407a7c:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  407a80:	add	x19, x19, #0x620
  407a84:	cmp	w1, #0x60
  407a88:	csel	x19, x19, x0, eq  // eq = none
  407a8c:	b	4079ec <__fxstatat@plt+0x58ac>
  407a90:	cmp	w1, #0x47
  407a94:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407a98:	ldrb	w1, [x0, #1]
  407a9c:	and	w1, w1, #0xffffffdf
  407aa0:	cmp	w1, #0x42
  407aa4:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407aa8:	ldrb	w1, [x0, #2]
  407aac:	cmp	w1, #0x31
  407ab0:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407ab4:	ldrb	w1, [x0, #3]
  407ab8:	cmp	w1, #0x38
  407abc:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407ac0:	ldrb	w1, [x0, #4]
  407ac4:	cmp	w1, #0x30
  407ac8:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407acc:	ldrb	w1, [x0, #5]
  407ad0:	cmp	w1, #0x33
  407ad4:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407ad8:	ldrb	w1, [x0, #6]
  407adc:	cmp	w1, #0x30
  407ae0:	b.ne	407a54 <__fxstatat@plt+0x5914>  // b.any
  407ae4:	ldrb	w0, [x0, #7]
  407ae8:	cbnz	w0, 407a54 <__fxstatat@plt+0x5914>
  407aec:	ldrb	w1, [x19]
  407af0:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  407af4:	add	x0, x19, #0x610
  407af8:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  407afc:	add	x19, x19, #0x618
  407b00:	cmp	w1, #0x60
  407b04:	csel	x19, x19, x0, eq  // eq = none
  407b08:	b	4079ec <__fxstatat@plt+0x58ac>
  407b0c:	sub	sp, sp, #0xf0
  407b10:	stp	x29, x30, [sp, #16]
  407b14:	add	x29, sp, #0x10
  407b18:	stp	x19, x20, [sp, #32]
  407b1c:	stp	x21, x22, [sp, #48]
  407b20:	stp	x23, x24, [sp, #64]
  407b24:	stp	x25, x26, [sp, #80]
  407b28:	stp	x27, x28, [sp, #96]
  407b2c:	mov	x28, x0
  407b30:	mov	x26, x1
  407b34:	str	x2, [sp, #136]
  407b38:	mov	x24, x3
  407b3c:	mov	w25, w4
  407b40:	mov	w19, w5
  407b44:	str	w5, [sp, #184]
  407b48:	str	x6, [sp, #152]
  407b4c:	str	x7, [sp, #200]
  407b50:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  407b54:	str	x0, [sp, #168]
  407b58:	mov	x0, x19
  407b5c:	ubfx	x0, x0, #1, #1
  407b60:	str	x0, [sp, #112]
  407b64:	mov	w0, #0x1                   	// #1
  407b68:	str	w0, [sp, #128]
  407b6c:	str	wzr, [sp, #180]
  407b70:	str	wzr, [sp, #124]
  407b74:	str	wzr, [sp, #132]
  407b78:	str	xzr, [sp, #144]
  407b7c:	str	xzr, [sp, #160]
  407b80:	str	xzr, [sp, #192]
  407b84:	mov	w23, w25
  407b88:	mov	x25, x24
  407b8c:	cmp	w23, #0x4
  407b90:	b.eq	407d00 <__fxstatat@plt+0x5bc0>  // b.none
  407b94:	b.ls	407be4 <__fxstatat@plt+0x5aa4>  // b.plast
  407b98:	cmp	w23, #0x7
  407b9c:	b.eq	407d70 <__fxstatat@plt+0x5c30>  // b.none
  407ba0:	b.ls	407c30 <__fxstatat@plt+0x5af0>  // b.plast
  407ba4:	sub	w0, w23, #0x8
  407ba8:	cmp	w0, #0x2
  407bac:	b.hi	407d60 <__fxstatat@plt+0x5c20>  // b.pmore
  407bb0:	cmp	w23, #0xa
  407bb4:	b.ne	407ca4 <__fxstatat@plt+0x5b64>  // b.any
  407bb8:	mov	x27, #0x0                   	// #0
  407bbc:	ldr	w0, [sp, #112]
  407bc0:	cbz	w0, 407cd0 <__fxstatat@plt+0x5b90>
  407bc4:	ldr	x0, [sp, #240]
  407bc8:	bl	401c30 <strlen@plt>
  407bcc:	str	x0, [sp, #144]
  407bd0:	ldr	x0, [sp, #240]
  407bd4:	str	x0, [sp, #160]
  407bd8:	mov	w0, #0x1                   	// #1
  407bdc:	str	w0, [sp, #132]
  407be0:	b	407c68 <__fxstatat@plt+0x5b28>
  407be4:	cmp	w23, #0x2
  407be8:	b.eq	407d3c <__fxstatat@plt+0x5bfc>  // b.none
  407bec:	b.ls	407bfc <__fxstatat@plt+0x5abc>  // b.plast
  407bf0:	mov	w0, #0x1                   	// #1
  407bf4:	str	w0, [sp, #132]
  407bf8:	b	407c08 <__fxstatat@plt+0x5ac8>
  407bfc:	cbz	w23, 407d64 <__fxstatat@plt+0x5c24>
  407c00:	cmp	w23, #0x1
  407c04:	b.ne	407d60 <__fxstatat@plt+0x5c20>  // b.any
  407c08:	mov	w0, #0x1                   	// #1
  407c0c:	str	w0, [sp, #112]
  407c10:	mov	x0, #0x1                   	// #1
  407c14:	str	x0, [sp, #144]
  407c18:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407c1c:	add	x0, x0, #0x628
  407c20:	str	x0, [sp, #160]
  407c24:	mov	x27, #0x0                   	// #0
  407c28:	mov	w23, #0x2                   	// #2
  407c2c:	b	407c68 <__fxstatat@plt+0x5b28>
  407c30:	cmp	w23, #0x5
  407c34:	b.eq	407c70 <__fxstatat@plt+0x5b30>  // b.none
  407c38:	cmp	w23, #0x6
  407c3c:	b.ne	407d60 <__fxstatat@plt+0x5c20>  // b.any
  407c40:	mov	w0, #0x1                   	// #1
  407c44:	str	w0, [sp, #112]
  407c48:	str	w0, [sp, #132]
  407c4c:	mov	x0, #0x1                   	// #1
  407c50:	str	x0, [sp, #144]
  407c54:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  407c58:	add	x0, x0, #0x248
  407c5c:	str	x0, [sp, #160]
  407c60:	mov	x27, #0x0                   	// #0
  407c64:	mov	w23, #0x5                   	// #5
  407c68:	mov	x24, #0x0                   	// #0
  407c6c:	b	40875c <__fxstatat@plt+0x661c>
  407c70:	ldr	w0, [sp, #112]
  407c74:	cbnz	w0, 407d84 <__fxstatat@plt+0x5c44>
  407c78:	cbz	x26, 407da8 <__fxstatat@plt+0x5c68>
  407c7c:	mov	w0, #0x22                  	// #34
  407c80:	strb	w0, [x28]
  407c84:	mov	w0, #0x1                   	// #1
  407c88:	str	w0, [sp, #132]
  407c8c:	mov	x27, #0x1                   	// #1
  407c90:	str	x27, [sp, #144]
  407c94:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  407c98:	add	x0, x0, #0x248
  407c9c:	str	x0, [sp, #160]
  407ca0:	b	407c68 <__fxstatat@plt+0x5b28>
  407ca4:	mov	w1, w23
  407ca8:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407cac:	add	x0, x0, #0x630
  407cb0:	bl	4079b8 <__fxstatat@plt+0x5878>
  407cb4:	str	x0, [sp, #200]
  407cb8:	mov	w1, w23
  407cbc:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407cc0:	add	x0, x0, #0x628
  407cc4:	bl	4079b8 <__fxstatat@plt+0x5878>
  407cc8:	str	x0, [sp, #240]
  407ccc:	b	407bb8 <__fxstatat@plt+0x5a78>
  407cd0:	ldr	x1, [sp, #200]
  407cd4:	ldrb	w0, [x1]
  407cd8:	cbnz	w0, 407cf0 <__fxstatat@plt+0x5bb0>
  407cdc:	mov	x27, #0x0                   	// #0
  407ce0:	b	407bc4 <__fxstatat@plt+0x5a84>
  407ce4:	add	x27, x27, #0x1
  407ce8:	ldrb	w0, [x1, x27]
  407cec:	cbz	w0, 407bc4 <__fxstatat@plt+0x5a84>
  407cf0:	cmp	x26, x27
  407cf4:	b.ls	407ce4 <__fxstatat@plt+0x5ba4>  // b.plast
  407cf8:	strb	w0, [x28, x27]
  407cfc:	b	407ce4 <__fxstatat@plt+0x5ba4>
  407d00:	ldr	w0, [sp, #112]
  407d04:	cbnz	w0, 407c08 <__fxstatat@plt+0x5ac8>
  407d08:	mov	w0, #0x1                   	// #1
  407d0c:	str	w0, [sp, #132]
  407d10:	cbz	x26, 407dc8 <__fxstatat@plt+0x5c88>
  407d14:	mov	w0, #0x27                  	// #39
  407d18:	strb	w0, [x28]
  407d1c:	str	wzr, [sp, #112]
  407d20:	mov	x27, #0x1                   	// #1
  407d24:	str	x27, [sp, #144]
  407d28:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407d2c:	add	x0, x0, #0x628
  407d30:	str	x0, [sp, #160]
  407d34:	mov	w23, #0x2                   	// #2
  407d38:	b	407c68 <__fxstatat@plt+0x5b28>
  407d3c:	ldr	w0, [sp, #112]
  407d40:	cbz	w0, 407d10 <__fxstatat@plt+0x5bd0>
  407d44:	mov	x0, #0x1                   	// #1
  407d48:	str	x0, [sp, #144]
  407d4c:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407d50:	add	x0, x0, #0x628
  407d54:	str	x0, [sp, #160]
  407d58:	mov	x27, #0x0                   	// #0
  407d5c:	b	407c68 <__fxstatat@plt+0x5b28>
  407d60:	bl	401e80 <abort@plt>
  407d64:	str	wzr, [sp, #112]
  407d68:	mov	x27, #0x0                   	// #0
  407d6c:	b	407c68 <__fxstatat@plt+0x5b28>
  407d70:	str	wzr, [sp, #112]
  407d74:	mov	w0, #0x1                   	// #1
  407d78:	str	w0, [sp, #132]
  407d7c:	mov	x27, #0x0                   	// #0
  407d80:	b	407c68 <__fxstatat@plt+0x5b28>
  407d84:	ldr	w0, [sp, #112]
  407d88:	str	w0, [sp, #132]
  407d8c:	mov	x0, #0x1                   	// #1
  407d90:	str	x0, [sp, #144]
  407d94:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  407d98:	add	x0, x0, #0x248
  407d9c:	str	x0, [sp, #160]
  407da0:	mov	x27, #0x0                   	// #0
  407da4:	b	407c68 <__fxstatat@plt+0x5b28>
  407da8:	mov	w0, #0x1                   	// #1
  407dac:	str	w0, [sp, #132]
  407db0:	mov	x27, #0x1                   	// #1
  407db4:	str	x27, [sp, #144]
  407db8:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  407dbc:	add	x0, x0, #0x248
  407dc0:	str	x0, [sp, #160]
  407dc4:	b	407c68 <__fxstatat@plt+0x5b28>
  407dc8:	str	wzr, [sp, #112]
  407dcc:	mov	x27, #0x1                   	// #1
  407dd0:	str	x27, [sp, #144]
  407dd4:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407dd8:	add	x0, x0, #0x628
  407ddc:	str	x0, [sp, #160]
  407de0:	mov	w23, #0x2                   	// #2
  407de4:	b	407c68 <__fxstatat@plt+0x5b28>
  407de8:	ldr	x0, [sp, #144]
  407dec:	add	x20, x24, x0
  407df0:	cmp	x0, #0x1
  407df4:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  407df8:	b.ne	407e08 <__fxstatat@plt+0x5cc8>  // b.any
  407dfc:	ldr	x0, [sp, #136]
  407e00:	bl	401c30 <strlen@plt>
  407e04:	mov	x25, x0
  407e08:	cmp	x20, x25
  407e0c:	b.hi	408a38 <__fxstatat@plt+0x68f8>  // b.pmore
  407e10:	ldr	x0, [sp, #136]
  407e14:	add	x20, x0, x24
  407e18:	ldr	x2, [sp, #144]
  407e1c:	ldr	x1, [sp, #160]
  407e20:	mov	x0, x20
  407e24:	bl	401ed0 <memcmp@plt>
  407e28:	cbnz	w0, 408a38 <__fxstatat@plt+0x68f8>
  407e2c:	ldr	w0, [sp, #112]
  407e30:	cbnz	w0, 407e58 <__fxstatat@plt+0x5d18>
  407e34:	ldrb	w20, [x20]
  407e38:	cmp	w20, #0x7e
  407e3c:	b.hi	408324 <__fxstatat@plt+0x61e4>  // b.pmore
  407e40:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407e44:	add	x0, x0, #0x6a8
  407e48:	ldrh	w0, [x0, w20, uxtw #1]
  407e4c:	adr	x1, 407e58 <__fxstatat@plt+0x5d18>
  407e50:	add	x0, x1, w0, sxth #2
  407e54:	br	x0
  407e58:	mov	x24, x25
  407e5c:	mov	w25, w23
  407e60:	b	4089c0 <__fxstatat@plt+0x6880>
  407e64:	ldr	w0, [sp, #132]
  407e68:	cbnz	w0, 407e84 <__fxstatat@plt+0x5d44>
  407e6c:	ldr	x0, [sp, #184]
  407e70:	tbnz	w0, #0, 408758 <__fxstatat@plt+0x6618>
  407e74:	ldr	w0, [sp, #132]
  407e78:	mov	w22, w0
  407e7c:	mov	w19, w0
  407e80:	b	408698 <__fxstatat@plt+0x6558>
  407e84:	ldr	w0, [sp, #112]
  407e88:	cbnz	w0, 408974 <__fxstatat@plt+0x6834>
  407e8c:	mov	w22, w0
  407e90:	cmp	w23, #0x2
  407e94:	cset	w1, eq  // eq = none
  407e98:	ldr	w0, [sp, #124]
  407e9c:	eor	w0, w0, #0x1
  407ea0:	ands	w0, w1, w0
  407ea4:	b.eq	407f08 <__fxstatat@plt+0x5dc8>  // b.none
  407ea8:	cmp	x26, x27
  407eac:	b.ls	407eb8 <__fxstatat@plt+0x5d78>  // b.plast
  407eb0:	mov	w1, #0x27                  	// #39
  407eb4:	strb	w1, [x28, x27]
  407eb8:	add	x1, x27, #0x1
  407ebc:	cmp	x26, x1
  407ec0:	b.ls	407ecc <__fxstatat@plt+0x5d8c>  // b.plast
  407ec4:	mov	w2, #0x24                  	// #36
  407ec8:	strb	w2, [x28, x1]
  407ecc:	add	x1, x27, #0x2
  407ed0:	cmp	x26, x1
  407ed4:	b.ls	407ee0 <__fxstatat@plt+0x5da0>  // b.plast
  407ed8:	mov	w2, #0x27                  	// #39
  407edc:	strb	w2, [x28, x1]
  407ee0:	add	x1, x27, #0x3
  407ee4:	cmp	x26, x1
  407ee8:	b.ls	408a24 <__fxstatat@plt+0x68e4>  // b.plast
  407eec:	mov	w2, #0x5c                  	// #92
  407ef0:	strb	w2, [x28, x1]
  407ef4:	add	x27, x27, #0x4
  407ef8:	str	w0, [sp, #124]
  407efc:	mov	w19, #0x0                   	// #0
  407f00:	mov	w20, #0x30                  	// #48
  407f04:	b	4086c0 <__fxstatat@plt+0x6580>
  407f08:	cmp	x26, x27
  407f0c:	b.hi	407f2c <__fxstatat@plt+0x5dec>  // b.pmore
  407f10:	add	x2, x27, #0x1
  407f14:	cbnz	w21, 407f3c <__fxstatat@plt+0x5dfc>
  407f18:	mov	w0, w19
  407f1c:	mov	w19, w21
  407f20:	mov	x27, x2
  407f24:	mov	w20, #0x30                  	// #48
  407f28:	b	408698 <__fxstatat@plt+0x6558>
  407f2c:	mov	w1, #0x5c                  	// #92
  407f30:	strb	w1, [x28, x27]
  407f34:	add	x2, x27, #0x1
  407f38:	cbz	w21, 407f78 <__fxstatat@plt+0x5e38>
  407f3c:	add	x1, x24, #0x1
  407f40:	cmp	x1, x25
  407f44:	b.cs	407f60 <__fxstatat@plt+0x5e20>  // b.hs, b.nlast
  407f48:	ldr	x3, [sp, #136]
  407f4c:	ldrb	w1, [x3, x1]
  407f50:	sub	w1, w1, #0x30
  407f54:	and	w1, w1, #0xff
  407f58:	cmp	w1, #0x9
  407f5c:	b.ls	407f8c <__fxstatat@plt+0x5e4c>  // b.plast
  407f60:	mov	w1, w0
  407f64:	mov	w0, w19
  407f68:	mov	w19, w1
  407f6c:	mov	x27, x2
  407f70:	mov	w20, #0x30                  	// #48
  407f74:	b	4086a8 <__fxstatat@plt+0x6568>
  407f78:	mov	w0, w19
  407f7c:	mov	w19, w21
  407f80:	mov	x27, x2
  407f84:	mov	w20, #0x30                  	// #48
  407f88:	b	4086c0 <__fxstatat@plt+0x6580>
  407f8c:	cmp	x26, x2
  407f90:	b.ls	407f9c <__fxstatat@plt+0x5e5c>  // b.plast
  407f94:	mov	w1, #0x30                  	// #48
  407f98:	strb	w1, [x28, x2]
  407f9c:	add	x1, x27, #0x2
  407fa0:	cmp	x26, x1
  407fa4:	b.ls	407fb0 <__fxstatat@plt+0x5e70>  // b.plast
  407fa8:	mov	w2, #0x30                  	// #48
  407fac:	strb	w2, [x28, x1]
  407fb0:	add	x2, x27, #0x3
  407fb4:	b	407f60 <__fxstatat@plt+0x5e20>
  407fb8:	mov	w22, #0x0                   	// #0
  407fbc:	cmp	w23, #0x2
  407fc0:	b.eq	407fdc <__fxstatat@plt+0x5e9c>  // b.none
  407fc4:	cmp	w23, #0x5
  407fc8:	b.eq	407ff0 <__fxstatat@plt+0x5eb0>  // b.none
  407fcc:	mov	w19, #0x0                   	// #0
  407fd0:	mov	w0, #0x0                   	// #0
  407fd4:	mov	w20, #0x3f                  	// #63
  407fd8:	b	408698 <__fxstatat@plt+0x6558>
  407fdc:	ldr	w0, [sp, #112]
  407fe0:	cbnz	w0, 408980 <__fxstatat@plt+0x6840>
  407fe4:	mov	w19, w0
  407fe8:	mov	w20, #0x3f                  	// #63
  407fec:	b	40830c <__fxstatat@plt+0x61cc>
  407ff0:	ldr	x0, [sp, #184]
  407ff4:	tbz	w0, #2, 4087c0 <__fxstatat@plt+0x6680>
  407ff8:	add	x4, x24, #0x2
  407ffc:	cmp	x4, x25
  408000:	b.cs	4087d0 <__fxstatat@plt+0x6690>  // b.hs, b.nlast
  408004:	ldr	x0, [sp, #136]
  408008:	add	x0, x0, x24
  40800c:	ldrb	w20, [x0, #1]
  408010:	cmp	w20, #0x3f
  408014:	b.eq	408028 <__fxstatat@plt+0x5ee8>  // b.none
  408018:	mov	w19, #0x0                   	// #0
  40801c:	mov	w0, #0x0                   	// #0
  408020:	mov	w20, #0x3f                  	// #63
  408024:	b	408698 <__fxstatat@plt+0x6558>
  408028:	ldr	x0, [sp, #136]
  40802c:	ldrb	w3, [x0, x4]
  408030:	cmp	w3, #0x3e
  408034:	b.hi	4087e0 <__fxstatat@plt+0x66a0>  // b.pmore
  408038:	mov	x1, #0x1                   	// #1
  40803c:	lsl	x1, x1, x3
  408040:	mov	w19, #0x0                   	// #0
  408044:	mov	w0, #0x0                   	// #0
  408048:	mov	x2, #0xa38200000000        	// #179778741075968
  40804c:	movk	x2, #0x7000, lsl #48
  408050:	tst	x1, x2
  408054:	b.eq	408698 <__fxstatat@plt+0x6558>  // b.none
  408058:	ldr	w0, [sp, #112]
  40805c:	cbnz	w0, 408a18 <__fxstatat@plt+0x68d8>
  408060:	cmp	x26, x27
  408064:	b.ls	408070 <__fxstatat@plt+0x5f30>  // b.plast
  408068:	mov	w0, #0x3f                  	// #63
  40806c:	strb	w0, [x28, x27]
  408070:	add	x0, x27, #0x1
  408074:	cmp	x26, x0
  408078:	b.ls	408084 <__fxstatat@plt+0x5f44>  // b.plast
  40807c:	mov	w1, #0x22                  	// #34
  408080:	strb	w1, [x28, x0]
  408084:	add	x0, x27, #0x2
  408088:	cmp	x26, x0
  40808c:	b.ls	408098 <__fxstatat@plt+0x5f58>  // b.plast
  408090:	mov	w1, #0x22                  	// #34
  408094:	strb	w1, [x28, x0]
  408098:	add	x0, x27, #0x3
  40809c:	cmp	x26, x0
  4080a0:	b.ls	4080ac <__fxstatat@plt+0x5f6c>  // b.plast
  4080a4:	mov	w1, #0x3f                  	// #63
  4080a8:	strb	w1, [x28, x0]
  4080ac:	add	x27, x27, #0x4
  4080b0:	ldr	w0, [sp, #112]
  4080b4:	mov	w19, w0
  4080b8:	mov	w20, w3
  4080bc:	mov	x24, x4
  4080c0:	b	408698 <__fxstatat@plt+0x6558>
  4080c4:	mov	w22, #0x0                   	// #0
  4080c8:	mov	w20, #0x8                   	// #8
  4080cc:	mov	w0, #0x62                  	// #98
  4080d0:	b	408100 <__fxstatat@plt+0x5fc0>
  4080d4:	mov	w22, #0x0                   	// #0
  4080d8:	mov	w20, #0xc                   	// #12
  4080dc:	mov	w0, #0x66                  	// #102
  4080e0:	b	408100 <__fxstatat@plt+0x5fc0>
  4080e4:	mov	w22, #0x0                   	// #0
  4080e8:	mov	w20, #0xd                   	// #13
  4080ec:	mov	w0, #0x72                  	// #114
  4080f0:	ldr	w1, [sp, #112]
  4080f4:	cmp	w1, #0x0
  4080f8:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  4080fc:	b.eq	4081d8 <__fxstatat@plt+0x6098>  // b.none
  408100:	ldr	w1, [sp, #132]
  408104:	cbnz	w1, 408814 <__fxstatat@plt+0x66d4>
  408108:	mov	w19, w1
  40810c:	mov	w0, w1
  408110:	b	408698 <__fxstatat@plt+0x6558>
  408114:	mov	w22, #0x0                   	// #0
  408118:	mov	w20, #0x9                   	// #9
  40811c:	mov	w0, #0x74                  	// #116
  408120:	b	4080f0 <__fxstatat@plt+0x5fb0>
  408124:	mov	w22, #0x0                   	// #0
  408128:	mov	w20, #0xb                   	// #11
  40812c:	mov	w0, #0x76                  	// #118
  408130:	b	408100 <__fxstatat@plt+0x5fc0>
  408134:	mov	w22, #0x0                   	// #0
  408138:	cmp	w23, #0x2
  40813c:	b.eq	408168 <__fxstatat@plt+0x6028>  // b.none
  408140:	ldr	w0, [sp, #132]
  408144:	cmp	w0, #0x0
  408148:	ldr	w0, [sp, #112]
  40814c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408150:	ldr	w0, [sp, #176]
  408154:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408158:	b.ne	40882c <__fxstatat@plt+0x66ec>  // b.any
  40815c:	mov	w20, #0x5c                  	// #92
  408160:	mov	w0, w20
  408164:	b	408100 <__fxstatat@plt+0x5fc0>
  408168:	ldr	w0, [sp, #112]
  40816c:	cbnz	w0, 40898c <__fxstatat@plt+0x684c>
  408170:	mov	w19, w0
  408174:	mov	w20, #0x5c                  	// #92
  408178:	eor	w0, w0, #0x1
  40817c:	ldr	w1, [sp, #124]
  408180:	and	w0, w1, w0
  408184:	tst	w0, #0xff
  408188:	b.eq	408738 <__fxstatat@plt+0x65f8>  // b.none
  40818c:	cmp	x26, x27
  408190:	b.ls	40819c <__fxstatat@plt+0x605c>  // b.plast
  408194:	mov	w0, #0x27                  	// #39
  408198:	strb	w0, [x28, x27]
  40819c:	add	x0, x27, #0x1
  4081a0:	cmp	x26, x0
  4081a4:	b.ls	4081b0 <__fxstatat@plt+0x6070>  // b.plast
  4081a8:	mov	w1, #0x27                  	// #39
  4081ac:	strb	w1, [x28, x0]
  4081b0:	add	x27, x27, #0x2
  4081b4:	str	wzr, [sp, #124]
  4081b8:	b	408738 <__fxstatat@plt+0x65f8>
  4081bc:	mov	w0, #0x6e                  	// #110
  4081c0:	b	4080f0 <__fxstatat@plt+0x5fb0>
  4081c4:	mov	w0, #0x6e                  	// #110
  4081c8:	b	4080f0 <__fxstatat@plt+0x5fb0>
  4081cc:	mov	w22, #0x0                   	// #0
  4081d0:	mov	w0, #0x6e                  	// #110
  4081d4:	b	4080f0 <__fxstatat@plt+0x5fb0>
  4081d8:	mov	x24, x25
  4081dc:	mov	w25, #0x2                   	// #2
  4081e0:	b	4089ac <__fxstatat@plt+0x686c>
  4081e4:	mov	w0, #0x61                  	// #97
  4081e8:	b	408100 <__fxstatat@plt+0x5fc0>
  4081ec:	mov	w0, #0x61                  	// #97
  4081f0:	b	408100 <__fxstatat@plt+0x5fc0>
  4081f4:	mov	w22, #0x0                   	// #0
  4081f8:	cmp	x25, #0x1
  4081fc:	cset	w0, ne  // ne = any
  408200:	cmn	x25, #0x1
  408204:	b.eq	40821c <__fxstatat@plt+0x60dc>  // b.none
  408208:	cbnz	w0, 4087ec <__fxstatat@plt+0x66ac>
  40820c:	cbz	x24, 408244 <__fxstatat@plt+0x6104>
  408210:	mov	w19, #0x0                   	// #0
  408214:	mov	w0, #0x0                   	// #0
  408218:	b	408698 <__fxstatat@plt+0x6558>
  40821c:	ldr	x0, [sp, #136]
  408220:	ldrb	w0, [x0, #1]
  408224:	cmp	w0, #0x0
  408228:	cset	w0, ne  // ne = any
  40822c:	b	408208 <__fxstatat@plt+0x60c8>
  408230:	mov	w22, #0x0                   	// #0
  408234:	b	40820c <__fxstatat@plt+0x60cc>
  408238:	mov	w22, #0x0                   	// #0
  40823c:	b	408244 <__fxstatat@plt+0x6104>
  408240:	mov	w19, w22
  408244:	cmp	w23, #0x2
  408248:	cset	w0, eq  // eq = none
  40824c:	ldr	w1, [sp, #112]
  408250:	ands	w0, w1, w0
  408254:	b.eq	408698 <__fxstatat@plt+0x6558>  // b.none
  408258:	mov	x24, x25
  40825c:	mov	w25, #0x2                   	// #2
  408260:	b	4089ac <__fxstatat@plt+0x686c>
  408264:	ldr	w19, [sp, #112]
  408268:	b	408244 <__fxstatat@plt+0x6104>
  40826c:	mov	w22, #0x0                   	// #0
  408270:	mov	w19, #0x0                   	// #0
  408274:	b	408244 <__fxstatat@plt+0x6104>
  408278:	mov	w22, #0x0                   	// #0
  40827c:	cmp	w23, #0x2
  408280:	b.eq	408294 <__fxstatat@plt+0x6154>  // b.none
  408284:	str	w19, [sp, #180]
  408288:	mov	w0, #0x0                   	// #0
  40828c:	mov	w20, #0x27                  	// #39
  408290:	b	408698 <__fxstatat@plt+0x6558>
  408294:	ldr	w0, [sp, #112]
  408298:	cbnz	w0, 408998 <__fxstatat@plt+0x6858>
  40829c:	cmp	x26, #0x0
  4082a0:	mov	x0, #0x0                   	// #0
  4082a4:	ldr	x1, [sp, #192]
  4082a8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  4082ac:	b.eq	4082dc <__fxstatat@plt+0x619c>  // b.none
  4082b0:	cmp	x26, x27
  4082b4:	b.ls	4082c0 <__fxstatat@plt+0x6180>  // b.plast
  4082b8:	mov	w0, #0x27                  	// #39
  4082bc:	strb	w0, [x28, x27]
  4082c0:	add	x0, x27, #0x1
  4082c4:	cmp	x26, x0
  4082c8:	b.ls	408314 <__fxstatat@plt+0x61d4>  // b.plast
  4082cc:	mov	w1, #0x5c                  	// #92
  4082d0:	strb	w1, [x28, x0]
  4082d4:	mov	x0, x26
  4082d8:	ldr	x26, [sp, #192]
  4082dc:	add	x1, x27, #0x2
  4082e0:	cmp	x1, x0
  4082e4:	b.cs	4082f0 <__fxstatat@plt+0x61b0>  // b.hs, b.nlast
  4082e8:	mov	w2, #0x27                  	// #39
  4082ec:	strb	w2, [x28, x1]
  4082f0:	add	x27, x27, #0x3
  4082f4:	str	w19, [sp, #180]
  4082f8:	ldr	w1, [sp, #112]
  4082fc:	str	w1, [sp, #124]
  408300:	str	x26, [sp, #192]
  408304:	mov	x26, x0
  408308:	mov	w20, #0x27                  	// #39
  40830c:	mov	w0, #0x0                   	// #0
  408310:	b	4086c0 <__fxstatat@plt+0x6580>
  408314:	mov	x0, x26
  408318:	ldr	x26, [sp, #192]
  40831c:	b	4082dc <__fxstatat@plt+0x619c>
  408320:	mov	w22, #0x0                   	// #0
  408324:	ldr	x0, [sp, #168]
  408328:	cmp	x0, #0x1
  40832c:	b.ne	408368 <__fxstatat@plt+0x6228>  // b.any
  408330:	bl	401f30 <__ctype_b_loc@plt>
  408334:	and	x1, x20, #0xff
  408338:	ldr	x0, [x0]
  40833c:	ldrh	w19, [x0, x1, lsl #1]
  408340:	ubfx	x19, x19, #14, #1
  408344:	ldr	x0, [sp, #168]
  408348:	mov	x2, x0
  40834c:	eor	w0, w19, #0x1
  408350:	ldr	w1, [sp, #132]
  408354:	and	w0, w1, w0
  408358:	ands	w0, w0, #0xff
  40835c:	b.eq	408698 <__fxstatat@plt+0x6558>  // b.none
  408360:	mov	w19, #0x0                   	// #0
  408364:	b	408514 <__fxstatat@plt+0x63d4>
  408368:	str	xzr, [sp, #232]
  40836c:	cmn	x25, #0x1
  408370:	b.eq	408394 <__fxstatat@plt+0x6254>  // b.none
  408374:	mov	x0, #0x0                   	// #0
  408378:	str	w21, [sp, #176]
  40837c:	str	w20, [sp, #208]
  408380:	str	w22, [sp, #212]
  408384:	mov	x22, x0
  408388:	str	x27, [sp, #216]
  40838c:	ldr	w27, [sp, #112]
  408390:	b	408464 <__fxstatat@plt+0x6324>
  408394:	ldr	x0, [sp, #136]
  408398:	bl	401c30 <strlen@plt>
  40839c:	mov	x25, x0
  4083a0:	b	408374 <__fxstatat@plt+0x6234>
  4083a4:	ldr	w20, [sp, #208]
  4083a8:	mov	x2, x22
  4083ac:	mov	x0, x21
  4083b0:	ldr	w21, [sp, #176]
  4083b4:	ldr	w22, [sp, #212]
  4083b8:	ldr	x27, [sp, #216]
  4083bc:	mov	w19, #0x0                   	// #0
  4083c0:	cmp	x0, x25
  4083c4:	b.cs	40850c <__fxstatat@plt+0x63cc>  // b.hs, b.nlast
  4083c8:	mov	x1, x2
  4083cc:	ldr	x2, [sp, #136]
  4083d0:	ldrb	w0, [x2, x0]
  4083d4:	cbz	w0, 4083f4 <__fxstatat@plt+0x62b4>
  4083d8:	add	x1, x1, #0x1
  4083dc:	add	x0, x24, x1
  4083e0:	cmp	x25, x0
  4083e4:	b.hi	4083d0 <__fxstatat@plt+0x6290>  // b.pmore
  4083e8:	mov	x2, x1
  4083ec:	mov	w19, #0x0                   	// #0
  4083f0:	b	40850c <__fxstatat@plt+0x63cc>
  4083f4:	mov	x2, x1
  4083f8:	mov	w19, #0x0                   	// #0
  4083fc:	b	40850c <__fxstatat@plt+0x63cc>
  408400:	add	x1, x1, #0x1
  408404:	cmp	x1, x21
  408408:	b.eq	408444 <__fxstatat@plt+0x6304>  // b.none
  40840c:	ldrb	w0, [x1]
  408410:	sub	w0, w0, #0x5b
  408414:	and	w0, w0, #0xff
  408418:	cmp	w0, #0x21
  40841c:	b.hi	408400 <__fxstatat@plt+0x62c0>  // b.pmore
  408420:	mov	x2, #0x1                   	// #1
  408424:	lsl	x0, x2, x0
  408428:	mov	x2, #0x2b                  	// #43
  40842c:	movk	x2, #0x2, lsl #32
  408430:	tst	x0, x2
  408434:	b.eq	408400 <__fxstatat@plt+0x62c0>  // b.none
  408438:	mov	x24, x25
  40843c:	mov	w25, #0x2                   	// #2
  408440:	b	4089ac <__fxstatat@plt+0x686c>
  408444:	ldr	w0, [sp, #228]
  408448:	bl	4020b0 <iswprint@plt>
  40844c:	cmp	w0, #0x0
  408450:	csel	w19, w19, wzr, ne  // ne = any
  408454:	add	x22, x22, x20
  408458:	add	x0, sp, #0xe8
  40845c:	bl	401ea0 <mbsinit@plt>
  408460:	cbnz	w0, 4084c4 <__fxstatat@plt+0x6384>
  408464:	add	x21, x24, x22
  408468:	add	x3, sp, #0xe8
  40846c:	sub	x2, x25, x21
  408470:	ldr	x0, [sp, #136]
  408474:	add	x1, x0, x21
  408478:	add	x0, sp, #0xe4
  40847c:	bl	40a7e8 <__fxstatat@plt+0x86a8>
  408480:	mov	x20, x0
  408484:	cbz	x0, 4084f8 <__fxstatat@plt+0x63b8>
  408488:	cmn	x0, #0x1
  40848c:	b.eq	4084dc <__fxstatat@plt+0x639c>  // b.none
  408490:	cmn	x0, #0x2
  408494:	b.eq	4083a4 <__fxstatat@plt+0x6264>  // b.none
  408498:	cmp	w27, #0x0
  40849c:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  4084a0:	b.ne	408444 <__fxstatat@plt+0x6304>  // b.any
  4084a4:	cmp	x0, #0x1
  4084a8:	b.ls	408444 <__fxstatat@plt+0x6304>  // b.plast
  4084ac:	add	x1, x21, #0x1
  4084b0:	ldr	x0, [sp, #136]
  4084b4:	add	x1, x0, x1
  4084b8:	add	x0, x0, x20
  4084bc:	add	x21, x0, x21
  4084c0:	b	40840c <__fxstatat@plt+0x62cc>
  4084c4:	ldr	w21, [sp, #176]
  4084c8:	ldr	w20, [sp, #208]
  4084cc:	mov	x2, x22
  4084d0:	ldr	w22, [sp, #212]
  4084d4:	ldr	x27, [sp, #216]
  4084d8:	b	40850c <__fxstatat@plt+0x63cc>
  4084dc:	ldr	w21, [sp, #176]
  4084e0:	ldr	w20, [sp, #208]
  4084e4:	mov	x2, x22
  4084e8:	ldr	w22, [sp, #212]
  4084ec:	ldr	x27, [sp, #216]
  4084f0:	mov	w19, #0x0                   	// #0
  4084f4:	b	40850c <__fxstatat@plt+0x63cc>
  4084f8:	ldr	w21, [sp, #176]
  4084fc:	ldr	w20, [sp, #208]
  408500:	mov	x2, x22
  408504:	ldr	w22, [sp, #212]
  408508:	ldr	x27, [sp, #216]
  40850c:	cmp	x2, #0x1
  408510:	b.ls	40834c <__fxstatat@plt+0x620c>  // b.plast
  408514:	add	x5, x24, x2
  408518:	mov	w0, #0x0                   	// #0
  40851c:	eor	w1, w19, #0x1
  408520:	ldr	w2, [sp, #132]
  408524:	and	w1, w2, w1
  408528:	and	w1, w1, #0xff
  40852c:	mov	w3, w1
  408530:	mov	w6, #0x5c                  	// #92
  408534:	mov	w7, #0x24                  	// #36
  408538:	ldr	w9, [sp, #112]
  40853c:	ldr	w4, [sp, #124]
  408540:	ldr	x8, [sp, #136]
  408544:	b	4085c0 <__fxstatat@plt+0x6480>
  408548:	cbz	w22, 40855c <__fxstatat@plt+0x641c>
  40854c:	cmp	x26, x27
  408550:	b.ls	408558 <__fxstatat@plt+0x6418>  // b.plast
  408554:	strb	w6, [x28, x27]
  408558:	add	x27, x27, #0x1
  40855c:	add	x2, x24, #0x1
  408560:	cmp	x2, x5
  408564:	b.cs	408678 <__fxstatat@plt+0x6538>  // b.hs, b.nlast
  408568:	eor	w22, w0, #0x1
  40856c:	and	w22, w4, w22
  408570:	ands	w22, w22, #0xff
  408574:	b.eq	40868c <__fxstatat@plt+0x654c>  // b.none
  408578:	cmp	x26, x27
  40857c:	b.ls	408588 <__fxstatat@plt+0x6448>  // b.plast
  408580:	mov	w4, #0x27                  	// #39
  408584:	strb	w4, [x28, x27]
  408588:	add	x4, x27, #0x1
  40858c:	cmp	x26, x4
  408590:	b.ls	40859c <__fxstatat@plt+0x645c>  // b.plast
  408594:	mov	w10, #0x27                  	// #39
  408598:	strb	w10, [x28, x4]
  40859c:	add	x27, x27, #0x2
  4085a0:	mov	w22, w3
  4085a4:	mov	x24, x2
  4085a8:	mov	w4, w3
  4085ac:	cmp	x26, x27
  4085b0:	b.ls	4085b8 <__fxstatat@plt+0x6478>  // b.plast
  4085b4:	strb	w20, [x28, x27]
  4085b8:	add	x27, x27, #0x1
  4085bc:	ldrb	w20, [x8, x24]
  4085c0:	cbz	w1, 408548 <__fxstatat@plt+0x6408>
  4085c4:	cbnz	w9, 408954 <__fxstatat@plt+0x6814>
  4085c8:	cmp	w23, #0x2
  4085cc:	cset	w0, eq  // eq = none
  4085d0:	eor	w2, w4, #0x1
  4085d4:	ands	w0, w0, w2
  4085d8:	b.eq	408618 <__fxstatat@plt+0x64d8>  // b.none
  4085dc:	cmp	x26, x27
  4085e0:	b.ls	4085ec <__fxstatat@plt+0x64ac>  // b.plast
  4085e4:	mov	w2, #0x27                  	// #39
  4085e8:	strb	w2, [x28, x27]
  4085ec:	add	x2, x27, #0x1
  4085f0:	cmp	x26, x2
  4085f4:	b.ls	4085fc <__fxstatat@plt+0x64bc>  // b.plast
  4085f8:	strb	w7, [x28, x2]
  4085fc:	add	x2, x27, #0x2
  408600:	cmp	x26, x2
  408604:	b.ls	408610 <__fxstatat@plt+0x64d0>  // b.plast
  408608:	mov	w4, #0x27                  	// #39
  40860c:	strb	w4, [x28, x2]
  408610:	add	x27, x27, #0x3
  408614:	mov	w4, w0
  408618:	cmp	x26, x27
  40861c:	b.ls	408624 <__fxstatat@plt+0x64e4>  // b.plast
  408620:	strb	w6, [x28, x27]
  408624:	add	x0, x27, #0x1
  408628:	cmp	x26, x0
  40862c:	b.ls	40863c <__fxstatat@plt+0x64fc>  // b.plast
  408630:	lsr	w2, w20, #6
  408634:	add	w2, w2, #0x30
  408638:	strb	w2, [x28, x0]
  40863c:	add	x0, x27, #0x2
  408640:	cmp	x26, x0
  408644:	b.ls	408654 <__fxstatat@plt+0x6514>  // b.plast
  408648:	ubfx	x2, x20, #3, #3
  40864c:	add	w2, w2, #0x30
  408650:	strb	w2, [x28, x0]
  408654:	add	x27, x27, #0x3
  408658:	and	w20, w20, #0x7
  40865c:	add	w20, w20, #0x30
  408660:	add	x2, x24, #0x1
  408664:	cmp	x5, x2
  408668:	b.ls	408680 <__fxstatat@plt+0x6540>  // b.plast
  40866c:	mov	w0, w3
  408670:	mov	x24, x2
  408674:	b	4085ac <__fxstatat@plt+0x646c>
  408678:	str	w4, [sp, #124]
  40867c:	b	408178 <__fxstatat@plt+0x6038>
  408680:	str	w4, [sp, #124]
  408684:	mov	w0, w1
  408688:	b	408178 <__fxstatat@plt+0x6038>
  40868c:	mov	x24, x2
  408690:	b	4085ac <__fxstatat@plt+0x646c>
  408694:	mov	w0, w22
  408698:	cmp	w21, #0x0
  40869c:	ldr	w1, [sp, #112]
  4086a0:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  4086a4:	b.eq	4086c0 <__fxstatat@plt+0x6580>  // b.none
  4086a8:	ldr	x2, [sp, #152]
  4086ac:	cbz	x2, 4086c0 <__fxstatat@plt+0x6580>
  4086b0:	ubfx	x1, x20, #5, #8
  4086b4:	ldr	w1, [x2, x1, lsl #2]
  4086b8:	lsr	w1, w1, w20
  4086bc:	tbnz	w1, #0, 4086c4 <__fxstatat@plt+0x6584>
  4086c0:	cbz	w22, 408178 <__fxstatat@plt+0x6038>
  4086c4:	ldr	w0, [sp, #112]
  4086c8:	cbnz	w0, 4089a4 <__fxstatat@plt+0x6864>
  4086cc:	cmp	w23, #0x2
  4086d0:	cset	w0, eq  // eq = none
  4086d4:	ldr	w1, [sp, #124]
  4086d8:	eor	w1, w1, #0x1
  4086dc:	ands	w0, w0, w1
  4086e0:	b.eq	408724 <__fxstatat@plt+0x65e4>  // b.none
  4086e4:	cmp	x26, x27
  4086e8:	b.ls	4086f4 <__fxstatat@plt+0x65b4>  // b.plast
  4086ec:	mov	w1, #0x27                  	// #39
  4086f0:	strb	w1, [x28, x27]
  4086f4:	add	x1, x27, #0x1
  4086f8:	cmp	x26, x1
  4086fc:	b.ls	408708 <__fxstatat@plt+0x65c8>  // b.plast
  408700:	mov	w2, #0x24                  	// #36
  408704:	strb	w2, [x28, x1]
  408708:	add	x1, x27, #0x2
  40870c:	cmp	x26, x1
  408710:	b.ls	40871c <__fxstatat@plt+0x65dc>  // b.plast
  408714:	mov	w2, #0x27                  	// #39
  408718:	strb	w2, [x28, x1]
  40871c:	add	x27, x27, #0x3
  408720:	str	w0, [sp, #124]
  408724:	cmp	x26, x27
  408728:	b.ls	408734 <__fxstatat@plt+0x65f4>  // b.plast
  40872c:	mov	w0, #0x5c                  	// #92
  408730:	strb	w0, [x28, x27]
  408734:	add	x27, x27, #0x1
  408738:	cmp	x27, x26
  40873c:	b.cs	408744 <__fxstatat@plt+0x6604>  // b.hs, b.nlast
  408740:	strb	w20, [x28, x27]
  408744:	add	x27, x27, #0x1
  408748:	cmp	w19, #0x0
  40874c:	ldr	w0, [sp, #128]
  408750:	csel	w0, w0, w19, ne  // ne = any
  408754:	str	w0, [sp, #128]
  408758:	add	x24, x24, #0x1
  40875c:	cmp	x25, x24
  408760:	cset	w19, ne  // ne = any
  408764:	cmn	x25, #0x1
  408768:	b.eq	40883c <__fxstatat@plt+0x66fc>  // b.none
  40876c:	cbz	w19, 408850 <__fxstatat@plt+0x6710>
  408770:	cmp	w23, #0x2
  408774:	cset	w21, ne  // ne = any
  408778:	ldr	w0, [sp, #132]
  40877c:	and	w21, w0, w21
  408780:	ldr	x0, [sp, #144]
  408784:	cmp	x0, #0x0
  408788:	cset	w0, ne  // ne = any
  40878c:	str	w0, [sp, #176]
  408790:	csel	w22, w21, wzr, ne  // ne = any
  408794:	cbnz	w22, 407de8 <__fxstatat@plt+0x5ca8>
  408798:	ldr	x0, [sp, #136]
  40879c:	ldrb	w20, [x0, x24]
  4087a0:	cmp	w20, #0x7e
  4087a4:	b.hi	408324 <__fxstatat@plt+0x61e4>  // b.pmore
  4087a8:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4087ac:	add	x0, x0, #0x7a8
  4087b0:	ldrh	w0, [x0, w20, uxtw #1]
  4087b4:	adr	x1, 4087c0 <__fxstatat@plt+0x6680>
  4087b8:	add	x0, x1, w0, sxth #2
  4087bc:	br	x0
  4087c0:	mov	w19, #0x0                   	// #0
  4087c4:	mov	w0, #0x0                   	// #0
  4087c8:	mov	w20, #0x3f                  	// #63
  4087cc:	b	408698 <__fxstatat@plt+0x6558>
  4087d0:	mov	w19, #0x0                   	// #0
  4087d4:	mov	w0, #0x0                   	// #0
  4087d8:	mov	w20, #0x3f                  	// #63
  4087dc:	b	408698 <__fxstatat@plt+0x6558>
  4087e0:	mov	w19, #0x0                   	// #0
  4087e4:	mov	w0, #0x0                   	// #0
  4087e8:	b	408698 <__fxstatat@plt+0x6558>
  4087ec:	mov	w19, #0x0                   	// #0
  4087f0:	mov	w0, #0x0                   	// #0
  4087f4:	b	408698 <__fxstatat@plt+0x6558>
  4087f8:	mov	w19, w22
  4087fc:	ldr	w0, [sp, #112]
  408800:	b	408698 <__fxstatat@plt+0x6558>
  408804:	mov	w19, w22
  408808:	mov	w22, #0x0                   	// #0
  40880c:	mov	w0, #0x0                   	// #0
  408810:	b	408698 <__fxstatat@plt+0x6558>
  408814:	mov	w20, w0
  408818:	mov	w19, #0x0                   	// #0
  40881c:	b	4086c4 <__fxstatat@plt+0x6584>
  408820:	mov	w19, #0x0                   	// #0
  408824:	mov	w20, #0x61                  	// #97
  408828:	b	4086c4 <__fxstatat@plt+0x6584>
  40882c:	mov	w19, #0x0                   	// #0
  408830:	mov	w0, #0x0                   	// #0
  408834:	mov	w20, #0x5c                  	// #92
  408838:	b	408178 <__fxstatat@plt+0x6038>
  40883c:	ldr	x0, [sp, #136]
  408840:	ldrb	w0, [x0, x24]
  408844:	cmp	w0, #0x0
  408848:	cset	w19, ne  // ne = any
  40884c:	b	40876c <__fxstatat@plt+0x662c>
  408850:	cmp	w23, #0x2
  408854:	cset	w1, eq  // eq = none
  408858:	cmp	w1, #0x0
  40885c:	ldr	w0, [sp, #112]
  408860:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408864:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  408868:	b.eq	408968 <__fxstatat@plt+0x6828>  // b.none
  40886c:	eor	w0, w0, #0x1
  408870:	and	w0, w0, #0xff
  408874:	cmp	w1, #0x0
  408878:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40887c:	cset	w1, ne  // ne = any
  408880:	ldr	w2, [sp, #180]
  408884:	ands	w1, w2, w1
  408888:	b.eq	4088fc <__fxstatat@plt+0x67bc>  // b.none
  40888c:	ldr	w0, [sp, #128]
  408890:	cbnz	w0, 4088c4 <__fxstatat@plt+0x6784>
  408894:	cmp	x26, #0x0
  408898:	cset	w0, eq  // eq = none
  40889c:	ldr	x2, [sp, #192]
  4088a0:	cmp	x2, #0x0
  4088a4:	csel	w0, w0, wzr, ne  // ne = any
  4088a8:	str	w0, [sp, #180]
  4088ac:	mov	w23, #0x2                   	// #2
  4088b0:	cbz	w0, 4088f8 <__fxstatat@plt+0x67b8>
  4088b4:	ldr	w0, [sp, #128]
  4088b8:	str	w0, [sp, #112]
  4088bc:	ldr	x26, [sp, #192]
  4088c0:	b	407b8c <__fxstatat@plt+0x5a4c>
  4088c4:	ldr	x0, [sp, #240]
  4088c8:	str	x0, [sp]
  4088cc:	ldr	x7, [sp, #200]
  4088d0:	ldr	x6, [sp, #152]
  4088d4:	ldr	w5, [sp, #184]
  4088d8:	mov	w4, #0x5                   	// #5
  4088dc:	mov	x3, x25
  4088e0:	ldr	x2, [sp, #136]
  4088e4:	ldr	x1, [sp, #192]
  4088e8:	mov	x0, x28
  4088ec:	bl	407b0c <__fxstatat@plt+0x59cc>
  4088f0:	mov	x27, x0
  4088f4:	b	4089f4 <__fxstatat@plt+0x68b4>
  4088f8:	mov	w0, w1
  4088fc:	ldr	x1, [sp, #160]
  408900:	cmp	x1, #0x0
  408904:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408908:	b.eq	408944 <__fxstatat@plt+0x6804>  // b.none
  40890c:	mov	x0, x1
  408910:	ldrb	w2, [x1]
  408914:	cbz	w2, 408944 <__fxstatat@plt+0x6804>
  408918:	mov	x1, x27
  40891c:	sub	x0, x0, x27
  408920:	b	408930 <__fxstatat@plt+0x67f0>
  408924:	add	x1, x1, #0x1
  408928:	ldrb	w2, [x0, x1]
  40892c:	cbz	w2, 408940 <__fxstatat@plt+0x6800>
  408930:	cmp	x26, x1
  408934:	b.ls	408924 <__fxstatat@plt+0x67e4>  // b.plast
  408938:	strb	w2, [x28, x1]
  40893c:	b	408924 <__fxstatat@plt+0x67e4>
  408940:	mov	x27, x1
  408944:	cmp	x26, x27
  408948:	b.ls	4089f4 <__fxstatat@plt+0x68b4>  // b.plast
  40894c:	strb	wzr, [x28, x27]
  408950:	b	4089f4 <__fxstatat@plt+0x68b4>
  408954:	mov	x24, x25
  408958:	mov	w25, w23
  40895c:	ldr	w0, [sp, #112]
  408960:	str	w0, [sp, #132]
  408964:	b	4089ac <__fxstatat@plt+0x686c>
  408968:	mov	x24, x25
  40896c:	mov	w25, #0x2                   	// #2
  408970:	b	4089ac <__fxstatat@plt+0x686c>
  408974:	mov	x24, x25
  408978:	mov	w25, w23
  40897c:	b	4089ac <__fxstatat@plt+0x686c>
  408980:	mov	x24, x25
  408984:	mov	w25, w23
  408988:	b	4089ac <__fxstatat@plt+0x686c>
  40898c:	mov	x24, x25
  408990:	mov	w25, w23
  408994:	b	4089ac <__fxstatat@plt+0x686c>
  408998:	mov	x24, x25
  40899c:	mov	w25, w23
  4089a0:	b	4089ac <__fxstatat@plt+0x686c>
  4089a4:	mov	x24, x25
  4089a8:	mov	w25, w23
  4089ac:	ldr	w0, [sp, #132]
  4089b0:	cmp	w0, #0x0
  4089b4:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4089b8:	mov	w0, #0x4                   	// #4
  4089bc:	csel	w25, w25, w0, ne  // ne = any
  4089c0:	ldr	x0, [sp, #240]
  4089c4:	str	x0, [sp]
  4089c8:	ldr	x7, [sp, #200]
  4089cc:	mov	x6, #0x0                   	// #0
  4089d0:	ldr	w0, [sp, #184]
  4089d4:	and	w5, w0, #0xfffffffd
  4089d8:	mov	w4, w25
  4089dc:	mov	x3, x24
  4089e0:	ldr	x2, [sp, #136]
  4089e4:	mov	x1, x26
  4089e8:	mov	x0, x28
  4089ec:	bl	407b0c <__fxstatat@plt+0x59cc>
  4089f0:	mov	x27, x0
  4089f4:	mov	x0, x27
  4089f8:	ldp	x19, x20, [sp, #32]
  4089fc:	ldp	x21, x22, [sp, #48]
  408a00:	ldp	x23, x24, [sp, #64]
  408a04:	ldp	x25, x26, [sp, #80]
  408a08:	ldp	x27, x28, [sp, #96]
  408a0c:	ldp	x29, x30, [sp, #16]
  408a10:	add	sp, sp, #0xf0
  408a14:	ret
  408a18:	mov	x24, x25
  408a1c:	mov	w25, w23
  408a20:	b	4089c0 <__fxstatat@plt+0x6880>
  408a24:	add	x27, x27, #0x4
  408a28:	str	w0, [sp, #124]
  408a2c:	mov	w19, #0x0                   	// #0
  408a30:	mov	w20, #0x30                  	// #48
  408a34:	b	408698 <__fxstatat@plt+0x6558>
  408a38:	ldr	x0, [sp, #136]
  408a3c:	ldrb	w20, [x0, x24]
  408a40:	cmp	w20, #0x7e
  408a44:	b.hi	408320 <__fxstatat@plt+0x61e0>  // b.pmore
  408a48:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  408a4c:	add	x0, x0, #0x8a8
  408a50:	ldrh	w0, [x0, w20, uxtw #1]
  408a54:	adr	x1, 408a60 <__fxstatat@plt+0x6920>
  408a58:	add	x0, x1, w0, sxth #2
  408a5c:	br	x0
  408a60:	sub	sp, sp, #0x80
  408a64:	stp	x29, x30, [sp, #16]
  408a68:	add	x29, sp, #0x10
  408a6c:	stp	x19, x20, [sp, #32]
  408a70:	stp	x21, x22, [sp, #48]
  408a74:	stp	x23, x24, [sp, #64]
  408a78:	stp	x25, x26, [sp, #80]
  408a7c:	stp	x27, x28, [sp, #96]
  408a80:	mov	w19, w0
  408a84:	str	x1, [sp, #112]
  408a88:	str	x2, [sp, #120]
  408a8c:	mov	x20, x3
  408a90:	bl	4020e0 <__errno_location@plt>
  408a94:	mov	x23, x0
  408a98:	ldr	w28, [x0]
  408a9c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408aa0:	ldr	x21, [x0, #1312]
  408aa4:	tbnz	w19, #31, 408be8 <__fxstatat@plt+0x6aa8>
  408aa8:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408aac:	ldr	w0, [x0, #1320]
  408ab0:	cmp	w0, w19
  408ab4:	b.gt	408b18 <__fxstatat@plt+0x69d8>
  408ab8:	mov	w0, #0x7fffffff            	// #2147483647
  408abc:	cmp	w19, w0
  408ac0:	b.eq	408bec <__fxstatat@plt+0x6aac>  // b.none
  408ac4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408ac8:	add	x0, x0, #0x520
  408acc:	add	x0, x0, #0x10
  408ad0:	cmp	x21, x0
  408ad4:	b.eq	408bf0 <__fxstatat@plt+0x6ab0>  // b.none
  408ad8:	add	w24, w19, #0x1
  408adc:	sbfiz	x1, x24, #4, #32
  408ae0:	mov	x0, x21
  408ae4:	bl	409bb0 <__fxstatat@plt+0x7a70>
  408ae8:	mov	x21, x0
  408aec:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408af0:	str	x21, [x0, #1312]
  408af4:	adrp	x22, 422000 <__fxstatat@plt+0x1fec0>
  408af8:	add	x22, x22, #0x520
  408afc:	ldr	w0, [x22, #8]
  408b00:	sub	w2, w24, w0
  408b04:	sbfiz	x2, x2, #4, #32
  408b08:	mov	w1, #0x0                   	// #0
  408b0c:	add	x0, x21, w0, sxtw #4
  408b10:	bl	401de0 <memset@plt>
  408b14:	str	w24, [x22, #8]
  408b18:	sbfiz	x19, x19, #4, #32
  408b1c:	add	x27, x21, x19
  408b20:	ldr	x25, [x21, x19]
  408b24:	ldr	x22, [x27, #8]
  408b28:	ldr	w24, [x20, #4]
  408b2c:	orr	w24, w24, #0x1
  408b30:	add	x26, x20, #0x8
  408b34:	ldr	x0, [x20, #48]
  408b38:	str	x0, [sp]
  408b3c:	ldr	x7, [x20, #40]
  408b40:	mov	x6, x26
  408b44:	mov	w5, w24
  408b48:	ldr	w4, [x20]
  408b4c:	ldr	x3, [sp, #120]
  408b50:	ldr	x2, [sp, #112]
  408b54:	mov	x1, x25
  408b58:	mov	x0, x22
  408b5c:	bl	407b0c <__fxstatat@plt+0x59cc>
  408b60:	cmp	x25, x0
  408b64:	b.hi	408bc0 <__fxstatat@plt+0x6a80>  // b.pmore
  408b68:	add	x25, x0, #0x1
  408b6c:	str	x25, [x21, x19]
  408b70:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408b74:	add	x0, x0, #0x678
  408b78:	cmp	x22, x0
  408b7c:	b.eq	408b88 <__fxstatat@plt+0x6a48>  // b.none
  408b80:	mov	x0, x22
  408b84:	bl	401f60 <free@plt>
  408b88:	mov	x0, x25
  408b8c:	bl	409b34 <__fxstatat@plt+0x79f4>
  408b90:	mov	x22, x0
  408b94:	str	x0, [x27, #8]
  408b98:	ldr	x1, [x20, #48]
  408b9c:	str	x1, [sp]
  408ba0:	ldr	x7, [x20, #40]
  408ba4:	mov	x6, x26
  408ba8:	mov	w5, w24
  408bac:	ldr	w4, [x20]
  408bb0:	ldr	x3, [sp, #120]
  408bb4:	ldr	x2, [sp, #112]
  408bb8:	mov	x1, x25
  408bbc:	bl	407b0c <__fxstatat@plt+0x59cc>
  408bc0:	str	w28, [x23]
  408bc4:	mov	x0, x22
  408bc8:	ldp	x19, x20, [sp, #32]
  408bcc:	ldp	x21, x22, [sp, #48]
  408bd0:	ldp	x23, x24, [sp, #64]
  408bd4:	ldp	x25, x26, [sp, #80]
  408bd8:	ldp	x27, x28, [sp, #96]
  408bdc:	ldp	x29, x30, [sp, #16]
  408be0:	add	sp, sp, #0x80
  408be4:	ret
  408be8:	bl	401e80 <abort@plt>
  408bec:	bl	409dc0 <__fxstatat@plt+0x7c80>
  408bf0:	add	w24, w19, #0x1
  408bf4:	sbfiz	x1, x24, #4, #32
  408bf8:	mov	x0, #0x0                   	// #0
  408bfc:	bl	409bb0 <__fxstatat@plt+0x7a70>
  408c00:	mov	x21, x0
  408c04:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408c08:	add	x1, x0, #0x520
  408c0c:	str	x21, [x0, #1312]
  408c10:	ldp	x0, x1, [x1, #16]
  408c14:	stp	x0, x1, [x21]
  408c18:	b	408af4 <__fxstatat@plt+0x69b4>
  408c1c:	stp	x29, x30, [sp, #-48]!
  408c20:	mov	x29, sp
  408c24:	stp	x19, x20, [sp, #16]
  408c28:	str	x21, [sp, #32]
  408c2c:	mov	x20, x0
  408c30:	bl	4020e0 <__errno_location@plt>
  408c34:	mov	x19, x0
  408c38:	ldr	w21, [x0]
  408c3c:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  408c40:	add	x2, x2, #0x678
  408c44:	add	x2, x2, #0x100
  408c48:	cmp	x20, #0x0
  408c4c:	mov	x1, #0x38                  	// #56
  408c50:	csel	x0, x2, x20, eq  // eq = none
  408c54:	bl	409d60 <__fxstatat@plt+0x7c20>
  408c58:	str	w21, [x19]
  408c5c:	ldp	x19, x20, [sp, #16]
  408c60:	ldr	x21, [sp, #32]
  408c64:	ldp	x29, x30, [sp], #48
  408c68:	ret
  408c6c:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  408c70:	add	x1, x1, #0x678
  408c74:	add	x1, x1, #0x100
  408c78:	cmp	x0, #0x0
  408c7c:	csel	x0, x1, x0, eq  // eq = none
  408c80:	ldr	w0, [x0]
  408c84:	ret
  408c88:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  408c8c:	add	x2, x2, #0x678
  408c90:	add	x2, x2, #0x100
  408c94:	cmp	x0, #0x0
  408c98:	csel	x0, x2, x0, eq  // eq = none
  408c9c:	str	w1, [x0]
  408ca0:	ret
  408ca4:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408ca8:	add	x3, x3, #0x678
  408cac:	add	x3, x3, #0x100
  408cb0:	cmp	x0, #0x0
  408cb4:	csel	x0, x3, x0, eq  // eq = none
  408cb8:	add	x0, x0, #0x8
  408cbc:	ubfx	x4, x1, #5, #3
  408cc0:	and	w1, w1, #0x1f
  408cc4:	ldr	w5, [x0, x4, lsl #2]
  408cc8:	lsr	w3, w5, w1
  408ccc:	eor	w2, w3, w2
  408cd0:	and	w2, w2, #0x1
  408cd4:	lsl	w2, w2, w1
  408cd8:	eor	w2, w2, w5
  408cdc:	str	w2, [x0, x4, lsl #2]
  408ce0:	and	w0, w3, #0x1
  408ce4:	ret
  408ce8:	mov	x2, x0
  408cec:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408cf0:	add	x0, x0, #0x678
  408cf4:	add	x0, x0, #0x100
  408cf8:	cmp	x2, #0x0
  408cfc:	csel	x2, x0, x2, eq  // eq = none
  408d00:	ldr	w0, [x2, #4]
  408d04:	str	w1, [x2, #4]
  408d08:	ret
  408d0c:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408d10:	add	x3, x3, #0x678
  408d14:	add	x3, x3, #0x100
  408d18:	cmp	x0, #0x0
  408d1c:	csel	x0, x3, x0, eq  // eq = none
  408d20:	mov	w3, #0xa                   	// #10
  408d24:	str	w3, [x0]
  408d28:	cmp	x1, #0x0
  408d2c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  408d30:	b.eq	408d40 <__fxstatat@plt+0x6c00>  // b.none
  408d34:	str	x1, [x0, #40]
  408d38:	str	x2, [x0, #48]
  408d3c:	ret
  408d40:	stp	x29, x30, [sp, #-16]!
  408d44:	mov	x29, sp
  408d48:	bl	401e80 <abort@plt>
  408d4c:	sub	sp, sp, #0x60
  408d50:	stp	x29, x30, [sp, #16]
  408d54:	add	x29, sp, #0x10
  408d58:	stp	x19, x20, [sp, #32]
  408d5c:	stp	x21, x22, [sp, #48]
  408d60:	stp	x23, x24, [sp, #64]
  408d64:	str	x25, [sp, #80]
  408d68:	mov	x21, x0
  408d6c:	mov	x22, x1
  408d70:	mov	x23, x2
  408d74:	mov	x24, x3
  408d78:	mov	x19, x4
  408d7c:	adrp	x4, 422000 <__fxstatat@plt+0x1fec0>
  408d80:	add	x4, x4, #0x678
  408d84:	add	x4, x4, #0x100
  408d88:	cmp	x19, #0x0
  408d8c:	csel	x19, x4, x19, eq  // eq = none
  408d90:	bl	4020e0 <__errno_location@plt>
  408d94:	mov	x20, x0
  408d98:	ldr	w25, [x0]
  408d9c:	ldr	x7, [x19, #40]
  408da0:	ldr	w5, [x19, #4]
  408da4:	ldr	w4, [x19]
  408da8:	ldr	x0, [x19, #48]
  408dac:	str	x0, [sp]
  408db0:	add	x6, x19, #0x8
  408db4:	mov	x3, x24
  408db8:	mov	x2, x23
  408dbc:	mov	x1, x22
  408dc0:	mov	x0, x21
  408dc4:	bl	407b0c <__fxstatat@plt+0x59cc>
  408dc8:	str	w25, [x20]
  408dcc:	ldp	x19, x20, [sp, #32]
  408dd0:	ldp	x21, x22, [sp, #48]
  408dd4:	ldp	x23, x24, [sp, #64]
  408dd8:	ldr	x25, [sp, #80]
  408ddc:	ldp	x29, x30, [sp, #16]
  408de0:	add	sp, sp, #0x60
  408de4:	ret
  408de8:	sub	sp, sp, #0x80
  408dec:	stp	x29, x30, [sp, #16]
  408df0:	add	x29, sp, #0x10
  408df4:	stp	x19, x20, [sp, #32]
  408df8:	stp	x21, x22, [sp, #48]
  408dfc:	stp	x23, x24, [sp, #64]
  408e00:	stp	x25, x26, [sp, #80]
  408e04:	stp	x27, x28, [sp, #96]
  408e08:	mov	x22, x0
  408e0c:	mov	x23, x1
  408e10:	mov	x20, x2
  408e14:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408e18:	add	x0, x0, #0x678
  408e1c:	add	x0, x0, #0x100
  408e20:	cmp	x3, #0x0
  408e24:	csel	x19, x0, x3, eq  // eq = none
  408e28:	bl	4020e0 <__errno_location@plt>
  408e2c:	mov	x21, x0
  408e30:	ldr	w28, [x0]
  408e34:	cmp	x20, #0x0
  408e38:	cset	w24, eq  // eq = none
  408e3c:	ldr	w0, [x19, #4]
  408e40:	orr	w24, w24, w0
  408e44:	add	x27, x19, #0x8
  408e48:	ldr	x7, [x19, #40]
  408e4c:	ldr	w4, [x19]
  408e50:	ldr	x0, [x19, #48]
  408e54:	str	x0, [sp]
  408e58:	mov	x6, x27
  408e5c:	mov	w5, w24
  408e60:	mov	x3, x23
  408e64:	mov	x2, x22
  408e68:	mov	x1, #0x0                   	// #0
  408e6c:	mov	x0, #0x0                   	// #0
  408e70:	bl	407b0c <__fxstatat@plt+0x59cc>
  408e74:	mov	x25, x0
  408e78:	add	x26, x0, #0x1
  408e7c:	mov	x0, x26
  408e80:	bl	409b34 <__fxstatat@plt+0x79f4>
  408e84:	str	x0, [sp, #120]
  408e88:	ldr	x7, [x19, #40]
  408e8c:	ldr	w4, [x19]
  408e90:	ldr	x1, [x19, #48]
  408e94:	str	x1, [sp]
  408e98:	mov	x6, x27
  408e9c:	mov	w5, w24
  408ea0:	mov	x3, x23
  408ea4:	mov	x2, x22
  408ea8:	mov	x1, x26
  408eac:	bl	407b0c <__fxstatat@plt+0x59cc>
  408eb0:	str	w28, [x21]
  408eb4:	cbz	x20, 408ebc <__fxstatat@plt+0x6d7c>
  408eb8:	str	x25, [x20]
  408ebc:	ldr	x0, [sp, #120]
  408ec0:	ldp	x19, x20, [sp, #32]
  408ec4:	ldp	x21, x22, [sp, #48]
  408ec8:	ldp	x23, x24, [sp, #64]
  408ecc:	ldp	x25, x26, [sp, #80]
  408ed0:	ldp	x27, x28, [sp, #96]
  408ed4:	ldp	x29, x30, [sp, #16]
  408ed8:	add	sp, sp, #0x80
  408edc:	ret
  408ee0:	stp	x29, x30, [sp, #-16]!
  408ee4:	mov	x29, sp
  408ee8:	mov	x3, x2
  408eec:	mov	x2, #0x0                   	// #0
  408ef0:	bl	408de8 <__fxstatat@plt+0x6ca8>
  408ef4:	ldp	x29, x30, [sp], #16
  408ef8:	ret
  408efc:	stp	x29, x30, [sp, #-48]!
  408f00:	mov	x29, sp
  408f04:	stp	x19, x20, [sp, #16]
  408f08:	str	x21, [sp, #32]
  408f0c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408f10:	add	x1, x0, #0x520
  408f14:	ldr	x21, [x0, #1312]
  408f18:	ldr	w20, [x1, #8]
  408f1c:	cmp	w20, #0x1
  408f20:	b.le	408f44 <__fxstatat@plt+0x6e04>
  408f24:	add	x19, x21, #0x18
  408f28:	sub	w20, w20, #0x2
  408f2c:	add	x0, x21, #0x28
  408f30:	add	x20, x0, x20, lsl #4
  408f34:	ldr	x0, [x19], #16
  408f38:	bl	401f60 <free@plt>
  408f3c:	cmp	x19, x20
  408f40:	b.ne	408f34 <__fxstatat@plt+0x6df4>  // b.any
  408f44:	ldr	x0, [x21, #8]
  408f48:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  408f4c:	add	x1, x1, #0x678
  408f50:	cmp	x0, x1
  408f54:	b.eq	408f78 <__fxstatat@plt+0x6e38>  // b.none
  408f58:	bl	401f60 <free@plt>
  408f5c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408f60:	add	x0, x0, #0x520
  408f64:	mov	x1, #0x100                 	// #256
  408f68:	str	x1, [x0, #16]
  408f6c:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  408f70:	add	x1, x1, #0x678
  408f74:	str	x1, [x0, #24]
  408f78:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408f7c:	add	x0, x0, #0x520
  408f80:	add	x0, x0, #0x10
  408f84:	cmp	x21, x0
  408f88:	b.eq	408fa4 <__fxstatat@plt+0x6e64>  // b.none
  408f8c:	mov	x0, x21
  408f90:	bl	401f60 <free@plt>
  408f94:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  408f98:	add	x0, x1, #0x520
  408f9c:	add	x0, x0, #0x10
  408fa0:	str	x0, [x1, #1312]
  408fa4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408fa8:	mov	w1, #0x1                   	// #1
  408fac:	str	w1, [x0, #1320]
  408fb0:	ldp	x19, x20, [sp, #16]
  408fb4:	ldr	x21, [sp, #32]
  408fb8:	ldp	x29, x30, [sp], #48
  408fbc:	ret
  408fc0:	stp	x29, x30, [sp, #-16]!
  408fc4:	mov	x29, sp
  408fc8:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408fcc:	add	x3, x3, #0x678
  408fd0:	add	x3, x3, #0x100
  408fd4:	mov	x2, #0xffffffffffffffff    	// #-1
  408fd8:	bl	408a60 <__fxstatat@plt+0x6920>
  408fdc:	ldp	x29, x30, [sp], #16
  408fe0:	ret
  408fe4:	stp	x29, x30, [sp, #-16]!
  408fe8:	mov	x29, sp
  408fec:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408ff0:	add	x3, x3, #0x678
  408ff4:	add	x3, x3, #0x100
  408ff8:	bl	408a60 <__fxstatat@plt+0x6920>
  408ffc:	ldp	x29, x30, [sp], #16
  409000:	ret
  409004:	stp	x29, x30, [sp, #-16]!
  409008:	mov	x29, sp
  40900c:	mov	x1, x0
  409010:	mov	w0, #0x0                   	// #0
  409014:	bl	408fc0 <__fxstatat@plt+0x6e80>
  409018:	ldp	x29, x30, [sp], #16
  40901c:	ret
  409020:	stp	x29, x30, [sp, #-16]!
  409024:	mov	x29, sp
  409028:	mov	x2, x1
  40902c:	mov	x1, x0
  409030:	mov	w0, #0x0                   	// #0
  409034:	bl	408fe4 <__fxstatat@plt+0x6ea4>
  409038:	ldp	x29, x30, [sp], #16
  40903c:	ret
  409040:	stp	x29, x30, [sp, #-96]!
  409044:	mov	x29, sp
  409048:	stp	x19, x20, [sp, #16]
  40904c:	mov	w19, w0
  409050:	mov	w0, w1
  409054:	mov	x20, x2
  409058:	add	x8, sp, #0x28
  40905c:	bl	40798c <__fxstatat@plt+0x584c>
  409060:	add	x3, sp, #0x28
  409064:	mov	x2, #0xffffffffffffffff    	// #-1
  409068:	mov	x1, x20
  40906c:	mov	w0, w19
  409070:	bl	408a60 <__fxstatat@plt+0x6920>
  409074:	ldp	x19, x20, [sp, #16]
  409078:	ldp	x29, x30, [sp], #96
  40907c:	ret
  409080:	stp	x29, x30, [sp, #-112]!
  409084:	mov	x29, sp
  409088:	stp	x19, x20, [sp, #16]
  40908c:	str	x21, [sp, #32]
  409090:	mov	w19, w0
  409094:	mov	w0, w1
  409098:	mov	x20, x2
  40909c:	mov	x21, x3
  4090a0:	add	x8, sp, #0x38
  4090a4:	bl	40798c <__fxstatat@plt+0x584c>
  4090a8:	add	x3, sp, #0x38
  4090ac:	mov	x2, x21
  4090b0:	mov	x1, x20
  4090b4:	mov	w0, w19
  4090b8:	bl	408a60 <__fxstatat@plt+0x6920>
  4090bc:	ldp	x19, x20, [sp, #16]
  4090c0:	ldr	x21, [sp, #32]
  4090c4:	ldp	x29, x30, [sp], #112
  4090c8:	ret
  4090cc:	stp	x29, x30, [sp, #-16]!
  4090d0:	mov	x29, sp
  4090d4:	mov	x2, x1
  4090d8:	mov	w1, w0
  4090dc:	mov	w0, #0x0                   	// #0
  4090e0:	bl	409040 <__fxstatat@plt+0x6f00>
  4090e4:	ldp	x29, x30, [sp], #16
  4090e8:	ret
  4090ec:	stp	x29, x30, [sp, #-16]!
  4090f0:	mov	x29, sp
  4090f4:	mov	x3, x2
  4090f8:	mov	x2, x1
  4090fc:	mov	w1, w0
  409100:	mov	w0, #0x0                   	// #0
  409104:	bl	409080 <__fxstatat@plt+0x6f40>
  409108:	ldp	x29, x30, [sp], #16
  40910c:	ret
  409110:	stp	x29, x30, [sp, #-96]!
  409114:	mov	x29, sp
  409118:	stp	x19, x20, [sp, #16]
  40911c:	mov	x19, x0
  409120:	mov	x20, x1
  409124:	and	w1, w2, #0xff
  409128:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  40912c:	add	x2, x2, #0x678
  409130:	add	x0, x2, #0x100
  409134:	ldp	x2, x3, [x2, #256]
  409138:	stp	x2, x3, [sp, #40]
  40913c:	ldp	x2, x3, [x0, #16]
  409140:	stp	x2, x3, [sp, #56]
  409144:	ldp	x2, x3, [x0, #32]
  409148:	stp	x2, x3, [sp, #72]
  40914c:	ldr	x0, [x0, #48]
  409150:	str	x0, [sp, #88]
  409154:	mov	w2, #0x1                   	// #1
  409158:	add	x0, sp, #0x28
  40915c:	bl	408ca4 <__fxstatat@plt+0x6b64>
  409160:	add	x3, sp, #0x28
  409164:	mov	x2, x20
  409168:	mov	x1, x19
  40916c:	mov	w0, #0x0                   	// #0
  409170:	bl	408a60 <__fxstatat@plt+0x6920>
  409174:	ldp	x19, x20, [sp, #16]
  409178:	ldp	x29, x30, [sp], #96
  40917c:	ret
  409180:	stp	x29, x30, [sp, #-16]!
  409184:	mov	x29, sp
  409188:	mov	w2, w1
  40918c:	mov	x1, #0xffffffffffffffff    	// #-1
  409190:	bl	409110 <__fxstatat@plt+0x6fd0>
  409194:	ldp	x29, x30, [sp], #16
  409198:	ret
  40919c:	stp	x29, x30, [sp, #-16]!
  4091a0:	mov	x29, sp
  4091a4:	mov	w1, #0x3a                  	// #58
  4091a8:	bl	409180 <__fxstatat@plt+0x7040>
  4091ac:	ldp	x29, x30, [sp], #16
  4091b0:	ret
  4091b4:	stp	x29, x30, [sp, #-16]!
  4091b8:	mov	x29, sp
  4091bc:	mov	w2, #0x3a                  	// #58
  4091c0:	bl	409110 <__fxstatat@plt+0x6fd0>
  4091c4:	ldp	x29, x30, [sp], #16
  4091c8:	ret
  4091cc:	stp	x29, x30, [sp, #-160]!
  4091d0:	mov	x29, sp
  4091d4:	stp	x19, x20, [sp, #16]
  4091d8:	mov	w19, w0
  4091dc:	mov	w0, w1
  4091e0:	mov	x20, x2
  4091e4:	add	x8, sp, #0x20
  4091e8:	bl	40798c <__fxstatat@plt+0x584c>
  4091ec:	ldp	x0, x1, [sp, #32]
  4091f0:	stp	x0, x1, [sp, #104]
  4091f4:	ldp	x0, x1, [sp, #48]
  4091f8:	stp	x0, x1, [sp, #120]
  4091fc:	ldp	x0, x1, [sp, #64]
  409200:	stp	x0, x1, [sp, #136]
  409204:	ldr	x0, [sp, #80]
  409208:	str	x0, [sp, #152]
  40920c:	mov	w2, #0x1                   	// #1
  409210:	mov	w1, #0x3a                  	// #58
  409214:	add	x0, sp, #0x68
  409218:	bl	408ca4 <__fxstatat@plt+0x6b64>
  40921c:	add	x3, sp, #0x68
  409220:	mov	x2, #0xffffffffffffffff    	// #-1
  409224:	mov	x1, x20
  409228:	mov	w0, w19
  40922c:	bl	408a60 <__fxstatat@plt+0x6920>
  409230:	ldp	x19, x20, [sp, #16]
  409234:	ldp	x29, x30, [sp], #160
  409238:	ret
  40923c:	stp	x29, x30, [sp, #-112]!
  409240:	mov	x29, sp
  409244:	stp	x19, x20, [sp, #16]
  409248:	str	x21, [sp, #32]
  40924c:	mov	w19, w0
  409250:	mov	x20, x3
  409254:	mov	x21, x4
  409258:	adrp	x5, 422000 <__fxstatat@plt+0x1fec0>
  40925c:	add	x5, x5, #0x678
  409260:	add	x0, x5, #0x100
  409264:	ldp	x4, x5, [x5, #256]
  409268:	stp	x4, x5, [sp, #56]
  40926c:	ldp	x4, x5, [x0, #16]
  409270:	stp	x4, x5, [sp, #72]
  409274:	ldp	x4, x5, [x0, #32]
  409278:	stp	x4, x5, [sp, #88]
  40927c:	ldr	x0, [x0, #48]
  409280:	str	x0, [sp, #104]
  409284:	add	x0, sp, #0x38
  409288:	bl	408d0c <__fxstatat@plt+0x6bcc>
  40928c:	add	x3, sp, #0x38
  409290:	mov	x2, x21
  409294:	mov	x1, x20
  409298:	mov	w0, w19
  40929c:	bl	408a60 <__fxstatat@plt+0x6920>
  4092a0:	ldp	x19, x20, [sp, #16]
  4092a4:	ldr	x21, [sp, #32]
  4092a8:	ldp	x29, x30, [sp], #112
  4092ac:	ret
  4092b0:	stp	x29, x30, [sp, #-16]!
  4092b4:	mov	x29, sp
  4092b8:	mov	x4, #0xffffffffffffffff    	// #-1
  4092bc:	bl	40923c <__fxstatat@plt+0x70fc>
  4092c0:	ldp	x29, x30, [sp], #16
  4092c4:	ret
  4092c8:	stp	x29, x30, [sp, #-16]!
  4092cc:	mov	x29, sp
  4092d0:	mov	x3, x2
  4092d4:	mov	x2, x1
  4092d8:	mov	x1, x0
  4092dc:	mov	w0, #0x0                   	// #0
  4092e0:	bl	4092b0 <__fxstatat@plt+0x7170>
  4092e4:	ldp	x29, x30, [sp], #16
  4092e8:	ret
  4092ec:	stp	x29, x30, [sp, #-16]!
  4092f0:	mov	x29, sp
  4092f4:	mov	x4, x3
  4092f8:	mov	x3, x2
  4092fc:	mov	x2, x1
  409300:	mov	x1, x0
  409304:	mov	w0, #0x0                   	// #0
  409308:	bl	40923c <__fxstatat@plt+0x70fc>
  40930c:	ldp	x29, x30, [sp], #16
  409310:	ret
  409314:	stp	x29, x30, [sp, #-16]!
  409318:	mov	x29, sp
  40931c:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  409320:	add	x3, x3, #0x520
  409324:	add	x3, x3, #0x20
  409328:	bl	408a60 <__fxstatat@plt+0x6920>
  40932c:	ldp	x29, x30, [sp], #16
  409330:	ret
  409334:	stp	x29, x30, [sp, #-16]!
  409338:	mov	x29, sp
  40933c:	mov	x2, x1
  409340:	mov	x1, x0
  409344:	mov	w0, #0x0                   	// #0
  409348:	bl	409314 <__fxstatat@plt+0x71d4>
  40934c:	ldp	x29, x30, [sp], #16
  409350:	ret
  409354:	stp	x29, x30, [sp, #-16]!
  409358:	mov	x29, sp
  40935c:	mov	x2, #0xffffffffffffffff    	// #-1
  409360:	bl	409314 <__fxstatat@plt+0x71d4>
  409364:	ldp	x29, x30, [sp], #16
  409368:	ret
  40936c:	stp	x29, x30, [sp, #-16]!
  409370:	mov	x29, sp
  409374:	mov	x1, x0
  409378:	mov	w0, #0x0                   	// #0
  40937c:	bl	409354 <__fxstatat@plt+0x7214>
  409380:	ldp	x29, x30, [sp], #16
  409384:	ret
  409388:	stp	x29, x30, [sp, #-336]!
  40938c:	mov	x29, sp
  409390:	stp	x19, x20, [sp, #16]
  409394:	stp	x21, x22, [sp, #32]
  409398:	stp	x23, x24, [sp, #48]
  40939c:	str	x25, [sp, #64]
  4093a0:	mov	w25, w0
  4093a4:	mov	x22, x1
  4093a8:	mov	w24, w2
  4093ac:	mov	x21, x3
  4093b0:	mov	x0, x1
  4093b4:	bl	405818 <__fxstatat@plt+0x36d8>
  4093b8:	mov	x19, x0
  4093bc:	mov	x0, x21
  4093c0:	bl	405818 <__fxstatat@plt+0x36d8>
  4093c4:	mov	x20, x0
  4093c8:	mov	x0, x19
  4093cc:	bl	405874 <__fxstatat@plt+0x3734>
  4093d0:	mov	x23, x0
  4093d4:	mov	x0, x20
  4093d8:	bl	405874 <__fxstatat@plt+0x3734>
  4093dc:	cmp	x23, x0
  4093e0:	b.eq	409404 <__fxstatat@plt+0x72c4>  // b.none
  4093e4:	mov	w19, #0x0                   	// #0
  4093e8:	mov	w0, w19
  4093ec:	ldp	x19, x20, [sp, #16]
  4093f0:	ldp	x21, x22, [sp, #32]
  4093f4:	ldp	x23, x24, [sp, #48]
  4093f8:	ldr	x25, [sp, #64]
  4093fc:	ldp	x29, x30, [sp], #336
  409400:	ret
  409404:	mov	x2, x0
  409408:	mov	x1, x20
  40940c:	mov	x0, x19
  409410:	bl	401ed0 <memcmp@plt>
  409414:	mov	w19, w0
  409418:	cbz	w0, 409478 <__fxstatat@plt+0x7338>
  40941c:	mov	w19, #0x0                   	// #0
  409420:	b	4093e8 <__fxstatat@plt+0x72a8>
  409424:	bl	4020e0 <__errno_location@plt>
  409428:	mov	x3, x20
  40942c:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  409430:	add	x2, x2, #0xff0
  409434:	ldr	w1, [x0]
  409438:	mov	w0, #0x1                   	// #1
  40943c:	bl	401c70 <error@plt>
  409440:	b	4094a0 <__fxstatat@plt+0x7360>
  409444:	bl	4020e0 <__errno_location@plt>
  409448:	mov	x3, x20
  40944c:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  409450:	add	x2, x2, #0xff0
  409454:	ldr	w1, [x0]
  409458:	mov	w0, #0x1                   	// #1
  40945c:	bl	401c70 <error@plt>
  409460:	b	4094d0 <__fxstatat@plt+0x7390>
  409464:	ldr	x1, [sp, #80]
  409468:	ldr	x0, [sp, #208]
  40946c:	cmp	x1, x0
  409470:	cset	w19, eq  // eq = none
  409474:	b	4094e0 <__fxstatat@plt+0x73a0>
  409478:	mov	x0, x22
  40947c:	bl	405744 <__fxstatat@plt+0x3604>
  409480:	mov	x20, x0
  409484:	mov	w4, #0x100                 	// #256
  409488:	add	x3, sp, #0x50
  40948c:	mov	x2, x0
  409490:	mov	w1, w25
  409494:	mov	w0, #0x0                   	// #0
  409498:	bl	402140 <__fxstatat@plt>
  40949c:	cbnz	w0, 409424 <__fxstatat@plt+0x72e4>
  4094a0:	mov	x0, x20
  4094a4:	bl	401f60 <free@plt>
  4094a8:	mov	x0, x21
  4094ac:	bl	405744 <__fxstatat@plt+0x3604>
  4094b0:	mov	x20, x0
  4094b4:	mov	w4, #0x100                 	// #256
  4094b8:	add	x3, sp, #0xd0
  4094bc:	mov	x2, x0
  4094c0:	mov	w1, w24
  4094c4:	mov	w0, #0x0                   	// #0
  4094c8:	bl	402140 <__fxstatat@plt>
  4094cc:	cbnz	w0, 409444 <__fxstatat@plt+0x7304>
  4094d0:	ldr	x1, [sp, #88]
  4094d4:	ldr	x0, [sp, #216]
  4094d8:	cmp	x1, x0
  4094dc:	b.eq	409464 <__fxstatat@plt+0x7324>  // b.none
  4094e0:	and	w19, w19, #0x1
  4094e4:	mov	x0, x20
  4094e8:	bl	401f60 <free@plt>
  4094ec:	b	4093e8 <__fxstatat@plt+0x72a8>
  4094f0:	stp	x29, x30, [sp, #-16]!
  4094f4:	mov	x29, sp
  4094f8:	mov	x3, x1
  4094fc:	mov	w2, #0xffffff9c            	// #-100
  409500:	mov	x1, x0
  409504:	mov	w0, w2
  409508:	bl	409388 <__fxstatat@plt+0x7248>
  40950c:	ldp	x29, x30, [sp], #16
  409510:	ret
  409514:	stp	x29, x30, [sp, #-32]!
  409518:	mov	x29, sp
  40951c:	str	x19, [sp, #16]
  409520:	mov	x19, x0
  409524:	str	xzr, [x0, #8]
  409528:	mov	w1, #0x80000               	// #524288
  40952c:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  409530:	add	x0, x0, #0x3e8
  409534:	bl	40b558 <__fxstatat@plt+0x9418>
  409538:	str	w0, [x19]
  40953c:	tbnz	w0, #31, 409550 <__fxstatat@plt+0x7410>
  409540:	mov	w0, #0x0                   	// #0
  409544:	ldr	x19, [sp, #16]
  409548:	ldp	x29, x30, [sp], #32
  40954c:	ret
  409550:	mov	x1, #0x0                   	// #0
  409554:	mov	x0, #0x0                   	// #0
  409558:	bl	401c20 <getcwd@plt>
  40955c:	str	x0, [x19, #8]
  409560:	cmp	x0, #0x0
  409564:	csetm	w0, eq  // eq = none
  409568:	b	409544 <__fxstatat@plt+0x7404>
  40956c:	stp	x29, x30, [sp, #-16]!
  409570:	mov	x29, sp
  409574:	mov	x1, x0
  409578:	ldr	w0, [x0]
  40957c:	tbnz	w0, #31, 40958c <__fxstatat@plt+0x744c>
  409580:	bl	401c80 <fchdir@plt>
  409584:	ldp	x29, x30, [sp], #16
  409588:	ret
  40958c:	ldr	x0, [x1, #8]
  409590:	bl	40a3d8 <__fxstatat@plt+0x8298>
  409594:	b	409584 <__fxstatat@plt+0x7444>
  409598:	stp	x29, x30, [sp, #-32]!
  40959c:	mov	x29, sp
  4095a0:	str	x19, [sp, #16]
  4095a4:	mov	x19, x0
  4095a8:	ldr	w0, [x0]
  4095ac:	tbz	w0, #31, 4095c4 <__fxstatat@plt+0x7484>
  4095b0:	ldr	x0, [x19, #8]
  4095b4:	bl	401f60 <free@plt>
  4095b8:	ldr	x19, [sp, #16]
  4095bc:	ldp	x29, x30, [sp], #32
  4095c0:	ret
  4095c4:	bl	401e50 <close@plt>
  4095c8:	b	4095b0 <__fxstatat@plt+0x7470>
  4095cc:	sub	sp, sp, #0x50
  4095d0:	stp	x29, x30, [sp, #32]
  4095d4:	add	x29, sp, #0x20
  4095d8:	stp	x19, x20, [sp, #48]
  4095dc:	str	x21, [sp, #64]
  4095e0:	mov	x21, x0
  4095e4:	mov	x20, x4
  4095e8:	mov	x19, x5
  4095ec:	cbz	x1, 4096b0 <__fxstatat@plt+0x7570>
  4095f0:	mov	x5, x3
  4095f4:	mov	x4, x2
  4095f8:	mov	x3, x1
  4095fc:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  409600:	add	x2, x2, #0xa28
  409604:	mov	w1, #0x1                   	// #1
  409608:	bl	401f10 <__fprintf_chk@plt>
  40960c:	mov	w2, #0x5                   	// #5
  409610:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409614:	add	x1, x1, #0xa40
  409618:	mov	x0, #0x0                   	// #0
  40961c:	bl	402060 <dcgettext@plt>
  409620:	mov	w4, #0x7e3                 	// #2019
  409624:	mov	x3, x0
  409628:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  40962c:	add	x2, x2, #0xd38
  409630:	mov	w1, #0x1                   	// #1
  409634:	mov	x0, x21
  409638:	bl	401f10 <__fprintf_chk@plt>
  40963c:	mov	w2, #0x5                   	// #5
  409640:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409644:	add	x1, x1, #0xa48
  409648:	mov	x0, #0x0                   	// #0
  40964c:	bl	402060 <dcgettext@plt>
  409650:	mov	x1, x21
  409654:	bl	402080 <fputs_unlocked@plt>
  409658:	cmp	x19, #0x5
  40965c:	b.eq	409844 <__fxstatat@plt+0x7704>  // b.none
  409660:	b.hi	409714 <__fxstatat@plt+0x75d4>  // b.pmore
  409664:	cmp	x19, #0x2
  409668:	b.eq	4097e0 <__fxstatat@plt+0x76a0>  // b.none
  40966c:	b.ls	4096cc <__fxstatat@plt+0x758c>  // b.plast
  409670:	cmp	x19, #0x3
  409674:	b.eq	409810 <__fxstatat@plt+0x76d0>  // b.none
  409678:	mov	w2, #0x5                   	// #5
  40967c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409680:	add	x1, x1, #0xb60
  409684:	mov	x0, #0x0                   	// #0
  409688:	bl	402060 <dcgettext@plt>
  40968c:	ldr	x6, [x20, #24]
  409690:	ldr	x5, [x20, #16]
  409694:	ldr	x4, [x20, #8]
  409698:	ldr	x3, [x20]
  40969c:	mov	x2, x0
  4096a0:	mov	w1, #0x1                   	// #1
  4096a4:	mov	x0, x21
  4096a8:	bl	401f10 <__fprintf_chk@plt>
  4096ac:	b	409700 <__fxstatat@plt+0x75c0>
  4096b0:	mov	x4, x3
  4096b4:	mov	x3, x2
  4096b8:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  4096bc:	add	x2, x2, #0xa38
  4096c0:	mov	w1, #0x1                   	// #1
  4096c4:	bl	401f10 <__fprintf_chk@plt>
  4096c8:	b	40960c <__fxstatat@plt+0x74cc>
  4096cc:	cbz	x19, 409700 <__fxstatat@plt+0x75c0>
  4096d0:	cmp	x19, #0x1
  4096d4:	b.ne	409918 <__fxstatat@plt+0x77d8>  // b.any
  4096d8:	mov	w2, #0x5                   	// #5
  4096dc:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4096e0:	add	x1, x1, #0xb18
  4096e4:	mov	x0, #0x0                   	// #0
  4096e8:	bl	402060 <dcgettext@plt>
  4096ec:	ldr	x3, [x20]
  4096f0:	mov	x2, x0
  4096f4:	mov	w1, #0x1                   	// #1
  4096f8:	mov	x0, x21
  4096fc:	bl	401f10 <__fprintf_chk@plt>
  409700:	ldp	x19, x20, [sp, #48]
  409704:	ldr	x21, [sp, #64]
  409708:	ldp	x29, x30, [sp, #32]
  40970c:	add	sp, sp, #0x50
  409710:	ret
  409714:	cmp	x19, #0x8
  409718:	b.eq	4098c4 <__fxstatat@plt+0x7784>  // b.none
  40971c:	b.ls	409784 <__fxstatat@plt+0x7644>  // b.plast
  409720:	cmp	x19, #0x9
  409724:	b.ne	409918 <__fxstatat@plt+0x77d8>  // b.any
  409728:	mov	w2, #0x5                   	// #5
  40972c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409730:	add	x1, x1, #0xc30
  409734:	mov	x0, #0x0                   	// #0
  409738:	bl	402060 <dcgettext@plt>
  40973c:	ldr	x1, [x20, #64]
  409740:	str	x1, [sp, #24]
  409744:	ldr	x1, [x20, #56]
  409748:	str	x1, [sp, #16]
  40974c:	ldr	x1, [x20, #48]
  409750:	str	x1, [sp, #8]
  409754:	ldr	x1, [x20, #40]
  409758:	str	x1, [sp]
  40975c:	ldr	x7, [x20, #32]
  409760:	ldr	x6, [x20, #24]
  409764:	ldr	x5, [x20, #16]
  409768:	ldr	x4, [x20, #8]
  40976c:	ldr	x3, [x20]
  409770:	mov	x2, x0
  409774:	mov	w1, #0x1                   	// #1
  409778:	mov	x0, x21
  40977c:	bl	401f10 <__fprintf_chk@plt>
  409780:	b	409700 <__fxstatat@plt+0x75c0>
  409784:	cmp	x19, #0x6
  409788:	b.eq	409880 <__fxstatat@plt+0x7740>  // b.none
  40978c:	cmp	x19, #0x7
  409790:	b.ne	409918 <__fxstatat@plt+0x77d8>  // b.any
  409794:	mov	w2, #0x5                   	// #5
  409798:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40979c:	add	x1, x1, #0xbd0
  4097a0:	mov	x0, #0x0                   	// #0
  4097a4:	bl	402060 <dcgettext@plt>
  4097a8:	ldr	x1, [x20, #48]
  4097ac:	str	x1, [sp, #8]
  4097b0:	ldr	x1, [x20, #40]
  4097b4:	str	x1, [sp]
  4097b8:	ldr	x7, [x20, #32]
  4097bc:	ldr	x6, [x20, #24]
  4097c0:	ldr	x5, [x20, #16]
  4097c4:	ldr	x4, [x20, #8]
  4097c8:	ldr	x3, [x20]
  4097cc:	mov	x2, x0
  4097d0:	mov	w1, #0x1                   	// #1
  4097d4:	mov	x0, x21
  4097d8:	bl	401f10 <__fprintf_chk@plt>
  4097dc:	b	409700 <__fxstatat@plt+0x75c0>
  4097e0:	mov	w2, #0x5                   	// #5
  4097e4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4097e8:	add	x1, x1, #0xb28
  4097ec:	mov	x0, #0x0                   	// #0
  4097f0:	bl	402060 <dcgettext@plt>
  4097f4:	ldr	x4, [x20, #8]
  4097f8:	ldr	x3, [x20]
  4097fc:	mov	x2, x0
  409800:	mov	w1, #0x1                   	// #1
  409804:	mov	x0, x21
  409808:	bl	401f10 <__fprintf_chk@plt>
  40980c:	b	409700 <__fxstatat@plt+0x75c0>
  409810:	mov	w2, #0x5                   	// #5
  409814:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409818:	add	x1, x1, #0xb40
  40981c:	mov	x0, #0x0                   	// #0
  409820:	bl	402060 <dcgettext@plt>
  409824:	ldr	x5, [x20, #16]
  409828:	ldr	x4, [x20, #8]
  40982c:	ldr	x3, [x20]
  409830:	mov	x2, x0
  409834:	mov	w1, #0x1                   	// #1
  409838:	mov	x0, x21
  40983c:	bl	401f10 <__fprintf_chk@plt>
  409840:	b	409700 <__fxstatat@plt+0x75c0>
  409844:	mov	w2, #0x5                   	// #5
  409848:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40984c:	add	x1, x1, #0xb80
  409850:	mov	x0, #0x0                   	// #0
  409854:	bl	402060 <dcgettext@plt>
  409858:	ldr	x7, [x20, #32]
  40985c:	ldr	x6, [x20, #24]
  409860:	ldr	x5, [x20, #16]
  409864:	ldr	x4, [x20, #8]
  409868:	ldr	x3, [x20]
  40986c:	mov	x2, x0
  409870:	mov	w1, #0x1                   	// #1
  409874:	mov	x0, x21
  409878:	bl	401f10 <__fprintf_chk@plt>
  40987c:	b	409700 <__fxstatat@plt+0x75c0>
  409880:	mov	w2, #0x5                   	// #5
  409884:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409888:	add	x1, x1, #0xba8
  40988c:	mov	x0, #0x0                   	// #0
  409890:	bl	402060 <dcgettext@plt>
  409894:	ldr	x1, [x20, #40]
  409898:	str	x1, [sp]
  40989c:	ldr	x7, [x20, #32]
  4098a0:	ldr	x6, [x20, #24]
  4098a4:	ldr	x5, [x20, #16]
  4098a8:	ldr	x4, [x20, #8]
  4098ac:	ldr	x3, [x20]
  4098b0:	mov	x2, x0
  4098b4:	mov	w1, #0x1                   	// #1
  4098b8:	mov	x0, x21
  4098bc:	bl	401f10 <__fprintf_chk@plt>
  4098c0:	b	409700 <__fxstatat@plt+0x75c0>
  4098c4:	mov	w2, #0x5                   	// #5
  4098c8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4098cc:	add	x1, x1, #0xc00
  4098d0:	mov	x0, #0x0                   	// #0
  4098d4:	bl	402060 <dcgettext@plt>
  4098d8:	ldr	x1, [x20, #56]
  4098dc:	str	x1, [sp, #16]
  4098e0:	ldr	x1, [x20, #48]
  4098e4:	str	x1, [sp, #8]
  4098e8:	ldr	x1, [x20, #40]
  4098ec:	str	x1, [sp]
  4098f0:	ldr	x7, [x20, #32]
  4098f4:	ldr	x6, [x20, #24]
  4098f8:	ldr	x5, [x20, #16]
  4098fc:	ldr	x4, [x20, #8]
  409900:	ldr	x3, [x20]
  409904:	mov	x2, x0
  409908:	mov	w1, #0x1                   	// #1
  40990c:	mov	x0, x21
  409910:	bl	401f10 <__fprintf_chk@plt>
  409914:	b	409700 <__fxstatat@plt+0x75c0>
  409918:	mov	w2, #0x5                   	// #5
  40991c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409920:	add	x1, x1, #0xc68
  409924:	mov	x0, #0x0                   	// #0
  409928:	bl	402060 <dcgettext@plt>
  40992c:	ldr	x1, [x20, #64]
  409930:	str	x1, [sp, #24]
  409934:	ldr	x1, [x20, #56]
  409938:	str	x1, [sp, #16]
  40993c:	ldr	x1, [x20, #48]
  409940:	str	x1, [sp, #8]
  409944:	ldr	x1, [x20, #40]
  409948:	str	x1, [sp]
  40994c:	ldr	x7, [x20, #32]
  409950:	ldr	x6, [x20, #24]
  409954:	ldr	x5, [x20, #16]
  409958:	ldr	x4, [x20, #8]
  40995c:	ldr	x3, [x20]
  409960:	mov	x2, x0
  409964:	mov	w1, #0x1                   	// #1
  409968:	mov	x0, x21
  40996c:	bl	401f10 <__fprintf_chk@plt>
  409970:	b	409700 <__fxstatat@plt+0x75c0>
  409974:	stp	x29, x30, [sp, #-16]!
  409978:	mov	x29, sp
  40997c:	ldr	x5, [x4]
  409980:	cbz	x5, 4099a0 <__fxstatat@plt+0x7860>
  409984:	mov	x5, #0x0                   	// #0
  409988:	add	x5, x5, #0x1
  40998c:	ldr	x6, [x4, x5, lsl #3]
  409990:	cbnz	x6, 409988 <__fxstatat@plt+0x7848>
  409994:	bl	4095cc <__fxstatat@plt+0x748c>
  409998:	ldp	x29, x30, [sp], #16
  40999c:	ret
  4099a0:	mov	x5, #0x0                   	// #0
  4099a4:	b	409994 <__fxstatat@plt+0x7854>
  4099a8:	stp	x29, x30, [sp, #-96]!
  4099ac:	mov	x29, sp
  4099b0:	ldr	x7, [x4]
  4099b4:	ldr	w8, [x4, #24]
  4099b8:	ldr	x11, [x4, #8]
  4099bc:	add	x4, sp, #0x10
  4099c0:	mov	x5, #0x0                   	// #0
  4099c4:	b	409a00 <__fxstatat@plt+0x78c0>
  4099c8:	add	w9, w8, #0x8
  4099cc:	cmp	w9, #0x0
  4099d0:	b.le	409a14 <__fxstatat@plt+0x78d4>
  4099d4:	add	x10, x7, #0xf
  4099d8:	mov	w8, w9
  4099dc:	mov	x6, x7
  4099e0:	and	x7, x10, #0xfffffffffffffff8
  4099e4:	ldr	x6, [x6]
  4099e8:	str	x6, [x4]
  4099ec:	cbz	x6, 409a20 <__fxstatat@plt+0x78e0>
  4099f0:	add	x5, x5, #0x1
  4099f4:	add	x4, x4, #0x8
  4099f8:	cmp	x5, #0xa
  4099fc:	b.eq	409a20 <__fxstatat@plt+0x78e0>  // b.none
  409a00:	tbnz	w8, #31, 4099c8 <__fxstatat@plt+0x7888>
  409a04:	add	x9, x7, #0xf
  409a08:	mov	x6, x7
  409a0c:	and	x7, x9, #0xfffffffffffffff8
  409a10:	b	4099e4 <__fxstatat@plt+0x78a4>
  409a14:	add	x6, x11, w8, sxtw
  409a18:	mov	w8, w9
  409a1c:	b	4099e4 <__fxstatat@plt+0x78a4>
  409a20:	add	x4, sp, #0x10
  409a24:	bl	4095cc <__fxstatat@plt+0x748c>
  409a28:	ldp	x29, x30, [sp], #96
  409a2c:	ret
  409a30:	stp	x29, x30, [sp, #-240]!
  409a34:	mov	x29, sp
  409a38:	str	x4, [sp, #208]
  409a3c:	str	x5, [sp, #216]
  409a40:	str	x6, [sp, #224]
  409a44:	str	x7, [sp, #232]
  409a48:	str	q0, [sp, #80]
  409a4c:	str	q1, [sp, #96]
  409a50:	str	q2, [sp, #112]
  409a54:	str	q3, [sp, #128]
  409a58:	str	q4, [sp, #144]
  409a5c:	str	q5, [sp, #160]
  409a60:	str	q6, [sp, #176]
  409a64:	str	q7, [sp, #192]
  409a68:	add	x4, sp, #0xf0
  409a6c:	str	x4, [sp, #48]
  409a70:	str	x4, [sp, #56]
  409a74:	add	x4, sp, #0xd0
  409a78:	str	x4, [sp, #64]
  409a7c:	mov	w4, #0xffffffe0            	// #-32
  409a80:	str	w4, [sp, #72]
  409a84:	mov	w4, #0xffffff80            	// #-128
  409a88:	str	w4, [sp, #76]
  409a8c:	ldp	x4, x5, [sp, #48]
  409a90:	stp	x4, x5, [sp, #16]
  409a94:	ldp	x4, x5, [sp, #64]
  409a98:	stp	x4, x5, [sp, #32]
  409a9c:	add	x4, sp, #0x10
  409aa0:	bl	4099a8 <__fxstatat@plt+0x7868>
  409aa4:	ldp	x29, x30, [sp], #240
  409aa8:	ret
  409aac:	stp	x29, x30, [sp, #-16]!
  409ab0:	mov	x29, sp
  409ab4:	mov	w2, #0x5                   	// #5
  409ab8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409abc:	add	x1, x1, #0xca8
  409ac0:	mov	x0, #0x0                   	// #0
  409ac4:	bl	402060 <dcgettext@plt>
  409ac8:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  409acc:	add	x2, x2, #0xcc0
  409ad0:	mov	x1, x0
  409ad4:	mov	w0, #0x1                   	// #1
  409ad8:	bl	401dd0 <__printf_chk@plt>
  409adc:	mov	w2, #0x5                   	// #5
  409ae0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409ae4:	add	x1, x1, #0xcd8
  409ae8:	mov	x0, #0x0                   	// #0
  409aec:	bl	402060 <dcgettext@plt>
  409af0:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  409af4:	add	x3, x3, #0xbd8
  409af8:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  409afc:	add	x2, x2, #0xc00
  409b00:	mov	x1, x0
  409b04:	mov	w0, #0x1                   	// #1
  409b08:	bl	401dd0 <__printf_chk@plt>
  409b0c:	mov	w2, #0x5                   	// #5
  409b10:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409b14:	add	x1, x1, #0xcf0
  409b18:	mov	x0, #0x0                   	// #0
  409b1c:	bl	402060 <dcgettext@plt>
  409b20:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  409b24:	ldr	x1, [x1, #1448]
  409b28:	bl	402080 <fputs_unlocked@plt>
  409b2c:	ldp	x29, x30, [sp], #16
  409b30:	ret
  409b34:	stp	x29, x30, [sp, #-32]!
  409b38:	mov	x29, sp
  409b3c:	str	x19, [sp, #16]
  409b40:	mov	x19, x0
  409b44:	bl	401d50 <malloc@plt>
  409b48:	cmp	x0, #0x0
  409b4c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409b50:	b.ne	409b60 <__fxstatat@plt+0x7a20>  // b.any
  409b54:	ldr	x19, [sp, #16]
  409b58:	ldp	x29, x30, [sp], #32
  409b5c:	ret
  409b60:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409b64:	stp	x29, x30, [sp, #-16]!
  409b68:	mov	x29, sp
  409b6c:	mul	x3, x0, x1
  409b70:	umulh	x2, x0, x1
  409b74:	cmp	x2, #0x0
  409b78:	cset	x2, ne  // ne = any
  409b7c:	cmp	x3, #0x0
  409b80:	csinc	x2, x2, xzr, ge  // ge = tcont
  409b84:	cbnz	w2, 409b98 <__fxstatat@plt+0x7a58>
  409b88:	mul	x0, x0, x1
  409b8c:	bl	409b34 <__fxstatat@plt+0x79f4>
  409b90:	ldp	x29, x30, [sp], #16
  409b94:	ret
  409b98:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409b9c:	stp	x29, x30, [sp, #-16]!
  409ba0:	mov	x29, sp
  409ba4:	bl	409b34 <__fxstatat@plt+0x79f4>
  409ba8:	ldp	x29, x30, [sp], #16
  409bac:	ret
  409bb0:	stp	x29, x30, [sp, #-32]!
  409bb4:	mov	x29, sp
  409bb8:	cmp	x1, #0x0
  409bbc:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  409bc0:	b.ne	409be8 <__fxstatat@plt+0x7aa8>  // b.any
  409bc4:	str	x19, [sp, #16]
  409bc8:	mov	x19, x1
  409bcc:	bl	401e30 <realloc@plt>
  409bd0:	cmp	x0, #0x0
  409bd4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409bd8:	b.ne	409bf4 <__fxstatat@plt+0x7ab4>  // b.any
  409bdc:	ldr	x19, [sp, #16]
  409be0:	ldp	x29, x30, [sp], #32
  409be4:	ret
  409be8:	bl	401f60 <free@plt>
  409bec:	mov	x0, #0x0                   	// #0
  409bf0:	b	409be0 <__fxstatat@plt+0x7aa0>
  409bf4:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409bf8:	stp	x29, x30, [sp, #-16]!
  409bfc:	mov	x29, sp
  409c00:	mul	x4, x1, x2
  409c04:	umulh	x3, x1, x2
  409c08:	cmp	x3, #0x0
  409c0c:	cset	x3, ne  // ne = any
  409c10:	cmp	x4, #0x0
  409c14:	csinc	x3, x3, xzr, ge  // ge = tcont
  409c18:	cbnz	w3, 409c2c <__fxstatat@plt+0x7aec>
  409c1c:	mul	x1, x1, x2
  409c20:	bl	409bb0 <__fxstatat@plt+0x7a70>
  409c24:	ldp	x29, x30, [sp], #16
  409c28:	ret
  409c2c:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409c30:	stp	x29, x30, [sp, #-16]!
  409c34:	mov	x29, sp
  409c38:	ldr	x3, [x1]
  409c3c:	cbz	x0, 409c70 <__fxstatat@plt+0x7b30>
  409c40:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  409c44:	movk	x4, #0x5554
  409c48:	udiv	x4, x4, x2
  409c4c:	cmp	x4, x3
  409c50:	b.ls	409ca4 <__fxstatat@plt+0x7b64>  // b.plast
  409c54:	add	x4, x3, #0x1
  409c58:	add	x3, x4, x3, lsr #1
  409c5c:	str	x3, [x1]
  409c60:	mul	x1, x3, x2
  409c64:	bl	409bb0 <__fxstatat@plt+0x7a70>
  409c68:	ldp	x29, x30, [sp], #16
  409c6c:	ret
  409c70:	cbnz	x3, 409c84 <__fxstatat@plt+0x7b44>
  409c74:	mov	x3, #0x80                  	// #128
  409c78:	udiv	x3, x3, x2
  409c7c:	cmp	x2, #0x80
  409c80:	cinc	x3, x3, hi  // hi = pmore
  409c84:	mul	x5, x3, x2
  409c88:	umulh	x4, x3, x2
  409c8c:	cmp	x4, #0x0
  409c90:	cset	x4, ne  // ne = any
  409c94:	cmp	x5, #0x0
  409c98:	csinc	x4, x4, xzr, ge  // ge = tcont
  409c9c:	cbz	w4, 409c5c <__fxstatat@plt+0x7b1c>
  409ca0:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409ca4:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409ca8:	stp	x29, x30, [sp, #-16]!
  409cac:	mov	x29, sp
  409cb0:	mov	x2, x1
  409cb4:	ldr	x1, [x1]
  409cb8:	cbz	x0, 409ce4 <__fxstatat@plt+0x7ba4>
  409cbc:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  409cc0:	movk	x3, #0x5553
  409cc4:	cmp	x1, x3
  409cc8:	b.hi	409cf0 <__fxstatat@plt+0x7bb0>  // b.pmore
  409ccc:	add	x3, x1, #0x1
  409cd0:	add	x1, x3, x1, lsr #1
  409cd4:	str	x1, [x2]
  409cd8:	bl	409bb0 <__fxstatat@plt+0x7a70>
  409cdc:	ldp	x29, x30, [sp], #16
  409ce0:	ret
  409ce4:	cbz	x1, 409cf4 <__fxstatat@plt+0x7bb4>
  409ce8:	tbz	x1, #63, 409cd4 <__fxstatat@plt+0x7b94>
  409cec:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409cf0:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409cf4:	mov	x1, #0x80                  	// #128
  409cf8:	b	409cd4 <__fxstatat@plt+0x7b94>
  409cfc:	stp	x29, x30, [sp, #-32]!
  409d00:	mov	x29, sp
  409d04:	str	x19, [sp, #16]
  409d08:	mov	x19, x0
  409d0c:	bl	409b34 <__fxstatat@plt+0x79f4>
  409d10:	mov	x2, x19
  409d14:	mov	w1, #0x0                   	// #0
  409d18:	bl	401de0 <memset@plt>
  409d1c:	ldr	x19, [sp, #16]
  409d20:	ldp	x29, x30, [sp], #32
  409d24:	ret
  409d28:	stp	x29, x30, [sp, #-16]!
  409d2c:	mov	x29, sp
  409d30:	mul	x3, x0, x1
  409d34:	umulh	x2, x0, x1
  409d38:	cmp	x2, #0x0
  409d3c:	cset	x2, ne  // ne = any
  409d40:	cmp	x3, #0x0
  409d44:	csinc	x2, x2, xzr, ge  // ge = tcont
  409d48:	cbnz	w2, 409d5c <__fxstatat@plt+0x7c1c>
  409d4c:	bl	401e00 <calloc@plt>
  409d50:	cbz	x0, 409d5c <__fxstatat@plt+0x7c1c>
  409d54:	ldp	x29, x30, [sp], #16
  409d58:	ret
  409d5c:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409d60:	stp	x29, x30, [sp, #-32]!
  409d64:	mov	x29, sp
  409d68:	stp	x19, x20, [sp, #16]
  409d6c:	mov	x20, x0
  409d70:	mov	x19, x1
  409d74:	mov	x0, x1
  409d78:	bl	409b34 <__fxstatat@plt+0x79f4>
  409d7c:	mov	x2, x19
  409d80:	mov	x1, x20
  409d84:	bl	401bf0 <memcpy@plt>
  409d88:	ldp	x19, x20, [sp, #16]
  409d8c:	ldp	x29, x30, [sp], #32
  409d90:	ret
  409d94:	stp	x29, x30, [sp, #-32]!
  409d98:	mov	x29, sp
  409d9c:	str	x19, [sp, #16]
  409da0:	mov	x19, x0
  409da4:	bl	401c30 <strlen@plt>
  409da8:	add	x1, x0, #0x1
  409dac:	mov	x0, x19
  409db0:	bl	409d60 <__fxstatat@plt+0x7c20>
  409db4:	ldr	x19, [sp, #16]
  409db8:	ldp	x29, x30, [sp], #32
  409dbc:	ret
  409dc0:	stp	x29, x30, [sp, #-32]!
  409dc4:	mov	x29, sp
  409dc8:	str	x19, [sp, #16]
  409dcc:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  409dd0:	ldr	w19, [x0, #1304]
  409dd4:	mov	w2, #0x5                   	// #5
  409dd8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409ddc:	add	x1, x1, #0xd68
  409de0:	mov	x0, #0x0                   	// #0
  409de4:	bl	402060 <dcgettext@plt>
  409de8:	mov	x3, x0
  409dec:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  409df0:	add	x2, x2, #0xff0
  409df4:	mov	w1, #0x0                   	// #0
  409df8:	mov	w0, w19
  409dfc:	bl	401c70 <error@plt>
  409e00:	bl	401e80 <abort@plt>
  409e04:	stp	x29, x30, [sp, #-32]!
  409e08:	mov	x29, sp
  409e0c:	str	x19, [sp, #16]
  409e10:	mov	x1, #0x0                   	// #0
  409e14:	mov	x0, #0x0                   	// #0
  409e18:	bl	401c20 <getcwd@plt>
  409e1c:	mov	x19, x0
  409e20:	cbz	x0, 409e34 <__fxstatat@plt+0x7cf4>
  409e24:	mov	x0, x19
  409e28:	ldr	x19, [sp, #16]
  409e2c:	ldp	x29, x30, [sp], #32
  409e30:	ret
  409e34:	bl	4020e0 <__errno_location@plt>
  409e38:	ldr	w0, [x0]
  409e3c:	cmp	w0, #0xc
  409e40:	b.ne	409e24 <__fxstatat@plt+0x7ce4>  // b.any
  409e44:	bl	409dc0 <__fxstatat@plt+0x7c80>
  409e48:	stp	x29, x30, [sp, #-64]!
  409e4c:	mov	x29, sp
  409e50:	stp	x19, x20, [sp, #16]
  409e54:	stp	x21, x22, [sp, #32]
  409e58:	mov	w6, w1
  409e5c:	and	w2, w2, #0xff
  409e60:	mov	x20, x4
  409e64:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  409e68:	ldr	w21, [x1, #1304]
  409e6c:	cmp	w0, #0x3
  409e70:	b.hi	409ecc <__fxstatat@plt+0x7d8c>  // b.pmore
  409e74:	cmp	w0, #0x1
  409e78:	b.hi	409ee4 <__fxstatat@plt+0x7da4>  // b.pmore
  409e7c:	cmp	w0, #0x1
  409e80:	b.ne	409ee0 <__fxstatat@plt+0x7da0>  // b.any
  409e84:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  409e88:	add	x1, x0, #0xda8
  409e8c:	tbnz	w6, #31, 409ef0 <__fxstatat@plt+0x7db0>
  409e90:	sbfiz	x6, x6, #5, #32
  409e94:	ldr	x22, [x3, x6]
  409e98:	adrp	x6, 40e000 <__fxstatat@plt+0xbec0>
  409e9c:	add	x19, x6, #0xde8
  409ea0:	mov	w2, #0x5                   	// #5
  409ea4:	mov	x0, #0x0                   	// #0
  409ea8:	bl	402060 <dcgettext@plt>
  409eac:	mov	x5, x20
  409eb0:	mov	x4, x22
  409eb4:	mov	x3, x19
  409eb8:	mov	x2, x0
  409ebc:	mov	w1, #0x0                   	// #0
  409ec0:	mov	w0, w21
  409ec4:	bl	401c70 <error@plt>
  409ec8:	bl	401e80 <abort@plt>
  409ecc:	cmp	w0, #0x4
  409ed0:	b.ne	409ee0 <__fxstatat@plt+0x7da0>  // b.any
  409ed4:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  409ed8:	add	x1, x0, #0xdc8
  409edc:	b	409e8c <__fxstatat@plt+0x7d4c>
  409ee0:	bl	401e80 <abort@plt>
  409ee4:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  409ee8:	add	x1, x0, #0xd80
  409eec:	b	409e8c <__fxstatat@plt+0x7d4c>
  409ef0:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  409ef4:	add	x19, x19, #0xde8
  409ef8:	sub	x19, x19, w6, sxtw
  409efc:	strb	w2, [sp, #56]
  409f00:	strb	wzr, [sp, #57]
  409f04:	add	x22, sp, #0x38
  409f08:	b	409ea0 <__fxstatat@plt+0x7d60>
  409f0c:	mov	x6, x0
  409f10:	sub	w3, w2, #0x1
  409f14:	cbz	w2, 409f64 <__fxstatat@plt+0x7e24>
  409f18:	ldr	x2, [x0]
  409f1c:	mov	w0, #0x0                   	// #0
  409f20:	sxtw	x1, w1
  409f24:	mov	w7, #0x1                   	// #1
  409f28:	mov	w5, #0x0                   	// #0
  409f2c:	b	409f48 <__fxstatat@plt+0x7e08>
  409f30:	mul	x2, x2, x1
  409f34:	mov	w4, w5
  409f38:	orr	w0, w0, w4
  409f3c:	sub	w3, w3, #0x1
  409f40:	cmn	w3, #0x1
  409f44:	b.eq	409f5c <__fxstatat@plt+0x7e1c>  // b.none
  409f48:	umulh	x4, x2, x1
  409f4c:	cbz	x4, 409f30 <__fxstatat@plt+0x7df0>
  409f50:	mov	x2, #0xffffffffffffffff    	// #-1
  409f54:	mov	w4, w7
  409f58:	b	409f38 <__fxstatat@plt+0x7df8>
  409f5c:	str	x2, [x6]
  409f60:	ret
  409f64:	mov	w0, #0x0                   	// #0
  409f68:	b	409f60 <__fxstatat@plt+0x7e20>
  409f6c:	stp	x29, x30, [sp, #-96]!
  409f70:	mov	x29, sp
  409f74:	stp	x19, x20, [sp, #16]
  409f78:	stp	x21, x22, [sp, #32]
  409f7c:	stp	x23, x24, [sp, #48]
  409f80:	stp	x25, x26, [sp, #64]
  409f84:	cmp	w2, #0x24
  409f88:	b.hi	409fc8 <__fxstatat@plt+0x7e88>  // b.pmore
  409f8c:	mov	x25, x0
  409f90:	mov	w24, w2
  409f94:	mov	x23, x3
  409f98:	mov	x21, x4
  409f9c:	cmp	x1, #0x0
  409fa0:	add	x0, sp, #0x58
  409fa4:	csel	x20, x0, x1, eq  // eq = none
  409fa8:	bl	4020e0 <__errno_location@plt>
  409fac:	mov	x26, x0
  409fb0:	str	wzr, [x0]
  409fb4:	ldrb	w19, [x25]
  409fb8:	bl	401f30 <__ctype_b_loc@plt>
  409fbc:	ldr	x2, [x0]
  409fc0:	mov	x0, x25
  409fc4:	b	409fec <__fxstatat@plt+0x7eac>
  409fc8:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  409fcc:	add	x3, x3, #0xe28
  409fd0:	mov	w2, #0x54                  	// #84
  409fd4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409fd8:	add	x1, x1, #0xdf0
  409fdc:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  409fe0:	add	x0, x0, #0xe00
  409fe4:	bl	4020d0 <__assert_fail@plt>
  409fe8:	ldrb	w19, [x0, #1]!
  409fec:	and	x1, x19, #0xff
  409ff0:	ldrh	w1, [x2, x1, lsl #1]
  409ff4:	tbnz	w1, #13, 409fe8 <__fxstatat@plt+0x7ea8>
  409ff8:	mov	w22, #0x4                   	// #4
  409ffc:	cmp	w19, #0x2d
  40a000:	b.eq	40a148 <__fxstatat@plt+0x8008>  // b.none
  40a004:	mov	w3, #0x0                   	// #0
  40a008:	mov	w2, w24
  40a00c:	mov	x1, x20
  40a010:	mov	x0, x25
  40a014:	bl	401df0 <__strtoul_internal@plt>
  40a018:	str	x0, [sp, #80]
  40a01c:	ldr	x24, [x20]
  40a020:	cmp	x24, x25
  40a024:	b.eq	40a044 <__fxstatat@plt+0x7f04>  // b.none
  40a028:	ldr	w1, [x26]
  40a02c:	cbz	w1, 40a130 <__fxstatat@plt+0x7ff0>
  40a030:	mov	w22, #0x4                   	// #4
  40a034:	cmp	w1, #0x22
  40a038:	b.ne	40a148 <__fxstatat@plt+0x8008>  // b.any
  40a03c:	mov	w22, #0x1                   	// #1
  40a040:	b	40a134 <__fxstatat@plt+0x7ff4>
  40a044:	cbz	x21, 40a33c <__fxstatat@plt+0x81fc>
  40a048:	ldrb	w1, [x25]
  40a04c:	cbz	w1, 40a148 <__fxstatat@plt+0x8008>
  40a050:	mov	x0, x21
  40a054:	bl	401fc0 <strchr@plt>
  40a058:	cbz	x0, 40a344 <__fxstatat@plt+0x8204>
  40a05c:	mov	x0, #0x1                   	// #1
  40a060:	str	x0, [sp, #80]
  40a064:	ldrb	w19, [x24]
  40a068:	mov	w22, #0x0                   	// #0
  40a06c:	mov	w1, w19
  40a070:	mov	x0, x21
  40a074:	bl	401fc0 <strchr@plt>
  40a078:	cbz	x0, 40a16c <__fxstatat@plt+0x802c>
  40a07c:	sub	w0, w19, #0x45
  40a080:	and	w0, w0, #0xff
  40a084:	cmp	w0, #0x2f
  40a088:	b.hi	40a194 <__fxstatat@plt+0x8054>  // b.pmore
  40a08c:	mov	x2, #0x1                   	// #1
  40a090:	lsl	x0, x2, x0
  40a094:	mov	w25, #0x1                   	// #1
  40a098:	mov	w1, #0x400                 	// #1024
  40a09c:	mov	x2, #0x8945                	// #35141
  40a0a0:	movk	x2, #0x30, lsl #16
  40a0a4:	movk	x2, #0x8144, lsl #32
  40a0a8:	tst	x0, x2
  40a0ac:	b.eq	40a0ec <__fxstatat@plt+0x7fac>  // b.none
  40a0b0:	mov	w1, #0x30                  	// #48
  40a0b4:	mov	x0, x21
  40a0b8:	bl	401fc0 <strchr@plt>
  40a0bc:	cbz	x0, 40a1a0 <__fxstatat@plt+0x8060>
  40a0c0:	ldrb	w0, [x24, #1]
  40a0c4:	cmp	w0, #0x44
  40a0c8:	b.eq	40a1ac <__fxstatat@plt+0x806c>  // b.none
  40a0cc:	cmp	w0, #0x69
  40a0d0:	b.eq	40a17c <__fxstatat@plt+0x803c>  // b.none
  40a0d4:	cmp	w0, #0x42
  40a0d8:	mov	w25, #0x2                   	// #2
  40a0dc:	csinc	w25, w25, wzr, eq  // eq = none
  40a0e0:	mov	w1, #0x400                 	// #1024
  40a0e4:	mov	w0, #0x3e8                 	// #1000
  40a0e8:	csel	w1, w1, w0, ne  // ne = any
  40a0ec:	cmp	w19, #0x5a
  40a0f0:	b.eq	40a2f4 <__fxstatat@plt+0x81b4>  // b.none
  40a0f4:	b.hi	40a214 <__fxstatat@plt+0x80d4>  // b.pmore
  40a0f8:	cmp	w19, #0x4d
  40a0fc:	b.eq	40a294 <__fxstatat@plt+0x8154>  // b.none
  40a100:	b.hi	40a1dc <__fxstatat@plt+0x809c>  // b.pmore
  40a104:	cmp	w19, #0x45
  40a108:	b.eq	40a2c4 <__fxstatat@plt+0x8184>  // b.none
  40a10c:	b.ls	40a1b8 <__fxstatat@plt+0x8078>  // b.plast
  40a110:	cmp	w19, #0x47
  40a114:	b.eq	40a258 <__fxstatat@plt+0x8118>  // b.none
  40a118:	cmp	w19, #0x4b
  40a11c:	b.ne	40a304 <__fxstatat@plt+0x81c4>  // b.any
  40a120:	mov	w2, #0x1                   	// #1
  40a124:	add	x0, sp, #0x50
  40a128:	bl	409f0c <__fxstatat@plt+0x7dcc>
  40a12c:	b	40a318 <__fxstatat@plt+0x81d8>
  40a130:	mov	w22, #0x0                   	// #0
  40a134:	cbz	x21, 40a164 <__fxstatat@plt+0x8024>
  40a138:	ldrb	w19, [x24]
  40a13c:	cbnz	w19, 40a06c <__fxstatat@plt+0x7f2c>
  40a140:	ldr	x0, [sp, #80]
  40a144:	str	x0, [x23]
  40a148:	mov	w0, w22
  40a14c:	ldp	x19, x20, [sp, #16]
  40a150:	ldp	x21, x22, [sp, #32]
  40a154:	ldp	x23, x24, [sp, #48]
  40a158:	ldp	x25, x26, [sp, #64]
  40a15c:	ldp	x29, x30, [sp], #96
  40a160:	ret
  40a164:	str	x0, [x23]
  40a168:	b	40a148 <__fxstatat@plt+0x8008>
  40a16c:	ldr	x0, [sp, #80]
  40a170:	str	x0, [x23]
  40a174:	orr	w22, w22, #0x2
  40a178:	b	40a148 <__fxstatat@plt+0x8008>
  40a17c:	ldrb	w0, [x24, #2]
  40a180:	cmp	w0, #0x42
  40a184:	mov	w25, #0x3                   	// #3
  40a188:	csinc	w25, w25, wzr, eq  // eq = none
  40a18c:	mov	w1, #0x400                 	// #1024
  40a190:	b	40a0ec <__fxstatat@plt+0x7fac>
  40a194:	mov	w25, #0x1                   	// #1
  40a198:	mov	w1, #0x400                 	// #1024
  40a19c:	b	40a0ec <__fxstatat@plt+0x7fac>
  40a1a0:	mov	w25, #0x1                   	// #1
  40a1a4:	mov	w1, #0x400                 	// #1024
  40a1a8:	b	40a0ec <__fxstatat@plt+0x7fac>
  40a1ac:	mov	w25, #0x2                   	// #2
  40a1b0:	mov	w1, #0x3e8                 	// #1000
  40a1b4:	b	40a0ec <__fxstatat@plt+0x7fac>
  40a1b8:	cmp	w19, #0x42
  40a1bc:	b.ne	40a304 <__fxstatat@plt+0x81c4>  // b.any
  40a1c0:	ldr	x0, [sp, #80]
  40a1c4:	cmp	xzr, x0, lsr #54
  40a1c8:	b.ne	40a2b4 <__fxstatat@plt+0x8174>  // b.any
  40a1cc:	lsl	x0, x0, #10
  40a1d0:	str	x0, [sp, #80]
  40a1d4:	mov	w0, #0x0                   	// #0
  40a1d8:	b	40a318 <__fxstatat@plt+0x81d8>
  40a1dc:	cmp	w19, #0x54
  40a1e0:	b.eq	40a2d4 <__fxstatat@plt+0x8194>  // b.none
  40a1e4:	cmp	w19, #0x59
  40a1e8:	b.ne	40a1fc <__fxstatat@plt+0x80bc>  // b.any
  40a1ec:	mov	w2, #0x8                   	// #8
  40a1f0:	add	x0, sp, #0x50
  40a1f4:	bl	409f0c <__fxstatat@plt+0x7dcc>
  40a1f8:	b	40a318 <__fxstatat@plt+0x81d8>
  40a1fc:	cmp	w19, #0x50
  40a200:	b.ne	40a304 <__fxstatat@plt+0x81c4>  // b.any
  40a204:	mov	w2, #0x5                   	// #5
  40a208:	add	x0, sp, #0x50
  40a20c:	bl	409f0c <__fxstatat@plt+0x7dcc>
  40a210:	b	40a318 <__fxstatat@plt+0x81d8>
  40a214:	cmp	w19, #0x6b
  40a218:	b.eq	40a120 <__fxstatat@plt+0x7fe0>  // b.none
  40a21c:	b.ls	40a248 <__fxstatat@plt+0x8108>  // b.plast
  40a220:	cmp	w19, #0x74
  40a224:	b.eq	40a2d4 <__fxstatat@plt+0x8194>  // b.none
  40a228:	cmp	w19, #0x77
  40a22c:	b.ne	40a28c <__fxstatat@plt+0x814c>  // b.any
  40a230:	ldr	x0, [sp, #80]
  40a234:	tbnz	x0, #63, 40a2e4 <__fxstatat@plt+0x81a4>
  40a238:	lsl	x0, x0, #1
  40a23c:	str	x0, [sp, #80]
  40a240:	mov	w0, #0x0                   	// #0
  40a244:	b	40a318 <__fxstatat@plt+0x81d8>
  40a248:	cmp	w19, #0x63
  40a24c:	b.eq	40a314 <__fxstatat@plt+0x81d4>  // b.none
  40a250:	cmp	w19, #0x67
  40a254:	b.ne	40a268 <__fxstatat@plt+0x8128>  // b.any
  40a258:	mov	w2, #0x3                   	// #3
  40a25c:	add	x0, sp, #0x50
  40a260:	bl	409f0c <__fxstatat@plt+0x7dcc>
  40a264:	b	40a318 <__fxstatat@plt+0x81d8>
  40a268:	cmp	w19, #0x62
  40a26c:	b.ne	40a304 <__fxstatat@plt+0x81c4>  // b.any
  40a270:	ldr	x0, [sp, #80]
  40a274:	cmp	xzr, x0, lsr #55
  40a278:	b.ne	40a2a4 <__fxstatat@plt+0x8164>  // b.any
  40a27c:	lsl	x0, x0, #9
  40a280:	str	x0, [sp, #80]
  40a284:	mov	w0, #0x0                   	// #0
  40a288:	b	40a318 <__fxstatat@plt+0x81d8>
  40a28c:	cmp	w19, #0x6d
  40a290:	b.ne	40a304 <__fxstatat@plt+0x81c4>  // b.any
  40a294:	mov	w2, #0x2                   	// #2
  40a298:	add	x0, sp, #0x50
  40a29c:	bl	409f0c <__fxstatat@plt+0x7dcc>
  40a2a0:	b	40a318 <__fxstatat@plt+0x81d8>
  40a2a4:	mov	x0, #0xffffffffffffffff    	// #-1
  40a2a8:	str	x0, [sp, #80]
  40a2ac:	mov	w0, #0x1                   	// #1
  40a2b0:	b	40a318 <__fxstatat@plt+0x81d8>
  40a2b4:	mov	x0, #0xffffffffffffffff    	// #-1
  40a2b8:	str	x0, [sp, #80]
  40a2bc:	mov	w0, #0x1                   	// #1
  40a2c0:	b	40a318 <__fxstatat@plt+0x81d8>
  40a2c4:	mov	w2, #0x6                   	// #6
  40a2c8:	add	x0, sp, #0x50
  40a2cc:	bl	409f0c <__fxstatat@plt+0x7dcc>
  40a2d0:	b	40a318 <__fxstatat@plt+0x81d8>
  40a2d4:	mov	w2, #0x4                   	// #4
  40a2d8:	add	x0, sp, #0x50
  40a2dc:	bl	409f0c <__fxstatat@plt+0x7dcc>
  40a2e0:	b	40a318 <__fxstatat@plt+0x81d8>
  40a2e4:	mov	x0, #0xffffffffffffffff    	// #-1
  40a2e8:	str	x0, [sp, #80]
  40a2ec:	mov	w0, #0x1                   	// #1
  40a2f0:	b	40a318 <__fxstatat@plt+0x81d8>
  40a2f4:	mov	w2, #0x7                   	// #7
  40a2f8:	add	x0, sp, #0x50
  40a2fc:	bl	409f0c <__fxstatat@plt+0x7dcc>
  40a300:	b	40a318 <__fxstatat@plt+0x81d8>
  40a304:	ldr	x0, [sp, #80]
  40a308:	str	x0, [x23]
  40a30c:	orr	w22, w22, #0x2
  40a310:	b	40a148 <__fxstatat@plt+0x8008>
  40a314:	mov	w0, #0x0                   	// #0
  40a318:	orr	w22, w22, w0
  40a31c:	ldr	x0, [x20]
  40a320:	add	x1, x0, w25, sxtw
  40a324:	str	x1, [x20]
  40a328:	ldrb	w1, [x0, w25, sxtw]
  40a32c:	orr	w0, w22, #0x2
  40a330:	cmp	w1, #0x0
  40a334:	csel	w22, w0, w22, ne  // ne = any
  40a338:	b	40a140 <__fxstatat@plt+0x8000>
  40a33c:	mov	w22, #0x4                   	// #4
  40a340:	b	40a148 <__fxstatat@plt+0x8008>
  40a344:	mov	w22, #0x4                   	// #4
  40a348:	b	40a148 <__fxstatat@plt+0x8008>
  40a34c:	ldr	w0, [x0]
  40a350:	tbz	w0, #31, 40a358 <__fxstatat@plt+0x8218>
  40a354:	ret
  40a358:	stp	x29, x30, [sp, #-16]!
  40a35c:	mov	x29, sp
  40a360:	bl	401e50 <close@plt>
  40a364:	cbnz	w0, 40a370 <__fxstatat@plt+0x8230>
  40a368:	ldp	x29, x30, [sp], #16
  40a36c:	ret
  40a370:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a374:	add	x3, x3, #0xeb0
  40a378:	mov	w2, #0x40                  	// #64
  40a37c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a380:	add	x1, x1, #0xe38
  40a384:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a388:	add	x0, x0, #0xe50
  40a38c:	bl	4020d0 <__assert_fail@plt>
  40a390:	stp	x29, x30, [sp, #-32]!
  40a394:	mov	x29, sp
  40a398:	stp	x19, x20, [sp, #16]
  40a39c:	mov	x19, x0
  40a3a0:	mov	w2, #0x4900                	// #18688
  40a3a4:	ldr	w0, [x0]
  40a3a8:	bl	4020c0 <openat@plt>
  40a3ac:	tbnz	w0, #31, 40a3d0 <__fxstatat@plt+0x8290>
  40a3b0:	mov	w20, w0
  40a3b4:	mov	x0, x19
  40a3b8:	bl	40a34c <__fxstatat@plt+0x820c>
  40a3bc:	str	w20, [x19]
  40a3c0:	mov	w0, #0x0                   	// #0
  40a3c4:	ldp	x19, x20, [sp, #16]
  40a3c8:	ldp	x29, x30, [sp], #32
  40a3cc:	ret
  40a3d0:	mov	w0, #0xffffffff            	// #-1
  40a3d4:	b	40a3c4 <__fxstatat@plt+0x8284>
  40a3d8:	stp	x29, x30, [sp, #-96]!
  40a3dc:	mov	x29, sp
  40a3e0:	stp	x19, x20, [sp, #16]
  40a3e4:	stp	x21, x22, [sp, #32]
  40a3e8:	mov	x21, x0
  40a3ec:	bl	401f50 <chdir@plt>
  40a3f0:	mov	w19, w0
  40a3f4:	cbz	w0, 40a40c <__fxstatat@plt+0x82cc>
  40a3f8:	bl	4020e0 <__errno_location@plt>
  40a3fc:	mov	x22, x0
  40a400:	ldr	w0, [x0]
  40a404:	cmp	w0, #0x24
  40a408:	b.eq	40a420 <__fxstatat@plt+0x82e0>  // b.none
  40a40c:	mov	w0, w19
  40a410:	ldp	x19, x20, [sp, #16]
  40a414:	ldp	x21, x22, [sp, #32]
  40a418:	ldp	x29, x30, [sp], #96
  40a41c:	ret
  40a420:	stp	x23, x24, [sp, #48]
  40a424:	mov	x0, x21
  40a428:	bl	401c30 <strlen@plt>
  40a42c:	mov	x23, x0
  40a430:	mov	w0, #0xffffff9c            	// #-100
  40a434:	str	w0, [sp, #88]
  40a438:	cbz	x23, 40a53c <__fxstatat@plt+0x83fc>
  40a43c:	cmp	x23, #0xfff
  40a440:	b.ls	40a564 <__fxstatat@plt+0x8424>  // b.plast
  40a444:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a448:	add	x1, x1, #0x468
  40a44c:	mov	x0, x21
  40a450:	bl	401fb0 <strspn@plt>
  40a454:	mov	x19, x0
  40a458:	cmp	x0, #0x2
  40a45c:	b.eq	40a58c <__fxstatat@plt+0x844c>  // b.none
  40a460:	mov	x20, x21
  40a464:	cbnz	x0, 40a5f0 <__fxstatat@plt+0x84b0>
  40a468:	ldrb	w0, [x20]
  40a46c:	cmp	w0, #0x2f
  40a470:	b.eq	40a60c <__fxstatat@plt+0x84cc>  // b.none
  40a474:	add	x21, x21, x23
  40a478:	cmp	x20, x21
  40a47c:	b.hi	40a634 <__fxstatat@plt+0x84f4>  // b.pmore
  40a480:	sub	x0, x21, x20
  40a484:	cmp	x0, #0xfff
  40a488:	b.le	40a504 <__fxstatat@plt+0x83c4>
  40a48c:	str	x25, [sp, #64]
  40a490:	mov	x25, #0x1000                	// #4096
  40a494:	mov	w24, #0x2f                  	// #47
  40a498:	adrp	x23, 40e000 <__fxstatat@plt+0xbec0>
  40a49c:	add	x23, x23, #0x468
  40a4a0:	mov	x2, x25
  40a4a4:	mov	w1, w24
  40a4a8:	mov	x0, x20
  40a4ac:	bl	401fd0 <memrchr@plt>
  40a4b0:	mov	x19, x0
  40a4b4:	cbz	x0, 40a65c <__fxstatat@plt+0x851c>
  40a4b8:	strb	wzr, [x0]
  40a4bc:	sub	x0, x0, x20
  40a4c0:	cmp	x0, #0xfff
  40a4c4:	b.gt	40a674 <__fxstatat@plt+0x8534>
  40a4c8:	mov	x1, x20
  40a4cc:	add	x0, sp, #0x58
  40a4d0:	bl	40a390 <__fxstatat@plt+0x8250>
  40a4d4:	mov	w1, #0x2f                  	// #47
  40a4d8:	strb	w1, [x19]
  40a4dc:	cbnz	w0, 40a698 <__fxstatat@plt+0x8558>
  40a4e0:	add	x19, x19, #0x1
  40a4e4:	mov	x1, x23
  40a4e8:	mov	x0, x19
  40a4ec:	bl	401fb0 <strspn@plt>
  40a4f0:	add	x20, x19, x0
  40a4f4:	sub	x0, x21, x20
  40a4f8:	cmp	x0, #0xfff
  40a4fc:	b.gt	40a4a0 <__fxstatat@plt+0x8360>
  40a500:	ldr	x25, [sp, #64]
  40a504:	cmp	x21, x20
  40a508:	b.ls	40a51c <__fxstatat@plt+0x83dc>  // b.plast
  40a50c:	mov	x1, x20
  40a510:	add	x0, sp, #0x58
  40a514:	bl	40a390 <__fxstatat@plt+0x8250>
  40a518:	cbnz	w0, 40a69c <__fxstatat@plt+0x855c>
  40a51c:	ldr	w0, [sp, #88]
  40a520:	bl	401c80 <fchdir@plt>
  40a524:	mov	w19, w0
  40a528:	cbnz	w0, 40a69c <__fxstatat@plt+0x855c>
  40a52c:	add	x0, sp, #0x58
  40a530:	bl	40a34c <__fxstatat@plt+0x820c>
  40a534:	ldp	x23, x24, [sp, #48]
  40a538:	b	40a40c <__fxstatat@plt+0x82cc>
  40a53c:	str	x25, [sp, #64]
  40a540:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a544:	add	x3, x3, #0xeb0
  40a548:	add	x3, x3, #0x10
  40a54c:	mov	w2, #0x7e                  	// #126
  40a550:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a554:	add	x1, x1, #0xe38
  40a558:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a55c:	add	x0, x0, #0xe60
  40a560:	bl	4020d0 <__assert_fail@plt>
  40a564:	str	x25, [sp, #64]
  40a568:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a56c:	add	x3, x3, #0xeb0
  40a570:	add	x3, x3, #0x10
  40a574:	mov	w2, #0x7f                  	// #127
  40a578:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a57c:	add	x1, x1, #0xe38
  40a580:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a584:	add	x0, x0, #0xe68
  40a588:	bl	4020d0 <__assert_fail@plt>
  40a58c:	sub	x2, x23, #0x3
  40a590:	mov	w1, #0x2f                  	// #47
  40a594:	add	x0, x21, #0x3
  40a598:	bl	402020 <memchr@plt>
  40a59c:	mov	x19, x0
  40a5a0:	cbz	x0, 40a5dc <__fxstatat@plt+0x849c>
  40a5a4:	strb	wzr, [x0]
  40a5a8:	mov	x1, x21
  40a5ac:	add	x0, sp, #0x58
  40a5b0:	bl	40a390 <__fxstatat@plt+0x8250>
  40a5b4:	mov	w1, #0x2f                  	// #47
  40a5b8:	strb	w1, [x19]
  40a5bc:	cbnz	w0, 40a69c <__fxstatat@plt+0x855c>
  40a5c0:	add	x19, x19, #0x1
  40a5c4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a5c8:	add	x1, x1, #0x468
  40a5cc:	mov	x0, x19
  40a5d0:	bl	401fb0 <strspn@plt>
  40a5d4:	add	x20, x19, x0
  40a5d8:	b	40a468 <__fxstatat@plt+0x8328>
  40a5dc:	mov	w0, #0x24                  	// #36
  40a5e0:	str	w0, [x22]
  40a5e4:	mov	w19, #0xffffffff            	// #-1
  40a5e8:	ldp	x23, x24, [sp, #48]
  40a5ec:	b	40a40c <__fxstatat@plt+0x82cc>
  40a5f0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a5f4:	add	x1, x1, #0x468
  40a5f8:	add	x0, sp, #0x58
  40a5fc:	bl	40a390 <__fxstatat@plt+0x8250>
  40a600:	cbnz	w0, 40a69c <__fxstatat@plt+0x855c>
  40a604:	add	x20, x21, x19
  40a608:	b	40a468 <__fxstatat@plt+0x8328>
  40a60c:	str	x25, [sp, #64]
  40a610:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a614:	add	x3, x3, #0xeb0
  40a618:	add	x3, x3, #0x10
  40a61c:	mov	w2, #0xa2                  	// #162
  40a620:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a624:	add	x1, x1, #0xe38
  40a628:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a62c:	add	x0, x0, #0xe78
  40a630:	bl	4020d0 <__assert_fail@plt>
  40a634:	str	x25, [sp, #64]
  40a638:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a63c:	add	x3, x3, #0xeb0
  40a640:	add	x3, x3, #0x10
  40a644:	mov	w2, #0xa3                  	// #163
  40a648:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a64c:	add	x1, x1, #0xe38
  40a650:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a654:	add	x0, x0, #0xe88
  40a658:	bl	4020d0 <__assert_fail@plt>
  40a65c:	mov	w0, #0x24                  	// #36
  40a660:	str	w0, [x22]
  40a664:	mov	w19, #0xffffffff            	// #-1
  40a668:	ldp	x23, x24, [sp, #48]
  40a66c:	ldr	x25, [sp, #64]
  40a670:	b	40a40c <__fxstatat@plt+0x82cc>
  40a674:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a678:	add	x3, x3, #0xeb0
  40a67c:	add	x3, x3, #0x10
  40a680:	mov	w2, #0xb3                  	// #179
  40a684:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a688:	add	x1, x1, #0xe38
  40a68c:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a690:	add	x0, x0, #0xe98
  40a694:	bl	4020d0 <__assert_fail@plt>
  40a698:	ldr	x25, [sp, #64]
  40a69c:	ldr	w19, [x22]
  40a6a0:	add	x0, sp, #0x58
  40a6a4:	bl	40a34c <__fxstatat@plt+0x820c>
  40a6a8:	str	w19, [x22]
  40a6ac:	mov	w19, #0xffffffff            	// #-1
  40a6b0:	ldp	x23, x24, [sp, #48]
  40a6b4:	b	40a40c <__fxstatat@plt+0x82cc>
  40a6b8:	sub	sp, sp, #0x230
  40a6bc:	stp	x29, x30, [sp]
  40a6c0:	mov	x29, sp
  40a6c4:	stp	x19, x20, [sp, #16]
  40a6c8:	str	x21, [sp, #32]
  40a6cc:	mov	x20, x0
  40a6d0:	mov	x19, x2
  40a6d4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40a6d8:	ldr	w0, [x0, #1400]
  40a6dc:	tbnz	w0, #31, 40a74c <__fxstatat@plt+0x860c>
  40a6e0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40a6e4:	ldr	w21, [x0, #1400]
  40a6e8:	cbz	w21, 40a780 <__fxstatat@plt+0x8640>
  40a6ec:	add	x1, sp, #0x30
  40a6f0:	mov	x0, x20
  40a6f4:	bl	401e90 <statvfs@plt>
  40a6f8:	mov	w21, #0xffffffff            	// #-1
  40a6fc:	tbnz	w0, #31, 40a7c8 <__fxstatat@plt+0x8688>
  40a700:	ldr	x0, [sp, #56]
  40a704:	cmp	x0, #0x0
  40a708:	ldr	x1, [sp, #48]
  40a70c:	csel	x0, x1, x0, eq  // eq = none
  40a710:	str	x0, [x19]
  40a714:	ldr	x0, [sp, #64]
  40a718:	str	x0, [x19, #8]
  40a71c:	ldr	x0, [sp, #72]
  40a720:	str	x0, [x19, #16]
  40a724:	ldr	x0, [sp, #80]
  40a728:	str	x0, [x19, #24]
  40a72c:	lsr	x0, x0, #63
  40a730:	strb	w0, [x19, #32]
  40a734:	ldr	x0, [sp, #88]
  40a738:	str	x0, [x19, #40]
  40a73c:	ldr	x0, [sp, #96]
  40a740:	str	x0, [x19, #48]
  40a744:	mov	w21, #0x0                   	// #0
  40a748:	b	40a7c8 <__fxstatat@plt+0x8688>
  40a74c:	add	x0, sp, #0x30
  40a750:	bl	4020f0 <uname@plt>
  40a754:	mov	w1, #0x0                   	// #0
  40a758:	cbnz	w0, 40a774 <__fxstatat@plt+0x8634>
  40a75c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a760:	add	x1, x1, #0xed0
  40a764:	add	x0, sp, #0xb2
  40a768:	bl	401dc0 <strverscmp@plt>
  40a76c:	mvn	w1, w0
  40a770:	lsr	w1, w1, #31
  40a774:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40a778:	str	w1, [x0, #1400]
  40a77c:	b	40a6e0 <__fxstatat@plt+0x85a0>
  40a780:	add	x1, sp, #0x1b8
  40a784:	mov	x0, x20
  40a788:	bl	401cc0 <statfs@plt>
  40a78c:	tbnz	w0, #31, 40a7e0 <__fxstatat@plt+0x86a0>
  40a790:	ldr	x0, [sp, #512]
  40a794:	str	x0, [x19]
  40a798:	ldr	x0, [sp, #456]
  40a79c:	str	x0, [x19, #8]
  40a7a0:	ldr	x0, [sp, #464]
  40a7a4:	str	x0, [x19, #16]
  40a7a8:	ldr	x0, [sp, #472]
  40a7ac:	str	x0, [x19, #24]
  40a7b0:	lsr	x0, x0, #63
  40a7b4:	strb	w0, [x19, #32]
  40a7b8:	ldr	x0, [sp, #480]
  40a7bc:	str	x0, [x19, #40]
  40a7c0:	ldr	x0, [sp, #488]
  40a7c4:	str	x0, [x19, #48]
  40a7c8:	mov	w0, w21
  40a7cc:	ldp	x19, x20, [sp, #16]
  40a7d0:	ldr	x21, [sp, #32]
  40a7d4:	ldp	x29, x30, [sp]
  40a7d8:	add	sp, sp, #0x230
  40a7dc:	ret
  40a7e0:	mov	w21, #0xffffffff            	// #-1
  40a7e4:	b	40a7c8 <__fxstatat@plt+0x8688>
  40a7e8:	stp	x29, x30, [sp, #-64]!
  40a7ec:	mov	x29, sp
  40a7f0:	stp	x19, x20, [sp, #16]
  40a7f4:	stp	x21, x22, [sp, #32]
  40a7f8:	mov	x19, x0
  40a7fc:	mov	x22, x1
  40a800:	mov	x21, x2
  40a804:	cmp	x0, #0x0
  40a808:	add	x0, sp, #0x3c
  40a80c:	csel	x19, x0, x19, eq  // eq = none
  40a810:	mov	x0, x19
  40a814:	bl	401be0 <mbrtowc@plt>
  40a818:	mov	x20, x0
  40a81c:	cmp	x21, #0x0
  40a820:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40a824:	b.hi	40a83c <__fxstatat@plt+0x86fc>  // b.pmore
  40a828:	mov	x0, x20
  40a82c:	ldp	x19, x20, [sp, #16]
  40a830:	ldp	x21, x22, [sp, #32]
  40a834:	ldp	x29, x30, [sp], #64
  40a838:	ret
  40a83c:	mov	w0, #0x0                   	// #0
  40a840:	bl	40b5a8 <__fxstatat@plt+0x9468>
  40a844:	and	w0, w0, #0xff
  40a848:	cbnz	w0, 40a828 <__fxstatat@plt+0x86e8>
  40a84c:	ldrb	w0, [x22]
  40a850:	str	w0, [x19]
  40a854:	mov	x20, #0x1                   	// #1
  40a858:	b	40a828 <__fxstatat@plt+0x86e8>
  40a85c:	stp	x29, x30, [sp, #-32]!
  40a860:	mov	x29, sp
  40a864:	str	x19, [sp, #16]
  40a868:	mov	x19, x0
  40a86c:	bl	401c30 <strlen@plt>
  40a870:	add	x0, x0, #0x1
  40a874:	mov	x2, #0x0                   	// #0
  40a878:	mov	x1, #0x0                   	// #0
  40a87c:	b	40a894 <__fxstatat@plt+0x8754>
  40a880:	strb	w3, [x19, x2]
  40a884:	add	x1, x1, #0x1
  40a888:	add	x2, x2, #0x1
  40a88c:	cmp	x0, x1
  40a890:	b.ls	40a910 <__fxstatat@plt+0x87d0>  // b.plast
  40a894:	ldrb	w3, [x19, x1]
  40a898:	cmp	w3, #0x5c
  40a89c:	b.ne	40a880 <__fxstatat@plt+0x8740>  // b.any
  40a8a0:	add	x4, x1, #0x4
  40a8a4:	cmp	x4, x0
  40a8a8:	b.cs	40a880 <__fxstatat@plt+0x8740>  // b.hs, b.nlast
  40a8ac:	add	x4, x19, x1
  40a8b0:	ldrb	w5, [x4, #1]
  40a8b4:	sub	w4, w5, #0x30
  40a8b8:	and	w4, w4, #0xff
  40a8bc:	cmp	w4, #0x3
  40a8c0:	b.hi	40a880 <__fxstatat@plt+0x8740>  // b.pmore
  40a8c4:	add	x4, x19, x1
  40a8c8:	ldrb	w6, [x4, #2]
  40a8cc:	sub	w4, w6, #0x30
  40a8d0:	and	w4, w4, #0xff
  40a8d4:	cmp	w4, #0x7
  40a8d8:	b.hi	40a880 <__fxstatat@plt+0x8740>  // b.pmore
  40a8dc:	add	x7, x1, #0x3
  40a8e0:	ldrb	w4, [x19, x7]
  40a8e4:	sub	w4, w4, #0x30
  40a8e8:	and	w4, w4, #0xff
  40a8ec:	cmp	w4, #0x7
  40a8f0:	b.hi	40a880 <__fxstatat@plt+0x8740>  // b.pmore
  40a8f4:	add	w1, w6, w5, lsl #3
  40a8f8:	sub	w1, w1, #0x1b0
  40a8fc:	ubfiz	w1, w1, #3, #5
  40a900:	add	w1, w4, w1
  40a904:	strb	w1, [x19, x2]
  40a908:	mov	x1, x7
  40a90c:	b	40a884 <__fxstatat@plt+0x8744>
  40a910:	ldr	x19, [sp, #16]
  40a914:	ldp	x29, x30, [sp], #32
  40a918:	ret
  40a91c:	stp	x29, x30, [sp, #-32]!
  40a920:	mov	x29, sp
  40a924:	str	x19, [sp, #16]
  40a928:	mov	x19, x0
  40a92c:	ldr	x0, [x0]
  40a930:	bl	401f60 <free@plt>
  40a934:	ldr	x0, [x19, #8]
  40a938:	bl	401f60 <free@plt>
  40a93c:	ldr	x0, [x19, #16]
  40a940:	bl	401f60 <free@plt>
  40a944:	ldrb	w0, [x19, #40]
  40a948:	tbnz	w0, #2, 40a960 <__fxstatat@plt+0x8820>
  40a94c:	mov	x0, x19
  40a950:	bl	401f60 <free@plt>
  40a954:	ldr	x19, [sp, #16]
  40a958:	ldp	x29, x30, [sp], #32
  40a95c:	ret
  40a960:	ldr	x0, [x19, #24]
  40a964:	bl	401f60 <free@plt>
  40a968:	b	40a94c <__fxstatat@plt+0x880c>
  40a96c:	sub	sp, sp, #0xb0
  40a970:	stp	x29, x30, [sp, #16]
  40a974:	add	x29, sp, #0x10
  40a978:	stp	x19, x20, [sp, #32]
  40a97c:	stp	x21, x22, [sp, #48]
  40a980:	stp	x23, x24, [sp, #64]
  40a984:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a988:	add	x1, x1, #0xed8
  40a98c:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a990:	add	x0, x0, #0xee0
  40a994:	bl	401d40 <fopen@plt>
  40a998:	cbz	x0, 40ad9c <__fxstatat@plt+0x8c5c>
  40a99c:	mov	x22, x0
  40a9a0:	str	xzr, [sp, #152]
  40a9a4:	str	xzr, [sp, #160]
  40a9a8:	add	x23, sp, #0xa8
  40a9ac:	b	40a9e8 <__fxstatat@plt+0x88a8>
  40a9b0:	mov	w1, w21
  40a9b4:	ldrb	w0, [x20, #40]
  40a9b8:	bfxil	w0, w1, #0, #1
  40a9bc:	strb	w0, [x20, #40]
  40a9c0:	ldr	x24, [x20]
  40a9c4:	mov	w1, #0x3a                  	// #58
  40a9c8:	mov	x0, x24
  40a9cc:	bl	401fc0 <strchr@plt>
  40a9d0:	cbz	x0, 40aca8 <__fxstatat@plt+0x8b68>
  40a9d4:	ldrb	w0, [x20, #40]
  40a9d8:	bfi	w0, w21, #1, #1
  40a9dc:	strb	w0, [x20, #40]
  40a9e0:	str	x20, [x23]
  40a9e4:	add	x23, x20, #0x30
  40a9e8:	mov	x3, x22
  40a9ec:	mov	w2, #0xa                   	// #10
  40a9f0:	add	x1, sp, #0xa0
  40a9f4:	add	x0, sp, #0x98
  40a9f8:	bl	402120 <__getdelim@plt>
  40a9fc:	cmn	x0, #0x1
  40aa00:	b.eq	40ad08 <__fxstatat@plt+0x8bc8>  // b.none
  40aa04:	add	x1, sp, #0x6f
  40aa08:	str	x1, [sp]
  40aa0c:	add	x7, sp, #0x7c
  40aa10:	add	x6, sp, #0x78
  40aa14:	add	x5, sp, #0x94
  40aa18:	add	x4, sp, #0x90
  40aa1c:	add	x3, sp, #0x74
  40aa20:	add	x2, sp, #0x70
  40aa24:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa28:	add	x1, x1, #0xef8
  40aa2c:	ldr	x0, [sp, #152]
  40aa30:	bl	402070 <__isoc99_sscanf@plt>
  40aa34:	and	w0, w0, #0xfffffffb
  40aa38:	cmp	w0, #0x3
  40aa3c:	b.ne	40a9e8 <__fxstatat@plt+0x88a8>  // b.any
  40aa40:	ldrsw	x0, [sp, #124]
  40aa44:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa48:	add	x1, x1, #0xf18
  40aa4c:	ldr	x2, [sp, #152]
  40aa50:	add	x0, x2, x0
  40aa54:	bl	402050 <strstr@plt>
  40aa58:	mov	x19, x0
  40aa5c:	cbz	x0, 40a9e8 <__fxstatat@plt+0x88a8>
  40aa60:	add	x6, sp, #0x6f
  40aa64:	add	x5, sp, #0x8c
  40aa68:	add	x4, sp, #0x88
  40aa6c:	add	x3, sp, #0x84
  40aa70:	add	x2, sp, #0x80
  40aa74:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa78:	add	x1, x1, #0xf20
  40aa7c:	bl	402070 <__isoc99_sscanf@plt>
  40aa80:	and	w21, w0, #0xfffffffb
  40aa84:	cmp	w21, #0x1
  40aa88:	b.ne	40a9e8 <__fxstatat@plt+0x88a8>  // b.any
  40aa8c:	ldrsw	x0, [sp, #148]
  40aa90:	ldr	x1, [sp, #152]
  40aa94:	strb	wzr, [x1, x0]
  40aa98:	ldrsw	x0, [sp, #124]
  40aa9c:	ldr	x1, [sp, #152]
  40aaa0:	strb	wzr, [x1, x0]
  40aaa4:	ldrsw	x0, [sp, #132]
  40aaa8:	strb	wzr, [x19, x0]
  40aaac:	ldrsw	x0, [sp, #140]
  40aab0:	strb	wzr, [x19, x0]
  40aab4:	ldrsw	x0, [sp, #136]
  40aab8:	add	x0, x19, x0
  40aabc:	bl	40a85c <__fxstatat@plt+0x871c>
  40aac0:	ldrsw	x0, [sp, #120]
  40aac4:	ldr	x1, [sp, #152]
  40aac8:	add	x0, x1, x0
  40aacc:	bl	40a85c <__fxstatat@plt+0x871c>
  40aad0:	ldrsw	x0, [sp, #144]
  40aad4:	ldr	x1, [sp, #152]
  40aad8:	add	x0, x1, x0
  40aadc:	bl	40a85c <__fxstatat@plt+0x871c>
  40aae0:	mov	x0, #0x38                  	// #56
  40aae4:	bl	409b34 <__fxstatat@plt+0x79f4>
  40aae8:	mov	x20, x0
  40aaec:	ldrsw	x0, [sp, #136]
  40aaf0:	add	x0, x19, x0
  40aaf4:	bl	409d94 <__fxstatat@plt+0x7c54>
  40aaf8:	str	x0, [x20]
  40aafc:	ldrsw	x0, [sp, #120]
  40ab00:	ldr	x1, [sp, #152]
  40ab04:	add	x0, x1, x0
  40ab08:	bl	409d94 <__fxstatat@plt+0x7c54>
  40ab0c:	str	x0, [x20, #8]
  40ab10:	ldrsw	x0, [sp, #144]
  40ab14:	ldr	x1, [sp, #152]
  40ab18:	add	x0, x1, x0
  40ab1c:	bl	409d94 <__fxstatat@plt+0x7c54>
  40ab20:	str	x0, [x20, #16]
  40ab24:	ldrsw	x0, [sp, #128]
  40ab28:	add	x0, x19, x0
  40ab2c:	bl	409d94 <__fxstatat@plt+0x7c54>
  40ab30:	mov	x19, x0
  40ab34:	str	x0, [x20, #24]
  40ab38:	ldrb	w1, [x20, #40]
  40ab3c:	orr	w1, w1, #0x4
  40ab40:	strb	w1, [x20, #40]
  40ab44:	ldr	w3, [sp, #116]
  40ab48:	ldr	w2, [sp, #112]
  40ab4c:	ubfiz	x1, x2, #8, #12
  40ab50:	lsl	x2, x2, #32
  40ab54:	and	x2, x2, #0xfffff00000000000
  40ab58:	orr	x2, x1, x2
  40ab5c:	ubfiz	x1, x3, #12, #32
  40ab60:	and	x1, x1, #0xffffff00000
  40ab64:	and	x3, x3, #0xff
  40ab68:	orr	x1, x1, x3
  40ab6c:	orr	x1, x1, x2
  40ab70:	str	x1, [x20, #32]
  40ab74:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ab78:	add	x1, x1, #0xf38
  40ab7c:	bl	401f20 <strcmp@plt>
  40ab80:	mov	w1, w21
  40ab84:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40ab88:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ab8c:	add	x1, x1, #0xf40
  40ab90:	mov	x0, x19
  40ab94:	bl	401f20 <strcmp@plt>
  40ab98:	mov	w1, w21
  40ab9c:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40aba0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aba4:	add	x1, x1, #0xf48
  40aba8:	mov	x0, x19
  40abac:	bl	401f20 <strcmp@plt>
  40abb0:	mov	w1, w21
  40abb4:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40abb8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40abbc:	add	x1, x1, #0xf50
  40abc0:	mov	x0, x19
  40abc4:	bl	401f20 <strcmp@plt>
  40abc8:	mov	w1, w21
  40abcc:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40abd0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40abd4:	add	x1, x1, #0xf58
  40abd8:	mov	x0, x19
  40abdc:	bl	401f20 <strcmp@plt>
  40abe0:	mov	w1, w21
  40abe4:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40abe8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40abec:	add	x1, x1, #0xf60
  40abf0:	mov	x0, x19
  40abf4:	bl	401f20 <strcmp@plt>
  40abf8:	mov	w1, w21
  40abfc:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40ac00:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac04:	add	x1, x1, #0xf68
  40ac08:	mov	x0, x19
  40ac0c:	bl	401f20 <strcmp@plt>
  40ac10:	mov	w1, w21
  40ac14:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40ac18:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac1c:	add	x1, x1, #0xf70
  40ac20:	mov	x0, x19
  40ac24:	bl	401f20 <strcmp@plt>
  40ac28:	mov	w1, w21
  40ac2c:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40ac30:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac34:	add	x1, x1, #0xf80
  40ac38:	mov	x0, x19
  40ac3c:	bl	401f20 <strcmp@plt>
  40ac40:	mov	w1, w21
  40ac44:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40ac48:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac4c:	add	x1, x1, #0xf88
  40ac50:	mov	x0, x19
  40ac54:	bl	401f20 <strcmp@plt>
  40ac58:	mov	w1, w21
  40ac5c:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40ac60:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac64:	add	x1, x1, #0xf90
  40ac68:	mov	x0, x19
  40ac6c:	bl	401f20 <strcmp@plt>
  40ac70:	mov	w1, w21
  40ac74:	cbz	w0, 40a9b4 <__fxstatat@plt+0x8874>
  40ac78:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac7c:	add	x1, x1, #0xf98
  40ac80:	mov	x0, x19
  40ac84:	bl	401f20 <strcmp@plt>
  40ac88:	cbz	w0, 40a9b0 <__fxstatat@plt+0x8870>
  40ac8c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac90:	add	x1, x1, #0xfa0
  40ac94:	mov	x0, x19
  40ac98:	bl	401f20 <strcmp@plt>
  40ac9c:	cmp	w0, #0x0
  40aca0:	cset	w1, eq  // eq = none
  40aca4:	b	40a9b4 <__fxstatat@plt+0x8874>
  40aca8:	ldrb	w0, [x24]
  40acac:	cmp	w0, #0x2f
  40acb0:	b.eq	40acd0 <__fxstatat@plt+0x8b90>  // b.none
  40acb4:	mov	x1, x24
  40acb8:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40acbc:	add	x0, x0, #0xfb8
  40acc0:	bl	401f20 <strcmp@plt>
  40acc4:	cmp	w0, #0x0
  40acc8:	cset	w21, eq  // eq = none
  40accc:	b	40a9d4 <__fxstatat@plt+0x8894>
  40acd0:	ldrb	w0, [x24, #1]
  40acd4:	cmp	w0, #0x2f
  40acd8:	b.ne	40acb4 <__fxstatat@plt+0x8b74>  // b.any
  40acdc:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ace0:	add	x1, x1, #0xfa8
  40ace4:	mov	x0, x19
  40ace8:	bl	401f20 <strcmp@plt>
  40acec:	cbz	w0, 40a9d4 <__fxstatat@plt+0x8894>
  40acf0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40acf4:	add	x1, x1, #0xfb0
  40acf8:	mov	x0, x19
  40acfc:	bl	401f20 <strcmp@plt>
  40ad00:	cbz	w0, 40a9d4 <__fxstatat@plt+0x8894>
  40ad04:	b	40acb4 <__fxstatat@plt+0x8b74>
  40ad08:	ldr	x0, [sp, #152]
  40ad0c:	bl	401f60 <free@plt>
  40ad10:	ldr	w0, [x22]
  40ad14:	tbnz	w0, #5, 40ad4c <__fxstatat@plt+0x8c0c>
  40ad18:	mov	x0, x22
  40ad1c:	bl	40b6d0 <__fxstatat@plt+0x9590>
  40ad20:	cmn	w0, #0x1
  40ad24:	b.eq	40ad64 <__fxstatat@plt+0x8c24>  // b.none
  40ad28:	str	xzr, [x23]
  40ad2c:	ldr	x21, [sp, #168]
  40ad30:	mov	x0, x21
  40ad34:	ldp	x19, x20, [sp, #32]
  40ad38:	ldp	x21, x22, [sp, #48]
  40ad3c:	ldp	x23, x24, [sp, #64]
  40ad40:	ldp	x29, x30, [sp, #16]
  40ad44:	add	sp, sp, #0xb0
  40ad48:	ret
  40ad4c:	bl	4020e0 <__errno_location@plt>
  40ad50:	mov	x19, x0
  40ad54:	ldr	w20, [x0]
  40ad58:	mov	x0, x22
  40ad5c:	bl	40b6d0 <__fxstatat@plt+0x9590>
  40ad60:	str	w20, [x19]
  40ad64:	bl	4020e0 <__errno_location@plt>
  40ad68:	mov	x20, x0
  40ad6c:	ldr	w21, [x0]
  40ad70:	str	xzr, [x23]
  40ad74:	ldr	x19, [sp, #168]
  40ad78:	cbz	x19, 40ad90 <__fxstatat@plt+0x8c50>
  40ad7c:	mov	x0, x19
  40ad80:	ldr	x19, [x19, #48]
  40ad84:	bl	40a91c <__fxstatat@plt+0x87dc>
  40ad88:	str	x19, [sp, #168]
  40ad8c:	cbnz	x19, 40ad7c <__fxstatat@plt+0x8c3c>
  40ad90:	str	w21, [x20]
  40ad94:	mov	x21, #0x0                   	// #0
  40ad98:	b	40ad30 <__fxstatat@plt+0x8bf0>
  40ad9c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ada0:	add	x1, x1, #0xed8
  40ada4:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40ada8:	add	x0, x0, #0xfc0
  40adac:	bl	401e10 <setmntent@plt>
  40adb0:	mov	x21, x0
  40adb4:	cbz	x0, 40ad30 <__fxstatat@plt+0x8bf0>
  40adb8:	stp	x25, x26, [sp, #80]
  40adbc:	add	x23, sp, #0xa8
  40adc0:	adrp	x25, 40e000 <__fxstatat@plt+0xbec0>
  40adc4:	add	x25, x25, #0xfd0
  40adc8:	mov	x26, #0x38                  	// #56
  40adcc:	adrp	x24, 40e000 <__fxstatat@plt+0xbec0>
  40add0:	add	x24, x24, #0xf38
  40add4:	b	40ae1c <__fxstatat@plt+0x8cdc>
  40add8:	mov	w1, #0x1                   	// #1
  40addc:	ldrb	w0, [x20, #40]
  40ade0:	bfxil	w0, w1, #0, #1
  40ade4:	strb	w0, [x20, #40]
  40ade8:	ldr	x22, [x20]
  40adec:	mov	w1, #0x3a                  	// #58
  40adf0:	mov	x0, x22
  40adf4:	bl	401fc0 <strchr@plt>
  40adf8:	mov	w1, #0x1                   	// #1
  40adfc:	cbz	x0, 40afb4 <__fxstatat@plt+0x8e74>
  40ae00:	ldrb	w0, [x20, #40]
  40ae04:	bfi	w0, w1, #1, #1
  40ae08:	strb	w0, [x20, #40]
  40ae0c:	mov	x0, #0xffffffffffffffff    	// #-1
  40ae10:	str	x0, [x20, #32]
  40ae14:	str	x20, [x23]
  40ae18:	add	x23, x20, #0x30
  40ae1c:	mov	x0, x21
  40ae20:	bl	4020a0 <getmntent@plt>
  40ae24:	mov	x19, x0
  40ae28:	cbz	x0, 40b01c <__fxstatat@plt+0x8edc>
  40ae2c:	mov	x1, x25
  40ae30:	mov	x0, x19
  40ae34:	bl	401fa0 <hasmntopt@plt>
  40ae38:	mov	x22, x0
  40ae3c:	mov	x0, x26
  40ae40:	bl	409b34 <__fxstatat@plt+0x79f4>
  40ae44:	mov	x20, x0
  40ae48:	ldr	x0, [x19]
  40ae4c:	bl	409d94 <__fxstatat@plt+0x7c54>
  40ae50:	str	x0, [x20]
  40ae54:	ldr	x0, [x19, #8]
  40ae58:	bl	409d94 <__fxstatat@plt+0x7c54>
  40ae5c:	str	x0, [x20, #8]
  40ae60:	str	xzr, [x20, #16]
  40ae64:	ldr	x0, [x19, #16]
  40ae68:	bl	409d94 <__fxstatat@plt+0x7c54>
  40ae6c:	mov	x19, x0
  40ae70:	str	x0, [x20, #24]
  40ae74:	ldrb	w1, [x20, #40]
  40ae78:	orr	w1, w1, #0x4
  40ae7c:	strb	w1, [x20, #40]
  40ae80:	mov	x1, x24
  40ae84:	bl	401f20 <strcmp@plt>
  40ae88:	mov	w1, #0x1                   	// #1
  40ae8c:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40ae90:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ae94:	add	x1, x1, #0xf40
  40ae98:	mov	x0, x19
  40ae9c:	bl	401f20 <strcmp@plt>
  40aea0:	mov	w1, #0x1                   	// #1
  40aea4:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40aea8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aeac:	add	x1, x1, #0xf48
  40aeb0:	mov	x0, x19
  40aeb4:	bl	401f20 <strcmp@plt>
  40aeb8:	mov	w1, #0x1                   	// #1
  40aebc:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40aec0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aec4:	add	x1, x1, #0xf50
  40aec8:	mov	x0, x19
  40aecc:	bl	401f20 <strcmp@plt>
  40aed0:	mov	w1, #0x1                   	// #1
  40aed4:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40aed8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aedc:	add	x1, x1, #0xf58
  40aee0:	mov	x0, x19
  40aee4:	bl	401f20 <strcmp@plt>
  40aee8:	mov	w1, #0x1                   	// #1
  40aeec:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40aef0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aef4:	add	x1, x1, #0xf60
  40aef8:	mov	x0, x19
  40aefc:	bl	401f20 <strcmp@plt>
  40af00:	mov	w1, #0x1                   	// #1
  40af04:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40af08:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40af0c:	add	x1, x1, #0xf68
  40af10:	mov	x0, x19
  40af14:	bl	401f20 <strcmp@plt>
  40af18:	mov	w1, #0x1                   	// #1
  40af1c:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40af20:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40af24:	add	x1, x1, #0xf70
  40af28:	mov	x0, x19
  40af2c:	bl	401f20 <strcmp@plt>
  40af30:	mov	w1, #0x1                   	// #1
  40af34:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40af38:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40af3c:	add	x1, x1, #0xf80
  40af40:	mov	x0, x19
  40af44:	bl	401f20 <strcmp@plt>
  40af48:	mov	w1, #0x1                   	// #1
  40af4c:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40af50:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40af54:	add	x1, x1, #0xf88
  40af58:	mov	x0, x19
  40af5c:	bl	401f20 <strcmp@plt>
  40af60:	mov	w1, #0x1                   	// #1
  40af64:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40af68:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40af6c:	add	x1, x1, #0xf90
  40af70:	mov	x0, x19
  40af74:	bl	401f20 <strcmp@plt>
  40af78:	mov	w1, #0x1                   	// #1
  40af7c:	cbz	w0, 40addc <__fxstatat@plt+0x8c9c>
  40af80:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40af84:	add	x1, x1, #0xf98
  40af88:	mov	x0, x19
  40af8c:	bl	401f20 <strcmp@plt>
  40af90:	cbz	w0, 40add8 <__fxstatat@plt+0x8c98>
  40af94:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40af98:	add	x1, x1, #0xfa0
  40af9c:	mov	x0, x19
  40afa0:	bl	401f20 <strcmp@plt>
  40afa4:	cmp	x22, #0x0
  40afa8:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40afac:	cset	w1, eq  // eq = none
  40afb0:	b	40addc <__fxstatat@plt+0x8c9c>
  40afb4:	ldrb	w0, [x22]
  40afb8:	cmp	w0, #0x2f
  40afbc:	b.eq	40afdc <__fxstatat@plt+0x8e9c>  // b.none
  40afc0:	mov	x1, x22
  40afc4:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40afc8:	add	x0, x0, #0xfb8
  40afcc:	bl	401f20 <strcmp@plt>
  40afd0:	cmp	w0, #0x0
  40afd4:	cset	w1, eq  // eq = none
  40afd8:	b	40ae00 <__fxstatat@plt+0x8cc0>
  40afdc:	ldrb	w0, [x22, #1]
  40afe0:	cmp	w0, #0x2f
  40afe4:	b.ne	40afc0 <__fxstatat@plt+0x8e80>  // b.any
  40afe8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40afec:	add	x1, x1, #0xfa8
  40aff0:	mov	x0, x19
  40aff4:	bl	401f20 <strcmp@plt>
  40aff8:	mov	w1, #0x1                   	// #1
  40affc:	cbz	w0, 40ae00 <__fxstatat@plt+0x8cc0>
  40b000:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40b004:	add	x1, x1, #0xfb0
  40b008:	mov	x0, x19
  40b00c:	bl	401f20 <strcmp@plt>
  40b010:	mov	w1, #0x1                   	// #1
  40b014:	cbz	w0, 40ae00 <__fxstatat@plt+0x8cc0>
  40b018:	b	40afc0 <__fxstatat@plt+0x8e80>
  40b01c:	mov	x0, x21
  40b020:	bl	401e20 <endmntent@plt>
  40b024:	cbz	w0, 40b030 <__fxstatat@plt+0x8ef0>
  40b028:	ldp	x25, x26, [sp, #80]
  40b02c:	b	40ad28 <__fxstatat@plt+0x8be8>
  40b030:	ldp	x25, x26, [sp, #80]
  40b034:	b	40ad64 <__fxstatat@plt+0x8c24>
  40b038:	stp	x29, x30, [sp, #-64]!
  40b03c:	mov	x29, sp
  40b040:	stp	x19, x20, [sp, #16]
  40b044:	stp	x21, x22, [sp, #32]
  40b048:	stp	x23, x24, [sp, #48]
  40b04c:	mov	x22, x0
  40b050:	cmp	x1, #0x401
  40b054:	mov	x19, #0x401                 	// #1025
  40b058:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  40b05c:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  40b060:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  40b064:	b	40b0b0 <__fxstatat@plt+0x8f70>
  40b068:	bl	4020e0 <__errno_location@plt>
  40b06c:	ldr	w0, [x0]
  40b070:	cmp	w0, #0x22
  40b074:	b.eq	40b0d8 <__fxstatat@plt+0x8f98>  // b.none
  40b078:	mov	x0, x20
  40b07c:	bl	401f60 <free@plt>
  40b080:	mov	x20, #0x0                   	// #0
  40b084:	b	40b08c <__fxstatat@plt+0x8f4c>
  40b088:	strb	wzr, [x20, x21]
  40b08c:	mov	x0, x20
  40b090:	ldp	x19, x20, [sp, #16]
  40b094:	ldp	x21, x22, [sp, #32]
  40b098:	ldp	x23, x24, [sp, #48]
  40b09c:	ldp	x29, x30, [sp], #64
  40b0a0:	ret
  40b0a4:	cmp	x19, x24
  40b0a8:	b.hi	40b0f8 <__fxstatat@plt+0x8fb8>  // b.pmore
  40b0ac:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  40b0b0:	mov	x0, x19
  40b0b4:	bl	401d50 <malloc@plt>
  40b0b8:	mov	x20, x0
  40b0bc:	cbz	x0, 40b08c <__fxstatat@plt+0x8f4c>
  40b0c0:	mov	x2, x19
  40b0c4:	mov	x1, x0
  40b0c8:	mov	x0, x22
  40b0cc:	bl	401c90 <readlink@plt>
  40b0d0:	mov	x21, x0
  40b0d4:	tbnz	x0, #63, 40b068 <__fxstatat@plt+0x8f28>
  40b0d8:	cmp	x19, x21
  40b0dc:	b.hi	40b088 <__fxstatat@plt+0x8f48>  // b.pmore
  40b0e0:	mov	x0, x20
  40b0e4:	bl	401f60 <free@plt>
  40b0e8:	cmp	x19, x23
  40b0ec:	b.hi	40b0a4 <__fxstatat@plt+0x8f64>  // b.pmore
  40b0f0:	lsl	x19, x19, #1
  40b0f4:	b	40b0b0 <__fxstatat@plt+0x8f70>
  40b0f8:	bl	4020e0 <__errno_location@plt>
  40b0fc:	mov	w1, #0xc                   	// #12
  40b100:	str	w1, [x0]
  40b104:	mov	x20, #0x0                   	// #0
  40b108:	b	40b08c <__fxstatat@plt+0x8f4c>
  40b10c:	stp	x29, x30, [sp, #-16]!
  40b110:	mov	x29, sp
  40b114:	mov	w0, #0x1                   	// #1
  40b118:	bl	403228 <__fxstatat@plt+0x10e8>
  40b11c:	ldp	x29, x30, [sp], #16
  40b120:	ret
  40b124:	stp	x29, x30, [sp, #-96]!
  40b128:	mov	x29, sp
  40b12c:	stp	x19, x20, [sp, #16]
  40b130:	stp	x23, x24, [sp, #48]
  40b134:	stp	x25, x26, [sp, #64]
  40b138:	stp	x27, x28, [sp, #80]
  40b13c:	mov	x25, x0
  40b140:	mov	x24, x1
  40b144:	mov	x27, x2
  40b148:	mov	x23, x3
  40b14c:	bl	401c30 <strlen@plt>
  40b150:	ldr	x19, [x24]
  40b154:	cbz	x19, 40b214 <__fxstatat@plt+0x90d4>
  40b158:	stp	x21, x22, [sp, #32]
  40b15c:	mov	x22, x0
  40b160:	mov	x21, x27
  40b164:	mov	w28, #0x0                   	// #0
  40b168:	mov	x26, #0xffffffffffffffff    	// #-1
  40b16c:	mov	x20, #0x0                   	// #0
  40b170:	b	40b194 <__fxstatat@plt+0x9054>
  40b174:	mov	x26, x20
  40b178:	ldp	x21, x22, [sp, #32]
  40b17c:	b	40b1f8 <__fxstatat@plt+0x90b8>
  40b180:	mov	x26, x20
  40b184:	add	x20, x20, #0x1
  40b188:	ldr	x19, [x24, x20, lsl #3]
  40b18c:	add	x21, x21, x23
  40b190:	cbz	x19, 40b1e8 <__fxstatat@plt+0x90a8>
  40b194:	mov	x2, x22
  40b198:	mov	x1, x25
  40b19c:	mov	x0, x19
  40b1a0:	bl	401d90 <strncmp@plt>
  40b1a4:	cbnz	w0, 40b184 <__fxstatat@plt+0x9044>
  40b1a8:	mov	x0, x19
  40b1ac:	bl	401c30 <strlen@plt>
  40b1b0:	cmp	x0, x22
  40b1b4:	b.eq	40b174 <__fxstatat@plt+0x9034>  // b.none
  40b1b8:	cmn	x26, #0x1
  40b1bc:	b.eq	40b180 <__fxstatat@plt+0x9040>  // b.none
  40b1c0:	cbz	x27, 40b1e0 <__fxstatat@plt+0x90a0>
  40b1c4:	mov	x2, x23
  40b1c8:	mov	x1, x21
  40b1cc:	madd	x0, x26, x23, x27
  40b1d0:	bl	401ed0 <memcmp@plt>
  40b1d4:	cmp	w0, #0x0
  40b1d8:	csinc	w28, w28, wzr, eq  // eq = none
  40b1dc:	b	40b184 <__fxstatat@plt+0x9044>
  40b1e0:	mov	w28, #0x1                   	// #1
  40b1e4:	b	40b184 <__fxstatat@plt+0x9044>
  40b1e8:	cmp	w28, #0x0
  40b1ec:	mov	x0, #0xfffffffffffffffe    	// #-2
  40b1f0:	csel	x26, x26, x0, eq  // eq = none
  40b1f4:	ldp	x21, x22, [sp, #32]
  40b1f8:	mov	x0, x26
  40b1fc:	ldp	x19, x20, [sp, #16]
  40b200:	ldp	x23, x24, [sp, #48]
  40b204:	ldp	x25, x26, [sp, #64]
  40b208:	ldp	x27, x28, [sp, #80]
  40b20c:	ldp	x29, x30, [sp], #96
  40b210:	ret
  40b214:	mov	x26, #0xffffffffffffffff    	// #-1
  40b218:	b	40b1f8 <__fxstatat@plt+0x90b8>
  40b21c:	stp	x29, x30, [sp, #-48]!
  40b220:	mov	x29, sp
  40b224:	stp	x19, x20, [sp, #16]
  40b228:	str	x21, [sp, #32]
  40b22c:	mov	x21, x0
  40b230:	mov	x20, x1
  40b234:	cmn	x2, #0x1
  40b238:	b.eq	40b29c <__fxstatat@plt+0x915c>  // b.none
  40b23c:	mov	w2, #0x5                   	// #5
  40b240:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40b244:	add	x1, x1, #0xff8
  40b248:	mov	x0, #0x0                   	// #0
  40b24c:	bl	402060 <dcgettext@plt>
  40b250:	mov	x19, x0
  40b254:	mov	x2, x20
  40b258:	mov	w1, #0x8                   	// #8
  40b25c:	mov	w0, #0x0                   	// #0
  40b260:	bl	409040 <__fxstatat@plt+0x6f00>
  40b264:	mov	x20, x0
  40b268:	mov	x1, x21
  40b26c:	mov	w0, #0x1                   	// #1
  40b270:	bl	409354 <__fxstatat@plt+0x7214>
  40b274:	mov	x4, x0
  40b278:	mov	x3, x20
  40b27c:	mov	x2, x19
  40b280:	mov	w1, #0x0                   	// #0
  40b284:	mov	w0, #0x0                   	// #0
  40b288:	bl	401c70 <error@plt>
  40b28c:	ldp	x19, x20, [sp, #16]
  40b290:	ldr	x21, [sp, #32]
  40b294:	ldp	x29, x30, [sp], #48
  40b298:	ret
  40b29c:	mov	w2, #0x5                   	// #5
  40b2a0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40b2a4:	add	x1, x1, #0xfd8
  40b2a8:	mov	x0, #0x0                   	// #0
  40b2ac:	bl	402060 <dcgettext@plt>
  40b2b0:	mov	x19, x0
  40b2b4:	b	40b254 <__fxstatat@plt+0x9114>
  40b2b8:	stp	x29, x30, [sp, #-96]!
  40b2bc:	mov	x29, sp
  40b2c0:	stp	x19, x20, [sp, #16]
  40b2c4:	stp	x21, x22, [sp, #32]
  40b2c8:	stp	x23, x24, [sp, #48]
  40b2cc:	mov	x24, x0
  40b2d0:	mov	x20, x1
  40b2d4:	mov	x22, x2
  40b2d8:	mov	w2, #0x5                   	// #5
  40b2dc:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  40b2e0:	add	x1, x1, #0x18
  40b2e4:	mov	x0, #0x0                   	// #0
  40b2e8:	bl	402060 <dcgettext@plt>
  40b2ec:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  40b2f0:	ldr	x1, [x1, #1424]
  40b2f4:	bl	402080 <fputs_unlocked@plt>
  40b2f8:	ldr	x21, [x24]
  40b2fc:	cbz	x21, 40b3a0 <__fxstatat@plt+0x9260>
  40b300:	stp	x25, x26, [sp, #64]
  40b304:	stp	x27, x28, [sp, #80]
  40b308:	mov	x23, #0x0                   	// #0
  40b30c:	mov	x19, #0x0                   	// #0
  40b310:	adrp	x25, 422000 <__fxstatat@plt+0x1fec0>
  40b314:	adrp	x26, 40f000 <__fxstatat@plt+0xcec0>
  40b318:	add	x26, x26, #0x30
  40b31c:	adrp	x27, 40f000 <__fxstatat@plt+0xcec0>
  40b320:	add	x27, x27, #0x38
  40b324:	b	40b35c <__fxstatat@plt+0x921c>
  40b328:	ldr	x23, [x25, #1424]
  40b32c:	mov	x0, x21
  40b330:	bl	40936c <__fxstatat@plt+0x722c>
  40b334:	mov	x3, x0
  40b338:	mov	x2, x26
  40b33c:	mov	w1, #0x1                   	// #1
  40b340:	mov	x0, x23
  40b344:	bl	401f10 <__fprintf_chk@plt>
  40b348:	mov	x23, x20
  40b34c:	add	x19, x19, #0x1
  40b350:	ldr	x21, [x24, x19, lsl #3]
  40b354:	add	x20, x20, x22
  40b358:	cbz	x21, 40b398 <__fxstatat@plt+0x9258>
  40b35c:	cbz	x19, 40b328 <__fxstatat@plt+0x91e8>
  40b360:	mov	x2, x22
  40b364:	mov	x1, x20
  40b368:	mov	x0, x23
  40b36c:	bl	401ed0 <memcmp@plt>
  40b370:	cbnz	w0, 40b328 <__fxstatat@plt+0x91e8>
  40b374:	ldr	x28, [x25, #1424]
  40b378:	mov	x0, x21
  40b37c:	bl	40936c <__fxstatat@plt+0x722c>
  40b380:	mov	x3, x0
  40b384:	mov	x2, x27
  40b388:	mov	w1, #0x1                   	// #1
  40b38c:	mov	x0, x28
  40b390:	bl	401f10 <__fprintf_chk@plt>
  40b394:	b	40b34c <__fxstatat@plt+0x920c>
  40b398:	ldp	x25, x26, [sp, #64]
  40b39c:	ldp	x27, x28, [sp, #80]
  40b3a0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40b3a4:	ldr	x0, [x0, #1424]
  40b3a8:	ldr	x1, [x0, #40]
  40b3ac:	ldr	x2, [x0, #48]
  40b3b0:	cmp	x1, x2
  40b3b4:	b.cs	40b3dc <__fxstatat@plt+0x929c>  // b.hs, b.nlast
  40b3b8:	add	x2, x1, #0x1
  40b3bc:	str	x2, [x0, #40]
  40b3c0:	mov	w0, #0xa                   	// #10
  40b3c4:	strb	w0, [x1]
  40b3c8:	ldp	x19, x20, [sp, #16]
  40b3cc:	ldp	x21, x22, [sp, #32]
  40b3d0:	ldp	x23, x24, [sp, #48]
  40b3d4:	ldp	x29, x30, [sp], #96
  40b3d8:	ret
  40b3dc:	mov	w1, #0xa                   	// #10
  40b3e0:	bl	401eb0 <__overflow@plt>
  40b3e4:	b	40b3c8 <__fxstatat@plt+0x9288>
  40b3e8:	stp	x29, x30, [sp, #-64]!
  40b3ec:	mov	x29, sp
  40b3f0:	stp	x19, x20, [sp, #16]
  40b3f4:	stp	x21, x22, [sp, #32]
  40b3f8:	stp	x23, x24, [sp, #48]
  40b3fc:	mov	x23, x0
  40b400:	mov	x22, x1
  40b404:	mov	x19, x2
  40b408:	mov	x20, x3
  40b40c:	mov	x21, x4
  40b410:	mov	x24, x5
  40b414:	mov	x3, x4
  40b418:	mov	x2, x20
  40b41c:	mov	x1, x19
  40b420:	mov	x0, x22
  40b424:	bl	40b124 <__fxstatat@plt+0x8fe4>
  40b428:	tbnz	x0, #63, 40b440 <__fxstatat@plt+0x9300>
  40b42c:	ldp	x19, x20, [sp, #16]
  40b430:	ldp	x21, x22, [sp, #32]
  40b434:	ldp	x23, x24, [sp, #48]
  40b438:	ldp	x29, x30, [sp], #64
  40b43c:	ret
  40b440:	mov	x2, x0
  40b444:	mov	x1, x22
  40b448:	mov	x0, x23
  40b44c:	bl	40b21c <__fxstatat@plt+0x90dc>
  40b450:	mov	x2, x21
  40b454:	mov	x1, x20
  40b458:	mov	x0, x19
  40b45c:	bl	40b2b8 <__fxstatat@plt+0x9178>
  40b460:	blr	x24
  40b464:	mov	x0, #0xffffffffffffffff    	// #-1
  40b468:	b	40b42c <__fxstatat@plt+0x92ec>
  40b46c:	stp	x29, x30, [sp, #-64]!
  40b470:	mov	x29, sp
  40b474:	stp	x21, x22, [sp, #32]
  40b478:	ldr	x22, [x1]
  40b47c:	cbz	x22, 40b4cc <__fxstatat@plt+0x938c>
  40b480:	stp	x19, x20, [sp, #16]
  40b484:	str	x23, [sp, #48]
  40b488:	mov	x23, x0
  40b48c:	mov	x21, x3
  40b490:	mov	x19, x2
  40b494:	add	x20, x1, #0x8
  40b498:	mov	x2, x21
  40b49c:	mov	x1, x19
  40b4a0:	mov	x0, x23
  40b4a4:	bl	401ed0 <memcmp@plt>
  40b4a8:	cbz	w0, 40b4c4 <__fxstatat@plt+0x9384>
  40b4ac:	ldr	x22, [x20], #8
  40b4b0:	add	x19, x19, x21
  40b4b4:	cbnz	x22, 40b498 <__fxstatat@plt+0x9358>
  40b4b8:	ldp	x19, x20, [sp, #16]
  40b4bc:	ldr	x23, [sp, #48]
  40b4c0:	b	40b4cc <__fxstatat@plt+0x938c>
  40b4c4:	ldp	x19, x20, [sp, #16]
  40b4c8:	ldr	x23, [sp, #48]
  40b4cc:	mov	x0, x22
  40b4d0:	ldp	x21, x22, [sp, #32]
  40b4d4:	ldp	x29, x30, [sp], #64
  40b4d8:	ret
  40b4dc:	stp	x29, x30, [sp, #-48]!
  40b4e0:	mov	x29, sp
  40b4e4:	stp	x19, x20, [sp, #16]
  40b4e8:	str	x21, [sp, #32]
  40b4ec:	mov	x19, x0
  40b4f0:	bl	401ce0 <__fpending@plt>
  40b4f4:	mov	x21, x0
  40b4f8:	ldr	w20, [x19]
  40b4fc:	and	w20, w20, #0x20
  40b500:	mov	x0, x19
  40b504:	bl	40b6d0 <__fxstatat@plt+0x9590>
  40b508:	cbnz	w20, 40b534 <__fxstatat@plt+0x93f4>
  40b50c:	cbz	w0, 40b524 <__fxstatat@plt+0x93e4>
  40b510:	cbnz	x21, 40b548 <__fxstatat@plt+0x9408>
  40b514:	bl	4020e0 <__errno_location@plt>
  40b518:	ldr	w0, [x0]
  40b51c:	cmp	w0, #0x9
  40b520:	csetm	w0, ne  // ne = any
  40b524:	ldp	x19, x20, [sp, #16]
  40b528:	ldr	x21, [sp, #32]
  40b52c:	ldp	x29, x30, [sp], #48
  40b530:	ret
  40b534:	cbnz	w0, 40b550 <__fxstatat@plt+0x9410>
  40b538:	bl	4020e0 <__errno_location@plt>
  40b53c:	str	wzr, [x0]
  40b540:	mov	w0, #0xffffffff            	// #-1
  40b544:	b	40b524 <__fxstatat@plt+0x93e4>
  40b548:	mov	w0, #0xffffffff            	// #-1
  40b54c:	b	40b524 <__fxstatat@plt+0x93e4>
  40b550:	mov	w0, #0xffffffff            	// #-1
  40b554:	b	40b524 <__fxstatat@plt+0x93e4>
  40b558:	stp	x29, x30, [sp, #-64]!
  40b55c:	mov	x29, sp
  40b560:	str	x2, [sp, #56]
  40b564:	mov	w2, #0x0                   	// #0
  40b568:	tbnz	w1, #6, 40b57c <__fxstatat@plt+0x943c>
  40b56c:	bl	401d70 <open@plt>
  40b570:	bl	40b678 <__fxstatat@plt+0x9538>
  40b574:	ldp	x29, x30, [sp], #64
  40b578:	ret
  40b57c:	add	x2, sp, #0x40
  40b580:	str	x2, [sp, #16]
  40b584:	str	x2, [sp, #24]
  40b588:	add	x2, sp, #0x30
  40b58c:	str	x2, [sp, #32]
  40b590:	str	wzr, [sp, #44]
  40b594:	str	wzr, [sp, #40]
  40b598:	ldr	x2, [sp, #24]
  40b59c:	sub	x2, x2, #0x8
  40b5a0:	ldr	w2, [x2]
  40b5a4:	b	40b56c <__fxstatat@plt+0x942c>
  40b5a8:	stp	x29, x30, [sp, #-32]!
  40b5ac:	mov	x29, sp
  40b5b0:	mov	x1, #0x0                   	// #0
  40b5b4:	bl	402130 <setlocale@plt>
  40b5b8:	mov	w1, #0x1                   	// #1
  40b5bc:	cbz	x0, 40b5f8 <__fxstatat@plt+0x94b8>
  40b5c0:	str	x19, [sp, #16]
  40b5c4:	mov	x19, x0
  40b5c8:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  40b5cc:	add	x1, x1, #0x40
  40b5d0:	bl	401f20 <strcmp@plt>
  40b5d4:	mov	w1, #0x0                   	// #0
  40b5d8:	cbz	w0, 40b604 <__fxstatat@plt+0x94c4>
  40b5dc:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  40b5e0:	add	x1, x1, #0x48
  40b5e4:	mov	x0, x19
  40b5e8:	bl	401f20 <strcmp@plt>
  40b5ec:	cmp	w0, #0x0
  40b5f0:	cset	w1, ne  // ne = any
  40b5f4:	ldr	x19, [sp, #16]
  40b5f8:	mov	w0, w1
  40b5fc:	ldp	x29, x30, [sp], #32
  40b600:	ret
  40b604:	ldr	x19, [sp, #16]
  40b608:	b	40b5f8 <__fxstatat@plt+0x94b8>
  40b60c:	ldrb	w3, [x0]
  40b610:	cbz	w3, 40b634 <__fxstatat@plt+0x94f4>
  40b614:	mov	x2, #0x0                   	// #0
  40b618:	ror	x2, x2, #55
  40b61c:	add	x2, x2, w3, uxtb
  40b620:	ldrb	w3, [x0, #1]!
  40b624:	cbnz	w3, 40b618 <__fxstatat@plt+0x94d8>
  40b628:	udiv	x0, x2, x1
  40b62c:	msub	x0, x0, x1, x2
  40b630:	ret
  40b634:	mov	x2, #0x0                   	// #0
  40b638:	b	40b628 <__fxstatat@plt+0x94e8>
  40b63c:	stp	x29, x30, [sp, #-16]!
  40b640:	mov	x29, sp
  40b644:	mov	w0, #0xe                   	// #14
  40b648:	bl	401d30 <nl_langinfo@plt>
  40b64c:	cbz	x0, 40b66c <__fxstatat@plt+0x952c>
  40b650:	ldrb	w2, [x0]
  40b654:	adrp	x1, 40f000 <__fxstatat@plt+0xcec0>
  40b658:	add	x1, x1, #0x50
  40b65c:	cmp	w2, #0x0
  40b660:	csel	x0, x1, x0, eq  // eq = none
  40b664:	ldp	x29, x30, [sp], #16
  40b668:	ret
  40b66c:	adrp	x0, 40f000 <__fxstatat@plt+0xcec0>
  40b670:	add	x0, x0, #0x50
  40b674:	b	40b664 <__fxstatat@plt+0x9524>
  40b678:	stp	x29, x30, [sp, #-48]!
  40b67c:	mov	x29, sp
  40b680:	stp	x19, x20, [sp, #16]
  40b684:	mov	w19, w0
  40b688:	cmp	w0, #0x2
  40b68c:	b.ls	40b6a0 <__fxstatat@plt+0x9560>  // b.plast
  40b690:	mov	w0, w19
  40b694:	ldp	x19, x20, [sp, #16]
  40b698:	ldp	x29, x30, [sp], #48
  40b69c:	ret
  40b6a0:	stp	x21, x22, [sp, #32]
  40b6a4:	bl	40b868 <__fxstatat@plt+0x9728>
  40b6a8:	mov	w21, w0
  40b6ac:	bl	4020e0 <__errno_location@plt>
  40b6b0:	mov	x20, x0
  40b6b4:	ldr	w22, [x0]
  40b6b8:	mov	w0, w19
  40b6bc:	bl	401e50 <close@plt>
  40b6c0:	str	w22, [x20]
  40b6c4:	mov	w19, w21
  40b6c8:	ldp	x21, x22, [sp, #32]
  40b6cc:	b	40b690 <__fxstatat@plt+0x9550>
  40b6d0:	stp	x29, x30, [sp, #-48]!
  40b6d4:	mov	x29, sp
  40b6d8:	stp	x19, x20, [sp, #16]
  40b6dc:	mov	x19, x0
  40b6e0:	bl	401d00 <fileno@plt>
  40b6e4:	tbnz	w0, #31, 40b740 <__fxstatat@plt+0x9600>
  40b6e8:	mov	x0, x19
  40b6ec:	bl	402090 <__freading@plt>
  40b6f0:	cbz	w0, 40b710 <__fxstatat@plt+0x95d0>
  40b6f4:	mov	x0, x19
  40b6f8:	bl	401d00 <fileno@plt>
  40b6fc:	mov	w2, #0x1                   	// #1
  40b700:	mov	x1, #0x0                   	// #0
  40b704:	bl	401cd0 <lseek@plt>
  40b708:	cmn	x0, #0x1
  40b70c:	b.eq	40b75c <__fxstatat@plt+0x961c>  // b.none
  40b710:	mov	x0, x19
  40b714:	bl	40b770 <__fxstatat@plt+0x9630>
  40b718:	cbz	w0, 40b75c <__fxstatat@plt+0x961c>
  40b71c:	str	x21, [sp, #32]
  40b720:	bl	4020e0 <__errno_location@plt>
  40b724:	mov	x20, x0
  40b728:	ldr	w21, [x0]
  40b72c:	mov	x0, x19
  40b730:	bl	401d20 <fclose@plt>
  40b734:	cbnz	w21, 40b74c <__fxstatat@plt+0x960c>
  40b738:	ldr	x21, [sp, #32]
  40b73c:	b	40b764 <__fxstatat@plt+0x9624>
  40b740:	mov	x0, x19
  40b744:	bl	401d20 <fclose@plt>
  40b748:	b	40b764 <__fxstatat@plt+0x9624>
  40b74c:	str	w21, [x20]
  40b750:	mov	w0, #0xffffffff            	// #-1
  40b754:	ldr	x21, [sp, #32]
  40b758:	b	40b764 <__fxstatat@plt+0x9624>
  40b75c:	mov	x0, x19
  40b760:	bl	401d20 <fclose@plt>
  40b764:	ldp	x19, x20, [sp, #16]
  40b768:	ldp	x29, x30, [sp], #48
  40b76c:	ret
  40b770:	stp	x29, x30, [sp, #-32]!
  40b774:	mov	x29, sp
  40b778:	str	x19, [sp, #16]
  40b77c:	mov	x19, x0
  40b780:	cbz	x0, 40b78c <__fxstatat@plt+0x964c>
  40b784:	bl	402090 <__freading@plt>
  40b788:	cbnz	w0, 40b7a0 <__fxstatat@plt+0x9660>
  40b78c:	mov	x0, x19
  40b790:	bl	402000 <fflush@plt>
  40b794:	ldr	x19, [sp, #16]
  40b798:	ldp	x29, x30, [sp], #32
  40b79c:	ret
  40b7a0:	ldr	w0, [x19]
  40b7a4:	tbnz	w0, #8, 40b7b4 <__fxstatat@plt+0x9674>
  40b7a8:	mov	x0, x19
  40b7ac:	bl	402000 <fflush@plt>
  40b7b0:	b	40b794 <__fxstatat@plt+0x9654>
  40b7b4:	mov	w2, #0x1                   	// #1
  40b7b8:	mov	x1, #0x0                   	// #0
  40b7bc:	mov	x0, x19
  40b7c0:	bl	40b7c8 <__fxstatat@plt+0x9688>
  40b7c4:	b	40b7a8 <__fxstatat@plt+0x9668>
  40b7c8:	stp	x29, x30, [sp, #-48]!
  40b7cc:	mov	x29, sp
  40b7d0:	stp	x19, x20, [sp, #16]
  40b7d4:	str	x21, [sp, #32]
  40b7d8:	mov	x19, x0
  40b7dc:	mov	x20, x1
  40b7e0:	mov	w21, w2
  40b7e4:	ldr	x1, [x0, #16]
  40b7e8:	ldr	x0, [x0, #8]
  40b7ec:	cmp	x1, x0
  40b7f0:	b.eq	40b814 <__fxstatat@plt+0x96d4>  // b.none
  40b7f4:	mov	w2, w21
  40b7f8:	mov	x1, x20
  40b7fc:	mov	x0, x19
  40b800:	bl	401f40 <fseeko@plt>
  40b804:	ldp	x19, x20, [sp, #16]
  40b808:	ldr	x21, [sp, #32]
  40b80c:	ldp	x29, x30, [sp], #48
  40b810:	ret
  40b814:	ldr	x1, [x19, #40]
  40b818:	ldr	x0, [x19, #32]
  40b81c:	cmp	x1, x0
  40b820:	b.ne	40b7f4 <__fxstatat@plt+0x96b4>  // b.any
  40b824:	ldr	x0, [x19, #72]
  40b828:	cbnz	x0, 40b7f4 <__fxstatat@plt+0x96b4>
  40b82c:	mov	x0, x19
  40b830:	bl	401d00 <fileno@plt>
  40b834:	mov	w2, w21
  40b838:	mov	x1, x20
  40b83c:	bl	401cd0 <lseek@plt>
  40b840:	cmn	x0, #0x1
  40b844:	b.eq	40b860 <__fxstatat@plt+0x9720>  // b.none
  40b848:	ldr	w1, [x19]
  40b84c:	and	w1, w1, #0xffffffef
  40b850:	str	w1, [x19]
  40b854:	str	x0, [x19, #144]
  40b858:	mov	w0, #0x0                   	// #0
  40b85c:	b	40b804 <__fxstatat@plt+0x96c4>
  40b860:	mov	w0, #0xffffffff            	// #-1
  40b864:	b	40b804 <__fxstatat@plt+0x96c4>
  40b868:	stp	x29, x30, [sp, #-16]!
  40b86c:	mov	x29, sp
  40b870:	mov	w2, #0x3                   	// #3
  40b874:	mov	w1, #0x0                   	// #0
  40b878:	bl	40b884 <__fxstatat@plt+0x9744>
  40b87c:	ldp	x29, x30, [sp], #16
  40b880:	ret
  40b884:	stp	x29, x30, [sp, #-112]!
  40b888:	mov	x29, sp
  40b88c:	stp	x19, x20, [sp, #16]
  40b890:	mov	w19, w0
  40b894:	str	x2, [sp, #80]
  40b898:	str	x3, [sp, #88]
  40b89c:	str	x4, [sp, #96]
  40b8a0:	str	x5, [sp, #104]
  40b8a4:	add	x0, sp, #0x70
  40b8a8:	str	x0, [sp, #48]
  40b8ac:	str	x0, [sp, #56]
  40b8b0:	add	x0, sp, #0x50
  40b8b4:	str	x0, [sp, #64]
  40b8b8:	mov	w0, #0xffffffe0            	// #-32
  40b8bc:	str	w0, [sp, #72]
  40b8c0:	str	wzr, [sp, #76]
  40b8c4:	cbz	w1, 40b908 <__fxstatat@plt+0x97c8>
  40b8c8:	cmp	w1, #0x406
  40b8cc:	b.eq	40b970 <__fxstatat@plt+0x9830>  // b.none
  40b8d0:	cmp	w1, #0xb
  40b8d4:	b.gt	40bad0 <__fxstatat@plt+0x9990>
  40b8d8:	tbz	w1, #31, 40baac <__fxstatat@plt+0x996c>
  40b8dc:	ldr	w2, [sp, #72]
  40b8e0:	ldr	x0, [sp, #48]
  40b8e4:	tbnz	w2, #31, 40bb64 <__fxstatat@plt+0x9a24>
  40b8e8:	add	x2, x0, #0xf
  40b8ec:	and	x2, x2, #0xfffffffffffffff8
  40b8f0:	str	x2, [sp, #48]
  40b8f4:	ldr	x2, [x0]
  40b8f8:	mov	w0, w19
  40b8fc:	bl	401ff0 <fcntl@plt>
  40b900:	mov	w20, w0
  40b904:	b	40b934 <__fxstatat@plt+0x97f4>
  40b908:	ldr	w1, [sp, #72]
  40b90c:	ldr	x0, [sp, #48]
  40b910:	tbnz	w1, #31, 40b944 <__fxstatat@plt+0x9804>
  40b914:	add	x1, x0, #0xb
  40b918:	and	x1, x1, #0xfffffffffffffff8
  40b91c:	str	x1, [sp, #48]
  40b920:	ldr	w2, [x0]
  40b924:	mov	w1, #0x0                   	// #0
  40b928:	mov	w0, w19
  40b92c:	bl	401ff0 <fcntl@plt>
  40b930:	mov	w20, w0
  40b934:	mov	w0, w20
  40b938:	ldp	x19, x20, [sp, #16]
  40b93c:	ldp	x29, x30, [sp], #112
  40b940:	ret
  40b944:	add	w2, w1, #0x8
  40b948:	str	w2, [sp, #72]
  40b94c:	cmp	w2, #0x0
  40b950:	b.le	40b964 <__fxstatat@plt+0x9824>
  40b954:	add	x1, x0, #0xb
  40b958:	and	x1, x1, #0xfffffffffffffff8
  40b95c:	str	x1, [sp, #48]
  40b960:	b	40b920 <__fxstatat@plt+0x97e0>
  40b964:	ldr	x0, [sp, #56]
  40b968:	add	x0, x0, w1, sxtw
  40b96c:	b	40b920 <__fxstatat@plt+0x97e0>
  40b970:	str	x21, [sp, #32]
  40b974:	ldr	w1, [sp, #72]
  40b978:	ldr	x0, [sp, #48]
  40b97c:	tbnz	w1, #31, 40b9c8 <__fxstatat@plt+0x9888>
  40b980:	add	x1, x0, #0xb
  40b984:	and	x1, x1, #0xfffffffffffffff8
  40b988:	str	x1, [sp, #48]
  40b98c:	ldr	w21, [x0]
  40b990:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40b994:	ldr	w0, [x0, #1968]
  40b998:	tbnz	w0, #31, 40ba58 <__fxstatat@plt+0x9918>
  40b99c:	mov	w2, w21
  40b9a0:	mov	w1, #0x406                 	// #1030
  40b9a4:	mov	w0, w19
  40b9a8:	bl	401ff0 <fcntl@plt>
  40b9ac:	mov	w20, w0
  40b9b0:	tbnz	w0, #31, 40b9f4 <__fxstatat@plt+0x98b4>
  40b9b4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40b9b8:	mov	w1, #0x1                   	// #1
  40b9bc:	str	w1, [x0, #1968]
  40b9c0:	ldr	x21, [sp, #32]
  40b9c4:	b	40b934 <__fxstatat@plt+0x97f4>
  40b9c8:	add	w2, w1, #0x8
  40b9cc:	str	w2, [sp, #72]
  40b9d0:	cmp	w2, #0x0
  40b9d4:	b.le	40b9e8 <__fxstatat@plt+0x98a8>
  40b9d8:	add	x1, x0, #0xb
  40b9dc:	and	x1, x1, #0xfffffffffffffff8
  40b9e0:	str	x1, [sp, #48]
  40b9e4:	b	40b98c <__fxstatat@plt+0x984c>
  40b9e8:	ldr	x0, [sp, #56]
  40b9ec:	add	x0, x0, w1, sxtw
  40b9f0:	b	40b98c <__fxstatat@plt+0x984c>
  40b9f4:	bl	4020e0 <__errno_location@plt>
  40b9f8:	ldr	w0, [x0]
  40b9fc:	cmp	w0, #0x16
  40ba00:	b.ne	40b9b4 <__fxstatat@plt+0x9874>  // b.any
  40ba04:	mov	w2, w21
  40ba08:	mov	w1, #0x0                   	// #0
  40ba0c:	mov	w0, w19
  40ba10:	bl	401ff0 <fcntl@plt>
  40ba14:	mov	w20, w0
  40ba18:	tbnz	w0, #31, 40bb90 <__fxstatat@plt+0x9a50>
  40ba1c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40ba20:	mov	w1, #0xffffffff            	// #-1
  40ba24:	str	w1, [x0, #1968]
  40ba28:	mov	w1, #0x1                   	// #1
  40ba2c:	mov	w0, w20
  40ba30:	bl	401ff0 <fcntl@plt>
  40ba34:	tbnz	w0, #31, 40ba88 <__fxstatat@plt+0x9948>
  40ba38:	orr	w2, w0, #0x1
  40ba3c:	mov	w1, #0x2                   	// #2
  40ba40:	mov	w0, w20
  40ba44:	bl	401ff0 <fcntl@plt>
  40ba48:	cmn	w0, #0x1
  40ba4c:	b.eq	40ba88 <__fxstatat@plt+0x9948>  // b.none
  40ba50:	ldr	x21, [sp, #32]
  40ba54:	b	40b934 <__fxstatat@plt+0x97f4>
  40ba58:	mov	w2, w21
  40ba5c:	mov	w1, #0x0                   	// #0
  40ba60:	mov	w0, w19
  40ba64:	bl	401ff0 <fcntl@plt>
  40ba68:	mov	w20, w0
  40ba6c:	tbnz	w0, #31, 40bb98 <__fxstatat@plt+0x9a58>
  40ba70:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  40ba74:	ldr	w0, [x0, #1968]
  40ba78:	cmn	w0, #0x1
  40ba7c:	b.eq	40ba28 <__fxstatat@plt+0x98e8>  // b.none
  40ba80:	ldr	x21, [sp, #32]
  40ba84:	b	40b934 <__fxstatat@plt+0x97f4>
  40ba88:	bl	4020e0 <__errno_location@plt>
  40ba8c:	mov	x19, x0
  40ba90:	ldr	w21, [x0]
  40ba94:	mov	w0, w20
  40ba98:	bl	401e50 <close@plt>
  40ba9c:	str	w21, [x19]
  40baa0:	mov	w20, #0xffffffff            	// #-1
  40baa4:	ldr	x21, [sp, #32]
  40baa8:	b	40b934 <__fxstatat@plt+0x97f4>
  40baac:	mov	x2, #0x1                   	// #1
  40bab0:	lsl	x2, x2, x1
  40bab4:	mov	x0, #0x515                 	// #1301
  40bab8:	tst	x2, x0
  40babc:	b.ne	40bb0c <__fxstatat@plt+0x99cc>  // b.any
  40bac0:	mov	x0, #0xa0a                 	// #2570
  40bac4:	tst	x2, x0
  40bac8:	b.ne	40bafc <__fxstatat@plt+0x99bc>  // b.any
  40bacc:	b	40b8dc <__fxstatat@plt+0x979c>
  40bad0:	sub	w0, w1, #0x400
  40bad4:	cmp	w0, #0xa
  40bad8:	b.hi	40b8dc <__fxstatat@plt+0x979c>  // b.pmore
  40badc:	mov	x2, #0x1                   	// #1
  40bae0:	lsl	x2, x2, x0
  40bae4:	mov	x0, #0x2c5                 	// #709
  40bae8:	tst	x2, x0
  40baec:	b.ne	40bb0c <__fxstatat@plt+0x99cc>  // b.any
  40baf0:	mov	x0, #0x502                 	// #1282
  40baf4:	tst	x2, x0
  40baf8:	b.eq	40b8dc <__fxstatat@plt+0x979c>  // b.none
  40bafc:	mov	w0, w19
  40bb00:	bl	401ff0 <fcntl@plt>
  40bb04:	mov	w20, w0
  40bb08:	b	40b934 <__fxstatat@plt+0x97f4>
  40bb0c:	ldr	w2, [sp, #72]
  40bb10:	ldr	x0, [sp, #48]
  40bb14:	tbnz	w2, #31, 40bb38 <__fxstatat@plt+0x99f8>
  40bb18:	add	x2, x0, #0xb
  40bb1c:	and	x2, x2, #0xfffffffffffffff8
  40bb20:	str	x2, [sp, #48]
  40bb24:	ldr	w2, [x0]
  40bb28:	mov	w0, w19
  40bb2c:	bl	401ff0 <fcntl@plt>
  40bb30:	mov	w20, w0
  40bb34:	b	40b934 <__fxstatat@plt+0x97f4>
  40bb38:	add	w3, w2, #0x8
  40bb3c:	str	w3, [sp, #72]
  40bb40:	cmp	w3, #0x0
  40bb44:	b.le	40bb58 <__fxstatat@plt+0x9a18>
  40bb48:	add	x2, x0, #0xb
  40bb4c:	and	x2, x2, #0xfffffffffffffff8
  40bb50:	str	x2, [sp, #48]
  40bb54:	b	40bb24 <__fxstatat@plt+0x99e4>
  40bb58:	ldr	x0, [sp, #56]
  40bb5c:	add	x0, x0, w2, sxtw
  40bb60:	b	40bb24 <__fxstatat@plt+0x99e4>
  40bb64:	add	w3, w2, #0x8
  40bb68:	str	w3, [sp, #72]
  40bb6c:	cmp	w3, #0x0
  40bb70:	b.le	40bb84 <__fxstatat@plt+0x9a44>
  40bb74:	add	x2, x0, #0xf
  40bb78:	and	x2, x2, #0xfffffffffffffff8
  40bb7c:	str	x2, [sp, #48]
  40bb80:	b	40b8f4 <__fxstatat@plt+0x97b4>
  40bb84:	ldr	x0, [sp, #56]
  40bb88:	add	x0, x0, w2, sxtw
  40bb8c:	b	40b8f4 <__fxstatat@plt+0x97b4>
  40bb90:	ldr	x21, [sp, #32]
  40bb94:	b	40b934 <__fxstatat@plt+0x97f4>
  40bb98:	ldr	x21, [sp, #32]
  40bb9c:	b	40b934 <__fxstatat@plt+0x97f4>
  40bba0:	stp	x29, x30, [sp, #-32]!
  40bba4:	mov	x29, sp
  40bba8:	str	q0, [sp, #16]
  40bbac:	ldr	x2, [sp, #16]
  40bbb0:	ldr	x0, [sp, #24]
  40bbb4:	str	q1, [sp, #16]
  40bbb8:	ldr	x7, [sp, #16]
  40bbbc:	ldr	x1, [sp, #24]
  40bbc0:	mrs	x12, fpcr
  40bbc4:	ubfx	x3, x0, #0, #48
  40bbc8:	ubfx	x6, x0, #48, #15
  40bbcc:	lsr	x0, x0, #63
  40bbd0:	and	w9, w0, #0xff
  40bbd4:	cbz	w6, 40bc88 <__fxstatat@plt+0x9b48>
  40bbd8:	mov	x10, x3
  40bbdc:	mov	w5, #0x7fff                	// #32767
  40bbe0:	cmp	w6, w5
  40bbe4:	b.eq	40bcf0 <__fxstatat@plt+0x9bb0>  // b.none
  40bbe8:	extr	x3, x3, x2, #61
  40bbec:	orr	x10, x3, #0x8000000000000
  40bbf0:	lsl	x13, x2, #3
  40bbf4:	and	x6, x6, #0xffff
  40bbf8:	sub	x6, x6, #0x3, lsl #12
  40bbfc:	sub	x6, x6, #0xfff
  40bc00:	mov	x14, #0x0                   	// #0
  40bc04:	mov	w3, #0x0                   	// #0
  40bc08:	ubfx	x8, x1, #0, #48
  40bc0c:	mov	x4, x8
  40bc10:	ubfx	x11, x1, #48, #15
  40bc14:	lsr	x2, x1, #63
  40bc18:	and	w1, w2, #0xff
  40bc1c:	cbz	w11, 40bd38 <__fxstatat@plt+0x9bf8>
  40bc20:	mov	w15, #0x7fff                	// #32767
  40bc24:	cmp	w11, w15
  40bc28:	b.eq	40bd98 <__fxstatat@plt+0x9c58>  // b.none
  40bc2c:	extr	x4, x8, x7, #61
  40bc30:	orr	x4, x4, #0x8000000000000
  40bc34:	lsl	x5, x7, #3
  40bc38:	and	x11, x11, #0xffff
  40bc3c:	sub	x11, x11, #0x3, lsl #12
  40bc40:	sub	x11, x11, #0xfff
  40bc44:	eor	w9, w9, w1
  40bc48:	and	x9, x9, #0xff
  40bc4c:	sub	x6, x6, x11
  40bc50:	lsl	x1, x14, #2
  40bc54:	mov	x7, #0x0                   	// #0
  40bc58:	cmp	x1, #0x7
  40bc5c:	b.le	40bdf0 <__fxstatat@plt+0x9cb0>
  40bc60:	cmp	x1, #0xe
  40bc64:	b.gt	40c15c <__fxstatat@plt+0xa01c>
  40bc68:	cmp	x1, #0xb
  40bc6c:	b.gt	40c180 <__fxstatat@plt+0xa040>
  40bc70:	cmp	x1, #0x9
  40bc74:	b.gt	40bebc <__fxstatat@plt+0x9d7c>
  40bc78:	mov	x4, #0x0                   	// #0
  40bc7c:	mov	x5, #0x0                   	// #0
  40bc80:	mov	x6, #0x7fff                	// #32767
  40bc84:	b	40c3ec <__fxstatat@plt+0xa2ac>
  40bc88:	orr	x13, x3, x2
  40bc8c:	cbz	x13, 40bd10 <__fxstatat@plt+0x9bd0>
  40bc90:	cbz	x3, 40bccc <__fxstatat@plt+0x9b8c>
  40bc94:	clz	x6, x3
  40bc98:	sub	x10, x6, #0xf
  40bc9c:	add	w13, w10, #0x3
  40bca0:	lsl	x3, x3, x13
  40bca4:	mov	w4, #0x3d                  	// #61
  40bca8:	sub	w10, w4, w10
  40bcac:	lsr	x10, x2, x10
  40bcb0:	orr	x10, x10, x3
  40bcb4:	lsl	x13, x2, x13
  40bcb8:	mov	x2, #0xffffffffffffc011    	// #-16367
  40bcbc:	sub	x6, x2, x6
  40bcc0:	mov	x14, #0x0                   	// #0
  40bcc4:	mov	w3, #0x0                   	// #0
  40bcc8:	b	40bc08 <__fxstatat@plt+0x9ac8>
  40bccc:	clz	x10, x2
  40bcd0:	add	x6, x10, #0x40
  40bcd4:	add	x10, x10, #0x31
  40bcd8:	cmp	x10, #0x3c
  40bcdc:	b.le	40bc9c <__fxstatat@plt+0x9b5c>
  40bce0:	sub	w10, w10, #0x3d
  40bce4:	mov	x13, x3
  40bce8:	lsl	x10, x2, x10
  40bcec:	b	40bcb8 <__fxstatat@plt+0x9b78>
  40bcf0:	orr	x13, x3, x2
  40bcf4:	cbz	x13, 40bd24 <__fxstatat@plt+0x9be4>
  40bcf8:	lsr	x3, x3, #47
  40bcfc:	eor	w3, w3, #0x1
  40bd00:	mov	x13, x2
  40bd04:	mov	x6, #0x7fff                	// #32767
  40bd08:	mov	x14, #0x3                   	// #3
  40bd0c:	b	40bc08 <__fxstatat@plt+0x9ac8>
  40bd10:	mov	x10, x13
  40bd14:	mov	x6, #0x0                   	// #0
  40bd18:	mov	x14, #0x1                   	// #1
  40bd1c:	mov	w3, #0x0                   	// #0
  40bd20:	b	40bc08 <__fxstatat@plt+0x9ac8>
  40bd24:	mov	x10, x13
  40bd28:	mov	x6, #0x7fff                	// #32767
  40bd2c:	mov	x14, #0x2                   	// #2
  40bd30:	mov	w3, #0x0                   	// #0
  40bd34:	b	40bc08 <__fxstatat@plt+0x9ac8>
  40bd38:	orr	x5, x8, x7
  40bd3c:	cbz	x5, 40bdb8 <__fxstatat@plt+0x9c78>
  40bd40:	cbz	x8, 40bd74 <__fxstatat@plt+0x9c34>
  40bd44:	clz	x16, x8
  40bd48:	sub	x4, x16, #0xf
  40bd4c:	add	w5, w4, #0x3
  40bd50:	lsl	x8, x8, x5
  40bd54:	mov	w15, #0x3d                  	// #61
  40bd58:	sub	w4, w15, w4
  40bd5c:	lsr	x4, x7, x4
  40bd60:	orr	x4, x4, x8
  40bd64:	lsl	x5, x7, x5
  40bd68:	mov	x11, #0xffffffffffffc011    	// #-16367
  40bd6c:	sub	x11, x11, x16
  40bd70:	b	40bc44 <__fxstatat@plt+0x9b04>
  40bd74:	clz	x4, x7
  40bd78:	add	x16, x4, #0x40
  40bd7c:	add	x4, x4, #0x31
  40bd80:	cmp	x4, #0x3c
  40bd84:	b.le	40bd4c <__fxstatat@plt+0x9c0c>
  40bd88:	sub	w4, w4, #0x3d
  40bd8c:	mov	x5, x8
  40bd90:	lsl	x4, x7, x4
  40bd94:	b	40bd68 <__fxstatat@plt+0x9c28>
  40bd98:	orr	x5, x8, x7
  40bd9c:	cbz	x5, 40bde0 <__fxstatat@plt+0x9ca0>
  40bda0:	mov	x5, x7
  40bda4:	mov	x11, #0x7fff                	// #32767
  40bda8:	mov	x7, #0x3                   	// #3
  40bdac:	tst	x8, #0x800000000000
  40bdb0:	csinc	w3, w3, wzr, ne  // ne = any
  40bdb4:	b	40bdc4 <__fxstatat@plt+0x9c84>
  40bdb8:	mov	x4, x5
  40bdbc:	mov	x11, #0x0                   	// #0
  40bdc0:	mov	x7, #0x1                   	// #1
  40bdc4:	eor	w9, w9, w1
  40bdc8:	and	x9, x9, #0xff
  40bdcc:	sub	x6, x6, x11
  40bdd0:	orr	x1, x7, x14, lsl #2
  40bdd4:	cmp	x1, #0x7
  40bdd8:	b.ne	40bc58 <__fxstatat@plt+0x9b18>  // b.any
  40bddc:	b	40be38 <__fxstatat@plt+0x9cf8>
  40bde0:	mov	x4, x5
  40bde4:	mov	x11, #0x7fff                	// #32767
  40bde8:	mov	x7, #0x2                   	// #2
  40bdec:	b	40bdc4 <__fxstatat@plt+0x9c84>
  40bdf0:	cmp	x1, #0x1
  40bdf4:	b.eq	40c178 <__fxstatat@plt+0xa038>  // b.none
  40bdf8:	b.le	40bed8 <__fxstatat@plt+0x9d98>
  40bdfc:	cmp	x1, #0x4
  40be00:	b.eq	40c3d0 <__fxstatat@plt+0xa290>  // b.none
  40be04:	b.le	40be30 <__fxstatat@plt+0x9cf0>
  40be08:	cmp	x1, #0x5
  40be0c:	b.ne	40beac <__fxstatat@plt+0x9d6c>  // b.any
  40be10:	mov	x4, #0xffffffffffff        	// #281474976710655
  40be14:	mov	x5, #0xffffffffffffffff    	// #-1
  40be18:	mov	x2, #0x0                   	// #0
  40be1c:	mov	w3, #0x1                   	// #1
  40be20:	orr	x4, x4, #0x800000000000
  40be24:	mov	x9, x2
  40be28:	mov	x6, #0x7fff                	// #32767
  40be2c:	b	40c3ec <__fxstatat@plt+0xa2ac>
  40be30:	cmp	x1, #0x2
  40be34:	b.eq	40c3e0 <__fxstatat@plt+0xa2a0>  // b.none
  40be38:	cmp	x7, #0x1
  40be3c:	b.eq	40c414 <__fxstatat@plt+0xa2d4>  // b.none
  40be40:	b.gt	40c194 <__fxstatat@plt+0xa054>
  40be44:	mov	x9, x2
  40be48:	cbnz	x7, 40c3ec <__fxstatat@plt+0xa2ac>
  40be4c:	add	x0, x6, #0x3, lsl #12
  40be50:	add	x0, x0, #0xfff
  40be54:	cmp	x0, #0x0
  40be58:	b.le	40c260 <__fxstatat@plt+0xa120>
  40be5c:	tst	x5, #0x7
  40be60:	b.eq	40be80 <__fxstatat@plt+0x9d40>  // b.none
  40be64:	orr	w3, w3, #0x10
  40be68:	and	x1, x12, #0xc00000
  40be6c:	cmp	x1, #0x400, lsl #12
  40be70:	b.eq	40c1bc <__fxstatat@plt+0xa07c>  // b.none
  40be74:	cmp	x1, #0x800, lsl #12
  40be78:	b.eq	40c1cc <__fxstatat@plt+0xa08c>  // b.none
  40be7c:	cbz	x1, 40c1a4 <__fxstatat@plt+0xa064>
  40be80:	tbz	x4, #52, 40be8c <__fxstatat@plt+0x9d4c>
  40be84:	and	x4, x4, #0xffefffffffffffff
  40be88:	add	x0, x6, #0x4, lsl #12
  40be8c:	mov	x1, #0x7ffe                	// #32766
  40be90:	cmp	x0, x1
  40be94:	b.gt	40c1dc <__fxstatat@plt+0xa09c>
  40be98:	extr	x5, x4, x5, #3
  40be9c:	lsr	x4, x4, #3
  40bea0:	mov	x9, x2
  40bea4:	mov	x6, x0
  40bea8:	b	40c3ec <__fxstatat@plt+0xa2ac>
  40beac:	mov	x4, #0x0                   	// #0
  40beb0:	mov	x5, #0x0                   	// #0
  40beb4:	mov	x6, #0x0                   	// #0
  40beb8:	b	40c3ec <__fxstatat@plt+0xa2ac>
  40bebc:	cmp	x1, #0xa
  40bec0:	b.ne	40be38 <__fxstatat@plt+0x9cf8>  // b.any
  40bec4:	mov	x4, #0xffffffffffff        	// #281474976710655
  40bec8:	mov	x5, #0xffffffffffffffff    	// #-1
  40becc:	mov	x2, #0x0                   	// #0
  40bed0:	mov	w3, #0x1                   	// #1
  40bed4:	b	40be20 <__fxstatat@plt+0x9ce0>
  40bed8:	cmp	x10, x4
  40bedc:	b.hi	40bee8 <__fxstatat@plt+0x9da8>  // b.pmore
  40bee0:	ccmp	x13, x5, #0x0, eq  // eq = none
  40bee4:	b.cc	40c10c <__fxstatat@plt+0x9fcc>  // b.lo, b.ul, b.last
  40bee8:	lsr	x2, x10, #1
  40beec:	extr	x0, x10, x13, #1
  40bef0:	lsl	x13, x13, #63
  40bef4:	extr	x7, x4, x5, #52
  40bef8:	lsl	x8, x5, #12
  40befc:	ubfx	x10, x4, #20, #32
  40bf00:	and	x11, x7, #0xffffffff
  40bf04:	udiv	x4, x2, x10
  40bf08:	mul	x5, x11, x4
  40bf0c:	msub	x2, x4, x10, x2
  40bf10:	extr	x1, x2, x0, #32
  40bf14:	cmp	x5, x1
  40bf18:	b.ls	40bf30 <__fxstatat@plt+0x9df0>  // b.plast
  40bf1c:	add	x1, x1, x7
  40bf20:	cmp	x5, x1
  40bf24:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  40bf28:	b.ls	40c120 <__fxstatat@plt+0x9fe0>  // b.plast
  40bf2c:	sub	x4, x4, #0x1
  40bf30:	sub	x1, x1, x5
  40bf34:	udiv	x15, x1, x10
  40bf38:	mul	x2, x11, x15
  40bf3c:	msub	x1, x15, x10, x1
  40bf40:	bfi	x0, x1, #32, #32
  40bf44:	cmp	x2, x0
  40bf48:	b.ls	40bf60 <__fxstatat@plt+0x9e20>  // b.plast
  40bf4c:	add	x0, x0, x7
  40bf50:	cmp	x2, x0
  40bf54:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40bf58:	b.ls	40c12c <__fxstatat@plt+0x9fec>  // b.plast
  40bf5c:	sub	x15, x15, #0x1
  40bf60:	sub	x0, x0, x2
  40bf64:	orr	x15, x15, x4, lsl #32
  40bf68:	lsr	x1, x15, #32
  40bf6c:	lsr	x14, x8, #32
  40bf70:	and	x2, x15, #0xffffffff
  40bf74:	and	x16, x8, #0xffffffff
  40bf78:	mul	x4, x2, x16
  40bf7c:	mul	x17, x1, x16
  40bf80:	mul	x1, x1, x14
  40bf84:	madd	x2, x14, x2, x17
  40bf88:	add	x2, x2, x4, lsr #32
  40bf8c:	mov	x5, #0x100000000           	// #4294967296
  40bf90:	add	x5, x1, x5
  40bf94:	cmp	x17, x2
  40bf98:	csel	x1, x5, x1, hi  // hi = pmore
  40bf9c:	add	x1, x1, x2, lsr #32
  40bfa0:	and	x4, x4, #0xffffffff
  40bfa4:	add	x2, x4, x2, lsl #32
  40bfa8:	cmp	x0, x1
  40bfac:	b.cc	40bfbc <__fxstatat@plt+0x9e7c>  // b.lo, b.ul, b.last
  40bfb0:	mov	x4, x15
  40bfb4:	ccmp	x13, x2, #0x2, eq  // eq = none
  40bfb8:	b.cs	40bff4 <__fxstatat@plt+0x9eb4>  // b.hs, b.nlast
  40bfbc:	sub	x4, x15, #0x1
  40bfc0:	adds	x13, x13, x8
  40bfc4:	adc	x0, x0, x7
  40bfc8:	cmp	x7, x0
  40bfcc:	b.cc	40bfd8 <__fxstatat@plt+0x9e98>  // b.lo, b.ul, b.last
  40bfd0:	ccmp	x8, x13, #0x2, eq  // eq = none
  40bfd4:	b.hi	40bff4 <__fxstatat@plt+0x9eb4>  // b.pmore
  40bfd8:	cmp	x1, x0
  40bfdc:	b.hi	40bfe8 <__fxstatat@plt+0x9ea8>  // b.pmore
  40bfe0:	ccmp	x2, x13, #0x0, eq  // eq = none
  40bfe4:	b.ls	40bff4 <__fxstatat@plt+0x9eb4>  // b.plast
  40bfe8:	sub	x4, x15, #0x2
  40bfec:	adds	x13, x13, x8
  40bff0:	adc	x0, x0, x7
  40bff4:	sub	x2, x13, x2
  40bff8:	cmp	x13, x2
  40bffc:	sbc	x0, x0, x1
  40c000:	mov	x5, #0xffffffffffffffff    	// #-1
  40c004:	cmp	x7, x0
  40c008:	b.eq	40c104 <__fxstatat@plt+0x9fc4>  // b.none
  40c00c:	udiv	x1, x0, x10
  40c010:	mul	x5, x11, x1
  40c014:	msub	x0, x1, x10, x0
  40c018:	extr	x0, x0, x2, #32
  40c01c:	cmp	x5, x0
  40c020:	b.ls	40c038 <__fxstatat@plt+0x9ef8>  // b.plast
  40c024:	add	x0, x0, x7
  40c028:	cmp	x5, x0
  40c02c:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40c030:	b.ls	40c138 <__fxstatat@plt+0x9ff8>  // b.plast
  40c034:	sub	x1, x1, #0x1
  40c038:	sub	x0, x0, x5
  40c03c:	udiv	x5, x0, x10
  40c040:	mul	x11, x11, x5
  40c044:	msub	x0, x5, x10, x0
  40c048:	bfi	x2, x0, #32, #32
  40c04c:	mov	x0, x2
  40c050:	cmp	x11, x2
  40c054:	b.ls	40c06c <__fxstatat@plt+0x9f2c>  // b.plast
  40c058:	add	x0, x2, x7
  40c05c:	cmp	x11, x0
  40c060:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40c064:	b.ls	40c144 <__fxstatat@plt+0xa004>  // b.plast
  40c068:	sub	x5, x5, #0x1
  40c06c:	sub	x0, x0, x11
  40c070:	orr	x2, x5, x1, lsl #32
  40c074:	lsr	x1, x2, #32
  40c078:	and	x10, x2, #0xffffffff
  40c07c:	mul	x5, x16, x10
  40c080:	mul	x16, x1, x16
  40c084:	mul	x1, x14, x1
  40c088:	madd	x14, x14, x10, x16
  40c08c:	add	x14, x14, x5, lsr #32
  40c090:	mov	x10, #0x100000000           	// #4294967296
  40c094:	add	x10, x1, x10
  40c098:	cmp	x16, x14
  40c09c:	csel	x1, x10, x1, hi  // hi = pmore
  40c0a0:	add	x1, x1, x14, lsr #32
  40c0a4:	and	x5, x5, #0xffffffff
  40c0a8:	add	x14, x5, x14, lsl #32
  40c0ac:	cmp	x0, x1
  40c0b0:	b.cc	40c0c0 <__fxstatat@plt+0x9f80>  // b.lo, b.ul, b.last
  40c0b4:	cmp	x14, #0x0
  40c0b8:	ccmp	x0, x1, #0x0, ne  // ne = any
  40c0bc:	b.ne	40c150 <__fxstatat@plt+0xa010>  // b.any
  40c0c0:	sub	x5, x2, #0x1
  40c0c4:	adds	x0, x0, x7
  40c0c8:	b.cs	40c0f4 <__fxstatat@plt+0x9fb4>  // b.hs, b.nlast
  40c0cc:	cmp	x0, x1
  40c0d0:	b.cc	40c0dc <__fxstatat@plt+0x9f9c>  // b.lo, b.ul, b.last
  40c0d4:	ccmp	x8, x14, #0x2, eq  // eq = none
  40c0d8:	b.cs	40c0f4 <__fxstatat@plt+0x9fb4>  // b.hs, b.nlast
  40c0dc:	sub	x5, x2, #0x2
  40c0e0:	lsl	x2, x8, #1
  40c0e4:	cmp	x8, x2
  40c0e8:	cinc	x7, x7, hi  // hi = pmore
  40c0ec:	add	x0, x0, x7
  40c0f0:	mov	x8, x2
  40c0f4:	cmp	x0, x1
  40c0f8:	orr	x0, x5, #0x1
  40c0fc:	ccmp	x8, x14, #0x0, eq  // eq = none
  40c100:	csel	x5, x0, x5, ne  // ne = any
  40c104:	mov	x2, x9
  40c108:	b	40be4c <__fxstatat@plt+0x9d0c>
  40c10c:	sub	x6, x6, #0x1
  40c110:	mov	x0, x13
  40c114:	mov	x2, x10
  40c118:	mov	x13, #0x0                   	// #0
  40c11c:	b	40bef4 <__fxstatat@plt+0x9db4>
  40c120:	sub	x4, x4, #0x2
  40c124:	add	x1, x1, x7
  40c128:	b	40bf30 <__fxstatat@plt+0x9df0>
  40c12c:	sub	x15, x15, #0x2
  40c130:	add	x0, x0, x7
  40c134:	b	40bf60 <__fxstatat@plt+0x9e20>
  40c138:	sub	x1, x1, #0x2
  40c13c:	add	x0, x0, x7
  40c140:	b	40c038 <__fxstatat@plt+0x9ef8>
  40c144:	sub	x5, x5, #0x2
  40c148:	add	x0, x0, x7
  40c14c:	b	40c06c <__fxstatat@plt+0x9f2c>
  40c150:	mov	x5, x2
  40c154:	mov	x8, #0x0                   	// #0
  40c158:	b	40c0f4 <__fxstatat@plt+0x9fb4>
  40c15c:	tbz	x10, #47, 40c434 <__fxstatat@plt+0xa2f4>
  40c160:	ands	x1, x4, #0x800000000000
  40c164:	csel	x4, x10, x4, ne  // ne = any
  40c168:	cmp	x1, #0x0
  40c16c:	csel	x5, x13, x5, ne  // ne = any
  40c170:	csel	x2, x0, x2, ne  // ne = any
  40c174:	b	40be20 <__fxstatat@plt+0x9ce0>
  40c178:	orr	w3, w3, #0x2
  40c17c:	b	40bc78 <__fxstatat@plt+0x9b38>
  40c180:	mov	x4, x10
  40c184:	mov	x5, x13
  40c188:	mov	x2, x0
  40c18c:	mov	x7, x14
  40c190:	b	40be38 <__fxstatat@plt+0x9cf8>
  40c194:	cmp	x7, #0x2
  40c198:	b.ne	40be20 <__fxstatat@plt+0x9ce0>  // b.any
  40c19c:	mov	x9, x2
  40c1a0:	b	40bc78 <__fxstatat@plt+0x9b38>
  40c1a4:	and	x1, x5, #0xf
  40c1a8:	cmp	x1, #0x4
  40c1ac:	b.eq	40be80 <__fxstatat@plt+0x9d40>  // b.none
  40c1b0:	adds	x5, x5, #0x4
  40c1b4:	cinc	x4, x4, cs  // cs = hs, nlast
  40c1b8:	b	40be80 <__fxstatat@plt+0x9d40>
  40c1bc:	cbnz	x2, 40be80 <__fxstatat@plt+0x9d40>
  40c1c0:	adds	x5, x5, #0x8
  40c1c4:	cinc	x4, x4, cs  // cs = hs, nlast
  40c1c8:	b	40be80 <__fxstatat@plt+0x9d40>
  40c1cc:	cbz	x2, 40be80 <__fxstatat@plt+0x9d40>
  40c1d0:	adds	x5, x5, #0x8
  40c1d4:	cinc	x4, x4, cs  // cs = hs, nlast
  40c1d8:	b	40be80 <__fxstatat@plt+0x9d40>
  40c1dc:	and	x5, x12, #0xc00000
  40c1e0:	cmp	x5, #0x400, lsl #12
  40c1e4:	b.eq	40c230 <__fxstatat@plt+0xa0f0>  // b.none
  40c1e8:	cmp	x5, #0x800, lsl #12
  40c1ec:	b.eq	40c248 <__fxstatat@plt+0xa108>  // b.none
  40c1f0:	mov	x6, #0x7fff                	// #32767
  40c1f4:	cbz	x5, 40c200 <__fxstatat@plt+0xa0c0>
  40c1f8:	mov	x5, #0xffffffffffffffff    	// #-1
  40c1fc:	mov	x6, #0x7ffe                	// #32766
  40c200:	mov	w0, #0x14                  	// #20
  40c204:	orr	w3, w3, w0
  40c208:	mov	x4, x5
  40c20c:	mov	x1, #0x0                   	// #0
  40c210:	mov	x0, x5
  40c214:	bfxil	x1, x4, #0, #48
  40c218:	bfi	x1, x6, #48, #15
  40c21c:	bfi	x1, x2, #63, #1
  40c220:	stp	x0, x1, [sp, #16]
  40c224:	mov	w0, w3
  40c228:	bl	40d028 <__fxstatat@plt+0xaee8>
  40c22c:	b	40c408 <__fxstatat@plt+0xa2c8>
  40c230:	cmp	x2, #0x0
  40c234:	csetm	x5, ne  // ne = any
  40c238:	mov	x6, #0x7ffe                	// #32766
  40c23c:	mov	x0, #0x7fff                	// #32767
  40c240:	csel	x6, x6, x0, ne  // ne = any
  40c244:	b	40c200 <__fxstatat@plt+0xa0c0>
  40c248:	cmp	x2, #0x0
  40c24c:	csetm	x5, eq  // eq = none
  40c250:	mov	x6, #0x7ffe                	// #32766
  40c254:	mov	x0, #0x7fff                	// #32767
  40c258:	csel	x6, x6, x0, eq  // eq = none
  40c25c:	b	40c200 <__fxstatat@plt+0xa0c0>
  40c260:	mov	x1, #0x1                   	// #1
  40c264:	sub	x0, x1, x0
  40c268:	cmp	x0, #0x74
  40c26c:	b.gt	40c370 <__fxstatat@plt+0xa230>
  40c270:	cmp	x0, #0x3f
  40c274:	b.gt	40c2b8 <__fxstatat@plt+0xa178>
  40c278:	mov	w6, #0x40                  	// #64
  40c27c:	sub	w6, w6, w0
  40c280:	lsl	x1, x4, x6
  40c284:	lsr	x7, x5, x0
  40c288:	orr	x1, x1, x7
  40c28c:	lsl	x5, x5, x6
  40c290:	cmp	x5, #0x0
  40c294:	cset	x5, ne  // ne = any
  40c298:	orr	x1, x1, x5
  40c29c:	lsr	x0, x4, x0
  40c2a0:	tst	x1, #0x7
  40c2a4:	b.ne	40c300 <__fxstatat@plt+0xa1c0>  // b.any
  40c2a8:	tbnz	x0, #51, 40c320 <__fxstatat@plt+0xa1e0>
  40c2ac:	extr	x5, x0, x1, #3
  40c2b0:	lsr	x4, x0, #3
  40c2b4:	b	40c2f0 <__fxstatat@plt+0xa1b0>
  40c2b8:	sub	w6, w0, #0x40
  40c2bc:	lsr	x6, x4, x6
  40c2c0:	mov	w1, #0x80                  	// #128
  40c2c4:	sub	w1, w1, w0
  40c2c8:	lsl	x4, x4, x1
  40c2cc:	cmp	x0, #0x40
  40c2d0:	csel	x0, x4, xzr, ne  // ne = any
  40c2d4:	orr	x5, x0, x5
  40c2d8:	cmp	x5, #0x0
  40c2dc:	cset	x1, ne  // ne = any
  40c2e0:	orr	x1, x6, x1
  40c2e4:	lsr	x5, x6, #3
  40c2e8:	ands	x4, x1, #0x7
  40c2ec:	b.ne	40c2fc <__fxstatat@plt+0xa1bc>  // b.any
  40c2f0:	tbz	w12, #11, 40c428 <__fxstatat@plt+0xa2e8>
  40c2f4:	mov	x6, #0x0                   	// #0
  40c2f8:	b	40c330 <__fxstatat@plt+0xa1f0>
  40c2fc:	mov	x0, #0x0                   	// #0
  40c300:	orr	w3, w3, #0x10
  40c304:	and	x12, x12, #0xc00000
  40c308:	cmp	x12, #0x400, lsl #12
  40c30c:	b.eq	40c350 <__fxstatat@plt+0xa210>  // b.none
  40c310:	cmp	x12, #0x800, lsl #12
  40c314:	b.eq	40c360 <__fxstatat@plt+0xa220>  // b.none
  40c318:	cbz	x12, 40c338 <__fxstatat@plt+0xa1f8>
  40c31c:	tbz	x0, #51, 40c444 <__fxstatat@plt+0xa304>
  40c320:	orr	w3, w3, #0x10
  40c324:	mov	x4, #0x0                   	// #0
  40c328:	mov	x5, #0x0                   	// #0
  40c32c:	mov	x6, #0x1                   	// #1
  40c330:	orr	w3, w3, #0x8
  40c334:	b	40c20c <__fxstatat@plt+0xa0cc>
  40c338:	and	x4, x1, #0xf
  40c33c:	cmp	x4, #0x4
  40c340:	b.eq	40c31c <__fxstatat@plt+0xa1dc>  // b.none
  40c344:	adds	x1, x1, #0x4
  40c348:	cinc	x0, x0, cs  // cs = hs, nlast
  40c34c:	b	40c31c <__fxstatat@plt+0xa1dc>
  40c350:	cbnz	x2, 40c31c <__fxstatat@plt+0xa1dc>
  40c354:	adds	x1, x1, #0x8
  40c358:	cinc	x0, x0, cs  // cs = hs, nlast
  40c35c:	b	40c31c <__fxstatat@plt+0xa1dc>
  40c360:	cbz	x2, 40c31c <__fxstatat@plt+0xa1dc>
  40c364:	adds	x1, x1, #0x8
  40c368:	cinc	x0, x0, cs  // cs = hs, nlast
  40c36c:	b	40c31c <__fxstatat@plt+0xa1dc>
  40c370:	orr	x5, x5, x4
  40c374:	cbz	x5, 40c3a0 <__fxstatat@plt+0xa260>
  40c378:	orr	w3, w3, #0x10
  40c37c:	and	x12, x12, #0xc00000
  40c380:	cmp	x12, #0x400, lsl #12
  40c384:	b.eq	40c3b0 <__fxstatat@plt+0xa270>  // b.none
  40c388:	cmp	x12, #0x800, lsl #12
  40c38c:	b.eq	40c3c0 <__fxstatat@plt+0xa280>  // b.none
  40c390:	cmp	x12, #0x0
  40c394:	mov	x5, #0x5                   	// #5
  40c398:	csinc	x5, x5, xzr, eq  // eq = none
  40c39c:	lsr	x5, x5, #3
  40c3a0:	orr	w3, w3, #0x8
  40c3a4:	mov	x4, #0x0                   	// #0
  40c3a8:	mov	x6, #0x0                   	// #0
  40c3ac:	b	40c20c <__fxstatat@plt+0xa0cc>
  40c3b0:	cmp	x2, #0x0
  40c3b4:	mov	x5, #0x9                   	// #9
  40c3b8:	csinc	x5, x5, xzr, eq  // eq = none
  40c3bc:	b	40c39c <__fxstatat@plt+0xa25c>
  40c3c0:	cmp	x2, #0x0
  40c3c4:	mov	x5, #0x9                   	// #9
  40c3c8:	csinc	x5, x5, xzr, ne  // ne = any
  40c3cc:	b	40c39c <__fxstatat@plt+0xa25c>
  40c3d0:	mov	x4, #0x0                   	// #0
  40c3d4:	mov	x5, #0x0                   	// #0
  40c3d8:	mov	x6, #0x0                   	// #0
  40c3dc:	b	40c3ec <__fxstatat@plt+0xa2ac>
  40c3e0:	mov	x4, #0x0                   	// #0
  40c3e4:	mov	x5, #0x0                   	// #0
  40c3e8:	mov	x6, #0x0                   	// #0
  40c3ec:	mov	x1, #0x0                   	// #0
  40c3f0:	mov	x0, x5
  40c3f4:	bfxil	x1, x4, #0, #48
  40c3f8:	bfi	x1, x6, #48, #15
  40c3fc:	bfi	x1, x9, #63, #1
  40c400:	stp	x0, x1, [sp, #16]
  40c404:	cbnz	w3, 40c224 <__fxstatat@plt+0xa0e4>
  40c408:	ldr	q0, [sp, #16]
  40c40c:	ldp	x29, x30, [sp], #32
  40c410:	ret
  40c414:	mov	x9, x2
  40c418:	mov	x4, #0x0                   	// #0
  40c41c:	mov	x5, #0x0                   	// #0
  40c420:	mov	x6, #0x0                   	// #0
  40c424:	b	40c3ec <__fxstatat@plt+0xa2ac>
  40c428:	mov	x9, x2
  40c42c:	mov	x6, #0x0                   	// #0
  40c430:	b	40c3ec <__fxstatat@plt+0xa2ac>
  40c434:	mov	x4, x10
  40c438:	mov	x5, x13
  40c43c:	mov	x2, x0
  40c440:	b	40be20 <__fxstatat@plt+0x9ce0>
  40c444:	extr	x5, x0, x1, #3
  40c448:	lsr	x4, x0, #3
  40c44c:	mov	x6, #0x0                   	// #0
  40c450:	b	40c330 <__fxstatat@plt+0xa1f0>
  40c454:	stp	x29, x30, [sp, #-32]!
  40c458:	mov	x29, sp
  40c45c:	str	q0, [sp, #16]
  40c460:	ldr	x5, [sp, #16]
  40c464:	ldr	x0, [sp, #24]
  40c468:	str	q1, [sp, #16]
  40c46c:	ldr	x6, [sp, #16]
  40c470:	ldr	x2, [sp, #24]
  40c474:	mrs	x1, fpcr
  40c478:	mov	x10, x5
  40c47c:	ubfx	x7, x0, #0, #48
  40c480:	ubfx	x3, x0, #48, #15
  40c484:	lsr	x0, x0, #63
  40c488:	and	w1, w0, #0xff
  40c48c:	mov	x9, x6
  40c490:	ubfx	x8, x2, #0, #48
  40c494:	ubfx	x4, x2, #48, #15
  40c498:	lsr	x0, x2, #63
  40c49c:	and	w2, w0, #0xff
  40c4a0:	mov	x0, #0x7fff                	// #32767
  40c4a4:	cmp	x3, x0
  40c4a8:	b.eq	40c4cc <__fxstatat@plt+0xa38c>  // b.none
  40c4ac:	mov	x0, #0x7fff                	// #32767
  40c4b0:	cmp	x4, x0
  40c4b4:	b.eq	40c4e8 <__fxstatat@plt+0xa3a8>  // b.none
  40c4b8:	mov	w0, #0x1                   	// #1
  40c4bc:	cmp	x3, x4
  40c4c0:	b.eq	40c518 <__fxstatat@plt+0xa3d8>  // b.none
  40c4c4:	ldp	x29, x30, [sp], #32
  40c4c8:	ret
  40c4cc:	orr	x0, x7, x5
  40c4d0:	cbnz	x0, 40c550 <__fxstatat@plt+0xa410>
  40c4d4:	mov	x0, #0x7fff                	// #32767
  40c4d8:	cmp	x4, x0
  40c4dc:	b.eq	40c4e8 <__fxstatat@plt+0xa3a8>  // b.none
  40c4e0:	mov	w0, #0x1                   	// #1
  40c4e4:	b	40c4c4 <__fxstatat@plt+0xa384>
  40c4e8:	orr	x0, x8, x9
  40c4ec:	cbz	x0, 40c4b8 <__fxstatat@plt+0xa378>
  40c4f0:	mov	x0, #0x7fff                	// #32767
  40c4f4:	cmp	x3, x0
  40c4f8:	b.eq	40c548 <__fxstatat@plt+0xa408>  // b.none
  40c4fc:	mov	w0, #0x1                   	// #1
  40c500:	tst	x8, #0x800000000000
  40c504:	b.ne	40c4c4 <__fxstatat@plt+0xa384>  // b.any
  40c508:	mov	w0, #0x1                   	// #1
  40c50c:	bl	40d028 <__fxstatat@plt+0xaee8>
  40c510:	mov	w0, #0x1                   	// #1
  40c514:	b	40c4c4 <__fxstatat@plt+0xa384>
  40c518:	cmp	x7, x8
  40c51c:	ccmp	x5, x6, #0x0, eq  // eq = none
  40c520:	b.ne	40c4c4 <__fxstatat@plt+0xa384>  // b.any
  40c524:	mov	w0, #0x0                   	// #0
  40c528:	cmp	w1, w2
  40c52c:	b.eq	40c4c4 <__fxstatat@plt+0xa384>  // b.none
  40c530:	mov	w0, #0x1                   	// #1
  40c534:	cbnz	x3, 40c4c4 <__fxstatat@plt+0xa384>
  40c538:	orr	x7, x7, x10
  40c53c:	cmp	x7, #0x0
  40c540:	cset	w0, ne  // ne = any
  40c544:	b	40c4c4 <__fxstatat@plt+0xa384>
  40c548:	orr	x10, x7, x10
  40c54c:	cbz	x10, 40c568 <__fxstatat@plt+0xa428>
  40c550:	tst	x7, #0x800000000000
  40c554:	b.eq	40c508 <__fxstatat@plt+0xa3c8>  // b.none
  40c558:	mov	w0, #0x1                   	// #1
  40c55c:	mov	x1, #0x7fff                	// #32767
  40c560:	cmp	x4, x1
  40c564:	b.ne	40c4c4 <__fxstatat@plt+0xa384>  // b.any
  40c568:	orr	x9, x8, x9
  40c56c:	mov	w0, #0x1                   	// #1
  40c570:	cbz	x9, 40c4c4 <__fxstatat@plt+0xa384>
  40c574:	b	40c4fc <__fxstatat@plt+0xa3bc>
  40c578:	stp	x29, x30, [sp, #-32]!
  40c57c:	mov	x29, sp
  40c580:	str	q0, [sp, #16]
  40c584:	ldr	x7, [sp, #16]
  40c588:	ldr	x1, [sp, #24]
  40c58c:	str	q1, [sp, #16]
  40c590:	ldr	x8, [sp, #16]
  40c594:	ldr	x0, [sp, #24]
  40c598:	mrs	x2, fpcr
  40c59c:	mov	x5, x7
  40c5a0:	ubfx	x9, x1, #0, #48
  40c5a4:	ubfx	x3, x1, #48, #15
  40c5a8:	lsr	x1, x1, #63
  40c5ac:	and	w2, w1, #0xff
  40c5b0:	mov	x6, x8
  40c5b4:	ubfx	x10, x0, #0, #48
  40c5b8:	ubfx	x4, x0, #48, #15
  40c5bc:	lsr	x0, x0, #63
  40c5c0:	and	w1, w0, #0xff
  40c5c4:	mov	x0, #0x7fff                	// #32767
  40c5c8:	cmp	x3, x0
  40c5cc:	b.eq	40c60c <__fxstatat@plt+0xa4cc>  // b.none
  40c5d0:	mov	x0, #0x7fff                	// #32767
  40c5d4:	cmp	x4, x0
  40c5d8:	b.eq	40c628 <__fxstatat@plt+0xa4e8>  // b.none
  40c5dc:	mov	w0, #0x0                   	// #0
  40c5e0:	cbnz	x3, 40c5f0 <__fxstatat@plt+0xa4b0>
  40c5e4:	orr	x5, x5, x9
  40c5e8:	cmp	x5, #0x0
  40c5ec:	cset	w0, eq  // eq = none
  40c5f0:	cbnz	x4, 40c638 <__fxstatat@plt+0xa4f8>
  40c5f4:	orr	x6, x10, x6
  40c5f8:	cbnz	x6, 40c638 <__fxstatat@plt+0xa4f8>
  40c5fc:	cbz	w0, 40c64c <__fxstatat@plt+0xa50c>
  40c600:	mov	w0, #0x0                   	// #0
  40c604:	ldp	x29, x30, [sp], #32
  40c608:	ret
  40c60c:	orr	x0, x7, x9
  40c610:	cbnz	x0, 40c6d4 <__fxstatat@plt+0xa594>
  40c614:	mov	x0, #0x7fff                	// #32767
  40c618:	cmp	x4, x0
  40c61c:	b.eq	40c628 <__fxstatat@plt+0xa4e8>  // b.none
  40c620:	mov	w0, #0x0                   	// #0
  40c624:	b	40c5f0 <__fxstatat@plt+0xa4b0>
  40c628:	orr	x0, x10, x6
  40c62c:	cbnz	x0, 40c6d4 <__fxstatat@plt+0xa594>
  40c630:	mov	w0, #0x0                   	// #0
  40c634:	cbz	x3, 40c5e4 <__fxstatat@plt+0xa4a4>
  40c638:	and	x1, x1, #0xff
  40c63c:	cbz	w0, 40c6e4 <__fxstatat@plt+0xa5a4>
  40c640:	cmp	x1, #0x0
  40c644:	csinv	w0, w0, wzr, ne  // ne = any
  40c648:	b	40c604 <__fxstatat@plt+0xa4c4>
  40c64c:	mov	w0, #0x1                   	// #1
  40c650:	cmp	w2, #0x0
  40c654:	cneg	w0, w0, ne  // ne = any
  40c658:	b	40c604 <__fxstatat@plt+0xa4c4>
  40c65c:	cmp	x3, x4
  40c660:	b.le	40c674 <__fxstatat@plt+0xa534>
  40c664:	mov	w0, #0x1                   	// #1
  40c668:	cmp	x5, #0x0
  40c66c:	cneg	w0, w0, ne  // ne = any
  40c670:	b	40c604 <__fxstatat@plt+0xa4c4>
  40c674:	b.ge	40c688 <__fxstatat@plt+0xa548>  // b.tcont
  40c678:	mov	w0, #0xffffffff            	// #-1
  40c67c:	cmp	x5, #0x0
  40c680:	cneg	w0, w0, ne  // ne = any
  40c684:	b	40c604 <__fxstatat@plt+0xa4c4>
  40c688:	cmp	x9, x10
  40c68c:	b.hi	40c6a0 <__fxstatat@plt+0xa560>  // b.pmore
  40c690:	cset	w1, eq  // eq = none
  40c694:	cmp	w1, #0x0
  40c698:	ccmp	x7, x8, #0x0, ne  // ne = any
  40c69c:	b.ls	40c6b0 <__fxstatat@plt+0xa570>  // b.plast
  40c6a0:	mov	w0, #0x1                   	// #1
  40c6a4:	cmp	x5, #0x0
  40c6a8:	cneg	w0, w0, ne  // ne = any
  40c6ac:	b	40c604 <__fxstatat@plt+0xa4c4>
  40c6b0:	cmp	x9, x10
  40c6b4:	b.cc	40c6c4 <__fxstatat@plt+0xa584>  // b.lo, b.ul, b.last
  40c6b8:	cmp	w1, #0x0
  40c6bc:	ccmp	x7, x8, #0x2, ne  // ne = any
  40c6c0:	b.cs	40c604 <__fxstatat@plt+0xa4c4>  // b.hs, b.nlast
  40c6c4:	mov	w0, #0xffffffff            	// #-1
  40c6c8:	cmp	x5, #0x0
  40c6cc:	cneg	w0, w0, ne  // ne = any
  40c6d0:	b	40c604 <__fxstatat@plt+0xa4c4>
  40c6d4:	mov	w0, #0x1                   	// #1
  40c6d8:	bl	40d028 <__fxstatat@plt+0xaee8>
  40c6dc:	mov	w0, #0x2                   	// #2
  40c6e0:	b	40c604 <__fxstatat@plt+0xa4c4>
  40c6e4:	and	x5, x2, #0xff
  40c6e8:	cmp	x1, w2, uxtb
  40c6ec:	b.eq	40c65c <__fxstatat@plt+0xa51c>  // b.none
  40c6f0:	mov	w0, #0x1                   	// #1
  40c6f4:	cmp	x5, #0x0
  40c6f8:	cneg	w0, w0, ne  // ne = any
  40c6fc:	b	40c604 <__fxstatat@plt+0xa4c4>
  40c700:	stp	x29, x30, [sp, #-32]!
  40c704:	mov	x29, sp
  40c708:	str	q0, [sp, #16]
  40c70c:	ldr	x2, [sp, #16]
  40c710:	ldr	x0, [sp, #24]
  40c714:	str	q1, [sp, #16]
  40c718:	ldr	x7, [sp, #16]
  40c71c:	ldr	x1, [sp, #24]
  40c720:	mrs	x13, fpcr
  40c724:	ubfx	x8, x0, #0, #48
  40c728:	ubfx	x9, x0, #48, #15
  40c72c:	lsr	x0, x0, #63
  40c730:	and	w11, w0, #0xff
  40c734:	cbz	w9, 40c81c <__fxstatat@plt+0xa6dc>
  40c738:	mov	x4, x8
  40c73c:	mov	w5, #0x7fff                	// #32767
  40c740:	cmp	w9, w5
  40c744:	b.eq	40c884 <__fxstatat@plt+0xa744>  // b.none
  40c748:	extr	x4, x8, x2, #61
  40c74c:	orr	x4, x4, #0x8000000000000
  40c750:	lsl	x5, x2, #3
  40c754:	and	x9, x9, #0xffff
  40c758:	sub	x9, x9, #0x3, lsl #12
  40c75c:	sub	x9, x9, #0xfff
  40c760:	mov	x6, #0x0                   	// #0
  40c764:	mov	w8, #0x0                   	// #0
  40c768:	ubfx	x14, x1, #0, #48
  40c76c:	ubfx	x12, x1, #48, #15
  40c770:	lsr	x1, x1, #63
  40c774:	and	w3, w1, #0xff
  40c778:	cbz	w12, 40c8cc <__fxstatat@plt+0xa78c>
  40c77c:	mov	w10, #0x7fff                	// #32767
  40c780:	cmp	w12, w10
  40c784:	b.eq	40c930 <__fxstatat@plt+0xa7f0>  // b.none
  40c788:	extr	x10, x14, x7, #61
  40c78c:	orr	x10, x10, #0x8000000000000
  40c790:	lsl	x7, x7, #3
  40c794:	and	x12, x12, #0xffff
  40c798:	sub	x12, x12, #0x3, lsl #12
  40c79c:	sub	x12, x12, #0xfff
  40c7a0:	mov	x14, #0x0                   	// #0
  40c7a4:	eor	w11, w11, w3
  40c7a8:	and	x11, x11, #0xff
  40c7ac:	add	x12, x9, x12
  40c7b0:	add	x9, x12, #0x1
  40c7b4:	orr	x3, x14, x6, lsl #2
  40c7b8:	cmp	x3, #0xa
  40c7bc:	b.le	40c9d0 <__fxstatat@plt+0xa890>
  40c7c0:	cmp	x3, #0xc
  40c7c4:	csel	x1, x1, x0, lt  // lt = tstop
  40c7c8:	csel	x4, x10, x4, lt  // lt = tstop
  40c7cc:	csel	x5, x7, x5, lt  // lt = tstop
  40c7d0:	csel	x6, x14, x6, lt  // lt = tstop
  40c7d4:	cmp	x6, #0x2
  40c7d8:	b.eq	40cdb8 <__fxstatat@plt+0xac78>  // b.none
  40c7dc:	b.gt	40ca1c <__fxstatat@plt+0xa8dc>
  40c7e0:	cbz	x6, 40cdd8 <__fxstatat@plt+0xac98>
  40c7e4:	cmp	x6, #0x1
  40c7e8:	csel	x4, x4, xzr, ne  // ne = any
  40c7ec:	csel	x5, x5, xzr, ne  // ne = any
  40c7f0:	csel	x9, x9, xzr, ne  // ne = any
  40c7f4:	mov	x3, #0x0                   	// #0
  40c7f8:	mov	x2, x5
  40c7fc:	bfxil	x3, x4, #0, #48
  40c800:	bfi	x3, x9, #48, #15
  40c804:	bfi	x3, x1, #63, #1
  40c808:	stp	x2, x3, [sp, #16]
  40c80c:	cbnz	w8, 40cc0c <__fxstatat@plt+0xaacc>
  40c810:	ldr	q0, [sp, #16]
  40c814:	ldp	x29, x30, [sp], #32
  40c818:	ret
  40c81c:	orr	x5, x8, x2
  40c820:	cbz	x5, 40c8a4 <__fxstatat@plt+0xa764>
  40c824:	cbz	x8, 40c860 <__fxstatat@plt+0xa720>
  40c828:	clz	x6, x8
  40c82c:	sub	x4, x6, #0xf
  40c830:	add	w5, w4, #0x3
  40c834:	lsl	x8, x8, x5
  40c838:	mov	w3, #0x3d                  	// #61
  40c83c:	sub	w4, w3, w4
  40c840:	lsr	x4, x2, x4
  40c844:	orr	x4, x4, x8
  40c848:	lsl	x5, x2, x5
  40c84c:	mov	x9, #0xffffffffffffc011    	// #-16367
  40c850:	sub	x9, x9, x6
  40c854:	mov	x6, #0x0                   	// #0
  40c858:	mov	w8, #0x0                   	// #0
  40c85c:	b	40c768 <__fxstatat@plt+0xa628>
  40c860:	clz	x4, x2
  40c864:	add	x6, x4, #0x40
  40c868:	add	x4, x4, #0x31
  40c86c:	cmp	x4, #0x3c
  40c870:	b.le	40c830 <__fxstatat@plt+0xa6f0>
  40c874:	sub	w4, w4, #0x3d
  40c878:	mov	x5, x8
  40c87c:	lsl	x4, x2, x4
  40c880:	b	40c84c <__fxstatat@plt+0xa70c>
  40c884:	orr	x5, x8, x2
  40c888:	cbz	x5, 40c8b8 <__fxstatat@plt+0xa778>
  40c88c:	lsr	x8, x8, #47
  40c890:	eor	w8, w8, #0x1
  40c894:	mov	x5, x2
  40c898:	mov	x9, #0x7fff                	// #32767
  40c89c:	mov	x6, #0x3                   	// #3
  40c8a0:	b	40c768 <__fxstatat@plt+0xa628>
  40c8a4:	mov	x4, x5
  40c8a8:	mov	x9, #0x0                   	// #0
  40c8ac:	mov	x6, #0x1                   	// #1
  40c8b0:	mov	w8, #0x0                   	// #0
  40c8b4:	b	40c768 <__fxstatat@plt+0xa628>
  40c8b8:	mov	x4, x5
  40c8bc:	mov	x9, #0x7fff                	// #32767
  40c8c0:	mov	x6, #0x2                   	// #2
  40c8c4:	mov	w8, #0x0                   	// #0
  40c8c8:	b	40c768 <__fxstatat@plt+0xa628>
  40c8cc:	orr	x10, x14, x7
  40c8d0:	cbz	x10, 40ce44 <__fxstatat@plt+0xad04>
  40c8d4:	cbz	x14, 40c90c <__fxstatat@plt+0xa7cc>
  40c8d8:	clz	x15, x14
  40c8dc:	sub	x10, x15, #0xf
  40c8e0:	add	w12, w10, #0x3
  40c8e4:	lsl	x14, x14, x12
  40c8e8:	mov	w2, #0x3d                  	// #61
  40c8ec:	sub	w10, w2, w10
  40c8f0:	lsr	x10, x7, x10
  40c8f4:	orr	x10, x10, x14
  40c8f8:	lsl	x7, x7, x12
  40c8fc:	mov	x12, #0xffffffffffffc011    	// #-16367
  40c900:	sub	x12, x12, x15
  40c904:	mov	x14, #0x0                   	// #0
  40c908:	b	40c7a4 <__fxstatat@plt+0xa664>
  40c90c:	clz	x10, x7
  40c910:	add	x15, x10, #0x40
  40c914:	add	x10, x10, #0x31
  40c918:	cmp	x10, #0x3c
  40c91c:	b.le	40c8e0 <__fxstatat@plt+0xa7a0>
  40c920:	sub	w10, w10, #0x3d
  40c924:	lsl	x10, x7, x10
  40c928:	mov	x7, x14
  40c92c:	b	40c8fc <__fxstatat@plt+0xa7bc>
  40c930:	orr	x10, x14, x7
  40c934:	cbz	x10, 40c9a4 <__fxstatat@plt+0xa864>
  40c938:	tst	x14, #0x800000000000
  40c93c:	csinc	w8, w8, wzr, ne  // ne = any
  40c940:	eor	w11, w11, w3
  40c944:	and	x11, x11, #0xff
  40c948:	add	x9, x9, #0x8, lsl #12
  40c94c:	lsl	x2, x6, #2
  40c950:	orr	x3, x2, #0x3
  40c954:	cmp	x3, #0xa
  40c958:	b.gt	40ca28 <__fxstatat@plt+0xa8e8>
  40c95c:	mov	x10, x14
  40c960:	mov	x14, #0x3                   	// #3
  40c964:	mov	x2, #0x1                   	// #1
  40c968:	lsl	x2, x2, x3
  40c96c:	mov	x0, #0x530                 	// #1328
  40c970:	tst	x2, x0
  40c974:	b.ne	40cb84 <__fxstatat@plt+0xaa44>  // b.any
  40c978:	mov	x0, #0x240                 	// #576
  40c97c:	ands	x2, x2, x0
  40c980:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c984:	csel	x4, x10, x4, eq  // eq = none
  40c988:	cmp	x2, #0x0
  40c98c:	csinv	x5, x7, xzr, eq  // eq = none
  40c990:	csel	x1, x1, xzr, eq  // eq = none
  40c994:	mov	x6, #0x3                   	// #3
  40c998:	csel	x6, x14, x6, eq  // eq = none
  40c99c:	csinc	w8, w8, wzr, eq  // eq = none
  40c9a0:	b	40c7d4 <__fxstatat@plt+0xa694>
  40c9a4:	eor	w11, w11, w3
  40c9a8:	and	x11, x11, #0xff
  40c9ac:	add	x12, x9, #0x7, lsl #12
  40c9b0:	add	x12, x12, #0xfff
  40c9b4:	add	x9, x9, #0x8, lsl #12
  40c9b8:	lsl	x2, x6, #2
  40c9bc:	orr	x3, x2, #0x2
  40c9c0:	cmp	x3, #0xa
  40c9c4:	b.gt	40c9f0 <__fxstatat@plt+0xa8b0>
  40c9c8:	mov	x7, x10
  40c9cc:	mov	x14, #0x2                   	// #2
  40c9d0:	cmp	x3, #0x2
  40c9d4:	b.gt	40c964 <__fxstatat@plt+0xa824>
  40c9d8:	cbz	x3, 40ca34 <__fxstatat@plt+0xa8f4>
  40c9dc:	mov	x4, x10
  40c9e0:	mov	x5, x7
  40c9e4:	mov	x1, x11
  40c9e8:	mov	x6, x14
  40c9ec:	b	40c7d4 <__fxstatat@plt+0xa694>
  40c9f0:	mov	x7, x10
  40c9f4:	mov	x14, #0x2                   	// #2
  40c9f8:	cmp	x3, #0xe
  40c9fc:	b.le	40c7c0 <__fxstatat@plt+0xa680>
  40ca00:	tbz	x4, #47, 40ca18 <__fxstatat@plt+0xa8d8>
  40ca04:	ands	x2, x10, #0x800000000000
  40ca08:	csel	x4, x4, x10, ne  // ne = any
  40ca0c:	cmp	x2, #0x0
  40ca10:	csel	x5, x5, x7, ne  // ne = any
  40ca14:	csel	x0, x0, x1, ne  // ne = any
  40ca18:	mov	x1, x0
  40ca1c:	orr	x4, x4, #0x800000000000
  40ca20:	mov	x9, #0x7fff                	// #32767
  40ca24:	b	40c7f4 <__fxstatat@plt+0xa6b4>
  40ca28:	mov	x10, x14
  40ca2c:	mov	x14, #0x3                   	// #3
  40ca30:	b	40c9f8 <__fxstatat@plt+0xa8b8>
  40ca34:	lsr	x6, x5, #32
  40ca38:	lsr	x1, x7, #32
  40ca3c:	and	x2, x5, #0xffffffff
  40ca40:	and	x7, x7, #0xffffffff
  40ca44:	mul	x14, x7, x2
  40ca48:	mul	x3, x6, x7
  40ca4c:	mul	x5, x6, x1
  40ca50:	madd	x16, x1, x2, x3
  40ca54:	add	x16, x16, x14, lsr #32
  40ca58:	mov	x0, #0x100000000           	// #4294967296
  40ca5c:	add	x0, x5, x0
  40ca60:	cmp	x3, x16
  40ca64:	csel	x5, x0, x5, hi  // hi = pmore
  40ca68:	and	x14, x14, #0xffffffff
  40ca6c:	add	x14, x14, x16, lsl #32
  40ca70:	lsr	x0, x10, #32
  40ca74:	and	x10, x10, #0xffffffff
  40ca78:	mul	x3, x2, x10
  40ca7c:	mul	x17, x6, x10
  40ca80:	mul	x6, x6, x0
  40ca84:	madd	x2, x0, x2, x17
  40ca88:	add	x2, x2, x3, lsr #32
  40ca8c:	mov	x15, #0x100000000           	// #4294967296
  40ca90:	add	x15, x6, x15
  40ca94:	cmp	x17, x2
  40ca98:	csel	x6, x15, x6, hi  // hi = pmore
  40ca9c:	add	x15, x6, x2, lsr #32
  40caa0:	and	x3, x3, #0xffffffff
  40caa4:	add	x3, x3, x2, lsl #32
  40caa8:	add	x16, x3, x16, lsr #32
  40caac:	lsr	x2, x4, #32
  40cab0:	and	x4, x4, #0xffffffff
  40cab4:	mul	x6, x7, x4
  40cab8:	mul	x7, x2, x7
  40cabc:	mul	x17, x1, x2
  40cac0:	madd	x1, x1, x4, x7
  40cac4:	add	x1, x1, x6, lsr #32
  40cac8:	mov	x18, #0x100000000           	// #4294967296
  40cacc:	add	x18, x17, x18
  40cad0:	cmp	x7, x1
  40cad4:	csel	x17, x18, x17, hi  // hi = pmore
  40cad8:	add	x7, x17, x1, lsr #32
  40cadc:	and	x6, x6, #0xffffffff
  40cae0:	add	x1, x6, x1, lsl #32
  40cae4:	mul	x6, x4, x10
  40cae8:	mul	x10, x2, x10
  40caec:	mul	x2, x0, x2
  40caf0:	madd	x0, x0, x4, x10
  40caf4:	add	x0, x0, x6, lsr #32
  40caf8:	mov	x4, #0x100000000           	// #4294967296
  40cafc:	add	x4, x2, x4
  40cb00:	cmp	x10, x0
  40cb04:	csel	x2, x4, x2, hi  // hi = pmore
  40cb08:	add	x5, x5, x16
  40cb0c:	cmp	x5, x3
  40cb10:	cset	x16, cc  // cc = lo, ul, last
  40cb14:	and	x3, x6, #0xffffffff
  40cb18:	add	x3, x3, x0, lsl #32
  40cb1c:	add	x3, x3, x15
  40cb20:	cinc	x10, x3, cc  // cc = lo, ul, last
  40cb24:	adds	x1, x5, x1
  40cb28:	cset	x5, cs  // cs = hs, nlast
  40cb2c:	add	x4, x10, x7
  40cb30:	cinc	x6, x4, cs  // cs = hs, nlast
  40cb34:	cmp	x3, x15
  40cb38:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  40cb3c:	lsr	x0, x0, #32
  40cb40:	cinc	x0, x0, cc  // cc = lo, ul, last
  40cb44:	cmp	x4, x7
  40cb48:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  40cb4c:	cinc	x2, x2, cc  // cc = lo, ul, last
  40cb50:	add	x0, x0, x2
  40cb54:	extr	x4, x0, x6, #51
  40cb58:	orr	x14, x14, x1, lsl #13
  40cb5c:	cmp	x14, #0x0
  40cb60:	cset	x5, ne  // ne = any
  40cb64:	extr	x1, x6, x1, #51
  40cb68:	orr	x5, x5, x1
  40cb6c:	tbz	x0, #39, 40cdd0 <__fxstatat@plt+0xac90>
  40cb70:	and	x0, x5, #0x1
  40cb74:	orr	x5, x0, x5, lsr #1
  40cb78:	orr	x5, x5, x4, lsl #63
  40cb7c:	lsr	x4, x4, #1
  40cb80:	b	40cdd4 <__fxstatat@plt+0xac94>
  40cb84:	mov	x1, x11
  40cb88:	b	40c7d4 <__fxstatat@plt+0xa694>
  40cb8c:	and	x2, x5, #0xf
  40cb90:	cmp	x2, #0x4
  40cb94:	b.eq	40ce0c <__fxstatat@plt+0xaccc>  // b.none
  40cb98:	adds	x5, x5, #0x4
  40cb9c:	cinc	x4, x4, cs  // cs = hs, nlast
  40cba0:	b	40ce0c <__fxstatat@plt+0xaccc>
  40cba4:	cbnz	x1, 40ce0c <__fxstatat@plt+0xaccc>
  40cba8:	adds	x5, x5, #0x8
  40cbac:	cinc	x4, x4, cs  // cs = hs, nlast
  40cbb0:	b	40ce0c <__fxstatat@plt+0xaccc>
  40cbb4:	cbz	x1, 40ce0c <__fxstatat@plt+0xaccc>
  40cbb8:	adds	x5, x5, #0x8
  40cbbc:	cinc	x4, x4, cs  // cs = hs, nlast
  40cbc0:	b	40ce0c <__fxstatat@plt+0xaccc>
  40cbc4:	and	x5, x13, #0xc00000
  40cbc8:	cmp	x5, #0x400, lsl #12
  40cbcc:	b.eq	40cc18 <__fxstatat@plt+0xaad8>  // b.none
  40cbd0:	cmp	x5, #0x800, lsl #12
  40cbd4:	b.eq	40cc30 <__fxstatat@plt+0xaaf0>  // b.none
  40cbd8:	mov	x0, #0x7fff                	// #32767
  40cbdc:	cbz	x5, 40cbe8 <__fxstatat@plt+0xaaa8>
  40cbe0:	mov	x5, #0xffffffffffffffff    	// #-1
  40cbe4:	mov	x0, #0x7ffe                	// #32766
  40cbe8:	mov	w2, #0x14                  	// #20
  40cbec:	orr	w8, w8, w2
  40cbf0:	mov	x4, x5
  40cbf4:	mov	x3, #0x0                   	// #0
  40cbf8:	mov	x2, x5
  40cbfc:	bfxil	x3, x4, #0, #48
  40cc00:	bfi	x3, x0, #48, #15
  40cc04:	bfi	x3, x1, #63, #1
  40cc08:	stp	x2, x3, [sp, #16]
  40cc0c:	mov	w0, w8
  40cc10:	bl	40d028 <__fxstatat@plt+0xaee8>
  40cc14:	b	40c810 <__fxstatat@plt+0xa6d0>
  40cc18:	cmp	x1, #0x0
  40cc1c:	csetm	x5, ne  // ne = any
  40cc20:	mov	x0, #0x7ffe                	// #32766
  40cc24:	mov	x2, #0x7fff                	// #32767
  40cc28:	csel	x0, x0, x2, ne  // ne = any
  40cc2c:	b	40cbe8 <__fxstatat@plt+0xaaa8>
  40cc30:	cmp	x1, #0x0
  40cc34:	csetm	x5, eq  // eq = none
  40cc38:	mov	x0, #0x7ffe                	// #32766
  40cc3c:	mov	x2, #0x7fff                	// #32767
  40cc40:	csel	x0, x0, x2, eq  // eq = none
  40cc44:	b	40cbe8 <__fxstatat@plt+0xaaa8>
  40cc48:	mov	x2, #0x1                   	// #1
  40cc4c:	sub	x0, x2, x0
  40cc50:	cmp	x0, #0x74
  40cc54:	b.gt	40cd58 <__fxstatat@plt+0xac18>
  40cc58:	cmp	x0, #0x3f
  40cc5c:	b.gt	40cca0 <__fxstatat@plt+0xab60>
  40cc60:	mov	w3, #0x40                  	// #64
  40cc64:	sub	w3, w3, w0
  40cc68:	lsl	x2, x4, x3
  40cc6c:	lsr	x6, x5, x0
  40cc70:	orr	x2, x2, x6
  40cc74:	lsl	x3, x5, x3
  40cc78:	cmp	x3, #0x0
  40cc7c:	cset	x3, ne  // ne = any
  40cc80:	orr	x2, x2, x3
  40cc84:	lsr	x0, x4, x0
  40cc88:	tst	x2, #0x7
  40cc8c:	b.ne	40cce8 <__fxstatat@plt+0xaba8>  // b.any
  40cc90:	tbnz	x0, #51, 40cd08 <__fxstatat@plt+0xabc8>
  40cc94:	extr	x5, x0, x2, #3
  40cc98:	lsr	x4, x0, #3
  40cc9c:	b	40ccd8 <__fxstatat@plt+0xab98>
  40cca0:	sub	w3, w0, #0x40
  40cca4:	lsr	x3, x4, x3
  40cca8:	mov	w2, #0x80                  	// #128
  40ccac:	sub	w2, w2, w0
  40ccb0:	lsl	x4, x4, x2
  40ccb4:	cmp	x0, #0x40
  40ccb8:	csel	x0, x4, xzr, ne  // ne = any
  40ccbc:	orr	x5, x0, x5
  40ccc0:	cmp	x5, #0x0
  40ccc4:	cset	x2, ne  // ne = any
  40ccc8:	orr	x2, x3, x2
  40cccc:	lsr	x5, x3, #3
  40ccd0:	ands	x4, x2, #0x7
  40ccd4:	b.ne	40cce4 <__fxstatat@plt+0xaba4>  // b.any
  40ccd8:	tbz	w13, #11, 40cdc8 <__fxstatat@plt+0xac88>
  40ccdc:	mov	x0, #0x0                   	// #0
  40cce0:	b	40cd18 <__fxstatat@plt+0xabd8>
  40cce4:	mov	x0, #0x0                   	// #0
  40cce8:	orr	w8, w8, #0x10
  40ccec:	and	x13, x13, #0xc00000
  40ccf0:	cmp	x13, #0x400, lsl #12
  40ccf4:	b.eq	40cd38 <__fxstatat@plt+0xabf8>  // b.none
  40ccf8:	cmp	x13, #0x800, lsl #12
  40ccfc:	b.eq	40cd48 <__fxstatat@plt+0xac08>  // b.none
  40cd00:	cbz	x13, 40cd20 <__fxstatat@plt+0xabe0>
  40cd04:	tbz	x0, #51, 40ce34 <__fxstatat@plt+0xacf4>
  40cd08:	orr	w8, w8, #0x10
  40cd0c:	mov	x4, #0x0                   	// #0
  40cd10:	mov	x5, #0x0                   	// #0
  40cd14:	mov	x0, #0x1                   	// #1
  40cd18:	orr	w8, w8, #0x8
  40cd1c:	b	40cbf4 <__fxstatat@plt+0xaab4>
  40cd20:	and	x3, x2, #0xf
  40cd24:	cmp	x3, #0x4
  40cd28:	b.eq	40cd04 <__fxstatat@plt+0xabc4>  // b.none
  40cd2c:	adds	x2, x2, #0x4
  40cd30:	cinc	x0, x0, cs  // cs = hs, nlast
  40cd34:	b	40cd04 <__fxstatat@plt+0xabc4>
  40cd38:	cbnz	x1, 40cd04 <__fxstatat@plt+0xabc4>
  40cd3c:	adds	x2, x2, #0x8
  40cd40:	cinc	x0, x0, cs  // cs = hs, nlast
  40cd44:	b	40cd04 <__fxstatat@plt+0xabc4>
  40cd48:	cbz	x1, 40cd04 <__fxstatat@plt+0xabc4>
  40cd4c:	adds	x2, x2, #0x8
  40cd50:	cinc	x0, x0, cs  // cs = hs, nlast
  40cd54:	b	40cd04 <__fxstatat@plt+0xabc4>
  40cd58:	orr	x5, x5, x4
  40cd5c:	cbz	x5, 40cd88 <__fxstatat@plt+0xac48>
  40cd60:	orr	w8, w8, #0x10
  40cd64:	and	x13, x13, #0xc00000
  40cd68:	cmp	x13, #0x400, lsl #12
  40cd6c:	b.eq	40cd98 <__fxstatat@plt+0xac58>  // b.none
  40cd70:	cmp	x13, #0x800, lsl #12
  40cd74:	b.eq	40cda8 <__fxstatat@plt+0xac68>  // b.none
  40cd78:	cmp	x13, #0x0
  40cd7c:	mov	x5, #0x5                   	// #5
  40cd80:	csinc	x5, x5, xzr, eq  // eq = none
  40cd84:	lsr	x5, x5, #3
  40cd88:	orr	w8, w8, #0x8
  40cd8c:	mov	x4, #0x0                   	// #0
  40cd90:	mov	x0, #0x0                   	// #0
  40cd94:	b	40cbf4 <__fxstatat@plt+0xaab4>
  40cd98:	cmp	x1, #0x0
  40cd9c:	mov	x5, #0x9                   	// #9
  40cda0:	csinc	x5, x5, xzr, eq  // eq = none
  40cda4:	b	40cd84 <__fxstatat@plt+0xac44>
  40cda8:	cmp	x1, #0x0
  40cdac:	mov	x5, #0x9                   	// #9
  40cdb0:	csinc	x5, x5, xzr, ne  // ne = any
  40cdb4:	b	40cd84 <__fxstatat@plt+0xac44>
  40cdb8:	mov	x4, #0x0                   	// #0
  40cdbc:	mov	x5, #0x0                   	// #0
  40cdc0:	mov	x9, #0x7fff                	// #32767
  40cdc4:	b	40c7f4 <__fxstatat@plt+0xa6b4>
  40cdc8:	mov	x9, #0x0                   	// #0
  40cdcc:	b	40c7f4 <__fxstatat@plt+0xa6b4>
  40cdd0:	mov	x9, x12
  40cdd4:	mov	x1, x11
  40cdd8:	add	x0, x9, #0x3, lsl #12
  40cddc:	add	x0, x0, #0xfff
  40cde0:	cmp	x0, #0x0
  40cde4:	b.le	40cc48 <__fxstatat@plt+0xab08>
  40cde8:	tst	x5, #0x7
  40cdec:	b.eq	40ce0c <__fxstatat@plt+0xaccc>  // b.none
  40cdf0:	orr	w8, w8, #0x10
  40cdf4:	and	x2, x13, #0xc00000
  40cdf8:	cmp	x2, #0x400, lsl #12
  40cdfc:	b.eq	40cba4 <__fxstatat@plt+0xaa64>  // b.none
  40ce00:	cmp	x2, #0x800, lsl #12
  40ce04:	b.eq	40cbb4 <__fxstatat@plt+0xaa74>  // b.none
  40ce08:	cbz	x2, 40cb8c <__fxstatat@plt+0xaa4c>
  40ce0c:	tbz	x4, #52, 40ce18 <__fxstatat@plt+0xacd8>
  40ce10:	and	x4, x4, #0xffefffffffffffff
  40ce14:	add	x0, x9, #0x4, lsl #12
  40ce18:	mov	x2, #0x7ffe                	// #32766
  40ce1c:	cmp	x0, x2
  40ce20:	b.gt	40cbc4 <__fxstatat@plt+0xaa84>
  40ce24:	extr	x5, x4, x5, #3
  40ce28:	lsr	x4, x4, #3
  40ce2c:	mov	x9, x0
  40ce30:	b	40c7f4 <__fxstatat@plt+0xa6b4>
  40ce34:	extr	x5, x0, x2, #3
  40ce38:	lsr	x4, x0, #3
  40ce3c:	mov	x0, #0x0                   	// #0
  40ce40:	b	40cd18 <__fxstatat@plt+0xabd8>
  40ce44:	mov	x7, x10
  40ce48:	mov	x12, #0x0                   	// #0
  40ce4c:	mov	x14, #0x1                   	// #1
  40ce50:	b	40c7a4 <__fxstatat@plt+0xa664>
  40ce54:	cbz	w0, 40ce98 <__fxstatat@plt+0xad58>
  40ce58:	mov	w0, w0
  40ce5c:	clz	x2, x0
  40ce60:	mov	w1, #0x403e                	// #16446
  40ce64:	sub	w1, w1, w2
  40ce68:	sxtw	x3, w1
  40ce6c:	mov	w2, #0x402f                	// #16431
  40ce70:	sub	w2, w2, w1
  40ce74:	lsl	x2, x0, x2
  40ce78:	mov	x0, #0x0                   	// #0
  40ce7c:	mov	x1, #0x0                   	// #0
  40ce80:	bfxil	x1, x2, #0, #48
  40ce84:	bfi	x1, x3, #48, #15
  40ce88:	and	x1, x1, #0x7fffffffffffffff
  40ce8c:	fmov	d0, x0
  40ce90:	fmov	v0.d[1], x1
  40ce94:	ret
  40ce98:	mov	x2, #0x0                   	// #0
  40ce9c:	mov	x3, #0x0                   	// #0
  40cea0:	b	40ce78 <__fxstatat@plt+0xad38>
  40cea4:	stp	x29, x30, [sp, #-48]!
  40cea8:	mov	x29, sp
  40ceac:	str	x19, [sp, #16]
  40ceb0:	str	q0, [sp, #32]
  40ceb4:	ldr	x19, [sp, #32]
  40ceb8:	ldr	x1, [sp, #40]
  40cebc:	mrs	x0, fpcr
  40cec0:	ubfx	x3, x1, #0, #48
  40cec4:	ubfx	x4, x1, #48, #15
  40cec8:	mov	x2, #0x3ffe                	// #16382
  40cecc:	cmp	x4, x2
  40ced0:	b.gt	40cef0 <__fxstatat@plt+0xadb0>
  40ced4:	cbnz	x4, 40cf98 <__fxstatat@plt+0xae58>
  40ced8:	orr	x19, x19, x3
  40cedc:	cbnz	x19, 40cfa4 <__fxstatat@plt+0xae64>
  40cee0:	mov	x0, x19
  40cee4:	ldr	x19, [sp, #16]
  40cee8:	ldp	x29, x30, [sp], #48
  40ceec:	ret
  40cef0:	lsr	x1, x1, #63
  40cef4:	and	w1, w1, #0xff
  40cef8:	mov	x2, #0x403e                	// #16446
  40cefc:	cmp	x4, x2
  40cf00:	cset	w2, gt
  40cf04:	orr	w2, w1, w2
  40cf08:	cbz	w2, 40cf20 <__fxstatat@plt+0xade0>
  40cf0c:	eor	w1, w1, #0x1
  40cf10:	sbfx	x19, x1, #0, #1
  40cf14:	mov	w0, #0x1                   	// #1
  40cf18:	bl	40d028 <__fxstatat@plt+0xaee8>
  40cf1c:	b	40cee0 <__fxstatat@plt+0xada0>
  40cf20:	orr	x3, x3, #0x1000000000000
  40cf24:	mov	x1, #0x406f                	// #16495
  40cf28:	sub	x0, x1, x4
  40cf2c:	cmp	x0, #0x3f
  40cf30:	b.gt	40cf68 <__fxstatat@plt+0xae28>
  40cf34:	sub	w2, w4, #0x4, lsl #12
  40cf38:	sub	w2, w2, #0x2f
  40cf3c:	lsl	x0, x19, x2
  40cf40:	cmp	x0, #0x0
  40cf44:	cset	w1, ne  // ne = any
  40cf48:	mov	w0, #0x406f                	// #16495
  40cf4c:	sub	w0, w0, w4
  40cf50:	lsr	x19, x19, x0
  40cf54:	lsl	x3, x3, x2
  40cf58:	orr	x19, x19, x3
  40cf5c:	cbz	w1, 40cee0 <__fxstatat@plt+0xada0>
  40cf60:	mov	w0, #0x10                  	// #16
  40cf64:	b	40cf18 <__fxstatat@plt+0xadd8>
  40cf68:	sub	w1, w4, #0x3, lsl #12
  40cf6c:	sub	w1, w1, #0xfef
  40cf70:	lsl	x1, x3, x1
  40cf74:	cmp	x0, #0x40
  40cf78:	csel	x0, x1, xzr, ne  // ne = any
  40cf7c:	orr	x19, x0, x19
  40cf80:	cmp	x19, #0x0
  40cf84:	cset	w1, ne  // ne = any
  40cf88:	mov	w0, #0x402f                	// #16431
  40cf8c:	sub	w0, w0, w4
  40cf90:	lsr	x19, x3, x0
  40cf94:	b	40cf5c <__fxstatat@plt+0xae1c>
  40cf98:	mov	x19, #0x0                   	// #0
  40cf9c:	mov	w0, #0x10                  	// #16
  40cfa0:	b	40cf18 <__fxstatat@plt+0xadd8>
  40cfa4:	mov	x19, #0x0                   	// #0
  40cfa8:	mov	w0, #0x10                  	// #16
  40cfac:	b	40cf18 <__fxstatat@plt+0xadd8>
  40cfb0:	cbz	x0, 40d004 <__fxstatat@plt+0xaec4>
  40cfb4:	clz	x2, x0
  40cfb8:	mov	w1, #0x403e                	// #16446
  40cfbc:	sub	w2, w1, w2
  40cfc0:	sxtw	x4, w2
  40cfc4:	mov	x1, #0x406f                	// #16495
  40cfc8:	sub	x1, x1, x4
  40cfcc:	cmp	x1, #0x3f
  40cfd0:	b.gt	40cff0 <__fxstatat@plt+0xaeb0>
  40cfd4:	sub	w1, w2, #0x4, lsl #12
  40cfd8:	sub	w1, w1, #0x2f
  40cfdc:	lsr	x1, x0, x1
  40cfe0:	mov	w3, #0x406f                	// #16495
  40cfe4:	sub	w2, w3, w2
  40cfe8:	lsl	x0, x0, x2
  40cfec:	b	40d00c <__fxstatat@plt+0xaecc>
  40cff0:	mov	w1, #0x402f                	// #16431
  40cff4:	sub	w1, w1, w2
  40cff8:	lsl	x1, x0, x1
  40cffc:	mov	x0, #0x0                   	// #0
  40d000:	b	40d00c <__fxstatat@plt+0xaecc>
  40d004:	mov	x1, x0
  40d008:	mov	x4, #0x0                   	// #0
  40d00c:	mov	x3, #0x0                   	// #0
  40d010:	bfxil	x3, x1, #0, #48
  40d014:	bfi	x3, x4, #48, #15
  40d018:	and	x3, x3, #0x7fffffffffffffff
  40d01c:	fmov	d0, x0
  40d020:	fmov	v0.d[1], x3
  40d024:	ret
  40d028:	tbz	w0, #0, 40d038 <__fxstatat@plt+0xaef8>
  40d02c:	movi	v1.2s, #0x0
  40d030:	fdiv	s0, s1, s1
  40d034:	mrs	x1, fpsr
  40d038:	tbz	w0, #1, 40d04c <__fxstatat@plt+0xaf0c>
  40d03c:	fmov	s1, #1.000000000000000000e+00
  40d040:	movi	v2.2s, #0x0
  40d044:	fdiv	s0, s1, s2
  40d048:	mrs	x1, fpsr
  40d04c:	tbz	w0, #2, 40d06c <__fxstatat@plt+0xaf2c>
  40d050:	mov	w1, #0x7f7fffff            	// #2139095039
  40d054:	fmov	s1, w1
  40d058:	mov	w1, #0xc5ae                	// #50606
  40d05c:	movk	w1, #0x749d, lsl #16
  40d060:	fmov	s2, w1
  40d064:	fadd	s0, s1, s2
  40d068:	mrs	x1, fpsr
  40d06c:	tbz	w0, #3, 40d07c <__fxstatat@plt+0xaf3c>
  40d070:	movi	v1.2s, #0x80, lsl #16
  40d074:	fmul	s0, s1, s1
  40d078:	mrs	x1, fpsr
  40d07c:	tbz	w0, #4, 40d094 <__fxstatat@plt+0xaf54>
  40d080:	mov	w0, #0x7f7fffff            	// #2139095039
  40d084:	fmov	s1, w0
  40d088:	fmov	s2, #1.000000000000000000e+00
  40d08c:	fsub	s0, s1, s2
  40d090:	mrs	x0, fpsr
  40d094:	ret
  40d098:	stp	x29, x30, [sp, #-64]!
  40d09c:	mov	x29, sp
  40d0a0:	stp	x19, x20, [sp, #16]
  40d0a4:	adrp	x20, 421000 <__fxstatat@plt+0x1eec0>
  40d0a8:	add	x20, x20, #0xdf0
  40d0ac:	stp	x21, x22, [sp, #32]
  40d0b0:	adrp	x21, 421000 <__fxstatat@plt+0x1eec0>
  40d0b4:	add	x21, x21, #0xde8
  40d0b8:	sub	x20, x20, x21
  40d0bc:	mov	w22, w0
  40d0c0:	stp	x23, x24, [sp, #48]
  40d0c4:	mov	x23, x1
  40d0c8:	mov	x24, x2
  40d0cc:	bl	401ba8 <mbrtowc@plt-0x38>
  40d0d0:	cmp	xzr, x20, asr #3
  40d0d4:	b.eq	40d100 <__fxstatat@plt+0xafc0>  // b.none
  40d0d8:	asr	x20, x20, #3
  40d0dc:	mov	x19, #0x0                   	// #0
  40d0e0:	ldr	x3, [x21, x19, lsl #3]
  40d0e4:	mov	x2, x24
  40d0e8:	add	x19, x19, #0x1
  40d0ec:	mov	x1, x23
  40d0f0:	mov	w0, w22
  40d0f4:	blr	x3
  40d0f8:	cmp	x20, x19
  40d0fc:	b.ne	40d0e0 <__fxstatat@plt+0xafa0>  // b.any
  40d100:	ldp	x19, x20, [sp, #16]
  40d104:	ldp	x21, x22, [sp, #32]
  40d108:	ldp	x23, x24, [sp, #48]
  40d10c:	ldp	x29, x30, [sp], #64
  40d110:	ret
  40d114:	nop
  40d118:	ret
  40d11c:	nop
  40d120:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  40d124:	mov	x1, #0x0                   	// #0
  40d128:	ldr	x2, [x2, #704]
  40d12c:	b	401ca0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040d130 <.fini>:
  40d130:	stp	x29, x30, [sp, #-16]!
  40d134:	mov	x29, sp
  40d138:	ldp	x29, x30, [sp], #16
  40d13c:	ret
