
---------- Begin Simulation Statistics ----------
final_tick                               5168532080500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122593                       # Simulator instruction rate (inst/s)
host_mem_usage                                8551028                       # Number of bytes of host memory used
host_op_rate                                   122593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   815.71                       # Real time elapsed on the host
host_tick_rate                              138317199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000021                       # Number of instructions simulated
sim_ops                                     100000021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112827                       # Number of seconds simulated
sim_ticks                                112826523000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     15550628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     15550629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 90536.905697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90536.879741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 102734.163678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102734.163678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12062508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12062508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 315803591500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 315803591500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.224307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.224307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3488120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3488121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2626951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2626951                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  88471477000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88471477000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.055378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       861169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       861169                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      9334907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9334908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62907.868833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62907.855782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61932.360691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61932.360691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4514823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4514823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 303221212036                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 303221212036                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.516351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.516351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      4820084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4820085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2265                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2265                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 298378904053                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 298378904053                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.516108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.516108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      4817819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4817819                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.207808                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           43                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs           5015271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs    166546157                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     24885535                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24885537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 74507.655750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74507.637814                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68119.598255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68119.598255                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     16577331                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16577331                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 619024803536                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 619024803536                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.333857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.333857                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8308204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8308206                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2629216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2629216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 386850381053                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 386850381053                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.228204                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.228204                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5678988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5678988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     24885535                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24885537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74507.655750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74507.637814                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68119.598255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68119.598255                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     16577331                       # number of overall hits
system.cpu.dcache.overall_hits::total        16577331                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 619024803536                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 619024803536                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.333857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.333857                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8308204                       # number of overall misses
system.cpu.dcache.overall_misses::total       8308206                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2629216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2629216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 386850381053                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 386850381053                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.228204                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.228204                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5678988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5678988                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                5678476                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              3.919064                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        204763284                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.966190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           5678988                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         204763284                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.966435                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22256319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5055705559000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      4817391                       # number of writebacks
system.cpu.dcache.writebacks::total           4817391                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7818688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7818708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81204.081633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78019.607843                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 94636.363636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94636.363636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7818639                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7818657                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3979000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3979000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7818688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7818708                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81204.081633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78019.607843                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 94636.363636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94636.363636                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7818639                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7818657                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3979000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3979000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7818688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7818708                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81204.081633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78019.607843                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 94636.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94636.363636                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7818639                       # number of overall hits
system.cpu.icache.overall_hits::total         7818657                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3979000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3979000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3123000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3123000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          223391.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         62549699                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    32.724334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.063915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.067821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          62549699                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse            34.724334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7818692                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5055705558000                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     20                       # Number of float alu accesses
system.cpu.num_fp_insts                            20                       # number of float instructions
system.cpu.num_fp_register_reads                   37                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  19                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     2                       # Number of integer alu accesses
system.cpu.num_int_insts                            2                       # number of integer instructions
system.cpu.num_int_register_reads                   2                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       7     35.00%     35.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     35.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     35.00% # Class of executed instruction
system.cpu.op_class::FloatMult                     11     55.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   1      5.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  1      5.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   112826513000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           68                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            68                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93136.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87814.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83136.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83136.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3073500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3073500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2743500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2743500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data      4817819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4817820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 101614.362573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101614.323217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 91614.370319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91614.370319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      2235886                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2235886                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data 262361476000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  262361476000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.535913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.535913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data      2581933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2581934                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 236542166000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 236542166000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.535913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.535913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      2581933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2581933                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       861169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        861170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101235.309640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101235.191956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91235.309640                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91235.309640                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  87085043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87085043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       860224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          860225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  78482803000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78482803000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       860224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       860224                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks      4817391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4817391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      4817391                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4817391                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5678988                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5679025                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93136.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101519.634055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101519.435715                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83136.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91519.639865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91519.559496                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data      2236831                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2236831                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst      3073500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 349446519000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     349449592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.606122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.606124                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3442157                       # number of demand (read+write) misses
system.l2.demand_misses::total                3442194                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2743500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 315024969000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 315027712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.606122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.606123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3442157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3442190                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5678988                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5679025                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93136.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101519.634055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101519.435715                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83136.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91519.639865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91519.559496                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data      2236831                       # number of overall hits
system.l2.overall_hits::total                 2236831                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst      3073500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 349446519000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    349449592500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.606122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.606124                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3442157                       # number of overall misses
system.l2.overall_misses::total               3442194                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2743500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 315024969000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 315027712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.606122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.606123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3442157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3442190                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        3409489                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2700                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26931                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2849                       # Occupied blocks per task id
system.l2.tags.avg_refs                      3.299414                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                185162273                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       1.106502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.013870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.016863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.236127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 32637.379227                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.996014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   3442257                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 185162273                       # Number of tag accesses
system.l2.tags.tagsinuse                 32638.752589                       # Cycle average of tags in use
system.l2.tags.total_refs                    11357431                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              5055705558000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             2557226                       # number of writebacks
system.l2.writebacks::total                   2557226                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      18806.24                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                49950.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   2557226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3442157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     31200.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1952.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1952.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                      1450.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1450.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.61                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        26.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         1134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        18719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              1134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              1134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        18719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1952536639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1952557627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1450567293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             1134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        18719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1952536639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3403124919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1450567293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1450567293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1184841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.058090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.600709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.651122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       222767     18.80%     18.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       328794     27.75%     46.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       198159     16.72%     63.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       146700     12.38%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107599      9.08%     84.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        77666      6.55%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48573      4.10%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25534      2.16%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        29049      2.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1184841                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              220300160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               220300160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               163660416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            163662464                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    220297920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          220300288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    163662464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       163662464                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           33                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3442157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49950.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    220298048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 18719.002800431950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1952537773.409892320633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1386000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 171936402000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      2557226                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   1127241.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    163660416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 1450549140.825690507889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 2882610084250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       158324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             8339537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2405183                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       158324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3442155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3442192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2557226                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2557226                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            215277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            215269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            215193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            215120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            215006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            214969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            215029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            215085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            215093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            215170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           215117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           215144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           215210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           215186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           215162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           215160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            159979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            159897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            159820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            159703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            159673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            159681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            159661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            159669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            159770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           159821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           159848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           159914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           159933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159938                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000011654250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       158324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.741290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.461912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.539474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       158323    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        158324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1093407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1190018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  798272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  360489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   3442190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3442190                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     3442190                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 77.32                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2661464                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                17210950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  112826447000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            171937788000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 107396725500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       158324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.711086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150780     95.24%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              599      0.38%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              898      0.57%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2864      1.81%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2971      1.88%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              145      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               55      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        158324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 164266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 169417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 171200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 172263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 178534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 171579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 169797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 174851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 171047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 168860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 186896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 204527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  2557226                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2557226                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    2557226                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.20                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 2153072                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          27194668650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               4229628900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23902886730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            759.909674                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     58426750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3767400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    218152750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   56360553500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  52421980000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            211794240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               2248085895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        84042240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             12287561580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8906133600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            85737966315                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          52640132750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             6673164480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          27199985040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               4230185820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23886099090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            759.939005                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     71309250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3767400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    227612000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   56374196000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52385995750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            217766880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               2248385700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        87670560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             12289660740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8906133600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            85741275630                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          52613607750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             6675388200                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10293771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10293771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    383962752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               383962752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         18002405000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18237043750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3442194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3442194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3442194                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3409385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6851579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             860260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2557226                       # Transaction distribution
system.membus.trans_dist::CleanEvict           852159                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2581934                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2581932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        860260                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.999260                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits          946403                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       946410                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         5952                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1070405                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1650756                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              18                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6153                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1538681                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       8526190                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3817331                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus.commit.committedOps      100000007                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    225155943                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.444137                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.684362                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    205677986     91.35%     91.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4873600      2.16%     93.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       803158      0.36%     93.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       873782      0.39%     94.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1347462      0.60%     94.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1689383      0.75%     95.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       698212      0.31%     95.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       666170      0.30%     96.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8526190      3.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    225155943                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           88711645                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          38645962                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              18929134                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10944289     10.94%     10.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     10.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     10.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     37952759     37.95%     48.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     22016387     22.02%     70.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     70.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       822525      0.82%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       344064      0.34%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            3      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     18585070     18.59%     90.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      9334904      9.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    100000007                       # Class of committed instruction
system.switch_cpus.commit.refs               28264041                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.256530                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.256530                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     209610739                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved       940825                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      104136183                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2577968                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7916026                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          34289                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts            16                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       5512378                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         29520666                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             29414096                       # DTB hits
system.switch_cpus.dtb.data_misses             106570                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         19879163                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             19797528                       # DTB read hits
system.switch_cpus.dtb.read_misses              81635                       # DTB read misses
system.switch_cpus.dtb.write_accesses         9641503                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             9616568                       # DTB write hits
system.switch_cpus.dtb.write_misses             24935                       # DTB write misses
system.switch_cpus.fetch.Branches             1650756                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7818688                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             217760586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           702                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              105597704                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          208                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1352                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           68590                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.007315                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      7854960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       946421                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.467965                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    225651401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.467968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.807697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        209854818     93.00%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           642952      0.28%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           730377      0.32%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1384451      0.61%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           362828      0.16%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1007292      0.45%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           216978      0.10%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            62635      0.03%     94.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11389070      5.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    225651401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         133323630                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         81088506                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         6166                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1617919                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    23                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.780035                       # Inst execution rate
system.switch_cpus.iew.exec_refs            102611299                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            9641503                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       141863127                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19904333                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          140                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9736267                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    103779978                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      92969796                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12096                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     176017288                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         553397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8845360                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          34289                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10015757                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5010606                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      4177887                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          705                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       975189                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       401354                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          705                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         111150909                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             102626545                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.730575                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          81204033                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.454798                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              102738602                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        113965368                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10308910                       # number of integer regfile writes
system.switch_cpus.ipc                       0.443158                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.443158                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          207      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      11565109      6.57%      6.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%      6.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%      6.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     38793188     22.04%     28.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     28.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     28.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     22206036     12.61%     41.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       842674      0.48%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1631543      0.93%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            3      0.00%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     91347882     51.89%     94.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      9642744      5.48%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      176029386                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       194235121                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    357128980                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     90699761                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     94905571                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            33255570                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.188921                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          139904      0.42%      0.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1596646      4.80%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      8498468     25.56%     30.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       3369899     10.13%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1713069      5.15%     46.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     46.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     17583653     52.87%     98.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       353931      1.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15049628                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    253898443                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     11926784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12654977                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          103779955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         176029386                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      3779888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        61682                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1973401                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    225651401                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.780094                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.733746                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    178498316     79.10%     79.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7067304      3.13%     82.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5571545      2.47%     84.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      5440448      2.41%     87.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17784195      7.88%     95.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3904364      1.73%     96.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3056540      1.35%     98.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      2129704      0.94%     99.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2198985      0.97%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    225651401                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.780089                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses         7818898                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits             7818688                       # ITB hits
system.switch_cpus.itb.fetch_misses               210                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      3385648                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       569882                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19904333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9736267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.numCycles                225653026                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF 112826523000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles       158536074                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      89126411                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       13679622                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4841474                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6870781                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          5263                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     175997871                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      103862689                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     92478246                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          10742907                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       33633052                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          34289                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      51496656                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3351771                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    134948029                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     41049842                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          33056874                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            320086757                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           208130203                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17036454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17036524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    671768256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              671770496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5168532080500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10496139500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             49500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8518479000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 163662464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9088514                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004350                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9088342    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    172      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9088514                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5678476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          172                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11357501                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            172                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         3409489                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            861205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7374617                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1713348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4817820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4817818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       861170                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
