\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+wwdg.c File Reference}
\label{stm32f4xx__wwdg_8c}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+wwdg.\+c@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+wwdg.\+c}}


This file provides firmware functions to manage the following functionalities of the Window watchdog (W\+W\+DG) peripheral\+:  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+wwdg.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+rcc.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ W\+W\+D\+G\+\_\+\+O\+F\+F\+S\+ET}~(\textbf{ W\+W\+D\+G\+\_\+\+B\+A\+SE} -\/ \textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE})
\item 
\#define \textbf{ C\+F\+R\+\_\+\+O\+F\+F\+S\+ET}~(\textbf{ W\+W\+D\+G\+\_\+\+O\+F\+F\+S\+ET} + 0x04)
\item 
\#define \textbf{ E\+W\+I\+\_\+\+Bit\+Number}~0x09
\item 
\#define \textbf{ C\+F\+R\+\_\+\+E\+W\+I\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+F\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ E\+W\+I\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ C\+F\+R\+\_\+\+W\+D\+G\+T\+B\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+E7\+F)
\item 
\#define \textbf{ C\+F\+R\+\_\+\+W\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F80)
\item 
\#define \textbf{ B\+I\+T\+\_\+\+M\+A\+SK}~((uint8\+\_\+t)0x7\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ W\+W\+D\+G\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the W\+W\+DG peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ W\+W\+D\+G\+\_\+\+Set\+Prescaler} (uint32\+\_\+t W\+W\+D\+G\+\_\+\+Prescaler)
\begin{DoxyCompactList}\small\item\em Sets the W\+W\+DG Prescaler. \end{DoxyCompactList}\item 
void \textbf{ W\+W\+D\+G\+\_\+\+Set\+Window\+Value} (uint8\+\_\+t Window\+Value)
\begin{DoxyCompactList}\small\item\em Sets the W\+W\+DG window value. \end{DoxyCompactList}\item 
void \textbf{ W\+W\+D\+G\+\_\+\+Enable\+IT} (void)
\begin{DoxyCompactList}\small\item\em Enables the W\+W\+DG Early Wakeup interrupt(\+E\+W\+I). \end{DoxyCompactList}\item 
void \textbf{ W\+W\+D\+G\+\_\+\+Set\+Counter} (uint8\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Sets the W\+W\+DG counter value. \end{DoxyCompactList}\item 
void \textbf{ W\+W\+D\+G\+\_\+\+Enable} (uint8\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Enables W\+W\+DG and load the counter value. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ W\+W\+D\+G\+\_\+\+Get\+Flag\+Status} (void)
\begin{DoxyCompactList}\small\item\em Checks whether the Early Wakeup interrupt flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ W\+W\+D\+G\+\_\+\+Clear\+Flag} (void)
\begin{DoxyCompactList}\small\item\em Clears Early Wakeup interrupt flag. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file provides firmware functions to manage the following functionalities of the Window watchdog (W\+W\+DG) peripheral\+: 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011
\begin{DoxyItemize}
\item Prescaler, Refresh window and Counter configuration
\item W\+W\+DG activation
\item Interrupts and flags management
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}*    
*          ===================================================================
*                                     WWDG features
*          ===================================================================
*                                        
*          Once enabled the WWDG generates a system reset on expiry of a programmed
*          time period, unless the program refreshes the counter (downcounter) 
*          before to reach 0x3F value (i.e. a reset is generated when the counter
*          value rolls over from 0x40 to 0x3F). 
*          An MCU reset is also generated if the counter value is refreshed
*          before the counter has reached the refresh window value. This 
*          implies that the counter must be refreshed in a limited window.
*            
*          Once enabled the WWDG cannot be disabled except by a system reset.                          
*          
*          WWDGRST flag in RCC_CSR register can be used to inform when a WWDG
*          reset occurs.
*            
*          The WWDG counter input clock is derived from the APB clock divided 
*          by a programmable prescaler.
*              
*          WWDG counter clock = PCLK1 / Prescaler
*          WWDG timeout = (WWDG counter clock) * (counter value)
*                      
*          Min-max timeout value @42 MHz(PCLK1): ~97.5 us / ~49.9 ms
*                            
*          ===================================================================
*                                 How to use this driver
*          =================================================================== 
*          1. Enable WWDG clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE) function
*            
*          2. Configure the WWDG prescaler using WWDG_SetPrescaler() function
*                           
*          3. Configure the WWDG refresh window using WWDG_SetWindowValue() function
*            
*          4. Set the WWDG counter value and start it using WWDG_Enable() function.
*             When the WWDG is enabled the counter value should be configured to 
*             a value greater than 0x40 to prevent generating an immediate reset.     
*            
*          5. Optionally you can enable the Early wakeup interrupt which is 
*             generated when the counter reach 0x40.
*             Once enabled this interrupt cannot be disabled except by a system reset.
*                 
*          6. Then the application program must refresh the WWDG counter at regular
*             intervals during normal operation to prevent an MCU reset, using
*             WWDG_SetCounter() function. This operation must occur only when
*             the counter value is lower than the refresh window value, 
*             programmed using WWDG_SetWindowValue().         
*
*  \end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+wwdg.\+c}.

