#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 20:33:42 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2001: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf(line number: 35)] Object 'spi_miso' is dangling, which has no connection. it will be ignored.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'halted_ind' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'succ' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf successfully.

Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_85 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 17.00 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Global placement takes 15.19 sec.
Wirelength after global placement is 92126.
Placed fixed group with base inst DIO_obuf/opit_1 on IOL_151_130.
Placed fixed group with base inst RCLK_obuf/opit_1 on IOL_151_129.
Placed fixed group with base inst SCLK_obuf/opit_1 on IOL_151_166.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio[0]_iobuf/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio[1]_iobuf/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio[2]_iobuf/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio[3]_iobuf/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio[4]_iobuf/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_18.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_41.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_42.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_151_21.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_151_22.
Placed fixed group with base inst hum_flag_led_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_85.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_89.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst led_out_io_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst light_sense_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst over_obuf/opit_1 on IOL_7_253.
Placed fixed group with base inst pwm_out_1_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst pwm_out_2_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst pwm_out_3_obuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi_clk/opit_1 on IOL_7_353.
Placed fixed group with base inst spi_mosi/opit_1 on IOL_7_290.
Placed fixed group with base inst spi_ss/opit_1 on IOL_7_350.
Placed fixed group with base inst top_dht22_inst.DHT22_drive_inst.dht22_tri/opit_1 on IOL_151_138.
Placed fixed group with base inst tx_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst tx_uart_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 95044.
Macro cell placement takes 0.19 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Wirelength after post global placement is 93256.
Post global placement takes 14.83 sec.
Wirelength after legalization is 96330.
Legalization takes 1.05 sec.
Worst slack before Replication Place is 497244.
Wirelength after replication placement is 96330.
Legalized cost 497244.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 96403.
Timing-driven detailed placement takes 4.97 sec.
Placement done.
Total placement takes 54.13 sec.
Finished placement. (CPU time elapsed 0h:00m:55s)

Routing started.
Building routing graph takes 1.42 sec.
Worst slack is 497429.
Processing design graph takes 0.67 sec.
Total memory for routing:
	52.424610 M.
Total nets for routing : 8666.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.03 sec.
Unrouted nets 295 at the end of iteration 0.
Unrouted nets 241 at the end of iteration 1.
Unrouted nets 203 at the end of iteration 2.
Unrouted nets 179 at the end of iteration 3.
Unrouted nets 167 at the end of iteration 4.
Unrouted nets 155 at the end of iteration 5.
Unrouted nets 146 at the end of iteration 6.
Unrouted nets 136 at the end of iteration 7.
Unrouted nets 130 at the end of iteration 8.
Unrouted nets 122 at the end of iteration 9.
Unrouted nets 92 at the end of iteration 10.
Unrouted nets 90 at the end of iteration 11.
Unrouted nets 88 at the end of iteration 12.
Unrouted nets 83 at the end of iteration 13.
Unrouted nets 65 at the end of iteration 14.
Unrouted nets 59 at the end of iteration 15.
Unrouted nets 56 at the end of iteration 16.
Unrouted nets 58 at the end of iteration 17.
Unrouted nets 47 at the end of iteration 18.
Unrouted nets 56 at the end of iteration 19.
Unrouted nets 43 at the end of iteration 20.
Unrouted nets 39 at the end of iteration 21.
Unrouted nets 28 at the end of iteration 22.
Unrouted nets 21 at the end of iteration 23.
Unrouted nets 14 at the end of iteration 24.
Unrouted nets 12 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 5 at the end of iteration 27.
Unrouted nets 5 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 0 at the end of iteration 31.
Global Routing step 3 processed 368 nets, it takes 41.11 sec.
Global routing takes 41.19 sec.
Total 12918 subnets.
    forward max bucket size 23164 , backward 535.
        Unrouted nets 10179 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.328125 sec.
    forward max bucket size 24243 , backward 602.
        Unrouted nets 8152 at the end of iteration 1.
    route iteration 1, CPU time elapsed 5.015625 sec.
    forward max bucket size 25167 , backward 1392.
        Unrouted nets 6615 at the end of iteration 2.
    route iteration 2, CPU time elapsed 5.171875 sec.
    forward max bucket size 3880 , backward 1456.
        Unrouted nets 5451 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.656250 sec.
    forward max bucket size 26491 , backward 1414.
        Unrouted nets 4639 at the end of iteration 4.
    route iteration 4, CPU time elapsed 5.515625 sec.
    forward max bucket size 3788 , backward 1309.
        Unrouted nets 4007 at the end of iteration 5.
    route iteration 5, CPU time elapsed 4.250000 sec.
    forward max bucket size 29753 , backward 1102.
        Unrouted nets 4475 at the end of iteration 6.
    route iteration 6, CPU time elapsed 5.000000 sec.
    forward max bucket size 2902 , backward 850.
        Unrouted nets 4401 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.140625 sec.
    forward max bucket size 3800 , backward 680.
        Unrouted nets 4064 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.875000 sec.
    forward max bucket size 3717 , backward 1606.
        Unrouted nets 3525 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.437500 sec.
    forward max bucket size 1444 , backward 1042.
        Unrouted nets 3042 at the end of iteration 10.
    route iteration 10, CPU time elapsed 2.000000 sec.
    forward max bucket size 1257 , backward 1073.
        Unrouted nets 2572 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.765625 sec.
    forward max bucket size 31561 , backward 935.
        Unrouted nets 2166 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.875000 sec.
    forward max bucket size 727 , backward 1219.
        Unrouted nets 1878 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.281250 sec.
    forward max bucket size 666 , backward 1685.
        Unrouted nets 1551 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.046875 sec.
    forward max bucket size 703 , backward 1005.
        Unrouted nets 1279 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.937500 sec.
    forward max bucket size 1315 , backward 667.
        Unrouted nets 1062 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.843750 sec.
    forward max bucket size 1280 , backward 631.
        Unrouted nets 913 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.656250 sec.
    forward max bucket size 33252 , backward 528.
        Unrouted nets 756 at the end of iteration 18.
    route iteration 18, CPU time elapsed 1.859375 sec.
    forward max bucket size 3629 , backward 542.
        Unrouted nets 641 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.500000 sec.
    forward max bucket size 951 , backward 563.
        Unrouted nets 565 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.453125 sec.
    forward max bucket size 446 , backward 592.
        Unrouted nets 455 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.343750 sec.
    forward max bucket size 509 , backward 637.
        Unrouted nets 384 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.359375 sec.
    forward max bucket size 595 , backward 411.
        Unrouted nets 306 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.312500 sec.
    forward max bucket size 443 , backward 391.
        Unrouted nets 296 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.296875 sec.
    forward max bucket size 764 , backward 670.
        Unrouted nets 269 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.265625 sec.
    forward max bucket size 689 , backward 614.
        Unrouted nets 247 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.234375 sec.
    forward max bucket size 1188 , backward 460.
        Unrouted nets 268 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.250000 sec.
    forward max bucket size 651 , backward 610.
        Unrouted nets 269 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.218750 sec.
    forward max bucket size 296 , backward 359.
        Unrouted nets 207 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.203125 sec.
    forward max bucket size 232 , backward 215.
        Unrouted nets 166 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.171875 sec.
    forward max bucket size 447 , backward 308.
        Unrouted nets 166 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.187500 sec.
    forward max bucket size 305 , backward 459.
        Unrouted nets 115 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.156250 sec.
    forward max bucket size 857 , backward 161.
        Unrouted nets 95 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.156250 sec.
    forward max bucket size 357 , backward 151.
        Unrouted nets 81 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.125000 sec.
    forward max bucket size 239 , backward 568.
        Unrouted nets 67 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.125000 sec.
    forward max bucket size 407 , backward 308.
        Unrouted nets 61 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.125000 sec.
    forward max bucket size 333 , backward 390.
        Unrouted nets 43 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.093750 sec.
    forward max bucket size 297 , backward 304.
        Unrouted nets 21 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.078125 sec.
    forward max bucket size 278 , backward 423.
        Unrouted nets 21 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.078125 sec.
    forward max bucket size 301 , backward 454.
        Unrouted nets 13 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.078125 sec.
    forward max bucket size 527 , backward 318.
        Unrouted nets 13 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.062500 sec.
    forward max bucket size 200 , backward 178.
        Unrouted nets 7 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.078125 sec.
    forward max bucket size 231 , backward 367.
        Unrouted nets 14 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.078125 sec.
    forward max bucket size 90 , backward 70.
        Unrouted nets 15 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.062500 sec.
    forward max bucket size 80 , backward 32.
        Unrouted nets 16 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.062500 sec.
    forward max bucket size 103 , backward 27.
        Unrouted nets 8 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 22.
        Unrouted nets 6 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.062500 sec.
    forward max bucket size 25 , backward 26.
        Unrouted nets 2 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.062500 sec.
    forward max bucket size 28 , backward 19.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.062500 sec.
    forward max bucket size 29 , backward 33.
        Unrouted nets 2 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.062500 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.046875 sec.
    forward max bucket size 17 , backward 20.
        Unrouted nets 0 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.062500 sec.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/us_cnt_clr/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 62.66 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_90_156.
I: Route-6001: Insert route through in CLMA_70_249.
I: Route-6001: Insert route through in CLMA_70_188.
I: Route-6001: Insert route through in CLMA_78_140.
I: Route-6001: Insert route through in CLMA_42_189.
I: Route-6001: Insert route through in CLMA_50_181.
I: Route-6001: Insert route through in CLMA_82_152.
I: Route-6001: Insert route through in CLMA_58_84.
I: Route-6001: Insert route through in CLMA_50_88.
I: Route-6001: Insert route through in CLMA_50_69.
I: Route-6001: Insert route through in CLMA_42_192.
I: Route-6001: Insert route through in CLMA_90_109.
I: Route-6001: Insert route through in CLMA_70_148.
I: Route-6001: Insert route through in CLMA_58_37.
I: Route-6001: Insert route through in CLMA_70_196.
I: Route-6001: Insert route through in CLMA_82_161.
I: Route-6001: Insert route through in CLMA_82_108.
I: Route-6001: Insert route through in CLMA_42_292.
I: Route-6001: Insert route through in CLMA_50_136.
I: Route-6001: Insert route through in CLMA_78_84.
I: Route-6001: Insert route through in CLMA_50_45.
I: Route-6001: Insert route through in CLMA_70_109.
I: Route-6001: Insert route through in CLMA_86_204.
I: Route-6001: Insert route through in CLMA_98_161.
I: Route-6001: Insert route through in CLMA_90_172.
I: Route-6001: Insert route through in CLMA_42_172.
I: Route-6001: Insert route through in CLMA_70_200.
I: Route-6001: Insert route through in CLMA_50_204.
I: Route-6001: Insert route through in CLMA_90_109.
I: Route-6001: Insert route through in CLMA_90_160.
I: Route-6001: Insert route through in CLMA_70_25.
I: Route-6001: Insert route through in CLMA_42_112.
I: Route-6001: Insert route through in CLMA_106_188.
I: Route-6001: Insert route through in CLMA_94_8.
I: Route-6001: Insert route through in CLMA_22_300.
I: Route-6001: Insert route through in CLMA_42_241.
I: Route-6001: Insert route through in CLMA_138_220.
I: Route-6001: Insert route through in CLMA_42_192.
I: Route-6001: Insert route through in CLMA_82_140.
I: Route-6001: Insert route through in CLMA_70_125.
I: Route-6001: Insert route through in CLMA_86_144.
I: Route-6001: Insert route through in CLMA_70_109.
I: Route-6001: Insert route through in CLMA_90_269.
I: Route-6001: Insert route through in CLMA_50_37.
I: Route-6001: Insert route through in CLMA_82_264.
I: Route-6001: Insert route through in CLMA_90_312.
I: Route-6001: Insert route through in CLMA_30_301.
I: Route-6001: Insert route through in CLMA_54_192.
I: Route-6001: Insert route through in CLMA_70_257.
I: Route-6001: Insert route through in CLMA_98_197.
I: Route-6001: Insert route through in USCM_74_132.
I: Route-6001: Insert route through in RCKB_151_187.
I: Route-6001: Insert route through in RCKB_151_184.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_151_186.
    Annotate routing result again.
Finish routing takes 2.05 sec.
The timing paths of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred have hold violation, the worst slack : -23.
All timing paths hold violation have been fixed.
Hold fix iterated 2 times
The hold violation of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred has been fixed successfully, the finally worst slack: 99(slow), 146(fast).
Hold violation fix takes 17.91 sec.
Used srb routing arc is 160891.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 127.11 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2237     | 3274          | 68                  
|   FF                     | 2224     | 19644         | 11                  
|   LUT                    | 6091     | 13096         | 47                  
|   LUT-FF pairs           | 1536     | 13096         | 12                  
| Use of CLMS              | 1081     | 1110          | 97                  
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 1728     | 4440          | 39                  
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 1728     | 4440          | 39                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 36       | 240           | 15                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 16       | 114           | 14                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 36       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 5        | 24            | 21                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:02s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 190.000 sec
Action pnr: CPU time elapsed is 186.453 sec
Current time: Sun Oct 31 20:36:50 2021
Action pnr: Peak memory pool usage is 759,996,416 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:03s)
