#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 23 12:13:48 2023
# Process ID: 20296
# Current directory: E:/Verilog Course/Lab session/MVM_UART/MVM_UART.runs/impl_1
# Command line: vivado.exe -log fpga_module.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_module.tcl -notrace
# Log file: E:/Verilog Course/Lab session/MVM_UART/MVM_UART.runs/impl_1/fpga_module.vdi
# Journal file: E:/Verilog Course/Lab session/MVM_UART/MVM_UART.runs/impl_1\vivado.jou
# Running On: DESKTOP-QI4C2LA, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 8426 MB
#-----------------------------------------------------------
source fpga_module.tcl -notrace
