# four-bit-counter-verilog
RTL design for a 4-bit Synchronous Up Counter, down counter and 4 bit updown counter using mode select.
