// Seed: 2780846874
module module_0;
  wire id_2;
endmodule
macromodule module_1 (
    input  wor   id_0,
    id_6,
    input  wand  id_1,
    input  logic id_2,
    input  uwire id_3,
    output logic id_4
);
  initial id_4 <= id_2;
  module_0 modCall_1 ();
  wire id_7;
  buf primCall (id_4, id_6);
  wire id_8;
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3
);
  uwire id_5;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_2 = (id_5 <= id_1 > id_5 == -1'h0) - 1;
  end
endmodule
