Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 29 20:24:25 2022
| Host         : LAPTOP-M3DNELKA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_U_timing_summary_routed.rpt -pb fpga_top_U_timing_summary_routed.pb -rpx fpga_top_U_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_U
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            3           
TIMING-18  Warning   Missing input or output delay                           4           
TIMING-20  Warning   Non-clocked latch                                       1           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
LATCH-1    Advisory  Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.806        0.000                      0                16778        0.022        0.000                      0                16778        3.000        0.000                       0                  8205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0         0.806        0.000                      0                15821        0.022        0.000                      0                15821        4.020        0.000                       0                  8201  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        2.537        0.000                      0                  957        0.621        0.000                      0                  957  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1111]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.954ns  (logic 0.721ns (18.233%)  route 3.233ns (81.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.626     8.050    inputs/count116_out
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1111]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.523     8.572    inputs/clk_sys
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1111]/C
                         clock pessimism              0.564     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205     8.856    inputs/Mic_shift_reg_input_reg[1111]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1112]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.954ns  (logic 0.721ns (18.233%)  route 3.233ns (81.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.626     8.050    inputs/count116_out
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1112]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.523     8.572    inputs/clk_sys
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1112]/C
                         clock pessimism              0.564     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205     8.856    inputs/Mic_shift_reg_input_reg[1112]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1113]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.954ns  (logic 0.721ns (18.233%)  route 3.233ns (81.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.626     8.050    inputs/count116_out
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1113]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.523     8.572    inputs/clk_sys
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1113]/C
                         clock pessimism              0.564     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205     8.856    inputs/Mic_shift_reg_input_reg[1113]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1114]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.954ns  (logic 0.721ns (18.233%)  route 3.233ns (81.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.626     8.050    inputs/count116_out
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1114]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.523     8.572    inputs/clk_sys
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1114]/C
                         clock pessimism              0.564     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205     8.856    inputs/Mic_shift_reg_input_reg[1114]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1115]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.954ns  (logic 0.721ns (18.233%)  route 3.233ns (81.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.626     8.050    inputs/count116_out
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.523     8.572    inputs/clk_sys
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1115]/C
                         clock pessimism              0.564     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205     8.856    inputs/Mic_shift_reg_input_reg[1115]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1116]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.954ns  (logic 0.721ns (18.233%)  route 3.233ns (81.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.626     8.050    inputs/count116_out
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1116]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.523     8.572    inputs/clk_sys
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1116]/C
                         clock pessimism              0.564     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205     8.856    inputs/Mic_shift_reg_input_reg[1116]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1117]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.954ns  (logic 0.721ns (18.233%)  route 3.233ns (81.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.626     8.050    inputs/count116_out
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1117]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.523     8.572    inputs/clk_sys
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1117]/C
                         clock pessimism              0.564     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205     8.856    inputs/Mic_shift_reg_input_reg[1117]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1118]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.954ns  (logic 0.721ns (18.233%)  route 3.233ns (81.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.626     8.050    inputs/count116_out
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1118]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.523     8.572    inputs/clk_sys
    SLICE_X0Y2           FDCE                                         r  inputs/Mic_shift_reg_input_reg[1118]/C
                         clock pessimism              0.564     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X0Y2           FDCE (Setup_fdce_C_CE)      -0.205     8.856    inputs/Mic_shift_reg_input_reg[1118]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[133]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.905ns  (logic 0.721ns (18.462%)  route 3.184ns (81.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.577     8.001    inputs/count116_out
    SLICE_X0Y17          FDCE                                         r  inputs/Mic_shift_reg_input_reg[133]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.514     8.563    inputs/clk_sys
    SLICE_X0Y17          FDCE                                         r  inputs/Mic_shift_reg_input_reg[133]/C
                         clock pessimism              0.564     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205     8.847    inputs/Mic_shift_reg_input_reg[133]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[134]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.905ns  (logic 0.721ns (18.462%)  route 3.184ns (81.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 4.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.422     4.517 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.608     5.125    inputs/read_en_reg_n_0
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.299     5.424 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.577     8.001    inputs/count116_out
    SLICE_X0Y17          FDCE                                         r  inputs/Mic_shift_reg_input_reg[134]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.514     8.563    inputs/clk_sys
    SLICE_X0Y17          FDCE                                         r  inputs/Mic_shift_reg_input_reg[134]/C
                         clock pessimism              0.564     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205     8.847    inputs/Mic_shift_reg_input_reg[134]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1254]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1253]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.694%)  route 0.214ns (60.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X37Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/Mic_shift_reg_input_reg[1254]/Q
                         net (fo=1, routed)           0.214    -0.226    inputs/p_1_in[7398]
    SLICE_X35Y2          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X35Y2          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1253]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.070    -0.248    inputs/Mic_shift_reg_input_reg[1253]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[607]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4703]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.566%)  route 0.127ns (47.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.585    -0.562    inputs/clk_sys
    SLICE_X5Y22          FDCE                                         r  inputs/Mic_shift_reg_input_reg[607]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  inputs/Mic_shift_reg_input_reg[607]/Q
                         net (fo=2, routed)           0.127    -0.294    inputs/p_1_in[6751]
    SLICE_X2Y21          SRL16E                                       r  inputs/shift_reg_buffer_reg[4703]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.856    -0.799    inputs/clk_sys
    SLICE_X2Y21          SRL16E                                       r  inputs/shift_reg_buffer_reg[4703]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.274    -0.525    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.342    inputs/shift_reg_buffer_reg[4703]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 FFT_RAM1_UART/DATA_IN_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.106%)  route 0.255ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.565    -0.582    FFT_RAM1_UART/clk_sys
    SLICE_X56Y16         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.418 r  FFT_RAM1_UART/DATA_IN_reg[83]/Q
                         net (fo=1, routed)           0.255    -0.163    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[47]
    RAMB36_X1Y3          RAMB36E1                                     r  FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.873    -0.782    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.508    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.296    -0.212    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FFT_RAM1_UART/DATA_IN_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.008%)  route 0.256ns (60.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.563    -0.584    FFT_RAM1_UART/clk_sys
    SLICE_X54Y16         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.420 r  FFT_RAM1_UART/DATA_IN_reg[52]/Q
                         net (fo=1, routed)           0.256    -0.164    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[16]
    RAMB36_X1Y3          RAMB36E1                                     r  FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.871    -0.784    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.510    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296    -0.214    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 FFT_RAM1_UART/DATA_IN_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.991%)  route 0.257ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.566    -0.581    FFT_RAM1_UART/clk_sys
    SLICE_X56Y15         FDCE                                         r  FFT_RAM1_UART/DATA_IN_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.417 r  FFT_RAM1_UART/DATA_IN_reg[70]/Q
                         net (fo=1, routed)           0.257    -0.161    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[34]
    RAMB36_X1Y3          RAMB36E1                                     r  FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.873    -0.782    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.508    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    -0.212    FFT_RAM1_UART/FFT_RAMs/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[571]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4667]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.770%)  route 0.126ns (47.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.559    -0.588    inputs/clk_sys
    SLICE_X9Y29          FDCE                                         r  inputs/Mic_shift_reg_input_reg[571]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  inputs/Mic_shift_reg_input_reg[571]/Q
                         net (fo=2, routed)           0.126    -0.321    inputs/p_1_in[6715]
    SLICE_X10Y28         SRL16E                                       r  inputs/shift_reg_buffer_reg[4667]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.826    -0.829    inputs/clk_sys
    SLICE_X10Y28         SRL16E                                       r  inputs/shift_reg_buffer_reg[4667]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.274    -0.555    
    SLICE_X10Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.372    inputs/shift_reg_buffer_reg[4667]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[618]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4714]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.770%)  route 0.131ns (48.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.582    -0.565    inputs/clk_sys
    SLICE_X4Y25          FDCE                                         r  inputs/Mic_shift_reg_input_reg[618]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  inputs/Mic_shift_reg_input_reg[618]/Q
                         net (fo=2, routed)           0.131    -0.293    inputs/p_1_in[6762]
    SLICE_X2Y25          SRL16E                                       r  inputs/shift_reg_buffer_reg[4714]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.852    -0.803    inputs/clk_sys
    SLICE_X2Y25          SRL16E                                       r  inputs/shift_reg_buffer_reg[4714]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.274    -0.529    
    SLICE_X2Y25          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.346    inputs/shift_reg_buffer_reg[4714]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[956]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[5052]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.877%)  route 0.131ns (48.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X40Y48         FDCE                                         r  inputs/Mic_shift_reg_input_reg[956]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/Mic_shift_reg_input_reg[956]/Q
                         net (fo=2, routed)           0.131    -0.309    inputs/p_1_in[7100]
    SLICE_X38Y48         SRL16E                                       r  inputs/shift_reg_buffer_reg[5052]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X38Y48         SRL16E                                       r  inputs/shift_reg_buffer_reg[5052]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.274    -0.546    
    SLICE_X38Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.363    inputs/shift_reg_buffer_reg[5052]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[825]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4921]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.761%)  route 0.112ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.560    -0.587    inputs/clk_sys
    SLICE_X32Y51         FDCE                                         r  inputs/Mic_shift_reg_input_reg[825]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  inputs/Mic_shift_reg_input_reg[825]/Q
                         net (fo=2, routed)           0.112    -0.334    inputs/p_1_in[6969]
    SLICE_X30Y51         SRL16E                                       r  inputs/shift_reg_buffer_reg[4921]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.826    inputs/clk_sys
    SLICE_X30Y51         SRL16E                                       r  inputs/shift_reg_buffer_reg[4921]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.255    -0.571    
    SLICE_X30Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.388    inputs/shift_reg_buffer_reg[4921]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[168]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[4264]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.588    -0.559    inputs/clk_sys
    SLICE_X1Y20          FDCE                                         r  inputs/Mic_shift_reg_input_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  inputs/Mic_shift_reg_input_reg[168]/Q
                         net (fo=2, routed)           0.111    -0.307    inputs/p_1_in[6312]
    SLICE_X2Y19          SRL16E                                       r  inputs/shift_reg_buffer_reg[4264]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.858    -0.797    inputs/clk_sys
    SLICE_X2Y19          SRL16E                                       r  inputs/shift_reg_buffer_reg[4264]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.253    -0.544    
    SLICE_X2Y19          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.361    inputs/shift_reg_buffer_reg[4264]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y0       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y8       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y1       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y0       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y8      inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y8      inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y8      inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y8      inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y9      inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y9      inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y9      inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y9      inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y11     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y11     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y8      inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y8      inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y8      inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y8      inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y9      inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y9      inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y9      inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y9      inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y11     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y11     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.580ns (8.261%)  route 6.441ns (91.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.329     6.112    DFTBD_RAMs/count20
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[12]/C
                         clock pessimism              0.564     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.649    DFTBD_RAMs/DFTBD13_reg[12]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.580ns (8.261%)  route 6.441ns (91.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.329     6.112    DFTBD_RAMs/count20
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
                         clock pessimism              0.564     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.649    DFTBD_RAMs/DFTBD13_reg[13]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.580ns (8.261%)  route 6.441ns (91.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.329     6.112    DFTBD_RAMs/count20
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[14]/C
                         clock pessimism              0.564     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.649    DFTBD_RAMs/DFTBD13_reg[14]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.580ns (8.261%)  route 6.441ns (91.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.329     6.112    DFTBD_RAMs/count20
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[15]/C
                         clock pessimism              0.564     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.649    DFTBD_RAMs/DFTBD13_reg[15]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.580ns (8.427%)  route 6.303ns (91.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.191     5.974    DFTBD_RAMs/count20
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[10]/C
                         clock pessimism              0.564     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.650    DFTBD_RAMs/DFTBD13_reg[10]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.580ns (8.427%)  route 6.303ns (91.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.191     5.974    DFTBD_RAMs/count20
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[11]/C
                         clock pessimism              0.564     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.650    DFTBD_RAMs/DFTBD13_reg[11]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.580ns (8.427%)  route 6.303ns (91.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.191     5.974    DFTBD_RAMs/count20
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[8]/C
                         clock pessimism              0.564     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.650    DFTBD_RAMs/DFTBD13_reg[8]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.580ns (8.427%)  route 6.303ns (91.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.191     5.974    DFTBD_RAMs/count20
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[9]/C
                         clock pessimism              0.564     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.650    DFTBD_RAMs/DFTBD13_reg[9]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.580ns (8.451%)  route 6.283ns (91.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.172     5.955    DFTBD_RAMs/count20
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.652    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.580ns (8.451%)  route 6.283ns (91.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.558    -0.909    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           1.112     0.659    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.124     0.783 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=623, routed)         5.172     5.955    DFTBD_RAMs/count20
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.564     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.652    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  2.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/start_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.477%)  route 0.606ns (76.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.559    -0.588    Series_recombination_loop/clk_sys
    SLICE_X36Y32         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=4, routed)           0.289    -0.158    Series_recombination_loop/FFT_RESETs
    SLICE_X32Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.113 f  Series_recombination_loop/start_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.317     0.204    inputs/start_count_reg[0]_P_0
    SLICE_X15Y32         FDPE                                         f  inputs/start_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X15Y32         FDPE                                         r  inputs/start_count_reg[0]_P/C
                         clock pessimism              0.503    -0.322    
    SLICE_X15Y32         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.417    inputs/start_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[32]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.185ns (19.966%)  route 0.742ns (80.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.220     0.332    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y13         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[32]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.129    -0.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[32]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[33]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.185ns (19.966%)  route 0.742ns (80.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.220     0.332    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y13         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[33]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.129    -0.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[33]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[34]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.185ns (19.966%)  route 0.742ns (80.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.220     0.332    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y13         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[34]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.129    -0.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[34]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[35]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.185ns (19.966%)  route 0.742ns (80.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.220     0.332    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y13         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[35]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.129    -0.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[35]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[36]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.185ns (19.861%)  route 0.746ns (80.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.225     0.337    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y14         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[36]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.129    -0.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[36]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[37]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.185ns (19.861%)  route 0.746ns (80.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.225     0.337    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y14         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[37]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.129    -0.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[37]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[38]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.185ns (19.861%)  route 0.746ns (80.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.225     0.337    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y14         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[38]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.129    -0.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[38]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[39]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.185ns (19.861%)  route 0.746ns (80.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.225     0.337    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y14         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[39]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.129    -0.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[39]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.185ns (18.784%)  route 0.800ns (81.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.553    -0.594    Series_recombination_loop/clk_sys
    SLICE_X44Y24         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.522     0.068    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.044     0.112 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.278     0.391    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X34Y15         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.827    -0.828    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X34Y15         FDCE (Remov_fdce_C_CLR)     -0.129    -0.454    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.845    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.385ns  (logic 1.638ns (8.907%)  route 16.748ns (91.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)        9.307    18.385    inputs/PPsig22
    SLICE_X13Y31         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        7.842ns  (logic 0.326ns (4.158%)  route 7.516ns (95.842%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=225, routed)         3.389     3.670    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.045     3.715 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)        4.126     7.842    inputs/PPsig22
    SLICE_X13Y31         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/mic_clock_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 3.990ns (60.414%)  route 2.615ns (39.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.562     4.095    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/mic_clock_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.459     4.554 r  inputs/mic_clock_reg/Q
                         net (fo=4, routed)           2.615     7.169    MIC_clock_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.531    10.701 r  MIC_clock_OBUF_inst/O
                         net (fo=0)                   0.000    10.701    MIC_clock
    P18                                                               r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.537ns  (logic 3.977ns (46.589%)  route 4.560ns (53.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.559    -0.908    FFT_RAM1_UART/UART_TX_1/clk_sys
    SLICE_X35Y15         FDSE                                         r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDSE (Prop_fdse_C_Q)         0.456    -0.452 r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/Q
                         net (fo=1, routed)           4.560     4.108    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     7.630 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.630    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.363ns (47.106%)  route 1.531ns (52.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.560    -0.587    FFT_RAM1_UART/UART_TX_1/clk_sys
    SLICE_X35Y15         FDSE                                         r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/Q
                         net (fo=1, routed)           1.531     1.085    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.307 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.307    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/mic_clock_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.378ns (62.085%)  route 0.842ns (37.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.561     4.414    inputs/clk_sys
    SLICE_X32Y36         FDCE                                         r  inputs/mic_clock_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.146     4.560 r  inputs/mic_clock_reg/Q
                         net (fo=4, routed)           0.842     5.402    MIC_clock_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.232     6.634 r  MIC_clock_OBUF_inst/O
                         net (fo=0)                   0.000     6.634    MIC_clock
    P18                                                               r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay          6559 Endpoints
Min Delay          6559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[195]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.824ns  (logic 1.638ns (6.105%)  route 25.186ns (93.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.746    26.824    inputs/PPsig22
    SLICE_X12Y20         FDCE                                         f  inputs/Mic_shift_reg_input_reg[195]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X12Y20         FDCE                                         r  inputs/Mic_shift_reg_input_reg[195]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[207]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.824ns  (logic 1.638ns (6.105%)  route 25.186ns (93.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.746    26.824    inputs/PPsig22
    SLICE_X12Y20         FDCE                                         f  inputs/Mic_shift_reg_input_reg[207]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X12Y20         FDCE                                         r  inputs/Mic_shift_reg_input_reg[207]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[215]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.824ns  (logic 1.638ns (6.105%)  route 25.186ns (93.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.746    26.824    inputs/PPsig22
    SLICE_X12Y20         FDCE                                         f  inputs/Mic_shift_reg_input_reg[215]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X12Y20         FDCE                                         r  inputs/Mic_shift_reg_input_reg[215]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[216]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.824ns  (logic 1.638ns (6.105%)  route 25.186ns (93.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.746    26.824    inputs/PPsig22
    SLICE_X12Y20         FDCE                                         f  inputs/Mic_shift_reg_input_reg[216]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X12Y20         FDCE                                         r  inputs/Mic_shift_reg_input_reg[216]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[250]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.824ns  (logic 1.638ns (6.105%)  route 25.186ns (93.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.746    26.824    inputs/PPsig22
    SLICE_X13Y20         FDCE                                         f  inputs/shift_reg_buffer_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X13Y20         FDCE                                         r  inputs/shift_reg_buffer_reg[250]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[251]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.824ns  (logic 1.638ns (6.105%)  route 25.186ns (93.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.746    26.824    inputs/PPsig22
    SLICE_X13Y20         FDCE                                         f  inputs/shift_reg_buffer_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X13Y20         FDCE                                         r  inputs/shift_reg_buffer_reg[251]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[252]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.824ns  (logic 1.638ns (6.105%)  route 25.186ns (93.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.746    26.824    inputs/PPsig22
    SLICE_X13Y20         FDCE                                         f  inputs/shift_reg_buffer_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X13Y20         FDCE                                         r  inputs/shift_reg_buffer_reg[252]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[253]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.824ns  (logic 1.638ns (6.105%)  route 25.186ns (93.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.746    26.824    inputs/PPsig22
    SLICE_X13Y20         FDCE                                         f  inputs/shift_reg_buffer_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.442    -1.509    inputs/clk_sys
    SLICE_X13Y20         FDCE                                         r  inputs/shift_reg_buffer_reg[253]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[68]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.786ns  (logic 1.638ns (6.113%)  route 25.148ns (93.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.708    26.786    inputs/PPsig22
    SLICE_X3Y5           FDCE                                         f  inputs/shift_reg_buffer_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.522    -1.429    inputs/clk_sys
    SLICE_X3Y5           FDCE                                         r  inputs/shift_reg_buffer_reg[68]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/shift_reg_buffer_reg[69]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.786ns  (logic 1.638ns (6.113%)  route 25.148ns (93.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=225, routed)         7.440     8.954    inputs/rst_IBUF
    SLICE_X41Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.078 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4338, routed)       17.708    26.786    inputs/PPsig22
    SLICE_X3Y5           FDCE                                         f  inputs/shift_reg_buffer_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        1.522    -1.429    inputs/clk_sys
    SLICE_X3Y5           FDCE                                         r  inputs/shift_reg_buffer_reg[69]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.203ns (44.011%)  route 0.258ns (55.989%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.258     0.416    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I3_O)        0.045     0.461 r  inputs/start_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.461    inputs/start_count[1]_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  inputs/start_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X13Y32         FDCE                                         r  inputs/start_count_reg[1]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.203ns (44.011%)  route 0.258ns (55.989%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.258     0.416    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I3_O)        0.045     0.461 r  inputs/start_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.461    inputs/start_count[2]_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  inputs/start_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X13Y32         FDCE                                         r  inputs/start_count_reg[2]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.203ns (41.572%)  route 0.285ns (58.428%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.285     0.443    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.488 r  inputs/start_count[0]_P_i_2/O
                         net (fo=1, routed)           0.000     0.488    inputs/plusOp_0[0]
    SLICE_X15Y32         FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X15Y32         FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.203ns (35.224%)  route 0.373ns (64.776%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.373     0.531    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I3_O)        0.045     0.576 r  inputs/start_count[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.576    inputs/start_count[0]_C_i_1_n_0
    SLICE_X14Y32         FDCE                                         r  inputs/start_count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X14Y32         FDCE                                         r  inputs/start_count_reg[0]_C/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.203ns (28.545%)  route 0.508ns (71.455%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.371     0.529    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.574 r  inputs/hold[1]_i_1__0/O
                         net (fo=36, routed)          0.137     0.711    inputs/hold[1]_i_1__0_n_0
    SLICE_X12Y32         FDCE                                         r  inputs/count2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X12Y32         FDCE                                         r  inputs/count2_reg[10]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.203ns (28.545%)  route 0.508ns (71.455%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.371     0.529    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.574 r  inputs/hold[1]_i_1__0/O
                         net (fo=36, routed)          0.137     0.711    inputs/hold[1]_i_1__0_n_0
    SLICE_X12Y32         FDCE                                         r  inputs/count2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X12Y32         FDCE                                         r  inputs/count2_reg[11]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.203ns (28.545%)  route 0.508ns (71.455%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.371     0.529    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.574 r  inputs/hold[1]_i_1__0/O
                         net (fo=36, routed)          0.137     0.711    inputs/hold[1]_i_1__0_n_0
    SLICE_X12Y32         FDPE                                         r  inputs/count2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X12Y32         FDPE                                         r  inputs/count2_reg[8]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.203ns (28.545%)  route 0.508ns (71.455%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.371     0.529    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.574 r  inputs/hold[1]_i_1__0/O
                         net (fo=36, routed)          0.137     0.711    inputs/hold[1]_i_1__0_n_0
    SLICE_X12Y32         FDCE                                         r  inputs/count2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X12Y32         FDCE                                         r  inputs/count2_reg[9]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.203ns (28.218%)  route 0.516ns (71.782%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.371     0.529    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.574 r  inputs/hold[1]_i_1__0/O
                         net (fo=36, routed)          0.145     0.719    inputs/hold[1]_i_1__0_n_0
    SLICE_X12Y31         FDPE                                         r  inputs/count2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.829    -0.826    inputs/clk_sys
    SLICE_X12Y31         FDPE                                         r  inputs/count2_reg[4]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.203ns (28.218%)  route 0.516ns (71.782%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X13Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.371     0.529    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.574 r  inputs/hold[1]_i_1__0/O
                         net (fo=36, routed)          0.145     0.719    inputs/hold[1]_i_1__0_n_0
    SLICE_X12Y31         FDPE                                         r  inputs/count2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8199, routed)        0.829    -0.826    inputs/clk_sys
    SLICE_X12Y31         FDPE                                         r  inputs/count2_reg[5]/C





