###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       282360   # Number of WRITE/WRITEP commands
num_reads_done                 =      1053471   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       781304   # Number of read row buffer hits
num_read_cmds                  =      1053468   # Number of READ/READP commands
num_writes_done                =       282390   # Number of read requests issued
num_write_row_hits             =       215658   # Number of write row buffer hits
num_act_cmds                   =       341059   # Number of ACT commands
num_pre_cmds                   =       341028   # Number of PRE commands
num_ondemand_pres              =       316070   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9546130   # Cyles of rank active rank.0
rank_active_cycles.1           =      9342048   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       453870   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       657952   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1276523   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20266   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4001   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1495   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1876   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2118   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2919   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2501   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          802   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          545   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22837   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           44   # Write cmd latency (cycles)
write_latency[20-39]           =          327   # Write cmd latency (cycles)
write_latency[40-59]           =          413   # Write cmd latency (cycles)
write_latency[60-79]           =          688   # Write cmd latency (cycles)
write_latency[80-99]           =         1250   # Write cmd latency (cycles)
write_latency[100-119]         =         2196   # Write cmd latency (cycles)
write_latency[120-139]         =         3471   # Write cmd latency (cycles)
write_latency[140-159]         =         5060   # Write cmd latency (cycles)
write_latency[160-179]         =         6516   # Write cmd latency (cycles)
write_latency[180-199]         =         7854   # Write cmd latency (cycles)
write_latency[200-]            =       254541   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       297859   # Read request latency (cycles)
read_latency[40-59]            =       108917   # Read request latency (cycles)
read_latency[60-79]            =       136515   # Read request latency (cycles)
read_latency[80-99]            =        74086   # Read request latency (cycles)
read_latency[100-119]          =        57954   # Read request latency (cycles)
read_latency[120-139]          =        48505   # Read request latency (cycles)
read_latency[140-159]          =        35895   # Read request latency (cycles)
read_latency[160-179]          =        29515   # Read request latency (cycles)
read_latency[180-199]          =        24160   # Read request latency (cycles)
read_latency[200-]             =       240057   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40954e+09   # Write energy
read_energy                    =  4.24758e+09   # Read energy
act_energy                     =  9.33137e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.17858e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.15817e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95679e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82944e+09   # Active standby energy rank.1
average_read_latency           =      169.628   # Average read request latency (cycles)
average_interarrival           =      7.48567   # Average request interarrival latency (cycles)
total_energy                   =  1.96148e+10   # Total energy (pJ)
average_power                  =      1961.48   # Average power (mW)
average_bandwidth              =      11.3993   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       292910   # Number of WRITE/WRITEP commands
num_reads_done                 =      1043851   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       769788   # Number of read row buffer hits
num_read_cmds                  =      1043852   # Number of READ/READP commands
num_writes_done                =       292931   # Number of read requests issued
num_write_row_hits             =       222734   # Number of write row buffer hits
num_act_cmds                   =       346282   # Number of ACT commands
num_pre_cmds                   =       346254   # Number of PRE commands
num_ondemand_pres              =       320820   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9453013   # Cyles of rank active rank.0
rank_active_cycles.1           =      9418787   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       546987   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       581213   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1276595   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21099   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4069   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1502   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1839   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2154   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2934   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2491   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          782   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          574   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22793   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           45   # Write cmd latency (cycles)
write_latency[20-39]           =          462   # Write cmd latency (cycles)
write_latency[40-59]           =          459   # Write cmd latency (cycles)
write_latency[60-79]           =          793   # Write cmd latency (cycles)
write_latency[80-99]           =         1382   # Write cmd latency (cycles)
write_latency[100-119]         =         2393   # Write cmd latency (cycles)
write_latency[120-139]         =         3918   # Write cmd latency (cycles)
write_latency[140-159]         =         5686   # Write cmd latency (cycles)
write_latency[160-179]         =         7497   # Write cmd latency (cycles)
write_latency[180-199]         =         9097   # Write cmd latency (cycles)
write_latency[200-]            =       261178   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       296276   # Read request latency (cycles)
read_latency[40-59]            =       108670   # Read request latency (cycles)
read_latency[60-79]            =       142513   # Read request latency (cycles)
read_latency[80-99]            =        75940   # Read request latency (cycles)
read_latency[100-119]          =        58889   # Read request latency (cycles)
read_latency[120-139]          =        48697   # Read request latency (cycles)
read_latency[140-159]          =        34702   # Read request latency (cycles)
read_latency[160-179]          =        27903   # Read request latency (cycles)
read_latency[180-199]          =        23007   # Read request latency (cycles)
read_latency[200-]             =       227250   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.46221e+09   # Write energy
read_energy                    =  4.20881e+09   # Read energy
act_energy                     =  9.47428e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.62554e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78982e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89868e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87732e+09   # Active standby energy rank.1
average_read_latency           =      161.588   # Average read request latency (cycles)
average_interarrival           =      7.48036   # Average request interarrival latency (cycles)
total_energy                   =  1.96406e+10   # Total energy (pJ)
average_power                  =      1964.06   # Average power (mW)
average_bandwidth              =      11.4072   # Average bandwidth
