{"vcs1":{"timestamp_begin":1730997786.956462929, "rt":2.48, "ut":1.43, "st":0.30}}
{"vcselab":{"timestamp_begin":1730997789.527521309, "rt":0.92, "ut":0.25, "st":0.18}}
{"link":{"timestamp_begin":1730997790.530893548, "rt":0.37, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730997786.276016831}
{"VCS_COMP_START_TIME": 1730997786.276016831}
{"VCS_COMP_END_TIME": 1730997794.433890297}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 334736}}
{"stitch_vcselab": {"peak_mem": 231600}}
