Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Monitor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Monitor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Monitor"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : Monitor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\SOURCE_S25\Reg5.vhd" into library work
Parsing entity <Reg5>.
Parsing architecture <Behavioral> of entity <reg5>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\RAM32X32S.vhd" into library work
Parsing entity <RAM32X8S_MXILINX_slave_monitor>.
Parsing architecture <BEHAVIORAL> of entity <ram32x8s_mxilinx_slave_monitor>.
Parsing entity <RAM32X32S>.
Parsing architecture <Behavioral> of entity <ram32x32s>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\MUX5BIT.vhd" into library work
Parsing entity <MUX5BIT>.
Parsing architecture <Behavioral> of entity <mux5bit>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\MUX4_32bit.vhd" into library work
Parsing entity <MUX4_32bit>.
Parsing architecture <Behavioral> of entity <mux4_32bit>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\CNT5.vhd" into library work
Parsing entity <CNT5>.
Parsing architecture <Behavioral> of entity <cnt5>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\BUF5.vhd" into library work
Parsing entity <BUF5>.
Parsing architecture <Behavioral> of entity <buf5>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\Slave.vhf" into library work
Parsing entity <Slave>.
Parsing architecture <BEHAVIORAL> of entity <slave>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\logical_analyzer.vhf" into library work
Parsing entity <logical_analyzer>.
Parsing architecture <BEHAVIORAL> of entity <logical_analyzer>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\ID.vhd" into library work
Parsing entity <ID>.
Parsing architecture <Behavioral> of entity <id>.
Parsing VHDL file "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\Monitor.vhf" into library work
Parsing entity <logical_analyzer_MUSER_Monitor>.
Parsing architecture <BEHAVIORAL> of entity <logical_analyzer_muser_monitor>.
Parsing entity <Slave_MUSER_Monitor>.
Parsing architecture <BEHAVIORAL> of entity <slave_muser_monitor>.
Parsing entity <Monitor>.
Parsing architecture <BEHAVIORAL> of entity <monitor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Monitor> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Slave_MUSER_Monitor> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX4_32bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <BUF5> (architecture <Behavioral>) from library <work>.

Elaborating entity <logical_analyzer_MUSER_Monitor> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX5BIT> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM32X32S> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM32X8S_MXILINX_slave_monitor> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CNT5> (architecture <Behavioral>) from library <work>.

Elaborating entity <Reg5> (architecture <Behavioral>) from library <work>.

Elaborating entity <ID> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\Monitor.vhf" Line 349: Net <status_ID[23]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Monitor>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\Monitor.vhf".
WARNING:Xst:653 - Signal <status_ID<23:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Monitor> synthesized.

Synthesizing Unit <Slave_MUSER_Monitor>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\Monitor.vhf".
    Summary:
	no macro.
Unit <Slave_MUSER_Monitor> synthesized.

Synthesizing Unit <MUX4_32bit>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\MUX4_32bit.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <O> created at line 17.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4_32bit> synthesized.

Synthesizing Unit <BUF5>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\BUF5.vhd".
    Summary:
	no macro.
Unit <BUF5> synthesized.

Synthesizing Unit <logical_analyzer_MUSER_Monitor>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\Monitor.vhf".
    Summary:
	no macro.
Unit <logical_analyzer_MUSER_Monitor> synthesized.

Synthesizing Unit <MUX5BIT>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\MUX5BIT.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX5BIT> synthesized.

Synthesizing Unit <RAM32X32S>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\RAM32X32S.vhd".
    Summary:
	no macro.
Unit <RAM32X32S> synthesized.

Synthesizing Unit <RAM32X8S_MXILINX_slave_monitor>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\RAM32X32S.vhd".
    Set property "INIT = 00000000" for instance <O0>.
    Set property "INIT = 00000000" for instance <O1>.
    Set property "INIT = 00000000" for instance <O2>.
    Set property "INIT = 00000000" for instance <O3>.
    Set property "INIT = 00000000" for instance <O4>.
    Set property "INIT = 00000000" for instance <O5>.
    Set property "INIT = 00000000" for instance <O6>.
    Set property "INIT = 00000000" for instance <O7>.
    Summary:
	no macro.
Unit <RAM32X8S_MXILINX_slave_monitor> synthesized.

Synthesizing Unit <CNT5>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\CNT5.vhd".
    Found 5-bit register for signal <cnt_s>.
    Found 5-bit adder for signal <cnt_s[4]_GND_15_o_add_0_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <CNT5> synthesized.

Synthesizing Unit <Reg5>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\SOURCE_S25\Reg5.vhd".
    Found 5-bit register for signal <Q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Reg5> synthesized.

Synthesizing Unit <ID>.
    Related source file is "F:\semesterB2021\computer artitichture Lab\backUp\B6\25042022\B6\25042022\B6\Home_S251\ID.vhd".
    Summary:
	no macro.
Unit <ID> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 2
 5-bit register                                        : 2
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CNT5>.
The following registers are absorbed into counter <cnt_s>: 1 register on signal <cnt_s>.
Unit <CNT5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Monitor> ...

Optimizing unit <RAM32X8S_MXILINX_slave_monitor> ...

Optimizing unit <Slave_MUSER_Monitor> ...

Optimizing unit <logical_analyzer_MUSER_Monitor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Monitor, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Monitor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 55
#      AND2                        : 2
#      AND5                        : 1
#      INV                         : 7
#      LUT2                        : 1
#      LUT3                        : 9
#      LUT4                        : 1
#      LUT5                        : 28
#      LUT6                        : 5
#      OR2                         : 1
# FlipFlops/Latches                : 16
#      FD                          : 6
#      FDE                         : 5
#      FDRE                        : 5
# RAMS                             : 32
#      RAM32X1S                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 149
#      IBUF                        : 111
#      OBUF                        : 38
# Logical                          : 2
#      NAND2                       : 2

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  30064     0%  
 Number of Slice LUTs:                   83  out of  15032     0%  
    Number used as Logic:                51  out of  15032     0%  
    Number used as Memory:               32  out of   3664     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      69  out of     85    81%  
   Number with an unused LUT:             2  out of     85     2%  
   Number of fully used LUT-FF pairs:    14  out of     85    16%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         150
 Number of bonded IOBs:                 150  out of    186    80%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.904ns (Maximum Frequency: 100.969MHz)
   Minimum input arrival time before clock: 9.360ns
   Maximum output required time after clock: 14.551ns
   Maximum combinational path delay: 14.007ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.904ns (frequency: 100.969MHz)
  Total number of paths / destination ports: 397 / 221
-------------------------------------------------------------------------
Delay:               9.904ns (Levels of Logic = 6)
  Source:            XLXI_2/XLXI_6 (FF)
  Destination:       XLXI_2/XLXI_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_2/XLXI_6 to XLXI_2/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  XLXI_2/XLXI_6 (XLXI_2/XLXN_27)
     INV:I->O              1   0.710   1.112  XLXI_2/XLXI_21 (XLXI_2/XLXN_28)
     NAND2:I1->O           1   0.279   1.112  XLXI_2/XLXI_18 (XLXI_2/XLXN_29)
     OR2:I1->O             3   0.279   0.765  XLXI_2/XLXI_19 (XLXI_2/run)
     INV:I->O              1   0.710   1.137  XLXI_2/XLXI_22 (XLXI_2/XLXN_38)
     AND2:I0->O            6   0.254   0.875  XLXI_2/XLXI_16 (XLXI_2/sts_we)
     INV:I->O              1   0.710   0.681  XLXI_2/XLXI_51 (XLXI_2/XLXN_60)
     FD:D                      0.074          XLXI_2/XLXI_7
    ----------------------------------------
    Total                      9.904ns (3.541ns logic, 6.363ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 803 / 238
-------------------------------------------------------------------------
Offset:              9.360ns (Levels of Logic = 6)
  Source:            in_init (PAD)
  Destination:       XLXI_2/XLXI_7 (FF)
  Destination Clock: CLK rising

  Data Path: in_init to XLXI_2/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.181  in_init_IBUF (in_init_IBUF)
     NAND2:I0->O           1   0.254   1.112  XLXI_2/XLXI_18 (XLXI_2/XLXN_29)
     OR2:I1->O             3   0.279   0.765  XLXI_2/XLXI_19 (XLXI_2/run)
     INV:I->O              1   0.710   1.137  XLXI_2/XLXI_22 (XLXI_2/XLXN_38)
     AND2:I0->O            6   0.254   0.875  XLXI_2/XLXI_16 (XLXI_2/sts_we)
     INV:I->O              1   0.710   0.681  XLXI_2/XLXI_51 (XLXI_2/XLXN_60)
     FD:D                      0.074          XLXI_2/XLXI_7
    ----------------------------------------
    Total                      9.360ns (3.609ns logic, 5.751ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 359 / 33
-------------------------------------------------------------------------
Offset:              14.551ns (Levels of Logic = 8)
  Source:            XLXI_2/XLXI_6 (FF)
  Destination:       SDO<31> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_2/XLXI_6 to SDO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  XLXI_2/XLXI_6 (XLXI_2/XLXN_27)
     INV:I->O              1   0.710   1.112  XLXI_2/XLXI_21 (XLXI_2/XLXN_28)
     NAND2:I1->O           1   0.279   1.112  XLXI_2/XLXI_18 (XLXI_2/XLXN_29)
     OR2:I1->O             3   0.279   1.221  XLXI_2/XLXI_19 (XLXI_2/run)
     AND2:I0->O           45   0.254   1.737  XLXI_2/XLXI_17 (XLXI_2/we)
     LUT3:I2->O           32   0.254   1.519  XLXI_2/XLXI_1/Mmux_O11 (XLXI_2/XLXN_66<0>)
     RAM32X1S:A0->O        1   0.235   0.790  XLXI_2/XLXI_2/ram00/O5 (DOUT<5>)
     LUT5:I3->O            1   0.250   0.681  XLXI_1/XLXI_8/Mmux_O281 (SDO_5_OBUF)
     OBUF:I->O                 2.912          SDO_5_OBUF (SDO<5>)
    ----------------------------------------
    Total                     14.551ns (5.698ns logic, 8.853ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 773 / 37
-------------------------------------------------------------------------
Delay:               14.007ns (Levels of Logic = 8)
  Source:            in_init (PAD)
  Destination:       SDO<31> (PAD)

  Data Path: in_init to SDO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.181  in_init_IBUF (in_init_IBUF)
     NAND2:I0->O           1   0.254   1.112  XLXI_2/XLXI_18 (XLXI_2/XLXN_29)
     OR2:I1->O             3   0.279   1.221  XLXI_2/XLXI_19 (XLXI_2/run)
     AND2:I0->O           45   0.254   1.737  XLXI_2/XLXI_17 (XLXI_2/we)
     LUT3:I2->O           32   0.254   1.519  XLXI_2/XLXI_1/Mmux_O11 (XLXI_2/XLXN_66<0>)
     RAM32X1S:A0->O        1   0.235   0.790  XLXI_2/XLXI_2/ram00/O5 (DOUT<5>)
     LUT5:I3->O            1   0.250   0.681  XLXI_1/XLXI_8/Mmux_O281 (SDO_5_OBUF)
     OBUF:I->O                 2.912          SDO_5_OBUF (SDO<5>)
    ----------------------------------------
    Total                     14.007ns (5.766ns logic, 8.241ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.904|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.66 secs
 
--> 

Total memory usage is 4518180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

