# pipeline
Homework for Fundamental Experiment of Digital Logic and Processor, Summer Term 2019-2020

Results:	125.7MHz after vivado 2014 implementation, CPI=1.27 