% SPDX-FileCopyrightText: 2025 IObundle, Lda
%
% SPDX-License-Identifier: MIT
%
% Py2HWSW Version 0.81 has generated this code (https://github.com/IObundle/py2hwsw).

The interface signals of the core are described in the following tables.
Note that the ouput signals are registered in the core, while the input signals are not.
\begin{xltabular}{\textwidth}{|l|l|r|X|}

  \hline
  \rowcolor{iob-green}
  {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

  \input clk_en_rst_s_if_tab

  \caption{Clock, clock enable and reset}
\end{xltabular}
\label{clk_en_rst_s_if_tab:is}

\begin{xltabular}{\textwidth}{|l|l|r|X|}

  \hline
  \rowcolor{iob-green}
  {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

  \input iob_s_if_tab

  \caption{Front-end interface}
\end{xltabular}
\label{iob_s_if_tab:is}

\begin{xltabular}{\textwidth}{|l|l|r|X|}

  \hline
  \rowcolor{iob-green}
  {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

  \input ie_io_if_tab

  \caption{Cache invalidate and write-trough buffer IO chain}
\end{xltabular}
\label{ie_io_if_tab:is}

\begin{xltabular}{\textwidth}{|l|l|r|X|}

  \hline
  \rowcolor{iob-green}
  {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

  \input axi_m_if_tab

  \caption{Back-end interface}
\end{xltabular}
\label{axi_m_if_tab:is}
