// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22F17C6,
// with speed grade 6, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "memory")
  (DATE "11/09/2014 21:09:54")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\dataOut\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1574:1574:1574) (1588:1588:1588))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\dataOut\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (901:901:901) (956:956:956))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\dataOut\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1319:1319:1319) (1341:1341:1341))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clock\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clock\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (154:154:154) (138:138:138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\RE\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ram_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1540:1540:1540))
        (PORT asdata (3711:3711:3711) (4062:4062:4062))
        (PORT ena (3713:3713:3713) (4011:4011:4011))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[16\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\WE\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode656w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3036:3036:3036) (3297:3297:3297))
        (PORT datad (2965:2965:2965) (3229:3229:3229))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode676w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3443:3443:3443) (3772:3772:3772))
        (PORT datab (3540:3540:3540) (3916:3916:3916))
        (PORT datac (3755:3755:3755) (4063:4063:4063))
        (PORT datad (1764:1764:1764) (1785:1785:1785))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\dataIn\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\wAddr\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (5063:5063:5063))
        (PORT clk (1851:1851:1851) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4698:4698:4698))
        (PORT d[1] (4189:4189:4189) (4631:4631:4631))
        (PORT d[2] (4431:4431:4431) (4853:4853:4853))
        (PORT d[3] (4847:4847:4847) (5322:5322:5322))
        (PORT d[4] (5031:5031:5031) (5541:5541:5541))
        (PORT d[5] (4774:4774:4774) (5252:5252:5252))
        (PORT d[6] (4156:4156:4156) (4552:4552:4552))
        (PORT d[7] (4854:4854:4854) (5321:5321:5321))
        (PORT d[8] (4682:4682:4682) (5105:5105:5105))
        (PORT d[9] (4158:4158:4158) (4561:4561:4561))
        (PORT d[10] (4121:4121:4121) (4524:4524:4524))
        (PORT d[11] (3755:3755:3755) (4128:4128:4128))
        (PORT d[12] (3357:3357:3357) (3181:3181:3181))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (927:927:927) (878:878:878))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (PORT d[0] (1452:1452:1452) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3827:3827:3827))
        (PORT d[1] (4651:4651:4651) (4415:4415:4415))
        (PORT d[2] (2960:2960:2960) (2813:2813:2813))
        (PORT d[3] (4634:4634:4634) (5090:5090:5090))
        (PORT d[4] (5065:5065:5065) (5526:5526:5526))
        (PORT d[5] (4497:4497:4497) (4987:4987:4987))
        (PORT d[6] (5011:5011:5011) (5488:5488:5488))
        (PORT d[7] (4679:4679:4679) (5079:5079:5079))
        (PORT d[8] (4381:4381:4381) (4762:4762:4762))
        (PORT d[9] (5180:5180:5180) (5522:5522:5522))
        (PORT d[10] (4503:4503:4503) (4990:4990:4990))
        (PORT d[11] (4466:4466:4466) (4923:4923:4923))
        (PORT d[12] (4433:4433:4433) (4911:4911:4911))
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (PORT ena (5584:5584:5584) (6011:6011:6011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (PORT d[0] (5584:5584:5584) (6011:6011:6011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode656w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3445:3445:3445) (3772:3772:3772))
        (PORT datab (3540:3540:3540) (3914:3914:3914))
        (PORT datac (3750:3750:3750) (4057:4057:4057))
        (PORT datad (1763:1763:1763) (1783:1783:1783))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5890:5890:5890) (6339:6339:6339))
        (PORT clk (1860:1860:1860) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (4287:4287:4287))
        (PORT d[1] (5073:5073:5073) (5581:5581:5581))
        (PORT d[2] (5359:5359:5359) (5856:5856:5856))
        (PORT d[3] (6066:6066:6066) (6597:6597:6597))
        (PORT d[4] (3681:3681:3681) (4013:4013:4013))
        (PORT d[5] (5637:5637:5637) (6183:6183:6183))
        (PORT d[6] (4166:4166:4166) (4537:4537:4537))
        (PORT d[7] (5740:5740:5740) (6268:6268:6268))
        (PORT d[8] (4231:4231:4231) (4583:4583:4583))
        (PORT d[9] (5379:5379:5379) (5868:5868:5868))
        (PORT d[10] (3405:3405:3405) (3706:3706:3706))
        (PORT d[11] (4674:4674:4674) (5088:5088:5088))
        (PORT d[12] (2114:2114:2114) (2029:2029:2029))
        (PORT clk (1857:1857:1857) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1770:1770:1770))
        (PORT clk (1857:1857:1857) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1886:1886:1886))
        (PORT d[0] (2318:2318:2318) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3430:3430:3430))
        (PORT d[1] (3341:3341:3341) (3199:3199:3199))
        (PORT d[2] (1702:1702:1702) (1621:1621:1621))
        (PORT d[3] (5884:5884:5884) (6386:6386:6386))
        (PORT d[4] (4124:4124:4124) (4501:4501:4501))
        (PORT d[5] (3812:3812:3812) (4223:4223:4223))
        (PORT d[6] (5942:5942:5942) (6503:6503:6503))
        (PORT d[7] (5544:5544:5544) (6004:6004:6004))
        (PORT d[8] (4062:4062:4062) (4439:4439:4439))
        (PORT d[9] (3671:3671:3671) (3976:3976:3976))
        (PORT d[10] (3505:3505:3505) (3869:3869:3869))
        (PORT d[11] (5683:5683:5683) (6183:6183:6183))
        (PORT d[12] (5641:5641:5641) (6193:6193:6193))
        (PORT clk (1821:1821:1821) (1813:1813:1813))
        (PORT ena (4923:4923:4923) (5277:5277:5277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1813:1813:1813))
        (PORT d[0] (4923:4923:4923) (5277:5277:5277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ram_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1540:1540:1540))
        (PORT asdata (3372:3372:3372) (3652:3652:3652))
        (PORT ena (3713:3713:3713) (4011:4011:4011))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1318:1318:1318))
        (PORT datab (625:625:625) (633:633:633))
        (PORT datac (1688:1688:1688) (1760:1760:1760))
        (PORT datad (1197:1197:1197) (1294:1294:1294))
        (IOPATH dataa combout (301:301:301) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode646w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3034:3034:3034) (3296:3296:3296))
        (PORT datad (2966:2966:2966) (3232:3232:3232))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode736w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3445:3445:3445) (3775:3775:3775))
        (PORT datab (3801:3801:3801) (4117:4117:4117))
        (PORT datac (1765:1765:1765) (1803:1803:1803))
        (PORT datad (3486:3486:3486) (3863:3863:3863))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3418:3418:3418))
        (PORT clk (1846:1846:1846) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (5373:5373:5373))
        (PORT d[1] (4780:4780:4780) (5263:5263:5263))
        (PORT d[2] (4740:4740:4740) (5211:5211:5211))
        (PORT d[3] (5492:5492:5492) (6002:6002:6002))
        (PORT d[4] (3127:3127:3127) (3441:3441:3441))
        (PORT d[5] (5353:5353:5353) (5884:5884:5884))
        (PORT d[6] (3845:3845:3845) (4201:4201:4201))
        (PORT d[7] (5434:5434:5434) (5938:5938:5938))
        (PORT d[8] (4049:4049:4049) (4425:4425:4425))
        (PORT d[9] (4765:4765:4765) (5226:5226:5226))
        (PORT d[10] (3743:3743:3743) (4102:4102:4102))
        (PORT d[11] (4083:4083:4083) (4471:4471:4471))
        (PORT d[12] (2730:2730:2730) (2621:2621:2621))
        (PORT clk (1843:1843:1843) (1871:1871:1871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1509:1509:1509))
        (PORT clk (1843:1843:1843) (1871:1871:1871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1875:1875:1875))
        (PORT d[0] (2066:2066:2066) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3478:3478:3478))
        (PORT d[1] (3991:3991:3991) (3810:3810:3810))
        (PORT d[2] (2217:2217:2217) (2130:2130:2130))
        (PORT d[3] (5287:5287:5287) (5800:5800:5800))
        (PORT d[4] (4442:4442:4442) (4850:4850:4850))
        (PORT d[5] (3857:3857:3857) (4296:4296:4296))
        (PORT d[6] (5660:5660:5660) (6223:6223:6223))
        (PORT d[7] (4965:4965:4965) (5405:5405:5405))
        (PORT d[8] (3750:3750:3750) (4129:4129:4129))
        (PORT d[9] (3112:3112:3112) (3419:3419:3419))
        (PORT d[10] (5110:5110:5110) (5649:5649:5649))
        (PORT d[11] (5113:5113:5113) (5617:5617:5617))
        (PORT d[12] (5077:5077:5077) (5586:5586:5586))
        (PORT clk (1807:1807:1807) (1802:1802:1802))
        (PORT ena (4953:4953:4953) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1802:1802:1802))
        (PORT d[0] (4953:4953:4953) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode756w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3445:3445:3445) (3767:3767:3767))
        (PORT datab (3788:3788:3788) (4102:4102:4102))
        (PORT datac (1772:1772:1772) (1805:1805:1805))
        (PORT datad (3495:3495:3495) (3870:3870:3870))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (5048:5048:5048))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (5019:5019:5019))
        (PORT d[1] (4465:4465:4465) (4925:4925:4925))
        (PORT d[2] (4448:4448:4448) (4897:4897:4897))
        (PORT d[3] (5163:5163:5163) (5637:5637:5637))
        (PORT d[4] (4998:4998:4998) (5511:5511:5511))
        (PORT d[5] (5055:5055:5055) (5553:5553:5553))
        (PORT d[6] (3852:3852:3852) (4227:4227:4227))
        (PORT d[7] (5148:5148:5148) (5621:5621:5621))
        (PORT d[8] (4654:4654:4654) (5053:5053:5053))
        (PORT d[9] (4473:4473:4473) (4879:4879:4879))
        (PORT d[10] (4473:4473:4473) (4873:4873:4873))
        (PORT d[11] (3822:3822:3822) (4193:4193:4193))
        (PORT d[12] (3313:3313:3313) (3173:3173:3173))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1212:1212:1212))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1879:1879:1879))
        (PORT d[0] (1768:1768:1768) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3884:3884:3884))
        (PORT d[1] (4314:4314:4314) (4107:4107:4107))
        (PORT d[2] (2601:2601:2601) (2486:2486:2486))
        (PORT d[3] (4935:4935:4935) (5371:5371:5371))
        (PORT d[4] (5037:5037:5037) (5447:5447:5447))
        (PORT d[5] (4488:4488:4488) (4957:4957:4957))
        (PORT d[6] (5013:5013:5013) (5524:5524:5524))
        (PORT d[7] (4673:4673:4673) (5069:5069:5069))
        (PORT d[8] (4702:4702:4702) (5071:5071:5071))
        (PORT d[9] (5179:5179:5179) (5584:5584:5584))
        (PORT d[10] (4805:4805:4805) (5307:5307:5307))
        (PORT d[11] (4792:4792:4792) (5259:5259:5259))
        (PORT d[12] (4796:4796:4796) (5280:5280:5280))
        (PORT clk (1813:1813:1813) (1806:1806:1806))
        (PORT ena (5538:5538:5538) (5947:5947:5947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1806:1806:1806))
        (PORT d[0] (5538:5538:5538) (5947:5947:5947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1154:1154:1154))
        (PORT datab (1238:1238:1238) (1331:1331:1331))
        (PORT datac (1107:1107:1107) (1126:1126:1126))
        (PORT datad (1188:1188:1188) (1266:1266:1266))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode636w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3446:3446:3446) (3773:3773:3773))
        (PORT datab (3541:3541:3541) (3915:3915:3915))
        (PORT datac (3751:3751:3751) (4057:4057:4057))
        (PORT datad (1764:1764:1764) (1783:1783:1783))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4643:4643:4643) (5019:5019:5019))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (5003:5003:5003))
        (PORT d[1] (4187:4187:4187) (4630:4630:4630))
        (PORT d[2] (4477:4477:4477) (4905:4905:4905))
        (PORT d[3] (5173:5173:5173) (5675:5675:5675))
        (PORT d[4] (4997:4997:4997) (5509:5509:5509))
        (PORT d[5] (4782:4782:4782) (5267:5267:5267))
        (PORT d[6] (4167:4167:4167) (4547:4547:4547))
        (PORT d[7] (4831:4831:4831) (5295:5295:5295))
        (PORT d[8] (4351:4351:4351) (4755:4755:4755))
        (PORT d[9] (4482:4482:4482) (4913:4913:4913))
        (PORT d[10] (4457:4457:4457) (4888:4888:4888))
        (PORT d[11] (3789:3789:3789) (4163:4163:4163))
        (PORT d[12] (3346:3346:3346) (3201:3201:3201))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1158:1158:1158))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1879:1879:1879))
        (PORT d[0] (1736:1736:1736) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3918:3918:3918))
        (PORT d[1] (4333:4333:4333) (4118:4118:4118))
        (PORT d[2] (2941:2941:2941) (2805:2805:2805))
        (PORT d[3] (4916:4916:4916) (5344:5344:5344))
        (PORT d[4] (5034:5034:5034) (5484:5484:5484))
        (PORT d[5] (4468:4468:4468) (4950:4950:4950))
        (PORT d[6] (5038:5038:5038) (5517:5517:5517))
        (PORT d[7] (4661:4661:4661) (5077:5077:5077))
        (PORT d[8] (4443:4443:4443) (4821:4821:4821))
        (PORT d[9] (4854:4854:4854) (5232:5232:5232))
        (PORT d[10] (4508:4508:4508) (5002:5002:5002))
        (PORT d[11] (4470:4470:4470) (4928:4928:4928))
        (PORT d[12] (4788:4788:4788) (5297:5297:5297))
        (PORT clk (1813:1813:1813) (1806:1806:1806))
        (PORT ena (5569:5569:5569) (5998:5998:5998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1806:1806:1806))
        (PORT d[0] (5569:5569:5569) (5998:5998:5998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode616w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3436:3436:3436) (3776:3776:3776))
        (PORT datab (3540:3540:3540) (3918:3918:3918))
        (PORT datac (3757:3757:3757) (4061:4061:4061))
        (PORT datad (1764:1764:1764) (1787:1787:1787))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3779:3779:3779))
        (PORT clk (1845:1845:1845) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (4307:4307:4307))
        (PORT d[1] (3846:3846:3846) (4249:4249:4249))
        (PORT d[2] (4291:4291:4291) (4705:4705:4705))
        (PORT d[3] (3870:3870:3870) (4295:4295:4295))
        (PORT d[4] (4107:4107:4107) (4548:4548:4548))
        (PORT d[5] (3837:3837:3837) (4236:4236:4236))
        (PORT d[6] (5069:5069:5069) (5502:5502:5502))
        (PORT d[7] (4211:4211:4211) (4643:4643:4643))
        (PORT d[8] (3112:3112:3112) (3413:3413:3413))
        (PORT d[9] (4070:4070:4070) (4430:4430:4430))
        (PORT d[10] (3735:3735:3735) (4106:4106:4106))
        (PORT d[11] (3765:3765:3765) (4144:4144:4144))
        (PORT d[12] (4538:4538:4538) (4393:4393:4393))
        (PORT clk (1842:1842:1842) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1774:1774:1774))
        (PORT clk (1842:1842:1842) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1873:1873:1873))
        (PORT d[0] (2295:2295:2295) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3901:3901:3901))
        (PORT d[1] (2650:2650:2650) (2638:2638:2638))
        (PORT d[2] (3554:3554:3554) (3365:3365:3365))
        (PORT d[3] (3719:3719:3719) (4106:4106:4106))
        (PORT d[4] (5920:5920:5920) (6399:6399:6399))
        (PORT d[5] (4094:4094:4094) (4463:4463:4463))
        (PORT d[6] (4109:4109:4109) (4532:4532:4532))
        (PORT d[7] (4296:4296:4296) (4648:4648:4648))
        (PORT d[8] (3707:3707:3707) (4031:4031:4031))
        (PORT d[9] (3936:3936:3936) (4260:4260:4260))
        (PORT d[10] (3820:3820:3820) (4248:4248:4248))
        (PORT d[11] (4127:4127:4127) (4550:4550:4550))
        (PORT d[12] (4155:4155:4155) (4575:4575:4575))
        (PORT clk (1806:1806:1806) (1800:1800:1800))
        (PORT ena (6442:6442:6442) (6919:6919:6919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1800:1800:1800))
        (PORT d[0] (6442:6442:6442) (6919:6919:6919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1319:1319:1319))
        (PORT datab (675:675:675) (700:700:700))
        (PORT datac (1393:1393:1393) (1417:1417:1417))
        (PORT datad (1195:1195:1195) (1287:1287:1287))
        (IOPATH dataa combout (301:301:301) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode599w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3451:3451:3451) (3775:3775:3775))
        (PORT datab (3804:3804:3804) (4117:4117:4117))
        (PORT datac (1767:1767:1767) (1801:1801:1801))
        (PORT datad (3489:3489:3489) (3860:3860:3860))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4364:4364:4364))
        (PORT clk (1847:1847:1847) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (4345:4345:4345))
        (PORT d[1] (4089:4089:4089) (4476:4476:4476))
        (PORT d[2] (3785:3785:3785) (4179:4179:4179))
        (PORT d[3] (4529:4529:4529) (4975:4975:4975))
        (PORT d[4] (4688:4688:4688) (5164:5164:5164))
        (PORT d[5] (4225:4225:4225) (4637:4637:4637))
        (PORT d[6] (4510:4510:4510) (4917:4917:4917))
        (PORT d[7] (4507:4507:4507) (4938:4938:4938))
        (PORT d[8] (4962:4962:4962) (5395:5395:5395))
        (PORT d[9] (3831:3831:3831) (4205:4205:4205))
        (PORT d[10] (4107:4107:4107) (4512:4512:4512))
        (PORT d[11] (4014:4014:4014) (4373:4373:4373))
        (PORT d[12] (3647:3647:3647) (3475:3475:3475))
        (PORT clk (1844:1844:1844) (1871:1871:1871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1452:1452:1452))
        (PORT clk (1844:1844:1844) (1871:1871:1871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1875:1875:1875))
        (PORT d[0] (2020:2020:2020) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3882:3882:3882))
        (PORT d[1] (4976:4976:4976) (4715:4715:4715))
        (PORT d[2] (3264:3264:3264) (3095:3095:3095))
        (PORT d[3] (4571:4571:4571) (4954:4954:4954))
        (PORT d[4] (5369:5369:5369) (5854:5854:5854))
        (PORT d[5] (3511:3511:3511) (3877:3877:3877))
        (PORT d[6] (4738:4738:4738) (5215:5215:5215))
        (PORT d[7] (4058:4058:4058) (4428:4428:4428))
        (PORT d[8] (3128:3128:3128) (3446:3446:3446))
        (PORT d[9] (4536:4536:4536) (4904:4904:4904))
        (PORT d[10] (4207:4207:4207) (4668:4668:4668))
        (PORT d[11] (4166:4166:4166) (4594:4594:4594))
        (PORT d[12] (4396:4396:4396) (4825:4825:4825))
        (PORT clk (1808:1808:1808) (1802:1802:1802))
        (PORT ena (5879:5879:5879) (6336:6336:6336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1802:1802:1802))
        (PORT d[0] (5879:5879:5879) (6336:6336:6336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode626w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3447:3447:3447) (3777:3777:3777))
        (PORT datab (3800:3800:3800) (4115:4115:4115))
        (PORT datac (1769:1769:1769) (1804:1804:1804))
        (PORT datad (3485:3485:3485) (3865:3865:3865))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5284:5284:5284) (5708:5708:5708))
        (PORT clk (1844:1844:1844) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3957:3957:3957))
        (PORT d[1] (4782:4782:4782) (5271:5271:5271))
        (PORT d[2] (5110:5110:5110) (5564:5564:5564))
        (PORT d[3] (5776:5776:5776) (6302:6302:6302))
        (PORT d[4] (3391:3391:3391) (3704:3704:3704))
        (PORT d[5] (5366:5366:5366) (5898:5898:5898))
        (PORT d[6] (3877:3877:3877) (4248:4248:4248))
        (PORT d[7] (5466:5466:5466) (5980:5980:5980))
        (PORT d[8] (3756:3756:3756) (4130:4130:4130))
        (PORT d[9] (4788:4788:4788) (5251:5251:5251))
        (PORT d[10] (3751:3751:3751) (4091:4091:4091))
        (PORT d[11] (4383:4383:4383) (4779:4779:4779))
        (PORT d[12] (2697:2697:2697) (2586:2586:2586))
        (PORT clk (1841:1841:1841) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1518:1518:1518))
        (PORT clk (1841:1841:1841) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1873:1873:1873))
        (PORT d[0] (2068:2068:2068) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3428:3428:3428))
        (PORT d[1] (3986:3986:3986) (3806:3806:3806))
        (PORT d[2] (1705:1705:1705) (1627:1627:1627))
        (PORT d[3] (5212:5212:5212) (5699:5699:5699))
        (PORT d[4] (4481:4481:4481) (4866:4866:4866))
        (PORT d[5] (3883:3883:3883) (4326:4326:4326))
        (PORT d[6] (5622:5622:5622) (6160:6160:6160))
        (PORT d[7] (5278:5278:5278) (5726:5726:5726))
        (PORT d[8] (3775:3775:3775) (4158:4158:4158))
        (PORT d[9] (5451:5451:5451) (5853:5853:5853))
        (PORT d[10] (5111:5111:5111) (5650:5650:5650))
        (PORT d[11] (5097:5097:5097) (5605:5605:5605))
        (PORT d[12] (5045:5045:5045) (5579:5579:5579))
        (PORT clk (1805:1805:1805) (1800:1800:1800))
        (PORT ena (4959:4959:4959) (5334:5334:5334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1800:1800:1800))
        (PORT d[0] (4959:4959:4959) (5334:5334:5334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1315:1315:1315))
        (PORT datab (1151:1151:1151) (1181:1181:1181))
        (PORT datac (1098:1098:1098) (1124:1124:1124))
        (PORT datad (1198:1198:1198) (1291:1291:1291))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ram_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1540:1540:1540))
        (PORT asdata (3390:3390:3390) (3649:3649:3649))
        (PORT ena (3713:3713:3713) (4011:4011:4011))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rAddr\[16\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (516:516:516) (681:681:681))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ram_rtl_0\|auto_generated\|address_reg_b\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1540:1540:1540))
        (PORT asdata (3446:3446:3446) (3726:3726:3726))
        (PORT ena (3713:3713:3713) (4011:4011:4011))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (480:480:480))
        (PORT datad (363:363:363) (423:423:423))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode695w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3441:3441:3441) (3778:3778:3778))
        (PORT datab (3799:3799:3799) (4111:4111:4111))
        (PORT datac (1772:1772:1772) (1808:1808:1808))
        (PORT datad (3494:3494:3494) (3869:3869:3869))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4964:4964:4964) (5379:5379:5379))
        (PORT clk (1849:1849:1849) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3836:3836:3836))
        (PORT d[1] (4485:4485:4485) (4954:4954:4954))
        (PORT d[2] (4804:4804:4804) (5235:5235:5235))
        (PORT d[3] (5476:5476:5476) (6003:6003:6003))
        (PORT d[4] (5277:5277:5277) (5812:5812:5812))
        (PORT d[5] (5085:5085:5085) (5596:5596:5596))
        (PORT d[6] (3833:3833:3833) (4186:4186:4186))
        (PORT d[7] (5135:5135:5135) (5621:5621:5621))
        (PORT d[8] (4336:4336:4336) (4722:4722:4722))
        (PORT d[9] (4753:4753:4753) (5206:5206:5206))
        (PORT d[10] (3451:3451:3451) (3785:3785:3785))
        (PORT d[11] (3184:3184:3184) (3506:3506:3506))
        (PORT d[12] (3026:3026:3026) (2904:2904:2904))
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1539:1539:1539))
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1877:1877:1877))
        (PORT d[0] (2061:2061:2061) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3478:3478:3478))
        (PORT d[1] (4007:4007:4007) (3818:3818:3818))
        (PORT d[2] (1714:1714:1714) (1638:1638:1638))
        (PORT d[3] (5214:5214:5214) (5669:5669:5669))
        (PORT d[4] (4719:4719:4719) (5143:5143:5143))
        (PORT d[5] (4154:4154:4154) (4610:4610:4610))
        (PORT d[6] (5341:5341:5341) (5853:5853:5853))
        (PORT d[7] (4961:4961:4961) (5396:5396:5396))
        (PORT d[8] (3493:3493:3493) (3861:3861:3861))
        (PORT d[9] (5139:5139:5139) (5539:5539:5539))
        (PORT d[10] (4821:4821:4821) (5343:5343:5343))
        (PORT d[11] (4780:4780:4780) (5260:5260:5260))
        (PORT d[12] (5091:5091:5091) (5625:5625:5625))
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (PORT ena (5248:5248:5248) (5637:5637:5637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (PORT d[0] (5248:5248:5248) (5637:5637:5637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode716w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3450:3450:3450) (3774:3774:3774))
        (PORT datab (3804:3804:3804) (4116:4116:4116))
        (PORT datac (1767:1767:1767) (1801:1801:1801))
        (PORT datad (3488:3488:3488) (3859:3859:3859))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4347:4347:4347) (4728:4728:4728))
        (PORT clk (1850:1850:1850) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (4358:4358:4358))
        (PORT d[1] (3884:3884:3884) (4302:4302:4302))
        (PORT d[2] (4383:4383:4383) (4801:4801:4801))
        (PORT d[3] (4863:4863:4863) (5333:5333:5333))
        (PORT d[4] (4738:4738:4738) (5225:5225:5225))
        (PORT d[5] (4484:4484:4484) (4941:4941:4941))
        (PORT d[6] (4444:4444:4444) (4858:4858:4858))
        (PORT d[7] (4513:4513:4513) (4949:4949:4949))
        (PORT d[8] (4948:4948:4948) (5382:5382:5382))
        (PORT d[9] (4168:4168:4168) (4563:4563:4563))
        (PORT d[10] (4114:4114:4114) (4529:4529:4529))
        (PORT d[11] (4335:4335:4335) (4765:4765:4765))
        (PORT d[12] (3704:3704:3704) (3524:3524:3524))
        (PORT clk (1847:1847:1847) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1179:1179:1179))
        (PORT clk (1847:1847:1847) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
        (PORT d[0] (1735:1735:1735) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3896:3896:3896))
        (PORT d[1] (4665:4665:4665) (4422:4422:4422))
        (PORT d[2] (3262:3262:3262) (3109:3109:3109))
        (PORT d[3] (4615:4615:4615) (5047:5047:5047))
        (PORT d[4] (5341:5341:5341) (5817:5817:5817))
        (PORT d[5] (3453:3453:3453) (3816:3816:3816))
        (PORT d[6] (4729:4729:4729) (5184:5184:5184))
        (PORT d[7] (4352:4352:4352) (4739:4739:4739))
        (PORT d[8] (5071:5071:5071) (5456:5456:5456))
        (PORT d[9] (4843:4843:4843) (5196:5196:5196))
        (PORT d[10] (4214:4214:4214) (4683:4683:4683))
        (PORT d[11] (4149:4149:4149) (4580:4580:4580))
        (PORT d[12] (4475:4475:4475) (4951:4951:4951))
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (PORT ena (5860:5860:5860) (6299:6299:6299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (PORT d[0] (5860:5860:5860) (6299:6299:6299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1183:1183:1183))
        (PORT datab (1233:1233:1233) (1334:1334:1334))
        (PORT datac (620:620:620) (657:657:657))
        (PORT datad (1186:1186:1186) (1267:1267:1267))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode706w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3450:3450:3450) (3774:3774:3774))
        (PORT datab (3531:3531:3531) (3906:3906:3906))
        (PORT datac (3764:3764:3764) (4072:4072:4072))
        (PORT datad (1766:1766:1766) (1790:1790:1790))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5610:5610:5610) (6057:6057:6057))
        (PORT clk (1855:1855:1855) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (4280:4280:4280))
        (PORT d[1] (5067:5067:5067) (5571:5571:5571))
        (PORT d[2] (5042:5042:5042) (5537:5537:5537))
        (PORT d[3] (5778:5778:5778) (6310:6310:6310))
        (PORT d[4] (3659:3659:3659) (3994:3994:3994))
        (PORT d[5] (5636:5636:5636) (6187:6187:6187))
        (PORT d[6] (4153:4153:4153) (4543:4543:4543))
        (PORT d[7] (5735:5735:5735) (6260:6260:6260))
        (PORT d[8] (3674:3674:3674) (4036:4036:4036))
        (PORT d[9] (5114:5114:5114) (5577:5577:5577))
        (PORT d[10] (3386:3386:3386) (3690:3690:3690))
        (PORT d[11] (4399:4399:4399) (4817:4817:4817))
        (PORT d[12] (2681:2681:2681) (2576:2576:2576))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1831:1831:1831))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1883:1883:1883))
        (PORT d[0] (2382:2382:2382) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3467:3467:3467))
        (PORT d[1] (3671:3671:3671) (3524:3524:3524))
        (PORT d[2] (2251:2251:2251) (2153:2153:2153))
        (PORT d[3] (5854:5854:5854) (6353:6353:6353))
        (PORT d[4] (4154:4154:4154) (4543:4543:4543))
        (PORT d[5] (3871:3871:3871) (4277:4277:4277))
        (PORT d[6] (5956:5956:5956) (6541:6541:6541))
        (PORT d[7] (5263:5263:5263) (5725:5725:5725))
        (PORT d[8] (3809:3809:3809) (4208:4208:4208))
        (PORT d[9] (3655:3655:3655) (3965:3965:3965))
        (PORT d[10] (5392:5392:5392) (5953:5953:5953))
        (PORT d[11] (5396:5396:5396) (5905:5905:5905))
        (PORT d[12] (5377:5377:5377) (5912:5912:5912))
        (PORT clk (1816:1816:1816) (1810:1810:1810))
        (PORT ena (4675:4675:4675) (5038:5038:5038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1810:1810:1810))
        (PORT d[0] (4675:4675:4675) (5038:5038:5038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode726w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3446:3446:3446) (3775:3775:3775))
        (PORT datab (3530:3530:3530) (3907:3907:3907))
        (PORT datac (3763:3763:3763) (4073:4073:4073))
        (PORT datad (1766:1766:1766) (1786:1786:1786))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (4338:4338:4338))
        (PORT clk (1845:1845:1845) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (4559:4559:4559))
        (PORT d[1] (3825:3825:3825) (4217:4217:4217))
        (PORT d[2] (4345:4345:4345) (4759:4759:4759))
        (PORT d[3] (4203:4203:4203) (4626:4626:4626))
        (PORT d[4] (4416:4416:4416) (4880:4880:4880))
        (PORT d[5] (4202:4202:4202) (4611:4611:4611))
        (PORT d[6] (4480:4480:4480) (4910:4910:4910))
        (PORT d[7] (4526:4526:4526) (4948:4948:4948))
        (PORT d[8] (5261:5261:5261) (5724:5724:5724))
        (PORT d[9] (3872:3872:3872) (4261:4261:4261))
        (PORT d[10] (4112:4112:4112) (4533:4533:4533))
        (PORT d[11] (4072:4072:4072) (4487:4487:4487))
        (PORT d[12] (3971:3971:3971) (3811:3811:3811))
        (PORT clk (1842:1842:1842) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1757:1757:1757))
        (PORT clk (1842:1842:1842) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1873:1873:1873))
        (PORT d[0] (2302:2302:2302) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3903:3903:3903))
        (PORT d[1] (4976:4976:4976) (4716:4716:4716))
        (PORT d[2] (3260:3260:3260) (3087:3087:3087))
        (PORT d[3] (4302:4302:4302) (4707:4707:4707))
        (PORT d[4] (5629:5629:5629) (6087:6087:6087))
        (PORT d[5] (3805:3805:3805) (4173:4173:4173))
        (PORT d[6] (4394:4394:4394) (4848:4848:4848))
        (PORT d[7] (4585:4585:4585) (4935:4935:4935))
        (PORT d[8] (3425:3425:3425) (3756:3756:3756))
        (PORT d[9] (4528:4528:4528) (4877:4877:4877))
        (PORT d[10] (3908:3908:3908) (4351:4351:4351))
        (PORT d[11] (4162:4162:4162) (4579:4579:4579))
        (PORT d[12] (4395:4395:4395) (4824:4824:4824))
        (PORT clk (1806:1806:1806) (1800:1800:1800))
        (PORT ena (6176:6176:6176) (6637:6637:6637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1800:1800:1800))
        (PORT d[0] (6176:6176:6176) (6637:6637:6637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1521:1521:1521))
        (PORT datab (1237:1237:1237) (1332:1332:1332))
        (PORT datac (1125:1125:1125) (1147:1147:1147))
        (PORT datad (1187:1187:1187) (1274:1274:1274))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (1106:1106:1106) (1176:1176:1176))
        (PORT datac (528:528:528) (545:545:545))
        (PORT datad (1064:1064:1064) (1136:1136:1136))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (247:247:247))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (1357:1357:1357) (1366:1366:1366))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode766w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3445:3445:3445) (3778:3778:3778))
        (PORT datab (3532:3532:3532) (3916:3916:3916))
        (PORT datac (3760:3760:3760) (4067:4067:4067))
        (PORT datad (1765:1765:1765) (1787:1787:1787))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (4094:4094:4094))
        (PORT clk (1843:1843:1843) (1871:1871:1871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (4314:4314:4314))
        (PORT d[1] (3844:3844:3844) (4232:4232:4232))
        (PORT d[2] (4040:4040:4040) (4448:4448:4448))
        (PORT d[3] (4185:4185:4185) (4611:4611:4611))
        (PORT d[4] (4654:4654:4654) (5093:5093:5093))
        (PORT d[5] (3862:3862:3862) (4267:4267:4267))
        (PORT d[6] (4794:4794:4794) (5226:5226:5226))
        (PORT d[7] (4198:4198:4198) (4637:4637:4637))
        (PORT d[8] (5248:5248:5248) (5720:5720:5720))
        (PORT d[9] (4061:4061:4061) (4429:4429:4429))
        (PORT d[10] (3758:3758:3758) (4142:4142:4142))
        (PORT d[11] (3748:3748:3748) (4100:4100:4100))
        (PORT d[12] (4243:4243:4243) (4081:4081:4081))
        (PORT clk (1840:1840:1840) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1791:1791:1791))
        (PORT clk (1840:1840:1840) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1871:1871:1871))
        (PORT d[0] (2357:2357:2357) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3908:3908:3908))
        (PORT d[1] (2314:2314:2314) (2298:2298:2298))
        (PORT d[2] (3571:3571:3571) (3381:3381:3381))
        (PORT d[3] (4298:4298:4298) (4684:4684:4684))
        (PORT d[4] (5920:5920:5920) (6398:6398:6398))
        (PORT d[5] (3855:3855:3855) (4229:4229:4229))
        (PORT d[6] (4355:4355:4355) (4784:4784:4784))
        (PORT d[7] (3460:3460:3460) (3826:3826:3826))
        (PORT d[8] (3434:3434:3434) (3780:3780:3780))
        (PORT d[9] (4210:4210:4210) (4534:4534:4534))
        (PORT d[10] (3889:3889:3889) (4311:4311:4311))
        (PORT d[11] (4126:4126:4126) (4532:4532:4532))
        (PORT d[12] (4127:4127:4127) (4530:4530:4530))
        (PORT clk (1804:1804:1804) (1798:1798:1798))
        (PORT ena (6189:6189:6189) (6669:6669:6669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1798:1798:1798))
        (PORT d[0] (6189:6189:6189) (6669:6669:6669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode746w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3446:3446:3446) (3776:3776:3776))
        (PORT datab (3530:3530:3530) (3911:3911:3911))
        (PORT datac (3761:3761:3761) (4070:4070:4070))
        (PORT datad (1764:1764:1764) (1790:1790:1790))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4326:4326:4326) (4705:4705:4705))
        (PORT clk (1851:1851:1851) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4676:4676:4676))
        (PORT d[1] (4160:4160:4160) (4593:4593:4593))
        (PORT d[2] (4130:4130:4130) (4548:4548:4548))
        (PORT d[3] (4852:4852:4852) (5302:5302:5302))
        (PORT d[4] (4697:4697:4697) (5180:5180:5180))
        (PORT d[5] (3826:3826:3826) (4217:4217:4217))
        (PORT d[6] (4191:4191:4191) (4602:4602:4602))
        (PORT d[7] (4843:4843:4843) (5288:5288:5288))
        (PORT d[8] (4671:4671:4671) (5107:5107:5107))
        (PORT d[9] (4157:4157:4157) (4532:4532:4532))
        (PORT d[10] (4112:4112:4112) (4525:4525:4525))
        (PORT d[11] (4363:4363:4363) (4797:4797:4797))
        (PORT d[12] (3689:3689:3689) (3534:3534:3534))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1179:1179:1179))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (PORT d[0] (1762:1762:1762) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3863:3863:3863))
        (PORT d[1] (4659:4659:4659) (4420:4420:4420))
        (PORT d[2] (2942:2942:2942) (2793:2793:2793))
        (PORT d[3] (4617:4617:4617) (5050:5050:5050))
        (PORT d[4] (5339:5339:5339) (5777:5777:5777))
        (PORT d[5] (3454:3454:3454) (3835:3835:3835))
        (PORT d[6] (4673:4673:4673) (5150:5150:5150))
        (PORT d[7] (4374:4374:4374) (4747:4747:4747))
        (PORT d[8] (4763:4763:4763) (5147:5147:5147))
        (PORT d[9] (4879:4879:4879) (5254:5254:5254))
        (PORT d[10] (4472:4472:4472) (4951:4951:4951))
        (PORT d[11] (4478:4478:4478) (4914:4914:4914))
        (PORT d[12] (4482:4482:4482) (4936:4936:4936))
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (PORT ena (5843:5843:5843) (6281:6281:6281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (PORT d[0] (5843:5843:5843) (6281:6281:6281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1263:1263:1263))
        (PORT datab (1235:1235:1235) (1336:1336:1336))
        (PORT datac (621:621:621) (640:640:640))
        (PORT datad (1188:1188:1188) (1271:1271:1271))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (197:197:197) (235:235:235))
        (PORT datac (1115:1115:1115) (1126:1126:1126))
        (PORT datad (1083:1083:1083) (1142:1142:1142))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode666w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3438:3438:3438) (3779:3779:3779))
        (PORT datab (3797:3797:3797) (4105:4105:4105))
        (PORT datac (1772:1772:1772) (1806:1806:1806))
        (PORT datad (3495:3495:3495) (3869:3869:3869))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5567:5567:5567) (6008:6008:6008))
        (PORT clk (1857:1857:1857) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (4286:4286:4286))
        (PORT d[1] (5066:5066:5066) (5574:5574:5574))
        (PORT d[2] (5435:5435:5435) (5888:5888:5888))
        (PORT d[3] (6056:6056:6056) (6606:6606:6606))
        (PORT d[4] (3155:3155:3155) (3466:3466:3466))
        (PORT d[5] (5636:5636:5636) (6188:6188:6188))
        (PORT d[6] (4188:4188:4188) (4560:4560:4560))
        (PORT d[7] (5766:5766:5766) (6299:6299:6299))
        (PORT d[8] (4003:4003:4003) (4355:4355:4355))
        (PORT d[9] (5080:5080:5080) (5565:5565:5565))
        (PORT d[10] (4023:4023:4023) (4381:4381:4381))
        (PORT d[11] (4695:4695:4695) (5115:5115:5115))
        (PORT d[12] (2933:2933:2933) (2833:2833:2833))
        (PORT clk (1854:1854:1854) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (1818:1818:1818))
        (PORT clk (1854:1854:1854) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1885:1885:1885))
        (PORT d[0] (2336:2336:2336) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3446:3446:3446))
        (PORT d[1] (3962:3962:3962) (3811:3811:3811))
        (PORT d[2] (2226:2226:2226) (2143:2143:2143))
        (PORT d[3] (5857:5857:5857) (6356:6356:6356))
        (PORT d[4] (4154:4154:4154) (4541:4541:4541))
        (PORT d[5] (3834:3834:3834) (4241:4241:4241))
        (PORT d[6] (5919:5919:5919) (6478:6478:6478))
        (PORT d[7] (5565:5565:5565) (6022:6022:6022))
        (PORT d[8] (4080:4080:4080) (4469:4469:4469))
        (PORT d[9] (3687:3687:3687) (4018:4018:4018))
        (PORT d[10] (5393:5393:5393) (5954:5954:5954))
        (PORT d[11] (5416:5416:5416) (5927:5927:5927))
        (PORT d[12] (5339:5339:5339) (5896:5896:5896))
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (PORT ena (4937:4937:4937) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (PORT d[0] (4937:4937:4937) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|decode2\|w_anode646w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3444:3444:3444) (3769:3769:3769))
        (PORT datab (3792:3792:3792) (4104:4104:4104))
        (PORT datac (1772:1772:1772) (1805:1805:1805))
        (PORT datad (3494:3494:3494) (3870:3870:3870))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4910:4910:4910) (5342:5342:5342))
        (PORT clk (1848:1848:1848) (1876:1876:1876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (5372:5372:5372))
        (PORT d[1] (4755:4755:4755) (5237:5237:5237))
        (PORT d[2] (4775:4775:4775) (5226:5226:5226))
        (PORT d[3] (5469:5469:5469) (5977:5977:5977))
        (PORT d[4] (5300:5300:5300) (5832:5832:5832))
        (PORT d[5] (5352:5352:5352) (5883:5883:5883))
        (PORT d[6] (3778:3778:3778) (4146:4146:4146))
        (PORT d[7] (5453:5453:5453) (5948:5948:5948))
        (PORT d[8] (4340:4340:4340) (4723:4723:4723))
        (PORT d[9] (4807:4807:4807) (5265:5265:5265))
        (PORT d[10] (4752:4752:4752) (5184:5184:5184))
        (PORT d[11] (4106:4106:4106) (4473:4473:4473))
        (PORT d[12] (2994:2994:2994) (2877:2877:2877))
        (PORT clk (1845:1845:1845) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1671:1671:1671))
        (PORT clk (1845:1845:1845) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1876:1876:1876))
        (PORT d[0] (2238:2238:2238) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3472:3472:3472))
        (PORT d[1] (3992:3992:3992) (3810:3810:3810))
        (PORT d[2] (2261:2261:2261) (2169:2169:2169))
        (PORT d[3] (5220:5220:5220) (5675:5675:5675))
        (PORT d[4] (4748:4748:4748) (5136:5136:5136))
        (PORT d[5] (4154:4154:4154) (4573:4573:4573))
        (PORT d[6] (5322:5322:5322) (5863:5863:5863))
        (PORT d[7] (4961:4961:4961) (5378:5378:5378))
        (PORT d[8] (3769:3769:3769) (4139:4139:4139))
        (PORT d[9] (5462:5462:5462) (5885:5885:5885))
        (PORT d[10] (5079:5079:5079) (5610:5610:5610))
        (PORT d[11] (5104:5104:5104) (5594:5594:5594))
        (PORT d[12] (5098:5098:5098) (5610:5610:5610))
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (PORT ena (5213:5213:5213) (5599:5599:5599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (PORT d[0] (5213:5213:5213) (5599:5599:5599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1318:1318:1318))
        (PORT datab (1210:1210:1210) (1302:1302:1302))
        (PORT datac (933:933:933) (990:990:990))
        (PORT datad (1194:1194:1194) (1288:1288:1288))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1105:1105:1105) (1179:1179:1179))
        (PORT datad (1063:1063:1063) (1136:1136:1136))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (195:195:195) (219:219:219))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\dataIn\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4497:4497:4497))
        (PORT clk (1850:1850:1850) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4548:4548:4548))
        (PORT d[1] (4100:4100:4100) (4500:4500:4500))
        (PORT d[2] (3977:3977:3977) (4309:4309:4309))
        (PORT d[3] (3827:3827:3827) (4210:4210:4210))
        (PORT d[4] (3847:3847:3847) (4267:4267:4267))
        (PORT d[5] (3769:3769:3769) (4118:4118:4118))
        (PORT d[6] (5318:5318:5318) (5769:5769:5769))
        (PORT d[7] (3518:3518:3518) (3886:3886:3886))
        (PORT d[8] (5670:5670:5670) (6188:6188:6188))
        (PORT d[9] (4154:4154:4154) (4585:4585:4585))
        (PORT d[10] (4168:4168:4168) (4619:4619:4619))
        (PORT d[11] (4039:4039:4039) (4449:4449:4449))
        (PORT d[12] (1161:1161:1161) (1155:1155:1155))
        (PORT clk (1847:1847:1847) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1937:1937:1937))
        (PORT clk (1847:1847:1847) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1877:1877:1877))
        (PORT d[0] (2487:2487:2487) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (4217:4217:4217))
        (PORT d[1] (1395:1395:1395) (1418:1418:1418))
        (PORT d[2] (3553:3553:3553) (3380:3380:3380))
        (PORT d[3] (3725:3725:3725) (4081:4081:4081))
        (PORT d[4] (5669:5669:5669) (6154:6154:6154))
        (PORT d[5] (3116:3116:3116) (3430:3430:3430))
        (PORT d[6] (3837:3837:3837) (4261:4261:4261))
        (PORT d[7] (3895:3895:3895) (4318:4318:4318))
        (PORT d[8] (5666:5666:5666) (6242:6242:6242))
        (PORT d[9] (3861:3861:3861) (4258:4258:4258))
        (PORT d[10] (4376:4376:4376) (4792:4792:4792))
        (PORT d[11] (4058:4058:4058) (4409:4409:4409))
        (PORT d[12] (3863:3863:3863) (4290:4290:4290))
        (PORT clk (1811:1811:1811) (1804:1804:1804))
        (PORT ena (3898:3898:3898) (4155:4155:4155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1804:1804:1804))
        (PORT d[0] (3898:3898:3898) (4155:4155:4155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (4158:4158:4158))
        (PORT clk (1860:1860:1860) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (4115:4115:4115))
        (PORT d[1] (4458:4458:4458) (4906:4906:4906))
        (PORT d[2] (4008:4008:4008) (4365:4365:4365))
        (PORT d[3] (3823:3823:3823) (4188:4188:4188))
        (PORT d[4] (4160:4160:4160) (4583:4583:4583))
        (PORT d[5] (4122:4122:4122) (4538:4538:4538))
        (PORT d[6] (4748:4748:4748) (5129:5129:5129))
        (PORT d[7] (4153:4153:4153) (4549:4549:4549))
        (PORT d[8] (4782:4782:4782) (5247:5247:5247))
        (PORT d[9] (4558:4558:4558) (5053:5053:5053))
        (PORT d[10] (4802:4802:4802) (5307:5307:5307))
        (PORT d[11] (5022:5022:5022) (5521:5521:5521))
        (PORT d[12] (1699:1699:1699) (1592:1592:1592))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1819:1819:1819))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (PORT d[0] (2412:2412:2412) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4688:4688:4688))
        (PORT d[1] (2059:2059:2059) (2028:2028:2028))
        (PORT d[2] (3190:3190:3190) (3058:3058:3058))
        (PORT d[3] (4319:4319:4319) (4699:4699:4699))
        (PORT d[4] (5043:5043:5043) (5500:5500:5500))
        (PORT d[5] (4102:4102:4102) (4510:4510:4510))
        (PORT d[6] (4446:4446:4446) (4849:4849:4849))
        (PORT d[7] (4233:4233:4233) (4684:4684:4684))
        (PORT d[8] (5099:5099:5099) (5607:5607:5607))
        (PORT d[9] (4438:4438:4438) (4865:4865:4865))
        (PORT d[10] (4967:4967:4967) (5444:5444:5444))
        (PORT d[11] (4053:4053:4053) (4426:4426:4426))
        (PORT d[12] (4334:4334:4334) (4761:4761:4761))
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (PORT ena (5189:5189:5189) (5534:5534:5534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (PORT d[0] (5189:5189:5189) (5534:5534:5534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (778:778:778))
        (PORT datab (1251:1251:1251) (1287:1287:1287))
        (PORT datac (917:917:917) (922:922:922))
        (PORT datad (688:688:688) (753:753:753))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3790:3790:3790) (4193:4193:4193))
        (PORT clk (1860:1860:1860) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4763:4763:4763))
        (PORT d[1] (4752:4752:4752) (5226:5226:5226))
        (PORT d[2] (4014:4014:4014) (4387:4387:4387))
        (PORT d[3] (3825:3825:3825) (4186:4186:4186))
        (PORT d[4] (4426:4426:4426) (4855:4855:4855))
        (PORT d[5] (4607:4607:4607) (5014:5014:5014))
        (PORT d[6] (4415:4415:4415) (4792:4792:4792))
        (PORT d[7] (4478:4478:4478) (4863:4863:4863))
        (PORT d[8] (4514:4514:4514) (4974:4974:4974))
        (PORT d[9] (4501:4501:4501) (4994:4994:4994))
        (PORT d[10] (4800:4800:4800) (5318:5318:5318))
        (PORT d[11] (5327:5327:5327) (5812:5812:5812))
        (PORT d[12] (2213:2213:2213) (2113:2113:2113))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1321:1321:1321))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1888:1888:1888))
        (PORT d[0] (1891:1891:1891) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (5029:5029:5029))
        (PORT d[1] (2077:2077:2077) (2029:2029:2029))
        (PORT d[2] (2875:2875:2875) (2753:2753:2753))
        (PORT d[3] (4618:4618:4618) (5021:5021:5021))
        (PORT d[4] (5068:5068:5068) (5507:5507:5507))
        (PORT d[5] (4398:4398:4398) (4803:4803:4803))
        (PORT d[6] (4793:4793:4793) (5228:5228:5228))
        (PORT d[7] (4046:4046:4046) (4451:4451:4451))
        (PORT d[8] (4775:4775:4775) (5282:5282:5282))
        (PORT d[9] (4119:4119:4119) (4525:4525:4525))
        (PORT d[10] (5274:5274:5274) (5777:5777:5777))
        (PORT d[11] (3747:3747:3747) (4080:4080:4080))
        (PORT d[12] (4620:4620:4620) (5063:5063:5063))
        (PORT clk (1821:1821:1821) (1815:1815:1815))
        (PORT ena (4882:4882:4882) (5202:5202:5202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1815:1815:1815))
        (PORT d[0] (4882:4882:4882) (5202:5202:5202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4515:4515:4515))
        (PORT clk (1855:1855:1855) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4776:4776:4776))
        (PORT d[1] (5037:5037:5037) (5534:5534:5534))
        (PORT d[2] (3669:3669:3669) (4021:4021:4021))
        (PORT d[3] (3135:3135:3135) (3461:3461:3461))
        (PORT d[4] (3829:3829:3829) (4212:4212:4212))
        (PORT d[5] (4728:4728:4728) (5195:5195:5195))
        (PORT d[6] (4874:4874:4874) (5292:5292:5292))
        (PORT d[7] (4793:4793:4793) (5214:5214:5214))
        (PORT d[8] (3854:3854:3854) (4282:4282:4282))
        (PORT d[9] (3528:3528:3528) (3903:3903:3903))
        (PORT d[10] (5360:5360:5360) (5910:5910:5910))
        (PORT d[11] (5642:5642:5642) (6163:6163:6163))
        (PORT d[12] (1579:1579:1579) (1525:1525:1525))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (1908:1908:1908))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1883:1883:1883))
        (PORT d[0] (2199:2199:2199) (2163:2163:2163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4865:4865:4865) (5367:5367:5367))
        (PORT d[1] (2686:2686:2686) (2609:2609:2609))
        (PORT d[2] (2561:2561:2561) (2462:2462:2462))
        (PORT d[3] (3041:3041:3041) (3353:3353:3353))
        (PORT d[4] (4412:4412:4412) (4815:4815:4815))
        (PORT d[5] (3976:3976:3976) (4314:4314:4314))
        (PORT d[6] (5080:5080:5080) (5518:5518:5518))
        (PORT d[7] (3496:3496:3496) (3883:3883:3883))
        (PORT d[8] (4488:4488:4488) (4944:4944:4944))
        (PORT d[9] (4437:4437:4437) (4881:4881:4881))
        (PORT d[10] (5582:5582:5582) (6108:6108:6108))
        (PORT d[11] (4667:4667:4667) (5088:5088:5088))
        (PORT d[12] (4708:4708:4708) (5201:5201:5201))
        (PORT clk (1816:1816:1816) (1810:1810:1810))
        (PORT ena (4599:4599:4599) (4898:4898:4898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1810:1810:1810))
        (PORT d[0] (4599:4599:4599) (4898:4898:4898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (781:781:781))
        (PORT datab (946:946:946) (970:970:970))
        (PORT datac (1216:1216:1216) (1252:1252:1252))
        (PORT datad (689:689:689) (754:754:754))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (4112:4112:4112))
        (PORT clk (1849:1849:1849) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3958:3958:3958))
        (PORT d[1] (4784:4784:4784) (5278:5278:5278))
        (PORT d[2] (5110:5110:5110) (5565:5565:5565))
        (PORT d[3] (5786:5786:5786) (6296:6296:6296))
        (PORT d[4] (3400:3400:3400) (3726:3726:3726))
        (PORT d[5] (5364:5364:5364) (5897:5897:5897))
        (PORT d[6] (3855:3855:3855) (4229:4229:4229))
        (PORT d[7] (5440:5440:5440) (5949:5949:5949))
        (PORT d[8] (3755:3755:3755) (4111:4111:4111))
        (PORT d[9] (5101:5101:5101) (5583:5583:5583))
        (PORT d[10] (3779:3779:3779) (4123:4123:4123))
        (PORT d[11] (4392:4392:4392) (4801:4801:4801))
        (PORT d[12] (2714:2714:2714) (2615:2615:2615))
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1782:1782:1782))
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1877:1877:1877))
        (PORT d[0] (2320:2320:2320) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3490:3490:3490))
        (PORT d[1] (3689:3689:3689) (3523:3523:3523))
        (PORT d[2] (2281:2281:2281) (2185:2185:2185))
        (PORT d[3] (5510:5510:5510) (5992:5992:5992))
        (PORT d[4] (4481:4481:4481) (4871:4871:4871))
        (PORT d[5] (3851:3851:3851) (4285:4285:4285))
        (PORT d[6] (5646:5646:5646) (6185:6185:6185))
        (PORT d[7] (5259:5259:5259) (5716:5716:5716))
        (PORT d[8] (3794:3794:3794) (4167:4167:4167))
        (PORT d[9] (5767:5767:5767) (6170:6170:6170))
        (PORT d[10] (5106:5106:5106) (5645:5645:5645))
        (PORT d[11] (5098:5098:5098) (5607:5607:5607))
        (PORT d[12] (5391:5391:5391) (5950:5950:5950))
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (PORT ena (4947:4947:4947) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (PORT d[0] (4947:4947:4947) (5326:5326:5326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4492:4492:4492))
        (PORT clk (1843:1843:1843) (1871:1871:1871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (4231:4231:4231))
        (PORT d[1] (3835:3835:3835) (4238:4238:4238))
        (PORT d[2] (4336:4336:4336) (4742:4742:4742))
        (PORT d[3] (4210:4210:4210) (4634:4634:4634))
        (PORT d[4] (4416:4416:4416) (4878:4878:4878))
        (PORT d[5] (4212:4212:4212) (4644:4644:4644))
        (PORT d[6] (4826:4826:4826) (5241:5241:5241))
        (PORT d[7] (4236:4236:4236) (4652:4652:4652))
        (PORT d[8] (4965:4965:4965) (5416:5416:5416))
        (PORT d[9] (4301:4301:4301) (4664:4664:4664))
        (PORT d[10] (4028:4028:4028) (4408:4408:4408))
        (PORT d[11] (4044:4044:4044) (4454:4454:4454))
        (PORT d[12] (3967:3967:3967) (3816:3816:3816))
        (PORT clk (1840:1840:1840) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1474:1474:1474))
        (PORT clk (1840:1840:1840) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1871:1871:1871))
        (PORT d[0] (2011:2011:2011) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3870:3870:3870))
        (PORT d[1] (1759:1759:1759) (1756:1756:1756))
        (PORT d[2] (3569:3569:3569) (3392:3392:3392))
        (PORT d[3] (4302:4302:4302) (4707:4707:4707))
        (PORT d[4] (5689:5689:5689) (6177:6177:6177))
        (PORT d[5] (3792:3792:3792) (4175:4175:4175))
        (PORT d[6] (4371:4371:4371) (4822:4822:4822))
        (PORT d[7] (4584:4584:4584) (4934:4934:4934))
        (PORT d[8] (3456:3456:3456) (3804:3804:3804))
        (PORT d[9] (4489:4489:4489) (4802:4802:4802))
        (PORT d[10] (3907:3907:3907) (4350:4350:4350))
        (PORT d[11] (3836:3836:3836) (4243:4243:4243))
        (PORT d[12] (4418:4418:4418) (4849:4849:4849))
        (PORT clk (1804:1804:1804) (1798:1798:1798))
        (PORT ena (6185:6185:6185) (6661:6661:6661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1798:1798:1798))
        (PORT d[0] (6185:6185:6185) (6661:6661:6661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1318:1318:1318))
        (PORT datab (1225:1225:1225) (1269:1269:1269))
        (PORT datac (1417:1417:1417) (1436:1436:1436))
        (PORT datad (1194:1194:1194) (1287:1287:1287))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (4183:4183:4183))
        (PORT clk (1851:1851:1851) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4697:4697:4697))
        (PORT d[1] (4399:4399:4399) (4823:4823:4823))
        (PORT d[2] (4131:4131:4131) (4550:4550:4550))
        (PORT d[3] (4875:4875:4875) (5327:5327:5327))
        (PORT d[4] (5008:5008:5008) (5515:5515:5515))
        (PORT d[5] (4773:4773:4773) (5251:5251:5251))
        (PORT d[6] (4190:4190:4190) (4600:4600:4600))
        (PORT d[7] (4823:4823:4823) (5281:5281:5281))
        (PORT d[8] (4667:4667:4667) (5098:5098:5098))
        (PORT d[9] (4180:4180:4180) (4557:4557:4557))
        (PORT d[10] (4142:4142:4142) (4547:4547:4547))
        (PORT d[11] (3492:3492:3492) (3853:3853:3853))
        (PORT d[12] (1602:1602:1602) (1527:1527:1527))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1157:1157:1157))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (PORT d[0] (1733:1733:1733) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (4139:4139:4139))
        (PORT d[1] (4657:4657:4657) (4419:4419:4419))
        (PORT d[2] (2961:2961:2961) (2814:2814:2814))
        (PORT d[3] (4647:4647:4647) (5093:5093:5093))
        (PORT d[4] (5065:5065:5065) (5528:5528:5528))
        (PORT d[5] (4475:4475:4475) (4963:4963:4963))
        (PORT d[6] (5051:5051:5051) (5559:5559:5559))
        (PORT d[7] (4356:4356:4356) (4748:4748:4748))
        (PORT d[8] (4359:4359:4359) (4738:4738:4738))
        (PORT d[9] (4847:4847:4847) (5220:5220:5220))
        (PORT d[10] (4503:4503:4503) (4990:4990:4990))
        (PORT d[11] (4486:4486:4486) (4940:4940:4940))
        (PORT d[12] (4460:4460:4460) (4912:4912:4912))
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (PORT ena (5577:5577:5577) (6016:6016:6016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (PORT d[0] (5577:5577:5577) (6016:6016:6016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (4201:4201:4201))
        (PORT clk (1851:1851:1851) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (5058:5058:5058))
        (PORT d[1] (4494:4494:4494) (4964:4964:4964))
        (PORT d[2] (4448:4448:4448) (4899:4899:4899))
        (PORT d[3] (5186:5186:5186) (5662:5662:5662))
        (PORT d[4] (5318:5318:5318) (5850:5850:5850))
        (PORT d[5] (5078:5078:5078) (5582:5582:5582))
        (PORT d[6] (3852:3852:3852) (4226:4226:4226))
        (PORT d[7] (5129:5129:5129) (5610:5610:5610))
        (PORT d[8] (4347:4347:4347) (4749:4749:4749))
        (PORT d[9] (4496:4496:4496) (4904:4904:4904))
        (PORT d[10] (3706:3706:3706) (4058:4058:4058))
        (PORT d[11] (3796:3796:3796) (4163:4163:4163))
        (PORT d[12] (3336:3336:3336) (3196:3196:3196))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1205:1205:1205))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (PORT d[0] (1759:1759:1759) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3913:3913:3913))
        (PORT d[1] (4314:4314:4314) (4107:4107:4107))
        (PORT d[2] (2575:2575:2575) (2493:2493:2493))
        (PORT d[3] (4985:4985:4985) (5472:5472:5472))
        (PORT d[4] (4747:4747:4747) (5180:5180:5180))
        (PORT d[5] (4160:4160:4160) (4623:4623:4623))
        (PORT d[6] (5356:5356:5356) (5891:5891:5891))
        (PORT d[7] (4666:4666:4666) (5086:5086:5086))
        (PORT d[8] (4057:4057:4057) (4416:4416:4416))
        (PORT d[9] (5135:5135:5135) (5531:5531:5531))
        (PORT d[10] (4809:4809:4809) (5321:5321:5321))
        (PORT d[11] (4796:4796:4796) (5274:5274:5274))
        (PORT d[12] (4774:4774:4774) (5256:5256:5256))
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (PORT ena (5248:5248:5248) (5651:5651:5651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (PORT d[0] (5248:5248:5248) (5651:5651:5651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1312:1312:1312))
        (PORT datab (1238:1238:1238) (1331:1331:1331))
        (PORT datac (1060:1060:1060) (1057:1057:1057))
        (PORT datad (860:860:860) (880:880:880))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (1105:1105:1105) (1179:1179:1179))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (1061:1061:1061) (1134:1134:1134))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (4496:4496:4496))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (4255:4255:4255))
        (PORT d[1] (3869:3869:3869) (4261:4261:4261))
        (PORT d[2] (3429:3429:3429) (3759:3759:3759))
        (PORT d[3] (3861:3861:3861) (4229:4229:4229))
        (PORT d[4] (3856:3856:3856) (4273:4273:4273))
        (PORT d[5] (3469:3469:3469) (3816:3816:3816))
        (PORT d[6] (5059:5059:5059) (5497:5497:5497))
        (PORT d[7] (3747:3747:3747) (4102:4102:4102))
        (PORT d[8] (5110:5110:5110) (5590:5590:5590))
        (PORT d[9] (3905:3905:3905) (4346:4346:4346))
        (PORT d[10] (4409:4409:4409) (4863:4863:4863))
        (PORT d[11] (4412:4412:4412) (4863:4863:4863))
        (PORT d[12] (3161:3161:3161) (2997:2997:2997))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1617:1617:1617))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1879:1879:1879))
        (PORT d[0] (2176:2176:2176) (2154:2154:2154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (4295:4295:4295))
        (PORT d[1] (2000:2000:2000) (2008:2008:2008))
        (PORT d[2] (3546:3546:3546) (3390:3390:3390))
        (PORT d[3] (3432:3432:3432) (3784:3784:3784))
        (PORT d[4] (5690:5690:5690) (6172:6172:6172))
        (PORT d[5] (4708:4708:4708) (5161:5161:5161))
        (PORT d[6] (3829:3829:3829) (4239:4239:4239))
        (PORT d[7] (3903:3903:3903) (4345:4345:4345))
        (PORT d[8] (5357:5357:5357) (5916:5916:5916))
        (PORT d[9] (4121:4121:4121) (4531:4531:4531))
        (PORT d[10] (4362:4362:4362) (4790:4790:4790))
        (PORT d[11] (3468:3468:3468) (3814:3814:3814))
        (PORT d[12] (3822:3822:3822) (4229:4229:4229))
        (PORT clk (1813:1813:1813) (1806:1806:1806))
        (PORT ena (4241:4241:4241) (4514:4514:4514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1806:1806:1806))
        (PORT d[0] (4241:4241:4241) (4514:4514:4514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (4154:4154:4154))
        (PORT clk (1860:1860:1860) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4394:4394:4394))
        (PORT d[1] (4486:4486:4486) (4917:4917:4917))
        (PORT d[2] (3711:3711:3711) (4060:4060:4060))
        (PORT d[3] (4098:4098:4098) (4479:4479:4479))
        (PORT d[4] (4445:4445:4445) (4879:4879:4879))
        (PORT d[5] (4384:4384:4384) (4799:4799:4799))
        (PORT d[6] (4712:4712:4712) (5111:5111:5111))
        (PORT d[7] (4142:4142:4142) (4516:4516:4516))
        (PORT d[8] (4785:4785:4785) (5247:5247:5247))
        (PORT d[9] (4518:4518:4518) (4984:4984:4984))
        (PORT d[10] (4788:4788:4788) (5268:5268:5268))
        (PORT d[11] (5027:5027:5027) (5503:5503:5503))
        (PORT d[12] (2549:2549:2549) (2419:2419:2419))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (999:999:999))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (PORT d[0] (1594:1594:1594) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4689:4689:4689))
        (PORT d[1] (2022:2022:2022) (2002:2002:2002))
        (PORT d[2] (2887:2887:2887) (2760:2760:2760))
        (PORT d[3] (4612:4612:4612) (5011:5011:5011))
        (PORT d[4] (5064:5064:5064) (5524:5524:5524))
        (PORT d[5] (4013:4013:4013) (4389:4389:4389))
        (PORT d[6] (4424:4424:4424) (4825:4825:4825))
        (PORT d[7] (4548:4548:4548) (5019:5019:5019))
        (PORT d[8] (5080:5080:5080) (5610:5610:5610))
        (PORT d[9] (3822:3822:3822) (4208:4208:4208))
        (PORT d[10] (4996:4996:4996) (5479:5479:5479))
        (PORT d[11] (4056:4056:4056) (4435:4435:4435))
        (PORT d[12] (4138:4138:4138) (4590:4590:4590))
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (PORT ena (5182:5182:5182) (5516:5516:5516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (PORT d[0] (5182:5182:5182) (5516:5516:5516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (775:775:775))
        (PORT datab (1248:1248:1248) (1288:1288:1288))
        (PORT datac (603:603:603) (611:611:611))
        (PORT datad (688:688:688) (753:753:753))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (4172:4172:4172))
        (PORT clk (1856:1856:1856) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4931:4931:4931) (5353:5353:5353))
        (PORT d[1] (4161:4161:4161) (4584:4584:4584))
        (PORT d[2] (3438:3438:3438) (3766:3766:3766))
        (PORT d[3] (4166:4166:4166) (4540:4540:4540))
        (PORT d[4] (4144:4144:4144) (4572:4572:4572))
        (PORT d[5] (3820:3820:3820) (4215:4215:4215))
        (PORT d[6] (5052:5052:5052) (5464:5464:5464))
        (PORT d[7] (3980:3980:3980) (4336:4336:4336))
        (PORT d[8] (5100:5100:5100) (5588:5588:5588))
        (PORT d[9] (4247:4247:4247) (4710:4710:4710))
        (PORT d[10] (4488:4488:4488) (4964:4964:4964))
        (PORT d[11] (4726:4726:4726) (5198:5198:5198))
        (PORT d[12] (2885:2885:2885) (2732:2732:2732))
        (PORT clk (1853:1853:1853) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1852:1852:1852))
        (PORT clk (1853:1853:1853) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1883:1883:1883))
        (PORT d[0] (2147:2147:2147) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (4330:4330:4330))
        (PORT d[1] (1700:1700:1700) (1712:1712:1712))
        (PORT d[2] (3545:3545:3545) (3388:3388:3388))
        (PORT d[3] (4278:4278:4278) (4625:4625:4625))
        (PORT d[4] (5341:5341:5341) (5823:5823:5823))
        (PORT d[5] (4423:4423:4423) (4823:4823:4823))
        (PORT d[6] (3839:3839:3839) (4243:4243:4243))
        (PORT d[7] (3915:3915:3915) (4338:4338:4338))
        (PORT d[8] (5394:5394:5394) (5921:5921:5921))
        (PORT d[9] (4108:4108:4108) (4534:4534:4534))
        (PORT d[10] (4367:4367:4367) (4800:4800:4800))
        (PORT d[11] (3738:3738:3738) (4106:4106:4106))
        (PORT d[12] (3836:3836:3836) (4263:4263:4263))
        (PORT clk (1817:1817:1817) (1810:1810:1810))
        (PORT ena (3902:3902:3902) (4160:4160:4160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1810:1810:1810))
        (PORT d[0] (3902:3902:3902) (4160:4160:4160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4865:4865:4865))
        (PORT clk (1853:1853:1853) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (5050:5050:5050))
        (PORT d[1] (5080:5080:5080) (5555:5555:5555))
        (PORT d[2] (3393:3393:3393) (3686:3686:3686))
        (PORT d[3] (3461:3461:3461) (3785:3785:3785))
        (PORT d[4] (3839:3839:3839) (4241:4241:4241))
        (PORT d[5] (4967:4967:4967) (5431:5431:5431))
        (PORT d[6] (4871:4871:4871) (5285:5285:5285))
        (PORT d[7] (4777:4777:4777) (5204:5204:5204))
        (PORT d[8] (4145:4145:4145) (4565:4565:4565))
        (PORT d[9] (3799:3799:3799) (4185:4185:4185))
        (PORT d[10] (5402:5402:5402) (5940:5940:5940))
        (PORT d[11] (5642:5642:5642) (6167:6167:6167))
        (PORT d[12] (1864:1864:1864) (1817:1817:1817))
        (PORT clk (1850:1850:1850) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2348:2348:2348))
        (PORT clk (1850:1850:1850) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1881:1881:1881))
        (PORT d[0] (2904:2904:2904) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4843:4843:4843) (5370:5370:5370))
        (PORT d[1] (2688:2688:2688) (2591:2591:2591))
        (PORT d[2] (2507:2507:2507) (2439:2439:2439))
        (PORT d[3] (5198:5198:5198) (5646:5646:5646))
        (PORT d[4] (4438:4438:4438) (4819:4819:4819))
        (PORT d[5] (3487:3487:3487) (3855:3855:3855))
        (PORT d[6] (5048:5048:5048) (5507:5507:5507))
        (PORT d[7] (3532:3532:3532) (3912:3912:3912))
        (PORT d[8] (4475:4475:4475) (4949:4949:4949))
        (PORT d[9] (4487:4487:4487) (4937:4937:4937))
        (PORT d[10] (5563:5563:5563) (6092:6092:6092))
        (PORT d[11] (4673:4673:4673) (5103:5103:5103))
        (PORT d[12] (3364:3364:3364) (3683:3683:3683))
        (PORT clk (1814:1814:1814) (1808:1808:1808))
        (PORT ena (4267:4267:4267) (4569:4569:4569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1808:1808:1808))
        (PORT d[0] (4267:4267:4267) (4569:4569:4569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (774:774:774))
        (PORT datab (1219:1219:1219) (1250:1250:1250))
        (PORT datac (1228:1228:1228) (1296:1296:1296))
        (PORT datad (689:689:689) (756:756:756))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (814:814:814))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (600:600:600) (615:615:615))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (245:245:245))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (691:691:691) (753:753:753))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3765:3765:3765))
        (PORT clk (1866:1866:1866) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (5357:5357:5357))
        (PORT d[1] (5400:5400:5400) (5895:5895:5895))
        (PORT d[2] (3901:3901:3901) (4223:4223:4223))
        (PORT d[3] (3991:3991:3991) (4285:4285:4285))
        (PORT d[4] (4152:4152:4152) (4536:4536:4536))
        (PORT d[5] (5245:5245:5245) (5718:5718:5718))
        (PORT d[6] (4593:4593:4593) (4976:4976:4976))
        (PORT d[7] (5086:5086:5086) (5531:5531:5531))
        (PORT d[8] (3834:3834:3834) (4234:4234:4234))
        (PORT d[9] (3848:3848:3848) (4241:4241:4241))
        (PORT d[10] (5701:5701:5701) (6258:6258:6258))
        (PORT d[11] (5941:5941:5941) (6485:6485:6485))
        (PORT d[12] (2091:2091:2091) (2022:2022:2022))
        (PORT clk (1863:1863:1863) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2169:2169:2169))
        (PORT clk (1863:1863:1863) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1893:1893:1893))
        (PORT d[0] (2724:2724:2724) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5140:5140:5140) (5688:5688:5688))
        (PORT d[1] (2999:2999:2999) (2881:2881:2881))
        (PORT d[2] (1907:1907:1907) (1858:1858:1858))
        (PORT d[3] (5478:5478:5478) (5933:5933:5933))
        (PORT d[4] (4130:4130:4130) (4512:4512:4512))
        (PORT d[5] (3758:3758:3758) (4145:4145:4145))
        (PORT d[6] (5661:5661:5661) (6123:6123:6123))
        (PORT d[7] (3857:3857:3857) (4252:4252:4252))
        (PORT d[8] (4138:4138:4138) (4570:4570:4570))
        (PORT d[9] (4800:4800:4800) (5277:5277:5277))
        (PORT d[10] (5870:5870:5870) (6422:6422:6422))
        (PORT d[11] (3074:3074:3074) (3367:3367:3367))
        (PORT d[12] (3654:3654:3654) (3997:3997:3997))
        (PORT clk (1827:1827:1827) (1820:1820:1820))
        (PORT ena (4549:4549:4549) (4853:4853:4853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1820:1820:1820))
        (PORT d[0] (4549:4549:4549) (4853:4853:4853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (4196:4196:4196))
        (PORT clk (1858:1858:1858) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (5380:5380:5380))
        (PORT d[1] (4166:4166:4166) (4578:4578:4578))
        (PORT d[2] (3451:3451:3451) (3783:3783:3783))
        (PORT d[3] (4130:4130:4130) (4515:4515:4515))
        (PORT d[4] (4149:4149:4149) (4583:4583:4583))
        (PORT d[5] (4082:4082:4082) (4475:4475:4475))
        (PORT d[6] (5018:5018:5018) (5445:5445:5445))
        (PORT d[7] (3823:3823:3823) (4216:4216:4216))
        (PORT d[8] (5091:5091:5091) (5571:5571:5571))
        (PORT d[9] (4233:4233:4233) (4674:4674:4674))
        (PORT d[10] (4477:4477:4477) (4932:4932:4932))
        (PORT d[11] (4732:4732:4732) (5184:5184:5184))
        (PORT d[12] (2884:2884:2884) (2731:2731:2731))
        (PORT clk (1855:1855:1855) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1844:1844:1844))
        (PORT clk (1855:1855:1855) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (PORT d[0] (2150:2150:2150) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (4331:4331:4331))
        (PORT d[1] (1718:1718:1718) (1714:1714:1714))
        (PORT d[2] (3227:3227:3227) (3075:3075:3075))
        (PORT d[3] (4014:4014:4014) (4371:4371:4371))
        (PORT d[4] (5369:5369:5369) (5831:5831:5831))
        (PORT d[5] (4395:4395:4395) (4800:4800:4800))
        (PORT d[6] (4072:4072:4072) (4466:4466:4466))
        (PORT d[7] (4217:4217:4217) (4646:4646:4646))
        (PORT d[8] (5378:5378:5378) (5931:5931:5931))
        (PORT d[9] (4109:4109:4109) (4535:4535:4535))
        (PORT d[10] (4660:4660:4660) (5108:5108:5108))
        (PORT d[11] (3751:3751:3751) (4102:4102:4102))
        (PORT d[12] (3837:3837:3837) (4264:4264:4264))
        (PORT clk (1819:1819:1819) (1811:1811:1811))
        (PORT ena (5467:5467:5467) (5813:5813:5813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1811:1811:1811))
        (PORT d[0] (5467:5467:5467) (5813:5813:5813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1465:1465:1465))
        (PORT datab (670:670:670) (700:700:700))
        (PORT datac (639:639:639) (721:721:721))
        (PORT datad (435:435:435) (500:500:500))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4484:4484:4484))
        (PORT clk (1859:1859:1859) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4719:4719:4719))
        (PORT d[1] (4795:4795:4795) (5247:5247:5247))
        (PORT d[2] (4017:4017:4017) (4389:4389:4389))
        (PORT d[3] (4380:4380:4380) (4775:4775:4775))
        (PORT d[4] (3801:3801:3801) (4187:4187:4187))
        (PORT d[5] (4687:4687:4687) (5131:5131:5131))
        (PORT d[6] (4403:4403:4403) (4761:4761:4761))
        (PORT d[7] (4466:4466:4466) (4867:4867:4867))
        (PORT d[8] (4178:4178:4178) (4611:4611:4611))
        (PORT d[9] (4827:4827:4827) (5322:5322:5322))
        (PORT d[10] (5074:5074:5074) (5587:5587:5587))
        (PORT d[11] (5336:5336:5336) (5837:5837:5837))
        (PORT d[12] (2184:2184:2184) (2093:2093:2093))
        (PORT clk (1856:1856:1856) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2135:2135:2135))
        (PORT clk (1856:1856:1856) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1886:1886:1886))
        (PORT d[0] (2718:2718:2718) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (5040:5040:5040))
        (PORT d[1] (2376:2376:2376) (2302:2302:2302))
        (PORT d[2] (2542:2542:2542) (2443:2443:2443))
        (PORT d[3] (3067:3067:3067) (3385:3385:3385))
        (PORT d[4] (4743:4743:4743) (5150:5150:5150))
        (PORT d[5] (4056:4056:4056) (4402:4402:4402))
        (PORT d[6] (4753:4753:4753) (5189:5189:5189))
        (PORT d[7] (4845:4845:4845) (5341:5341:5341))
        (PORT d[8] (4805:4805:4805) (5260:5260:5260))
        (PORT d[9] (4178:4178:4178) (4600:4600:4600))
        (PORT d[10] (5593:5593:5593) (6104:6104:6104))
        (PORT d[11] (4360:4360:4360) (4761:4761:4761))
        (PORT d[12] (4433:4433:4433) (4911:4911:4911))
        (PORT clk (1820:1820:1820) (1813:1813:1813))
        (PORT ena (4598:4598:4598) (4894:4894:4894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1813:1813:1813))
        (PORT d[0] (4598:4598:4598) (4894:4894:4894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3747:3747:3747))
        (PORT clk (1869:1869:1869) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5205:5205:5205) (5605:5605:5605))
        (PORT d[1] (5378:5378:5378) (5872:5872:5872))
        (PORT d[2] (3940:3940:3940) (4262:4262:4262))
        (PORT d[3] (4015:4015:4015) (4335:4335:4335))
        (PORT d[4] (4445:4445:4445) (4831:4831:4831))
        (PORT d[5] (3428:3428:3428) (3767:3767:3767))
        (PORT d[6] (4298:4298:4298) (4682:4682:4682))
        (PORT d[7] (5087:5087:5087) (5532:5532:5532))
        (PORT d[8] (3839:3839:3839) (4243:4243:4243))
        (PORT d[9] (3849:3849:3849) (4242:4242:4242))
        (PORT d[10] (5729:5729:5729) (6291:6291:6291))
        (PORT d[11] (5969:5969:5969) (6517:6517:6517))
        (PORT d[12] (2180:2180:2180) (2108:2108:2108))
        (PORT clk (1866:1866:1866) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1699:1699:1699))
        (PORT clk (1866:1866:1866) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1895:1895:1895))
        (PORT d[0] (2269:2269:2269) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5417:5417:5417) (5965:5965:5965))
        (PORT d[1] (3023:3023:3023) (2903:2903:2903))
        (PORT d[2] (1646:1646:1646) (1584:1584:1584))
        (PORT d[3] (5731:5731:5731) (6200:6200:6200))
        (PORT d[4] (4123:4123:4123) (4497:4497:4497))
        (PORT d[5] (3736:3736:3736) (4122:4122:4122))
        (PORT d[6] (5691:5691:5691) (6157:6157:6157))
        (PORT d[7] (3893:3893:3893) (4270:4270:4270))
        (PORT d[8] (3893:3893:3893) (4309:4309:4309))
        (PORT d[9] (5051:5051:5051) (5524:5524:5524))
        (PORT d[10] (6141:6141:6141) (6686:6686:6686))
        (PORT d[11] (4980:4980:4980) (5417:5417:5417))
        (PORT d[12] (3956:3956:3956) (4294:4294:4294))
        (PORT clk (1830:1830:1830) (1822:1822:1822))
        (PORT ena (4269:4269:4269) (4576:4576:4576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1822:1822:1822))
        (PORT d[0] (4269:4269:4269) (4576:4576:4576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (896:896:896))
        (PORT datab (1508:1508:1508) (1575:1575:1575))
        (PORT datac (638:638:638) (731:731:731))
        (PORT datad (429:429:429) (503:503:503))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (624:624:624))
        (PORT datab (1071:1071:1071) (1092:1092:1092))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\dataIn\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5373:5373:5373))
        (PORT clk (1860:1860:1860) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4982:4982:4982) (5419:5419:5419))
        (PORT d[1] (5311:5311:5311) (5828:5828:5828))
        (PORT d[2] (3898:3898:3898) (4223:4223:4223))
        (PORT d[3] (3730:3730:3730) (4051:4051:4051))
        (PORT d[4] (3844:3844:3844) (4239:4239:4239))
        (PORT d[5] (3417:3417:3417) (3737:3737:3737))
        (PORT d[6] (4581:4581:4581) (4980:4980:4980))
        (PORT d[7] (5101:5101:5101) (5533:5533:5533))
        (PORT d[8] (4160:4160:4160) (4560:4560:4560))
        (PORT d[9] (3522:3522:3522) (3914:3914:3914))
        (PORT d[10] (5630:5630:5630) (6187:6187:6187))
        (PORT d[11] (5934:5934:5934) (6463:6463:6463))
        (PORT d[12] (2396:2396:2396) (2329:2329:2329))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2411:2411:2411))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1888:1888:1888))
        (PORT d[0] (2955:2955:2955) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5168:5168:5168) (5698:5698:5698))
        (PORT d[1] (3538:3538:3538) (3427:3427:3427))
        (PORT d[2] (2208:2208:2208) (2137:2137:2137))
        (PORT d[3] (5201:5201:5201) (5653:5653:5653))
        (PORT d[4] (4455:4455:4455) (4845:4845:4845))
        (PORT d[5] (3993:3993:3993) (4343:4343:4343))
        (PORT d[6] (5383:5383:5383) (5848:5848:5848))
        (PORT d[7] (3826:3826:3826) (4214:4214:4214))
        (PORT d[8] (4154:4154:4154) (4607:4607:4607))
        (PORT d[9] (4742:4742:4742) (5203:5203:5203))
        (PORT d[10] (5887:5887:5887) (6437:6437:6437))
        (PORT d[11] (4956:4956:4956) (5381:5381:5381))
        (PORT d[12] (3697:3697:3697) (4040:4040:4040))
        (PORT clk (1821:1821:1821) (1815:1815:1815))
        (PORT ena (4559:4559:4559) (4880:4880:4880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1815:1815:1815))
        (PORT d[0] (4559:4559:4559) (4880:4880:4880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (4176:4176:4176))
        (PORT clk (1859:1859:1859) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4991:4991:4991) (5421:5421:5421))
        (PORT d[1] (4167:4167:4167) (4579:4579:4579))
        (PORT d[2] (3673:3673:3673) (4002:4002:4002))
        (PORT d[3] (4154:4154:4154) (4543:4543:4543))
        (PORT d[4] (4128:4128:4128) (4560:4560:4560))
        (PORT d[5] (4091:4091:4091) (4497:4497:4497))
        (PORT d[6] (4762:4762:4762) (5177:5177:5177))
        (PORT d[7] (3983:3983:3983) (4359:4359:4359))
        (PORT d[8] (4794:4794:4794) (5278:5278:5278))
        (PORT d[9] (4211:4211:4211) (4650:4650:4650))
        (PORT d[10] (4505:4505:4505) (4955:4955:4955))
        (PORT d[11] (4760:4760:4760) (5206:5206:5206))
        (PORT d[12] (2841:2841:2841) (2698:2698:2698))
        (PORT clk (1856:1856:1856) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2106:2106:2106))
        (PORT clk (1856:1856:1856) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1886:1886:1886))
        (PORT d[0] (2715:2715:2715) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4648:4648:4648))
        (PORT d[1] (1739:1739:1739) (1720:1720:1720))
        (PORT d[2] (931:931:931) (921:921:921))
        (PORT d[3] (4312:4312:4312) (4685:4685:4685))
        (PORT d[4] (5390:5390:5390) (5855:5855:5855))
        (PORT d[5] (3990:3990:3990) (4380:4380:4380))
        (PORT d[6] (4418:4418:4418) (4829:4829:4829))
        (PORT d[7] (4491:4491:4491) (4931:4931:4931))
        (PORT d[8] (5068:5068:5068) (5604:5604:5604))
        (PORT d[9] (4447:4447:4447) (4894:4894:4894))
        (PORT d[10] (4692:4692:4692) (5150:5150:5150))
        (PORT d[11] (3779:3779:3779) (4134:4134:4134))
        (PORT d[12] (4323:4323:4323) (4769:4769:4769))
        (PORT clk (1820:1820:1820) (1813:1813:1813))
        (PORT ena (3897:3897:3897) (4153:4153:4153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1813:1813:1813))
        (PORT d[0] (3897:3897:3897) (4153:4153:4153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1707:1707:1707))
        (PORT datab (677:677:677) (757:757:757))
        (PORT datad (643:643:643) (676:676:676))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3621:3621:3621))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4847:4847:4847))
        (PORT d[1] (4155:4155:4155) (4574:4574:4574))
        (PORT d[2] (3759:3759:3759) (4093:4093:4093))
        (PORT d[3] (3486:3486:3486) (3852:3852:3852))
        (PORT d[4] (4136:4136:4136) (4536:4536:4536))
        (PORT d[5] (3538:3538:3538) (3906:3906:3906))
        (PORT d[6] (5353:5353:5353) (5790:5790:5790))
        (PORT d[7] (3765:3765:3765) (4130:4130:4130))
        (PORT d[8] (5383:5383:5383) (5907:5907:5907))
        (PORT d[9] (3884:3884:3884) (4302:4302:4302))
        (PORT d[10] (4160:4160:4160) (4596:4596:4596))
        (PORT d[11] (4093:4093:4093) (4492:4492:4492))
        (PORT d[12] (3198:3198:3198) (3027:3027:3027))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1950:1950:1950))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1879:1879:1879))
        (PORT d[0] (2527:2527:2527) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4602:4602:4602))
        (PORT d[1] (2019:2019:2019) (2005:2005:2005))
        (PORT d[2] (3857:3857:3857) (3682:3682:3682))
        (PORT d[3] (3388:3388:3388) (3738:3738:3738))
        (PORT d[4] (3211:3211:3211) (3498:3498:3498))
        (PORT d[5] (4959:4959:4959) (5405:5405:5405))
        (PORT d[6] (3841:3841:3841) (4267:4267:4267))
        (PORT d[7] (3842:3842:3842) (4282:4282:4282))
        (PORT d[8] (5682:5682:5682) (6232:6232:6232))
        (PORT d[9] (4080:4080:4080) (4472:4472:4472))
        (PORT d[10] (4128:4128:4128) (4534:4534:4534))
        (PORT d[11] (3721:3721:3721) (4088:4088:4088))
        (PORT d[12] (3827:3827:3827) (4227:4227:4227))
        (PORT clk (1813:1813:1813) (1806:1806:1806))
        (PORT ena (4229:4229:4229) (4482:4482:4482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1806:1806:1806))
        (PORT d[0] (4229:4229:4229) (4482:4482:4482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (4180:4180:4180))
        (PORT clk (1860:1860:1860) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5463:5463:5463))
        (PORT d[1] (4457:4457:4457) (4905:4905:4905))
        (PORT d[2] (3705:3705:3705) (4050:4050:4050))
        (PORT d[3] (3511:3511:3511) (3867:3867:3867))
        (PORT d[4] (3845:3845:3845) (4255:4255:4255))
        (PORT d[5] (4330:4330:4330) (4698:4698:4698))
        (PORT d[6] (4748:4748:4748) (5130:5130:5130))
        (PORT d[7] (3837:3837:3837) (4212:4212:4212))
        (PORT d[8] (5063:5063:5063) (5545:5545:5545))
        (PORT d[9] (4184:4184:4184) (4648:4648:4648))
        (PORT d[10] (4482:4482:4482) (4966:4966:4966))
        (PORT d[11] (4669:4669:4669) (5139:5139:5139))
        (PORT d[12] (2851:2851:2851) (2717:2717:2717))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1280:1280:1280))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (PORT d[0] (1871:1871:1871) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4698:4698:4698))
        (PORT d[1] (1770:1770:1770) (1744:1744:1744))
        (PORT d[2] (3213:3213:3213) (3067:3067:3067))
        (PORT d[3] (4555:4555:4555) (4933:4933:4933))
        (PORT d[4] (5357:5357:5357) (5835:5835:5835))
        (PORT d[5] (4059:4059:4059) (4441:4441:4441))
        (PORT d[6] (4147:4147:4147) (4568:4568:4568))
        (PORT d[7] (4259:4259:4259) (4713:4713:4713))
        (PORT d[8] (5099:5099:5099) (5608:5608:5608))
        (PORT d[9] (4460:4460:4460) (4888:4888:4888))
        (PORT d[10] (4665:4665:4665) (5120:5120:5120))
        (PORT d[11] (3415:3415:3415) (3744:3744:3744))
        (PORT d[12] (4132:4132:4132) (4577:4577:4577))
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (PORT ena (5192:5192:5192) (5540:5540:5540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (PORT d[0] (5192:5192:5192) (5540:5540:5540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1464:1464:1464))
        (PORT datab (891:891:891) (903:903:903))
        (PORT datac (635:635:635) (727:727:727))
        (PORT datad (434:434:434) (502:502:502))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4459:4459:4459) (4786:4786:4786))
        (PORT clk (1858:1858:1858) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3855:3855:3855))
        (PORT d[1] (4796:4796:4796) (5248:5248:5248))
        (PORT d[2] (3687:3687:3687) (4038:4038:4038))
        (PORT d[3] (4132:4132:4132) (4495:4495:4495))
        (PORT d[4] (4715:4715:4715) (5154:5154:5154))
        (PORT d[5] (4695:4695:4695) (5152:5152:5152))
        (PORT d[6] (4092:4092:4092) (4440:4440:4440))
        (PORT d[7] (4516:4516:4516) (4924:4924:4924))
        (PORT d[8] (4178:4178:4178) (4610:4610:4610))
        (PORT d[9] (4828:4828:4828) (5322:5322:5322))
        (PORT d[10] (5126:5126:5126) (5645:5645:5645))
        (PORT d[11] (5364:5364:5364) (5870:5870:5870))
        (PORT d[12] (2177:2177:2177) (2089:2089:2089))
        (PORT clk (1855:1855:1855) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2476:2476:2476))
        (PORT clk (1855:1855:1855) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
        (PORT d[0] (3048:3048:3048) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1887:1887:1887))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4874:4874:4874) (5394:5394:5394))
        (PORT d[1] (2393:2393:2393) (2315:2315:2315))
        (PORT d[2] (2559:2559:2559) (2475:2475:2475))
        (PORT d[3] (5182:5182:5182) (5603:5603:5603))
        (PORT d[4] (4765:4765:4765) (5174:5174:5174))
        (PORT d[5] (3997:3997:3997) (4353:4353:4353))
        (PORT d[6] (5067:5067:5067) (5524:5524:5524))
        (PORT d[7] (4883:4883:4883) (5356:5356:5356))
        (PORT d[8] (4444:4444:4444) (4920:4920:4920))
        (PORT d[9] (4806:4806:4806) (5255:5255:5255))
        (PORT d[10] (5579:5579:5579) (6102:6102:6102))
        (PORT d[11] (4388:4388:4388) (4794:4794:4794))
        (PORT d[12] (4719:4719:4719) (5215:5215:5215))
        (PORT clk (1819:1819:1819) (1813:1813:1813))
        (PORT ena (4598:4598:4598) (4894:4894:4894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1813:1813:1813))
        (PORT d[0] (4598:4598:4598) (4894:4894:4894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4756:4756:4756))
        (PORT clk (1860:1860:1860) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4453:4453:4453))
        (PORT d[1] (4754:4754:4754) (5229:5229:5229))
        (PORT d[2] (3424:3424:3424) (3751:3751:3751))
        (PORT d[3] (4371:4371:4371) (4776:4776:4776))
        (PORT d[4] (4456:4456:4456) (4919:4919:4919))
        (PORT d[5] (4718:4718:4718) (5152:5152:5152))
        (PORT d[6] (4385:4385:4385) (4751:4751:4751))
        (PORT d[7] (4482:4482:4482) (4879:4879:4879))
        (PORT d[8] (4479:4479:4479) (4916:4916:4916))
        (PORT d[9] (4864:4864:4864) (5383:5383:5383))
        (PORT d[10] (5109:5109:5109) (5645:5645:5645))
        (PORT d[11] (5336:5336:5336) (5834:5834:5834))
        (PORT d[12] (2216:2216:2216) (2120:2120:2120))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1591:1591:1591))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1887:1887:1887))
        (PORT d[0] (1878:1878:1878) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (5030:5030:5030))
        (PORT d[1] (2374:2374:2374) (2319:2319:2319))
        (PORT d[2] (2874:2874:2874) (2767:2767:2767))
        (PORT d[3] (4619:4619:4619) (5025:5025:5025))
        (PORT d[4] (4709:4709:4709) (5134:5134:5134))
        (PORT d[5] (3479:3479:3479) (3847:3847:3847))
        (PORT d[6] (4774:4774:4774) (5213:5213:5213))
        (PORT d[7] (4534:4534:4534) (5010:5010:5010))
        (PORT d[8] (4805:4805:4805) (5260:5260:5260))
        (PORT d[9] (4127:4127:4127) (4542:4542:4542))
        (PORT d[10] (5306:5306:5306) (5819:5819:5819))
        (PORT d[11] (4354:4354:4354) (4750:4750:4750))
        (PORT d[12] (4437:4437:4437) (4915:4915:4915))
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (PORT ena (4257:4257:4257) (4552:4552:4552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1814:1814:1814))
        (PORT d[0] (4257:4257:4257) (4552:4552:4552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1403:1403:1403))
        (PORT datab (1133:1133:1133) (1133:1133:1133))
        (PORT datac (638:638:638) (727:727:727))
        (PORT datad (424:424:424) (494:494:494))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3614:3614:3614))
        (PORT clk (1854:1854:1854) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (4521:4521:4521))
        (PORT d[1] (4165:4165:4165) (4557:4557:4557))
        (PORT d[2] (3721:3721:3721) (4065:4065:4065))
        (PORT d[3] (3507:3507:3507) (3878:3878:3878))
        (PORT d[4] (4010:4010:4010) (4417:4417:4417))
        (PORT d[5] (3807:3807:3807) (4181:4181:4181))
        (PORT d[6] (5381:5381:5381) (5813:5813:5813))
        (PORT d[7] (3773:3773:3773) (4139:4139:4139))
        (PORT d[8] (5393:5393:5393) (5894:5894:5894))
        (PORT d[9] (3850:3850:3850) (4280:4280:4280))
        (PORT d[10] (4109:4109:4109) (4556:4556:4556))
        (PORT d[11] (4143:4143:4143) (4573:4573:4573))
        (PORT d[12] (1451:1451:1451) (1445:1445:1445))
        (PORT clk (1851:1851:1851) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1893:1893:1893))
        (PORT clk (1851:1851:1851) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1881:1881:1881))
        (PORT d[0] (2429:2429:2429) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (4267:4267:4267))
        (PORT d[1] (1122:1122:1122) (1151:1151:1151))
        (PORT d[2] (3835:3835:3835) (3668:3668:3668))
        (PORT d[3] (3696:3696:3696) (4048:4048:4048))
        (PORT d[4] (3240:3240:3240) (3515:3515:3515))
        (PORT d[5] (3102:3102:3102) (3409:3409:3409))
        (PORT d[6] (3868:3868:3868) (4299:4299:4299))
        (PORT d[7] (3844:3844:3844) (4258:4258:4258))
        (PORT d[8] (5678:5678:5678) (6235:6235:6235))
        (PORT d[9] (4138:4138:4138) (4523:4523:4523))
        (PORT d[10] (3857:3857:3857) (4274:4274:4274))
        (PORT d[11] (3732:3732:3732) (4082:4082:4082))
        (PORT d[12] (3839:3839:3839) (4242:4242:4242))
        (PORT clk (1815:1815:1815) (1808:1808:1808))
        (PORT ena (3914:3914:3914) (4176:4176:4176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1808:1808:1808))
        (PORT d[0] (3914:3914:3914) (4176:4176:4176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4486:4486:4486))
        (PORT clk (1860:1860:1860) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4674:4674:4674))
        (PORT d[1] (4469:4469:4469) (4898:4898:4898))
        (PORT d[2] (3986:3986:3986) (4343:4343:4343))
        (PORT d[3] (4360:4360:4360) (4751:4751:4751))
        (PORT d[4] (4398:4398:4398) (4817:4817:4817))
        (PORT d[5] (3446:3446:3446) (3785:3785:3785))
        (PORT d[6] (4442:4442:4442) (4824:4824:4824))
        (PORT d[7] (4196:4196:4196) (4579:4579:4579))
        (PORT d[8] (4488:4488:4488) (4948:4948:4948))
        (PORT d[9] (4522:4522:4522) (4988:4988:4988))
        (PORT d[10] (4819:4819:4819) (5303:5303:5303))
        (PORT d[11] (5058:5058:5058) (5540:5540:5540))
        (PORT d[12] (2504:2504:2504) (2384:2384:2384))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1289:1289:1289))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1888:1888:1888))
        (PORT d[0] (1882:1882:1882) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4569:4569:4569) (5064:5064:5064))
        (PORT d[1] (2082:2082:2082) (2026:2026:2026))
        (PORT d[2] (2859:2859:2859) (2758:2758:2758))
        (PORT d[3] (4868:4868:4868) (5272:5272:5272))
        (PORT d[4] (5053:5053:5053) (5508:5508:5508))
        (PORT d[5] (3479:3479:3479) (3834:3834:3834))
        (PORT d[6] (4763:4763:4763) (5191:5191:5191))
        (PORT d[7] (4587:4587:4587) (5031:5031:5031))
        (PORT d[8] (4754:4754:4754) (5258:5258:5258))
        (PORT d[9] (4496:4496:4496) (4906:4906:4906))
        (PORT d[10] (4973:4973:4973) (5452:5452:5452))
        (PORT d[11] (4088:4088:4088) (4472:4472:4472))
        (PORT d[12] (4432:4432:4432) (4907:4907:4907))
        (PORT clk (1821:1821:1821) (1815:1815:1815))
        (PORT ena (4174:4174:4174) (4449:4449:4449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1815:1815:1815))
        (PORT d[0] (4174:4174:4174) (4449:4449:4449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1308:1308:1308))
        (PORT datab (703:703:703) (733:733:733))
        (PORT datac (636:636:636) (726:726:726))
        (PORT datad (433:433:433) (501:501:501))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3889:3889:3889))
        (PORT clk (1854:1854:1854) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4719:4719:4719) (5148:5148:5148))
        (PORT d[1] (4150:4150:4150) (4552:4552:4552))
        (PORT d[2] (3980:3980:3980) (4334:4334:4334))
        (PORT d[3] (3840:3840:3840) (4206:4206:4206))
        (PORT d[4] (4121:4121:4121) (4522:4522:4522))
        (PORT d[5] (4048:4048:4048) (4398:4398:4398))
        (PORT d[6] (5080:5080:5080) (5495:5495:5495))
        (PORT d[7] (3519:3519:3519) (3880:3880:3880))
        (PORT d[8] (5105:5105:5105) (5587:5587:5587))
        (PORT d[9] (3879:3879:3879) (4316:4316:4316))
        (PORT d[10] (4179:4179:4179) (4639:4639:4639))
        (PORT d[11] (4391:4391:4391) (4839:4839:4839))
        (PORT d[12] (3170:3170:3170) (3014:3014:3014))
        (PORT clk (1851:1851:1851) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1604:1604:1604))
        (PORT clk (1851:1851:1851) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1881:1881:1881))
        (PORT d[0] (2158:2158:2158) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (4344:4344:4344))
        (PORT d[1] (1458:1458:1458) (1456:1456:1456))
        (PORT d[2] (3544:3544:3544) (3375:3375:3375))
        (PORT d[3] (4002:4002:4002) (4372:4372:4372))
        (PORT d[4] (5657:5657:5657) (6158:6158:6158))
        (PORT d[5] (4681:4681:4681) (5128:5128:5128))
        (PORT d[6] (4021:4021:4021) (4434:4434:4434))
        (PORT d[7] (4176:4176:4176) (4615:4615:4615))
        (PORT d[8] (5395:5395:5395) (5922:5922:5922))
        (PORT d[9] (4152:4152:4152) (4578:4578:4578))
        (PORT d[10] (4394:4394:4394) (4831:4831:4831))
        (PORT d[11] (3730:3730:3730) (4080:4080:4080))
        (PORT d[12] (3830:3830:3830) (4251:4251:4251))
        (PORT clk (1815:1815:1815) (1808:1808:1808))
        (PORT ena (3896:3896:3896) (4152:4152:4152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1808:1808:1808))
        (PORT d[0] (3896:3896:3896) (4152:4152:4152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5263:5263:5263) (5614:5614:5614))
        (PORT clk (1857:1857:1857) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (5317:5317:5317))
        (PORT d[1] (5081:5081:5081) (5557:5557:5557))
        (PORT d[2] (3972:3972:3972) (4321:4321:4321))
        (PORT d[3] (3128:3128:3128) (3452:3452:3452))
        (PORT d[4] (3843:3843:3843) (4238:4238:4238))
        (PORT d[5] (3139:3139:3139) (3462:3462:3462))
        (PORT d[6] (4027:4027:4027) (4386:4386:4386))
        (PORT d[7] (4828:4828:4828) (5261:5261:5261))
        (PORT d[8] (3874:3874:3874) (4306:4306:4306))
        (PORT d[9] (3548:3548:3548) (3944:3944:3944))
        (PORT d[10] (5430:5430:5430) (5973:5973:5973))
        (PORT d[11] (5670:5670:5670) (6200:6200:6200))
        (PORT d[12] (1577:1577:1577) (1521:1521:1521))
        (PORT clk (1854:1854:1854) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1902:1902:1902))
        (PORT clk (1854:1854:1854) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1885:1885:1885))
        (PORT d[0] (2451:2451:2451) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5178:5178:5178) (5725:5725:5725))
        (PORT d[1] (2717:2717:2717) (2616:2616:2616))
        (PORT d[2] (2517:2517:2517) (2427:2427:2427))
        (PORT d[3] (5439:5439:5439) (5885:5885:5885))
        (PORT d[4] (4459:4459:4459) (4837:4837:4837))
        (PORT d[5] (3486:3486:3486) (3850:3850:3850))
        (PORT d[6] (5392:5392:5392) (5875:5875:5875))
        (PORT d[7] (3542:3542:3542) (3939:3939:3939))
        (PORT d[8] (4155:4155:4155) (4608:4608:4608))
        (PORT d[9] (5114:5114:5114) (5590:5590:5590))
        (PORT d[10] (5856:5856:5856) (6390:6390:6390))
        (PORT d[11] (4701:4701:4701) (5135:5135:5135))
        (PORT d[12] (3665:3665:3665) (3992:3992:3992))
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (PORT ena (4851:4851:4851) (5171:5171:5171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (PORT d[0] (4851:4851:4851) (5171:5171:5171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1468:1468:1468))
        (PORT datab (1423:1423:1423) (1429:1429:1429))
        (PORT datac (636:636:636) (729:729:729))
        (PORT datad (433:433:433) (503:503:503))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5672:5672:5672) (6118:6118:6118))
        (PORT clk (1849:1849:1849) (1876:1876:1876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (4357:4357:4357))
        (PORT d[1] (4098:4098:4098) (4512:4512:4512))
        (PORT d[2] (4113:4113:4113) (4509:4509:4509))
        (PORT d[3] (4552:4552:4552) (5001:5001:5001))
        (PORT d[4] (4715:4715:4715) (5199:5199:5199))
        (PORT d[5] (4484:4484:4484) (4940:4940:4940))
        (PORT d[6] (4445:4445:4445) (4859:4859:4859))
        (PORT d[7] (4539:4539:4539) (4980:4980:4980))
        (PORT d[8] (4977:4977:4977) (5411:5411:5411))
        (PORT d[9] (3855:3855:3855) (4230:4230:4230))
        (PORT d[10] (3795:3795:3795) (4196:4196:4196))
        (PORT d[11] (4308:4308:4308) (4732:4732:4732))
        (PORT d[12] (3626:3626:3626) (3473:3473:3473))
        (PORT clk (1846:1846:1846) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1246:1246:1246))
        (PORT clk (1846:1846:1846) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (PORT d[0] (1778:1778:1778) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1877:1877:1877))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3919:3919:3919))
        (PORT d[1] (4968:4968:4968) (4711:4711:4711))
        (PORT d[2] (3265:3265:3265) (3102:3102:3102))
        (PORT d[3] (4327:4327:4327) (4754:4754:4754))
        (PORT d[4] (5369:5369:5369) (5852:5852:5852))
        (PORT d[5] (3474:3474:3474) (3834:3834:3834))
        (PORT d[6] (4701:4701:4701) (5152:5152:5152))
        (PORT d[7] (4371:4371:4371) (4749:4749:4749))
        (PORT d[8] (5085:5085:5085) (5491:5491:5491))
        (PORT d[9] (4576:4576:4576) (4930:4930:4930))
        (PORT d[10] (4213:4213:4213) (4682:4682:4682))
        (PORT d[11] (4149:4149:4149) (4579:4579:4579))
        (PORT d[12] (4129:4129:4129) (4580:4580:4580))
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (PORT ena (5885:5885:5885) (6332:6332:6332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (PORT d[0] (5885:5885:5885) (6332:6332:6332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5789:5789:5789))
        (PORT clk (1850:1850:1850) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (5059:5059:5059))
        (PORT d[1] (4491:4491:4491) (4955:4955:4955))
        (PORT d[2] (4781:4781:4781) (5210:5210:5210))
        (PORT d[3] (5147:5147:5147) (5648:5648:5648))
        (PORT d[4] (3134:3134:3134) (3459:3459:3459))
        (PORT d[5] (5084:5084:5084) (5595:5595:5595))
        (PORT d[6] (3819:3819:3819) (4183:4183:4183))
        (PORT d[7] (5161:5161:5161) (5652:5652:5652))
        (PORT d[8] (4362:4362:4362) (4750:4750:4750))
        (PORT d[9] (4471:4471:4471) (4907:4907:4907))
        (PORT d[10] (4468:4468:4468) (4906:4906:4906))
        (PORT d[11] (4096:4096:4096) (4484:4484:4484))
        (PORT d[12] (3003:3003:3003) (2878:2878:2878))
        (PORT clk (1847:1847:1847) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1502:1502:1502))
        (PORT clk (1847:1847:1847) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1878:1878:1878))
        (PORT d[0] (2059:2059:2059) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3889:3889:3889))
        (PORT d[1] (4308:4308:4308) (4103:4103:4103))
        (PORT d[2] (2555:2555:2555) (2471:2471:2471))
        (PORT d[3] (4931:4931:4931) (5413:5413:5413))
        (PORT d[4] (4747:4747:4747) (5179:5179:5179))
        (PORT d[5] (4187:4187:4187) (4654:4654:4654))
        (PORT d[6] (5318:5318:5318) (5828:5828:5828))
        (PORT d[7] (4980:4980:4980) (5406:5406:5406))
        (PORT d[8] (4092:4092:4092) (4462:4462:4462))
        (PORT d[9] (5167:5167:5167) (5546:5546:5546))
        (PORT d[10] (4820:4820:4820) (5342:5342:5342))
        (PORT d[11] (4779:4779:4779) (5259:5259:5259))
        (PORT d[12] (4745:4745:4745) (5255:5255:5255))
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (PORT ena (5242:5242:5242) (5641:5641:5641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (PORT d[0] (5242:5242:5242) (5641:5641:5641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1570:1570:1570))
        (PORT datab (675:675:675) (756:756:756))
        (PORT datac (1390:1390:1390) (1389:1389:1389))
        (PORT datad (435:435:435) (502:502:502))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5334:5334:5334) (5740:5740:5740))
        (PORT clk (1852:1852:1852) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4405:4405:4405) (4791:4791:4791))
        (PORT d[1] (5017:5017:5017) (5506:5506:5506))
        (PORT d[2] (5041:5041:5041) (5536:5536:5536))
        (PORT d[3] (5810:5810:5810) (6322:6322:6322))
        (PORT d[4] (3686:3686:3686) (4030:4030:4030))
        (PORT d[5] (5635:5635:5635) (6186:6186:6186))
        (PORT d[6] (3834:3834:3834) (4205:4205:4205))
        (PORT d[7] (5754:5754:5754) (6270:6270:6270))
        (PORT d[8] (3768:3768:3768) (4126:4126:4126))
        (PORT d[9] (5091:5091:5091) (5552:5552:5552))
        (PORT d[10] (3108:3108:3108) (3412:3412:3412))
        (PORT d[11] (4425:4425:4425) (4847:4847:4847))
        (PORT d[12] (2682:2682:2682) (2587:2587:2587))
        (PORT clk (1849:1849:1849) (1876:1876:1876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1794:1794:1794))
        (PORT clk (1849:1849:1849) (1876:1876:1876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1880:1880:1880))
        (PORT d[0] (2328:2328:2328) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1881:1881:1881))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1881:1881:1881))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1881:1881:1881))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3490:3490:3490))
        (PORT d[1] (3687:3687:3687) (3522:3522:3522))
        (PORT d[2] (2293:2293:2293) (2190:2190:2190))
        (PORT d[3] (5618:5618:5618) (6136:6136:6136))
        (PORT d[4] (4433:4433:4433) (4803:4803:4803))
        (PORT d[5] (3869:3869:3869) (4294:4294:4294))
        (PORT d[6] (5614:5614:5614) (6174:6174:6174))
        (PORT d[7] (5239:5239:5239) (5674:5674:5674))
        (PORT d[8] (3793:3793:3793) (4166:4166:4166))
        (PORT d[9] (3316:3316:3316) (3618:3618:3618))
        (PORT d[10] (5361:5361:5361) (5914:5914:5914))
        (PORT d[11] (5405:5405:5405) (5933:5933:5933))
        (PORT d[12] (5398:5398:5398) (5936:5936:5936))
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (PORT ena (4915:4915:4915) (5278:5278:5278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1807:1807:1807))
        (PORT d[0] (4915:4915:4915) (5278:5278:5278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (6148:6148:6148))
        (PORT clk (1841:1841:1841) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (4305:4305:4305))
        (PORT d[1] (3836:3836:3836) (4224:4224:4224))
        (PORT d[2] (4073:4073:4073) (4478:4478:4478))
        (PORT d[3] (4218:4218:4218) (4668:4668:4668))
        (PORT d[4] (4431:4431:4431) (4890:4890:4890))
        (PORT d[5] (4180:4180:4180) (4591:4591:4591))
        (PORT d[6] (4826:4826:4826) (5241:5241:5241))
        (PORT d[7] (4237:4237:4237) (4662:4662:4662))
        (PORT d[8] (5248:5248:5248) (5719:5719:5719))
        (PORT d[9] (3517:3517:3517) (3882:3882:3882))
        (PORT d[10] (4102:4102:4102) (4500:4500:4500))
        (PORT d[11] (4016:4016:4016) (4418:4418:4418))
        (PORT d[12] (4303:4303:4303) (4149:4149:4149))
        (PORT clk (1838:1838:1838) (1865:1865:1865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1507:1507:1507))
        (PORT clk (1838:1838:1838) (1865:1865:1865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1869:1869:1869))
        (PORT d[0] (2046:2046:2046) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1870:1870:1870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3856:3856:3856))
        (PORT d[1] (2269:2269:2269) (2265:2265:2265))
        (PORT d[2] (3572:3572:3572) (3385:3385:3385))
        (PORT d[3] (4020:4020:4020) (4421:4421:4421))
        (PORT d[4] (5689:5689:5689) (6172:6172:6172))
        (PORT d[5] (3827:3827:3827) (4196:4196:4196))
        (PORT d[6] (4391:4391:4391) (4838:4838:4838))
        (PORT d[7] (3531:3531:3531) (3891:3891:3891))
        (PORT d[8] (3438:3438:3438) (3787:3787:3787))
        (PORT d[9] (4217:4217:4217) (4543:4543:4543))
        (PORT d[10] (3898:3898:3898) (4333:4333:4333))
        (PORT d[11] (4118:4118:4118) (4522:4522:4522))
        (PORT d[12] (3883:3883:3883) (4303:4303:4303))
        (PORT clk (1802:1802:1802) (1796:1796:1796))
        (PORT ena (6196:6196:6196) (6665:6665:6665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1796:1796:1796))
        (PORT d[0] (6196:6196:6196) (6665:6665:6665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (2025:2025:2025))
        (PORT datab (673:673:673) (762:762:762))
        (PORT datac (1824:1824:1824) (1819:1819:1819))
        (PORT datad (430:430:430) (502:502:502))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (407:407:407))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datad (382:382:382) (445:445:445))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (197:197:197) (223:223:223))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (246:246:246))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5248:5248:5248) (5610:5610:5610))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4764:4764:4764))
        (PORT d[1] (5035:5035:5035) (5530:5530:5530))
        (PORT d[2] (3856:3856:3856) (4136:4136:4136))
        (PORT d[3] (3147:3147:3147) (3470:3470:3470))
        (PORT d[4] (3550:3550:3550) (3925:3925:3925))
        (PORT d[5] (4700:4700:4700) (5163:5163:5163))
        (PORT d[6] (4902:4902:4902) (5324:5324:5324))
        (PORT d[7] (3414:3414:3414) (3738:3738:3738))
        (PORT d[8] (4193:4193:4193) (4647:4647:4647))
        (PORT d[9] (3498:3498:3498) (3887:3887:3887))
        (PORT d[10] (5331:5331:5331) (5877:5877:5877))
        (PORT d[11] (5867:5867:5867) (6375:6375:6375))
        (PORT d[12] (1914:1914:1914) (1831:1831:1831))
        (PORT clk (1854:1854:1854) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1871:1871:1871))
        (PORT clk (1854:1854:1854) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1884:1884:1884))
        (PORT d[0] (2166:2166:2166) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4864:4864:4864) (5366:5366:5366))
        (PORT d[1] (3229:3229:3229) (3137:3137:3137))
        (PORT d[2] (2532:2532:2532) (2437:2437:2437))
        (PORT d[3] (5153:5153:5153) (5583:5583:5583))
        (PORT d[4] (4760:4760:4760) (5176:5176:5176))
        (PORT d[5] (3493:3493:3493) (3853:3853:3853))
        (PORT d[6] (5079:5079:5079) (5517:5517:5517))
        (PORT d[7] (5160:5160:5160) (5640:5640:5640))
        (PORT d[8] (4489:4489:4489) (4945:4945:4945))
        (PORT d[9] (4768:4768:4768) (5234:5234:5234))
        (PORT d[10] (5609:5609:5609) (6139:6139:6139))
        (PORT d[11] (4658:4658:4658) (5067:5067:5067))
        (PORT d[12] (4719:4719:4719) (5216:5216:5216))
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (PORT ena (4586:4586:4586) (4901:4901:4901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (PORT d[0] (4586:4586:4586) (4901:4901:4901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5664:5664:5664))
        (PORT clk (1864:1864:1864) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4677:4677:4677) (5109:5109:5109))
        (PORT d[1] (5312:5312:5312) (5830:5830:5830))
        (PORT d[2] (3953:3953:3953) (4326:4326:4326))
        (PORT d[3] (3739:3739:3739) (4060:4060:4060))
        (PORT d[4] (4144:4144:4144) (4531:4531:4531))
        (PORT d[5] (3425:3425:3425) (3747:3747:3747))
        (PORT d[6] (4579:4579:4579) (4975:4975:4975))
        (PORT d[7] (5109:5109:5109) (5555:5555:5555))
        (PORT d[8] (3853:3853:3853) (4278:4278:4278))
        (PORT d[9] (3885:3885:3885) (4303:4303:4303))
        (PORT d[10] (5720:5720:5720) (6276:6276:6276))
        (PORT d[11] (5942:5942:5942) (6485:6485:6485))
        (PORT d[12] (1910:1910:1910) (1832:1832:1832))
        (PORT clk (1861:1861:1861) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1948:1948:1948))
        (PORT clk (1861:1861:1861) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1891:1891:1891))
        (PORT d[0] (2521:2521:2521) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5168:5168:5168) (5698:5698:5698))
        (PORT d[1] (2997:2997:2997) (2899:2899:2899))
        (PORT d[2] (2210:2210:2210) (2150:2150:2150))
        (PORT d[3] (5203:5203:5203) (5656:5656:5656))
        (PORT d[4] (4109:4109:4109) (4489:4489:4489))
        (PORT d[5] (3519:3519:3519) (3880:3880:3880))
        (PORT d[6] (5384:5384:5384) (5849:5849:5849))
        (PORT d[7] (3804:3804:3804) (4190:4190:4190))
        (PORT d[8] (4142:4142:4142) (4585:4585:4585))
        (PORT d[9] (4749:4749:4749) (5220:5220:5220))
        (PORT d[10] (5896:5896:5896) (6454:6454:6454))
        (PORT d[11] (4958:4958:4958) (5401:5401:5401))
        (PORT d[12] (3653:3653:3653) (3996:3996:3996))
        (PORT clk (1825:1825:1825) (1818:1818:1818))
        (PORT ena (4255:4255:4255) (4560:4560:4560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD ena (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1818:1818:1818))
        (PORT d[0] (4255:4255:4255) (4560:4560:4560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1023:1023:1023))
        (PORT datab (1500:1500:1500) (1564:1564:1564))
        (PORT datad (428:428:428) (503:503:503))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (1076:1076:1076) (1094:1094:1094))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
)
