// Seed: 1476823518
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    _id_1,
    id_2
);
  inout wire id_2;
  output wire _id_1;
  logic [1 : -1  ==  id_1] id_3 = 1;
  assign id_3 = {1, ((id_2))};
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_7,
      id_12
  );
  assign modCall_1.id_4 = 0;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  logic [id_6 : ""] id_14;
endmodule
