<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="DDR_Interface_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="DDR_Interface_testbench" />
            <top_module name="glbl" />
            <top_module name="proj_def" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 ns"></ZoomStartTime>
      <ZoomEndTime time="3,715.000001 ns"></ZoomEndTime>
      <Cursor1Time time="15.000000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="194"></NameColumnWidth>
      <ValueColumnWidth column_width="94"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="133" />
   <wvobject fp_name="/DDR_Interface_testbench/Clk80MHz" type="logic">
      <obj_property name="ElementShortName">Clk80MHz</obj_property>
      <obj_property name="ObjectShortName">Clk80MHz</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/CpldRst" type="logic">
      <obj_property name="ElementShortName">CpldRst</obj_property>
      <obj_property name="ObjectShortName">CpldRst</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/AFE_Pipeline_inst/dout_AFE0[0]" type="array">
      <obj_property name="ElementShortName">[0][13:0]</obj_property>
      <obj_property name="ObjectShortName">[0][13:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/AFE_Pipeline_inst/dout_AFE0[1]" type="array">
      <obj_property name="ElementShortName">[1][13:0]</obj_property>
      <obj_property name="ObjectShortName">[1][13:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/AFE_Pipeline_inst/dout_AFE0[2]" type="array">
      <obj_property name="ElementShortName">[2][13:0]</obj_property>
      <obj_property name="ObjectShortName">[2][13:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/AFE_Pipeline_inst/dout_AFE0[3]" type="array">
      <obj_property name="ElementShortName">[3][13:0]</obj_property>
      <obj_property name="ObjectShortName">[3][13:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/AFE_Pipeline_inst/dout_AFE0[4]" type="array">
      <obj_property name="ElementShortName">[4][13:0]</obj_property>
      <obj_property name="ObjectShortName">[4][13:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/AFE_Pipeline_inst/dout_AFE0[5]" type="array">
      <obj_property name="ElementShortName">[5][13:0]</obj_property>
      <obj_property name="ObjectShortName">[5][13:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/AFE_Pipeline_inst/dout_AFE0[6]" type="array">
      <obj_property name="ElementShortName">[6][13:0]</obj_property>
      <obj_property name="ObjectShortName">[6][13:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/AFE_Pipeline_inst/dout_AFE0[7]" type="array">
      <obj_property name="ElementShortName">[7][13:0]</obj_property>
      <obj_property name="ObjectShortName">[7][13:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider160">
      <obj_property name="label">AFE Datapath</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/Clk80MHz" type="logic">
      <obj_property name="ElementShortName">Clk80MHz</obj_property>
      <obj_property name="ObjectShortName">Clk80MHz</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/Input_Seqs[0][7]" type="other">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[7]</obj_property>
      <obj_property name="ObjectShortName">[7]</obj_property>
      <obj_property name="label">InputSeq</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/SlfTrgEdge[0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][0:7][1:0]</obj_property>
      <obj_property name="ObjectShortName">[0][0:7][1:0]</obj_property>
      <obj_property name="label">SlfTrgEdge[0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/SlfTrgEdge[1]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[1][0:7][1:0]</obj_property>
      <obj_property name="ObjectShortName">[1][0:7][1:0]</obj_property>
      <obj_property name="label">SlfTrgEdge[1]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/GateWidth[0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][11:0]</obj_property>
      <obj_property name="ObjectShortName">[0][11:0]</obj_property>
      <obj_property name="label">GateWidth</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferWrtAdd[0][0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][9:0]</obj_property>
      <obj_property name="ObjectShortName">[0][9:0]</obj_property>
      <obj_property name="label">BufferWrtAddr</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferWE[0][0]" type="logic">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
      <obj_property name="label">BufferWE</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferIn[0][0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][15:0]</obj_property>
      <obj_property name="ObjectShortName">[0][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferIn[0][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferIn[0][1]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[1][15:0]</obj_property>
      <obj_property name="ObjectShortName">[1][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferIn[1][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferIn[0][2]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[2][15:0]</obj_property>
      <obj_property name="ObjectShortName">[2][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferIn[2][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferIn[0][3]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[3][15:0]</obj_property>
      <obj_property name="ObjectShortName">[3][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferIn[3][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferIn[0][4]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[4][15:0]</obj_property>
      <obj_property name="ObjectShortName">[4][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferIn[4][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferIn[0][5]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[5][15:0]</obj_property>
      <obj_property name="ObjectShortName">[5][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferIn[5][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferIn[0][6]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[6][15:0]</obj_property>
      <obj_property name="ObjectShortName">[6][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferIn[6][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferIn[0][7]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[7][15:0]</obj_property>
      <obj_property name="ObjectShortName">[7][15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="label">BufferIn[7][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/ADCSmplCntr[0][7]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[7][3:0]</obj_property>
      <obj_property name="ObjectShortName">[7][3:0]</obj_property>
      <obj_property name="label">ADCSmplCntr[7][3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferOut[0][0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][15:0]</obj_property>
      <obj_property name="ObjectShortName">[0][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferOut[0][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferOut[0][1]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[1][15:0]</obj_property>
      <obj_property name="ObjectShortName">[1][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferOut[1][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferOut[0][2]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[2][15:0]</obj_property>
      <obj_property name="ObjectShortName">[2][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferOut[2][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferOut[0][3]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[3][15:0]</obj_property>
      <obj_property name="ObjectShortName">[3][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferOut[3][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferOut[0][4]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[4][15:0]</obj_property>
      <obj_property name="ObjectShortName">[4][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferOut[4][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferOut[0][5]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[5][15:0]</obj_property>
      <obj_property name="ObjectShortName">[5][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferOut[5][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferOut[0][6]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[6][15:0]</obj_property>
      <obj_property name="ObjectShortName">[6][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferOut[6][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferOut[0][7]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[7][15:0]</obj_property>
      <obj_property name="ObjectShortName">[7][15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferOut[7][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferRdAdd[0][0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][9:0]</obj_property>
      <obj_property name="ObjectShortName">[0][9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="label">BufferRdAdd[0][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferRdAdd[0][1]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[1][9:0]</obj_property>
      <obj_property name="ObjectShortName">[1][9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferRdAdd[1][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferRdAdd[0][2]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[2][9:0]</obj_property>
      <obj_property name="ObjectShortName">[2][9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferRdAdd[2][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferRdAdd[0][3]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[3][9:0]</obj_property>
      <obj_property name="ObjectShortName">[3][9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferRdAdd[3][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferRdAdd[0][4]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[4][9:0]</obj_property>
      <obj_property name="ObjectShortName">[4][9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferRdAdd[4][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferRdAdd[0][5]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[5][9:0]</obj_property>
      <obj_property name="ObjectShortName">[5][9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferRdAdd[5][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferRdAdd[0][6]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[6][9:0]</obj_property>
      <obj_property name="ObjectShortName">[6][9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferRdAdd[6][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/AFE_DataPath_inst/BufferRdAdd[0][7]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[7][9:0]</obj_property>
      <obj_property name="ObjectShortName">[7][9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">BufferRdAdd[7][9:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider389">
      <obj_property name="label">uBunchBuffer</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/uBunchBuffer/din" type="array">
      <obj_property name="ElementShortName">din[31:0]</obj_property>
      <obj_property name="ObjectShortName">din[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/uBunchBuffer/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/uBunchBuffer/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/uBunchBuffer/dout" type="array">
      <obj_property name="ElementShortName">dout[31:0]</obj_property>
      <obj_property name="ObjectShortName">dout[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider291">
      <obj_property name="label">DDRAddrBuffer</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRAddrBuff/din" type="array">
      <obj_property name="ElementShortName">din[31:0]</obj_property>
      <obj_property name="ObjectShortName">din[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRAddrBuff/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRAddrBuff/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRAddrBuff/dout" type="array">
      <obj_property name="ElementShortName">dout[31:0]</obj_property>
      <obj_property name="ObjectShortName">dout[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider167">
      <obj_property name="label">EventBuilder</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/SysClk" type="logic">
      <obj_property name="ElementShortName">SysClk</obj_property>
      <obj_property name="ObjectShortName">SysClk</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/AFE_Num" type="other">
      <obj_property name="ElementShortName">AFE_Num</obj_property>
      <obj_property name="ObjectShortName">AFE_Num</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/Chan_Num" type="other">
      <obj_property name="ElementShortName">Chan_Num</obj_property>
      <obj_property name="ObjectShortName">Chan_Num</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/Event_Builder" type="other">
      <obj_property name="ElementShortName">Event_Builder</obj_property>
      <obj_property name="ObjectShortName">Event_Builder</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/Read_Seq_Stat" type="array">
      <obj_property name="ElementShortName">Read_Seq_Stat[3:0]</obj_property>
      <obj_property name="ObjectShortName">Read_Seq_Stat[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/SampleCount" type="array">
      <obj_property name="ElementShortName">SampleCount[8:0]</obj_property>
      <obj_property name="ObjectShortName">SampleCount[8:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/BuffRdCount" type="array">
      <obj_property name="ElementShortName">BuffRdCount[8:0]</obj_property>
      <obj_property name="ObjectShortName">BuffRdCount[8:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/NoHIts[0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][7:0]</obj_property>
      <obj_property name="ObjectShortName">[0][7:0]</obj_property>
      <obj_property name="label">NoHits[0][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/NoHIts[1]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[1][7:0]</obj_property>
      <obj_property name="ObjectShortName">[1][7:0]</obj_property>
      <obj_property name="label">NoHits[1][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/EvOvf[0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][7:0]</obj_property>
      <obj_property name="ObjectShortName">[0][7:0]</obj_property>
      <obj_property name="label">EvOvf[0][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/EventWdCnt" type="array">
      <obj_property name="ElementShortName">EventWdCnt[15:0]</obj_property>
      <obj_property name="ObjectShortName">EventWdCnt[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/NextEvAddr[0]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0][0:7][9:0]</obj_property>
      <obj_property name="ObjectShortName">[0][0:7][9:0]</obj_property>
      <obj_property name="label">NextEvAddr[0][0:7][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/NxtWdCount" type="array">
      <obj_property name="ElementShortName">NxtWdCount[15:0]</obj_property>
      <obj_property name="ObjectShortName">NxtWdCount[15:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider150">
      <obj_property name="label">Event Buffer FIFO</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/SysClk" type="logic">
      <obj_property name="ElementShortName">SysClk</obj_property>
      <obj_property name="ObjectShortName">SysClk</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/EvBuffDat" type="array">
      <obj_property name="ElementShortName">EvBuffDat[15:0]</obj_property>
      <obj_property name="ObjectShortName">EvBuffDat[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/EvBuffWrt" type="logic">
      <obj_property name="ElementShortName">EvBuffWrt</obj_property>
      <obj_property name="ObjectShortName">EvBuffWrt</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/EvBuffWdsUsed" type="array">
      <obj_property name="ElementShortName">EvBuffWdsUsed[10:0]</obj_property>
      <obj_property name="ObjectShortName">EvBuffWdsUsed[10:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/EvBuffOut" type="array">
      <obj_property name="ElementShortName">EvBuffOut[15:0]</obj_property>
      <obj_property name="ObjectShortName">EvBuffOut[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/EventBuilder_logic/EvBuffRd" type="logic">
      <obj_property name="ElementShortName">EvBuffRd</obj_property>
      <obj_property name="ObjectShortName">EvBuffRd</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider158">
      <obj_property name="label">DDR</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Seq" type="other">
      <obj_property name="ElementShortName">DDR_Seq</obj_property>
      <obj_property name="ObjectShortName">DDR_Seq</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_cmd" type="array">
      <obj_property name="ElementShortName">DDR3_cmd[2:0]</obj_property>
      <obj_property name="ObjectShortName">DDR3_cmd[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_en" type="logic">
      <obj_property name="ElementShortName">DDR3_en</obj_property>
      <obj_property name="ObjectShortName">DDR3_en</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/EvBuffRd" type="logic">
      <obj_property name="ElementShortName">EvBuffRd</obj_property>
      <obj_property name="ObjectShortName">EvBuffRd</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRAddrRd" type="logic">
      <obj_property name="ElementShortName">DDRAddrRd</obj_property>
      <obj_property name="ObjectShortName">DDRAddrRd</obj_property>
   </wvobject>
   <wvobject fp_name="vbus422" type="vbus">
      <obj_property name="label">Page</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[28]" type="logic">
         <obj_property name="ElementShortName">[28]</obj_property>
         <obj_property name="ObjectShortName">[28]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[27]" type="logic">
         <obj_property name="ElementShortName">[27]</obj_property>
         <obj_property name="ObjectShortName">[27]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[26]" type="logic">
         <obj_property name="ElementShortName">[26]</obj_property>
         <obj_property name="ObjectShortName">[26]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[25]" type="logic">
         <obj_property name="ElementShortName">[25]</obj_property>
         <obj_property name="ObjectShortName">[25]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[24]" type="logic">
         <obj_property name="ElementShortName">[24]</obj_property>
         <obj_property name="ObjectShortName">[24]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[23]" type="logic">
         <obj_property name="ElementShortName">[23]</obj_property>
         <obj_property name="ObjectShortName">[23]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[22]" type="logic">
         <obj_property name="ElementShortName">[22]</obj_property>
         <obj_property name="ObjectShortName">[22]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[21]" type="logic">
         <obj_property name="ElementShortName">[21]</obj_property>
         <obj_property name="ObjectShortName">[21]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[20]" type="logic">
         <obj_property name="ElementShortName">[20]</obj_property>
         <obj_property name="ObjectShortName">[20]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[19]" type="logic">
         <obj_property name="ElementShortName">[19]</obj_property>
         <obj_property name="ObjectShortName">[19]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[18]" type="logic">
         <obj_property name="ElementShortName">[18]</obj_property>
         <obj_property name="ObjectShortName">[18]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[17]" type="logic">
         <obj_property name="ElementShortName">[17]</obj_property>
         <obj_property name="ObjectShortName">[17]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[16]" type="logic">
         <obj_property name="ElementShortName">[16]</obj_property>
         <obj_property name="ObjectShortName">[16]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[15]" type="logic">
         <obj_property name="ElementShortName">[15]</obj_property>
         <obj_property name="ObjectShortName">[15]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[14]" type="logic">
         <obj_property name="ElementShortName">[14]</obj_property>
         <obj_property name="ObjectShortName">[14]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[13]" type="logic">
         <obj_property name="ElementShortName">[13]</obj_property>
         <obj_property name="ObjectShortName">[13]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[12]" type="logic">
         <obj_property name="ElementShortName">[12]</obj_property>
         <obj_property name="ObjectShortName">[12]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[11]" type="logic">
         <obj_property name="ElementShortName">[11]</obj_property>
         <obj_property name="ObjectShortName">[11]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[10]" type="logic">
         <obj_property name="ElementShortName">[10]</obj_property>
         <obj_property name="ObjectShortName">[10]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="vbus411" type="vbus">
      <obj_property name="label">DDR3_addr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[9]" type="logic">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">[9]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[8]" type="logic">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">[8]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[7]" type="logic">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[6]" type="logic">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[5]" type="logic">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[4]" type="logic">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[3]" type="logic">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[2]" type="logic">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[1]" type="logic">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">[1]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[0]" type="logic">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_wrt_data" type="array">
      <obj_property name="ElementShortName">DDR3_wrt_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">DDR3_wrt_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/EvBuffOut" type="array">
      <obj_property name="ElementShortName">EvBuffOut[15:0]</obj_property>
      <obj_property name="ObjectShortName">EvBuffOut[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_wrt_en" type="logic">
      <obj_property name="ElementShortName">DDR3_wrt_en</obj_property>
      <obj_property name="ObjectShortName">DDR3_wrt_en</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_wrt_end" type="logic">
      <obj_property name="ElementShortName">DDR3_wrt_end</obj_property>
      <obj_property name="ObjectShortName">DDR3_wrt_end</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRWrtCount" type="array">
      <obj_property name="ElementShortName">DDRWrtCount[10:0]</obj_property>
      <obj_property name="ObjectShortName">DDRWrtCount[10:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider896">
      <obj_property name="label">uC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="vbus875" type="vbus">
      <obj_property name="label">DDR3_RD_page</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[28]" type="logic">
         <obj_property name="ElementShortName">[28]</obj_property>
         <obj_property name="ObjectShortName">[28]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[27]" type="logic">
         <obj_property name="ElementShortName">[27]</obj_property>
         <obj_property name="ObjectShortName">[27]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[26]" type="logic">
         <obj_property name="ElementShortName">[26]</obj_property>
         <obj_property name="ObjectShortName">[26]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[25]" type="logic">
         <obj_property name="ElementShortName">[25]</obj_property>
         <obj_property name="ObjectShortName">[25]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[24]" type="logic">
         <obj_property name="ElementShortName">[24]</obj_property>
         <obj_property name="ObjectShortName">[24]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[23]" type="logic">
         <obj_property name="ElementShortName">[23]</obj_property>
         <obj_property name="ObjectShortName">[23]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[22]" type="logic">
         <obj_property name="ElementShortName">[22]</obj_property>
         <obj_property name="ObjectShortName">[22]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[21]" type="logic">
         <obj_property name="ElementShortName">[21]</obj_property>
         <obj_property name="ObjectShortName">[21]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[20]" type="logic">
         <obj_property name="ElementShortName">[20]</obj_property>
         <obj_property name="ObjectShortName">[20]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[19]" type="logic">
         <obj_property name="ElementShortName">[19]</obj_property>
         <obj_property name="ObjectShortName">[19]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[18]" type="logic">
         <obj_property name="ElementShortName">[18]</obj_property>
         <obj_property name="ObjectShortName">[18]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[17]" type="logic">
         <obj_property name="ElementShortName">[17]</obj_property>
         <obj_property name="ObjectShortName">[17]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[16]" type="logic">
         <obj_property name="ElementShortName">[16]</obj_property>
         <obj_property name="ObjectShortName">[16]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[15]" type="logic">
         <obj_property name="ElementShortName">[15]</obj_property>
         <obj_property name="ObjectShortName">[15]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[14]" type="logic">
         <obj_property name="ElementShortName">[14]</obj_property>
         <obj_property name="ObjectShortName">[14]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[13]" type="logic">
         <obj_property name="ElementShortName">[13]</obj_property>
         <obj_property name="ObjectShortName">[13]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[12]" type="logic">
         <obj_property name="ElementShortName">[12]</obj_property>
         <obj_property name="ObjectShortName">[12]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[11]" type="logic">
         <obj_property name="ElementShortName">[11]</obj_property>
         <obj_property name="ObjectShortName">[11]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[10]" type="logic">
         <obj_property name="ElementShortName">[10]</obj_property>
         <obj_property name="ObjectShortName">[10]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="vbus864" type="vbus">
      <obj_property name="label">DDR3_RD_addr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[9]" type="logic">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">[9]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[8]" type="logic">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">[8]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[7]" type="logic">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[6]" type="logic">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[5]" type="logic">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[4]" type="logic">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[3]" type="logic">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[2]" type="logic">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[1]" type="logic">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">[1]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_addr[0]" type="logic">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA" type="array">
      <obj_property name="ElementShortName">uCA[11:0]</obj_property>
      <obj_property name="ObjectShortName">uCA[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="vbus767" type="vbus">
      <obj_property name="label">uCA[9:0]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[9]" type="logic">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">[9]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[8]" type="logic">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">[8]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[7]" type="logic">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[6]" type="logic">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[5]" type="logic">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[4]" type="logic">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[3]" type="logic">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[2]" type="logic">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[1]" type="logic">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">[1]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCA[0]" type="logic">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/uCD" type="array">
      <obj_property name="ElementShortName">uCD[15:0]</obj_property>
      <obj_property name="ObjectShortName">uCD[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/PageRdReq" type="logic">
      <obj_property name="ElementShortName">PageRdReq</obj_property>
      <obj_property name="ObjectShortName">PageRdReq</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider716">
      <obj_property name="label">DDR Reading</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Seq" type="other">
      <obj_property name="ElementShortName">DDR_Seq</obj_property>
      <obj_property name="ObjectShortName">DDR_Seq</obj_property>
   </wvobject>
   <wvobject fp_name="vbus422" type="vbus">
      <obj_property name="label">Page</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[28]" type="logic">
         <obj_property name="ElementShortName">[28]</obj_property>
         <obj_property name="ObjectShortName">[28]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[27]" type="logic">
         <obj_property name="ElementShortName">[27]</obj_property>
         <obj_property name="ObjectShortName">[27]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[26]" type="logic">
         <obj_property name="ElementShortName">[26]</obj_property>
         <obj_property name="ObjectShortName">[26]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[25]" type="logic">
         <obj_property name="ElementShortName">[25]</obj_property>
         <obj_property name="ObjectShortName">[25]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[24]" type="logic">
         <obj_property name="ElementShortName">[24]</obj_property>
         <obj_property name="ObjectShortName">[24]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[23]" type="logic">
         <obj_property name="ElementShortName">[23]</obj_property>
         <obj_property name="ObjectShortName">[23]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[22]" type="logic">
         <obj_property name="ElementShortName">[22]</obj_property>
         <obj_property name="ObjectShortName">[22]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[21]" type="logic">
         <obj_property name="ElementShortName">[21]</obj_property>
         <obj_property name="ObjectShortName">[21]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[20]" type="logic">
         <obj_property name="ElementShortName">[20]</obj_property>
         <obj_property name="ObjectShortName">[20]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[19]" type="logic">
         <obj_property name="ElementShortName">[19]</obj_property>
         <obj_property name="ObjectShortName">[19]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[18]" type="logic">
         <obj_property name="ElementShortName">[18]</obj_property>
         <obj_property name="ObjectShortName">[18]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[17]" type="logic">
         <obj_property name="ElementShortName">[17]</obj_property>
         <obj_property name="ObjectShortName">[17]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[16]" type="logic">
         <obj_property name="ElementShortName">[16]</obj_property>
         <obj_property name="ObjectShortName">[16]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[15]" type="logic">
         <obj_property name="ElementShortName">[15]</obj_property>
         <obj_property name="ObjectShortName">[15]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[14]" type="logic">
         <obj_property name="ElementShortName">[14]</obj_property>
         <obj_property name="ObjectShortName">[14]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[13]" type="logic">
         <obj_property name="ElementShortName">[13]</obj_property>
         <obj_property name="ObjectShortName">[13]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[12]" type="logic">
         <obj_property name="ElementShortName">[12]</obj_property>
         <obj_property name="ObjectShortName">[12]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[11]" type="logic">
         <obj_property name="ElementShortName">[11]</obj_property>
         <obj_property name="ObjectShortName">[11]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[10]" type="logic">
         <obj_property name="ElementShortName">[10]</obj_property>
         <obj_property name="ObjectShortName">[10]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="vbus411" type="vbus">
      <obj_property name="label">DDR3_addr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[9]" type="logic">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">[9]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[8]" type="logic">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">[8]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[7]" type="logic">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[6]" type="logic">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[5]" type="logic">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[4]" type="logic">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[3]" type="logic">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[2]" type="logic">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[1]" type="logic">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">[1]</obj_property>
      </wvobject>
      <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr[0]" type="logic">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/PageWdCount" type="array">
      <obj_property name="ElementShortName">PageWdCount[10:0]</obj_property>
      <obj_property name="ObjectShortName">PageWdCount[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_cmd" type="array">
      <obj_property name="ElementShortName">DDR3_cmd[2:0]</obj_property>
      <obj_property name="ObjectShortName">DDR3_cmd[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_addr" type="array">
      <obj_property name="ElementShortName">DDR3_addr[28:0]</obj_property>
      <obj_property name="ObjectShortName">DDR3_addr[28:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_data_valid" type="logic">
      <obj_property name="ElementShortName">DDR3_rd_data_valid</obj_property>
      <obj_property name="ObjectShortName">DDR3_rd_data_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_data_end" type="logic">
      <obj_property name="ElementShortName">DDR3_rd_data_end</obj_property>
      <obj_property name="ObjectShortName">DDR3_rd_data_end</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR3_rd_data" type="array">
      <obj_property name="ElementShortName">DDR3_rd_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">DDR3_rd_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DRAMRdBuffDat" type="array">
      <obj_property name="ElementShortName">DRAMRdBuffDat[15:0]</obj_property>
      <obj_property name="ObjectShortName">DRAMRdBuffDat[15:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider681">
      <obj_property name="label">DDRRdBuff</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRRdBuff/din" type="array">
      <obj_property name="ElementShortName">din[15:0]</obj_property>
      <obj_property name="ObjectShortName">din[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRRdBuff/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRRdBuff/dout" type="array">
      <obj_property name="ElementShortName">dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRRdBuff/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDRRdBuff/data_count" type="array">
      <obj_property name="ElementShortName">data_count[10:0]</obj_property>
      <obj_property name="ObjectShortName">data_count[10:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1097">
      <obj_property name="label">DDR model</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/CpldRst" type="logic">
      <obj_property name="ElementShortName">CpldRst</obj_property>
      <obj_property name="ObjectShortName">CpldRst</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/SysClk" type="logic">
      <obj_property name="ElementShortName">SysClk</obj_property>
      <obj_property name="ObjectShortName">SysClk</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/app_rd_data" type="array">
      <obj_property name="ElementShortName">app_rd_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">app_rd_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/app_wdf_data" type="array">
      <obj_property name="ElementShortName">app_wdf_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">app_wdf_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_addr" type="array">
      <obj_property name="ElementShortName">ddr3_addr[14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_ba" type="array">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_cas_n" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_ck_n" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_ck_p" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_cke" type="array">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_cs_n" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_dm" type="array">
      <obj_property name="ElementShortName">ddr3_dm[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_dq" type="array">
      <obj_property name="ElementShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_dqs_n" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_dqs_p" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_odt" type="array">
      <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_ras_n" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_reset_n" type="logic">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/ddr3_we_n" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/DDR_Controller/sys_rst" type="logic">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/DDR_Interface_testbench/DDR_Interface_inst/RESET_N" type="logic">
      <obj_property name="ElementShortName">RESET_N</obj_property>
      <obj_property name="ObjectShortName">RESET_N</obj_property>
   </wvobject>
</wave_config>
