{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683100269585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683100269585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 13:21:09 2023 " "Processing started: Wed May 03 13:21:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683100269585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683100269585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683100269585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683100269793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683100269793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2_withouthazards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2_withouthazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_WithoutHazards-behav " "Found design unit 1: Stage2_WithoutHazards-behav" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683100277283 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_WithoutHazards " "Found entity 1: Stage2_WithoutHazards" {  } { { "Stage2_WithoutHazards.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683100277283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683100277283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 4 2 " "Found 4 design units, including 2 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_flag-behav " "Found design unit 1: carry_flag-behav" {  } { { "Flags.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683100277283 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 zero_flag-behav " "Found design unit 2: zero_flag-behav" {  } { { "Flags.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683100277283 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_flag " "Found entity 1: carry_flag" {  } { { "Flags.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683100277283 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_flag " "Found entity 2: zero_flag" {  } { { "Flags.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683100277283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683100277283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_Test-Test " "Found design unit 1: Stage2_Test-Test" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683100277283 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_Test " "Found entity 1: Stage2_Test" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683100277283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683100277283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stage2_Test " "Elaborating entity \"Stage2_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_R2 Stage2_Test.vhd(27) " "Verilog HDL or VHDL warning at Stage2_Test.vhd(27): object \"PC_R2\" assigned a value but never read" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 "|Stage2_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instr_R2 Stage2_Test.vhd(27) " "Verilog HDL or VHDL warning at Stage2_Test.vhd(27): object \"Instr_R2\" assigned a value but never read" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 "|Stage2_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_R2 Stage2_Test.vhd(27) " "Verilog HDL or VHDL warning at Stage2_Test.vhd(27): object \"A_R2\" assigned a value but never read" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 "|Stage2_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Counter1_R2 Stage2_Test.vhd(28) " "Verilog HDL or VHDL warning at Stage2_Test.vhd(28): object \"Counter1_R2\" assigned a value but never read" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 "|Stage2_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_en Stage2_Test.vhd(29) " "Verilog HDL or VHDL warning at Stage2_Test.vhd(29): object \"IF_en\" assigned a value but never read" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 "|Stage2_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ControlSig_R2_RFWR Stage2_Test.vhd(29) " "Verilog HDL or VHDL warning at Stage2_Test.vhd(29): object \"ControlSig_R2_RFWR\" assigned a value but never read" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 "|Stage2_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ControlSig_R2_M2WR Stage2_Test.vhd(29) " "Verilog HDL or VHDL warning at Stage2_Test.vhd(29): object \"ControlSig_R2_M2WR\" assigned a value but never read" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 "|Stage2_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_WithoutHazards Stage2_WithoutHazards:pc " "Elaborating entity \"Stage2_WithoutHazards\" for hierarchy \"Stage2_WithoutHazards:pc\"" {  } { { "Stage2_Test.vhd" "pc" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683100277315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683100277660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683100277660 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "49 " "Design contains 49 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[0\] " "No output dependent on input pin \"PC_R1\[0\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[1\] " "No output dependent on input pin \"PC_R1\[1\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[2\] " "No output dependent on input pin \"PC_R1\[2\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[3\] " "No output dependent on input pin \"PC_R1\[3\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[4\] " "No output dependent on input pin \"PC_R1\[4\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[5\] " "No output dependent on input pin \"PC_R1\[5\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[6\] " "No output dependent on input pin \"PC_R1\[6\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[7\] " "No output dependent on input pin \"PC_R1\[7\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[8\] " "No output dependent on input pin \"PC_R1\[8\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[9\] " "No output dependent on input pin \"PC_R1\[9\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[10\] " "No output dependent on input pin \"PC_R1\[10\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[11\] " "No output dependent on input pin \"PC_R1\[11\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[12\] " "No output dependent on input pin \"PC_R1\[12\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[13\] " "No output dependent on input pin \"PC_R1\[13\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[14\] " "No output dependent on input pin \"PC_R1\[14\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R1\[15\] " "No output dependent on input pin \"PC_R1\[15\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|PC_R1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[0\] " "No output dependent on input pin \"Instr_R1\[0\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[1\] " "No output dependent on input pin \"Instr_R1\[1\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[2\] " "No output dependent on input pin \"Instr_R1\[2\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[3\] " "No output dependent on input pin \"Instr_R1\[3\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[4\] " "No output dependent on input pin \"Instr_R1\[4\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[5\] " "No output dependent on input pin \"Instr_R1\[5\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[6\] " "No output dependent on input pin \"Instr_R1\[6\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[7\] " "No output dependent on input pin \"Instr_R1\[7\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[8\] " "No output dependent on input pin \"Instr_R1\[8\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[9\] " "No output dependent on input pin \"Instr_R1\[9\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[10\] " "No output dependent on input pin \"Instr_R1\[10\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[11\] " "No output dependent on input pin \"Instr_R1\[11\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[12\] " "No output dependent on input pin \"Instr_R1\[12\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[13\] " "No output dependent on input pin \"Instr_R1\[13\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[14\] " "No output dependent on input pin \"Instr_R1\[14\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R1\[15\] " "No output dependent on input pin \"Instr_R1\[15\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|Instr_R1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[0\] " "No output dependent on input pin \"A_R1\[0\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[1\] " "No output dependent on input pin \"A_R1\[1\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[2\] " "No output dependent on input pin \"A_R1\[2\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[3\] " "No output dependent on input pin \"A_R1\[3\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[4\] " "No output dependent on input pin \"A_R1\[4\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[5\] " "No output dependent on input pin \"A_R1\[5\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[6\] " "No output dependent on input pin \"A_R1\[6\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[7\] " "No output dependent on input pin \"A_R1\[7\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[8\] " "No output dependent on input pin \"A_R1\[8\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[9\] " "No output dependent on input pin \"A_R1\[9\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[10\] " "No output dependent on input pin \"A_R1\[10\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[11\] " "No output dependent on input pin \"A_R1\[11\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[12\] " "No output dependent on input pin \"A_R1\[12\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[13\] " "No output dependent on input pin \"A_R1\[13\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[14\] " "No output dependent on input pin \"A_R1\[14\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_R1\[15\] " "No output dependent on input pin \"A_R1\[15\]\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|A_R1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Stage2_Test.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_Test.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100277691 "|Stage2_Test|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683100277691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683100277691 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683100277691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683100277691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683100277706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 13:21:17 2023 " "Processing ended: Wed May 03 13:21:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683100277706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683100277706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683100277706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683100277706 ""}
