Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 29 20:17:36 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[7]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_taken_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem0/c_rbyte_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem0/c_rbyte_o_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 12609 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.802    -4073.060                   6356                29385        0.023        0.000                      0                29385        2.321        0.000                       0                 12615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.571}        7.143           140.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.571}        7.143           140.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -2.802    -4073.060                   6356                29322        0.164        0.000                      0                29322        2.321        0.000                       0                 12611  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -2.800    -4060.817                   6343                29322        0.164        0.000                      0                29322        2.321        0.000                       0                 12611  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -2.802    -4073.060                   6356                29322        0.023        0.000                      0                29322  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -2.802    -4073.060                   6356                29322        0.023        0.000                      0                29322  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          0.550        0.000                      0                   63        1.905        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.550        0.000                      0                   63        1.765        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.550        0.000                      0                   63        1.765        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.552        0.000                      0                   63        1.905        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         6356  Failing Endpoints,  Worst Slack       -2.802ns,  Total Violation    -4073.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 2.810ns (28.952%)  route 6.896ns (71.048%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.458 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.494     6.952    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_6
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.307     7.259 r  cpu0/if_id0/ex_branch_addr_t[27]_i_1/O
                         net (fo=1, routed)           0.000     7.259    cpu0/id_ex0/id_inst_reg[3][27]
    SLICE_X57Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X57Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[27]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)        0.032     4.458    cpu0/id_ex0/ex_branch_addr_t_reg[27]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.751ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.845ns (29.319%)  route 6.859ns (70.681%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 5.071 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.499 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.457     6.956    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_7
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.301     7.257 r  cpu0/if_id0/ex_branch_addr_t[30]_i_1/O
                         net (fo=1, routed)           0.000     7.257    cpu0/id_ex0/id_inst_reg[3][30]
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.442     5.071    cpu0/id_ex0/clk_out1
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[30]/C
                         clock pessimism             -0.505     4.566    
                         clock uncertainty           -0.141     4.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.081     4.506    cpu0/id_ex0/ex_branch_addr_t_reg[30]
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 -2.751    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 2.819ns (29.094%)  route 6.870ns (70.906%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.479 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.469     6.948    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_9
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.295     7.243 r  cpu0/if_id0/ex_branch_addr_t[28]_i_1/O
                         net (fo=1, routed)           0.000     7.243    cpu0/id_ex0/id_inst_reg[3][28]
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[28]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.081     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[28]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.733ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 2.934ns (30.449%)  route 6.702ns (69.551%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.583 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.300     6.883    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_8
    SLICE_X57Y56         LUT6 (Prop_lut6_I3_O)        0.306     7.189 r  cpu0/if_id0/ex_branch_addr_t[29]_i_1/O
                         net (fo=1, routed)           0.000     7.189    cpu0/id_ex0/id_inst_reg[3][29]
    SLICE_X57Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X57Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)        0.031     4.457    cpu0/id_ex0/ex_branch_addr_t_reg[29]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -2.733    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 2.927ns (30.292%)  route 6.736ns (69.708%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 5.071 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.575 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.334     6.909    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_6
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.307     7.216 r  cpu0/if_id0/ex_branch_addr_t[31]_i_1/O
                         net (fo=1, routed)           0.000     7.216    cpu0/id_ex0/id_inst_reg[3][31]
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.442     5.071    cpu0/id_ex0/clk_out1
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[31]/C
                         clock pessimism             -0.505     4.566    
                         clock uncertainty           -0.141     4.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.079     4.504    cpu0/id_ex0/ex_branch_addr_t_reg[31]
  -------------------------------------------------------------------
                         required time                          4.504    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 2.700ns (28.110%)  route 6.905ns (71.890%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.349 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.503     6.853    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_8
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.306     7.159 r  cpu0/if_id0/ex_branch_addr_t[21]_i_1/O
                         net (fo=1, routed)           0.000     7.159    cpu0/id_ex0/id_inst_reg[3][21]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[21]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[21]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 2.702ns (28.132%)  route 6.903ns (71.868%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.362 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.501     6.863    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_9
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.295     7.158 r  cpu0/if_id0/ex_branch_addr_t[24]_i_1/O
                         net (fo=1, routed)           0.000     7.158    cpu0/id_ex0/id_inst_reg[3][24]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[24]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.081     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[24]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.576ns (26.989%)  route 6.969ns (73.011%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.224 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.567     6.791    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_6
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.307     7.098 r  cpu0/if_id0/ex_branch_addr_t[19]_i_1/O
                         net (fo=1, routed)           0.000     7.098    cpu0/id_ex0/id_inst_reg[3][19]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[19]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.077     4.503    cpu0/id_ex0/ex_branch_addr_t_reg[19]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 2.693ns (28.223%)  route 6.849ns (71.777%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.341 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.447     6.788    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_6
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.307     7.095 r  cpu0/if_id0/ex_branch_addr_t[23]_i_1/O
                         net (fo=1, routed)           0.000     7.095    cpu0/id_ex0/id_inst_reg[3][23]
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[23]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[23]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 2.817ns (29.532%)  route 6.722ns (70.468%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.466 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.320     6.786    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_8
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.306     7.092 r  cpu0/if_id0/ex_branch_addr_t[25]_i_1/O
                         net (fo=1, routed)           0.000     7.092    cpu0/id_ex0/id_inst_reg[3][25]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[25]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 -2.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y33         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_full_reg/Q
                         net (fo=7, routed)           0.111    -0.316    hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]_0
    SLICE_X12Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  hci0/uart_blk/uart_rx_fifo/q_empty_i_1/O
                         net (fo=1, routed)           0.000    -0.271    hci0/uart_blk/uart_rx_fifo/d_empty
    SLICE_X12Y33         FDSE                                         r  hci0/uart_blk/uart_rx_fifo/q_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.829    -0.340    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X12Y33         FDSE                                         r  hci0/uart_blk/uart_rx_fifo/q_empty_reg/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X12Y33         FDSE (Hold_fdse_C_D)         0.120    -0.435    hci0/uart_blk/uart_rx_fifo/q_empty_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.803%)  route 0.332ns (72.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y33         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.332    -0.108    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD0
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256    -0.297    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X1Y8     ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X2Y11    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X0Y3     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X2Y6     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X2Y9     ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X0Y9     ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X1Y9     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X1Y6     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X0Y4     ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X2Y7     ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       7.143       152.857    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y45    hci0/io_in_fifo/q_data_array_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y46    hci0/io_in_fifo/q_data_array_reg_64_127_6_6/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X52Y66    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X52Y66    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y46    hci0/io_in_fifo/q_data_array_reg_64_127_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y46    hci0/io_in_fifo/q_data_array_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X46Y64    cpu0/BTB0/BTB_data_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X46Y64    cpu0/BTB0/BTB_data_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y45    hci0/io_in_fifo/q_data_array_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y46    hci0/io_in_fifo/q_data_array_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X46Y64    cpu0/BTB0/BTB_data_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X46Y64    cpu0/BTB0/BTB_data_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         6343  Failing Endpoints,  Worst Slack       -2.800ns,  Total Violation    -4060.817ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.800ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 2.810ns (28.952%)  route 6.896ns (71.048%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.458 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.494     6.952    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_6
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.307     7.259 r  cpu0/if_id0/ex_branch_addr_t[27]_i_1/O
                         net (fo=1, routed)           0.000     7.259    cpu0/id_ex0/id_inst_reg[3][27]
    SLICE_X57Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X57Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[27]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)        0.032     4.460    cpu0/id_ex0/ex_branch_addr_t_reg[27]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 -2.800    

Slack (VIOLATED) :        -2.750ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.845ns (29.319%)  route 6.859ns (70.681%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 5.071 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.499 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.457     6.956    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_7
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.301     7.257 r  cpu0/if_id0/ex_branch_addr_t[30]_i_1/O
                         net (fo=1, routed)           0.000     7.257    cpu0/id_ex0/id_inst_reg[3][30]
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.442     5.071    cpu0/id_ex0/clk_out1
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[30]/C
                         clock pessimism             -0.505     4.566    
                         clock uncertainty           -0.139     4.427    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.081     4.508    cpu0/id_ex0/ex_branch_addr_t_reg[30]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 -2.750    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 2.819ns (29.094%)  route 6.870ns (70.906%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.479 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.469     6.948    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_9
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.295     7.243 r  cpu0/if_id0/ex_branch_addr_t[28]_i_1/O
                         net (fo=1, routed)           0.000     7.243    cpu0/id_ex0/id_inst_reg[3][28]
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[28]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.081     4.509    cpu0/id_ex0/ex_branch_addr_t_reg[28]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 2.934ns (30.449%)  route 6.702ns (69.551%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.583 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.300     6.883    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_8
    SLICE_X57Y56         LUT6 (Prop_lut6_I3_O)        0.306     7.189 r  cpu0/if_id0/ex_branch_addr_t[29]_i_1/O
                         net (fo=1, routed)           0.000     7.189    cpu0/id_ex0/id_inst_reg[3][29]
    SLICE_X57Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X57Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)        0.031     4.459    cpu0/id_ex0/ex_branch_addr_t_reg[29]
  -------------------------------------------------------------------
                         required time                          4.459    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 2.927ns (30.292%)  route 6.736ns (69.708%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 5.071 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.575 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.334     6.909    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_6
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.307     7.216 r  cpu0/if_id0/ex_branch_addr_t[31]_i_1/O
                         net (fo=1, routed)           0.000     7.216    cpu0/id_ex0/id_inst_reg[3][31]
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.442     5.071    cpu0/id_ex0/clk_out1
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[31]/C
                         clock pessimism             -0.505     4.566    
                         clock uncertainty           -0.139     4.427    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.079     4.506    cpu0/id_ex0/ex_branch_addr_t_reg[31]
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                 -2.710    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 2.700ns (28.110%)  route 6.905ns (71.890%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.349 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.503     6.853    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_8
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.306     7.159 r  cpu0/if_id0/ex_branch_addr_t[21]_i_1/O
                         net (fo=1, routed)           0.000     7.159    cpu0/id_ex0/id_inst_reg[3][21]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[21]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.079     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[21]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.649ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 2.702ns (28.132%)  route 6.903ns (71.868%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.362 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.501     6.863    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_9
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.295     7.158 r  cpu0/if_id0/ex_branch_addr_t[24]_i_1/O
                         net (fo=1, routed)           0.000     7.158    cpu0/id_ex0/id_inst_reg[3][24]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[24]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.081     4.509    cpu0/id_ex0/ex_branch_addr_t_reg[24]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                 -2.649    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.576ns (26.989%)  route 6.969ns (73.011%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.224 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.567     6.791    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_6
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.307     7.098 r  cpu0/if_id0/ex_branch_addr_t[19]_i_1/O
                         net (fo=1, routed)           0.000     7.098    cpu0/id_ex0/id_inst_reg[3][19]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[19]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.077     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[19]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 2.693ns (28.223%)  route 6.849ns (71.777%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.341 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.447     6.788    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_6
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.307     7.095 r  cpu0/if_id0/ex_branch_addr_t[23]_i_1/O
                         net (fo=1, routed)           0.000     7.095    cpu0/id_ex0/id_inst_reg[3][23]
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[23]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.079     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[23]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.586ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 2.817ns (29.532%)  route 6.722ns (70.468%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.466 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.320     6.786    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_8
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.306     7.092 r  cpu0/if_id0/ex_branch_addr_t[25]_i_1/O
                         net (fo=1, routed)           0.000     7.092    cpu0/id_ex0/id_inst_reg[3][25]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.079     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[25]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 -2.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y33         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_full_reg/Q
                         net (fo=7, routed)           0.111    -0.316    hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]_0
    SLICE_X12Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  hci0/uart_blk/uart_rx_fifo/q_empty_i_1/O
                         net (fo=1, routed)           0.000    -0.271    hci0/uart_blk/uart_rx_fifo/d_empty
    SLICE_X12Y33         FDSE                                         r  hci0/uart_blk/uart_rx_fifo/q_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.829    -0.340    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X12Y33         FDSE                                         r  hci0/uart_blk/uart_rx_fifo/q_empty_reg/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X12Y33         FDSE (Hold_fdse_C_D)         0.120    -0.435    hci0/uart_blk/uart_rx_fifo/q_empty_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.352    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.803%)  route 0.332ns (72.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y33         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.332    -0.108    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD0
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.553    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256    -0.297    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X1Y8     ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X2Y11    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X0Y3     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X2Y6     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X2Y9     ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X0Y9     ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X1Y9     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X1Y6     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X0Y4     ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         7.143       4.251      RAMB36_X2Y7     ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       7.143       152.857    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y45    hci0/io_in_fifo/q_data_array_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y46    hci0/io_in_fifo/q_data_array_reg_64_127_6_6/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X52Y66    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X52Y66    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y46    hci0/io_in_fifo/q_data_array_reg_64_127_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y46    hci0/io_in_fifo/q_data_array_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X46Y64    cpu0/BTB0/BTB_data_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X46Y64    cpu0/BTB0/BTB_data_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y45    hci0/io_in_fifo/q_data_array_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y47    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.571       2.321      SLICE_X42Y46    hci0/io_in_fifo/q_data_array_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X46Y64    cpu0/BTB0/BTB_data_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X46Y64    cpu0/BTB0/BTB_data_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         6356  Failing Endpoints,  Worst Slack       -2.802ns,  Total Violation    -4073.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 2.810ns (28.952%)  route 6.896ns (71.048%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.458 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.494     6.952    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_6
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.307     7.259 r  cpu0/if_id0/ex_branch_addr_t[27]_i_1/O
                         net (fo=1, routed)           0.000     7.259    cpu0/id_ex0/id_inst_reg[3][27]
    SLICE_X57Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X57Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[27]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)        0.032     4.458    cpu0/id_ex0/ex_branch_addr_t_reg[27]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.751ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.845ns (29.319%)  route 6.859ns (70.681%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 5.071 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.499 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.457     6.956    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_7
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.301     7.257 r  cpu0/if_id0/ex_branch_addr_t[30]_i_1/O
                         net (fo=1, routed)           0.000     7.257    cpu0/id_ex0/id_inst_reg[3][30]
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.442     5.071    cpu0/id_ex0/clk_out1
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[30]/C
                         clock pessimism             -0.505     4.566    
                         clock uncertainty           -0.141     4.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.081     4.506    cpu0/id_ex0/ex_branch_addr_t_reg[30]
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 -2.751    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 2.819ns (29.094%)  route 6.870ns (70.906%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.479 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.469     6.948    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_9
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.295     7.243 r  cpu0/if_id0/ex_branch_addr_t[28]_i_1/O
                         net (fo=1, routed)           0.000     7.243    cpu0/id_ex0/id_inst_reg[3][28]
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[28]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.081     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[28]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.733ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 2.934ns (30.449%)  route 6.702ns (69.551%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.583 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.300     6.883    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_8
    SLICE_X57Y56         LUT6 (Prop_lut6_I3_O)        0.306     7.189 r  cpu0/if_id0/ex_branch_addr_t[29]_i_1/O
                         net (fo=1, routed)           0.000     7.189    cpu0/id_ex0/id_inst_reg[3][29]
    SLICE_X57Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X57Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)        0.031     4.457    cpu0/id_ex0/ex_branch_addr_t_reg[29]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -2.733    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 2.927ns (30.292%)  route 6.736ns (69.708%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 5.071 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.575 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.334     6.909    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_6
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.307     7.216 r  cpu0/if_id0/ex_branch_addr_t[31]_i_1/O
                         net (fo=1, routed)           0.000     7.216    cpu0/id_ex0/id_inst_reg[3][31]
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.442     5.071    cpu0/id_ex0/clk_out1
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[31]/C
                         clock pessimism             -0.505     4.566    
                         clock uncertainty           -0.141     4.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.079     4.504    cpu0/id_ex0/ex_branch_addr_t_reg[31]
  -------------------------------------------------------------------
                         required time                          4.504    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 2.700ns (28.110%)  route 6.905ns (71.890%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.349 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.503     6.853    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_8
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.306     7.159 r  cpu0/if_id0/ex_branch_addr_t[21]_i_1/O
                         net (fo=1, routed)           0.000     7.159    cpu0/id_ex0/id_inst_reg[3][21]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[21]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[21]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 2.702ns (28.132%)  route 6.903ns (71.868%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.362 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.501     6.863    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_9
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.295     7.158 r  cpu0/if_id0/ex_branch_addr_t[24]_i_1/O
                         net (fo=1, routed)           0.000     7.158    cpu0/id_ex0/id_inst_reg[3][24]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[24]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.081     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[24]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.576ns (26.989%)  route 6.969ns (73.011%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.224 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.567     6.791    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_6
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.307     7.098 r  cpu0/if_id0/ex_branch_addr_t[19]_i_1/O
                         net (fo=1, routed)           0.000     7.098    cpu0/id_ex0/id_inst_reg[3][19]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[19]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.077     4.503    cpu0/id_ex0/ex_branch_addr_t_reg[19]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 2.693ns (28.223%)  route 6.849ns (71.777%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.341 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.447     6.788    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_6
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.307     7.095 r  cpu0/if_id0/ex_branch_addr_t[23]_i_1/O
                         net (fo=1, routed)           0.000     7.095    cpu0/id_ex0/id_inst_reg[3][23]
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[23]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[23]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 2.817ns (29.532%)  route 6.722ns (70.468%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.466 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.320     6.786    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_8
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.306     7.092 r  cpu0/if_id0/ex_branch_addr_t[25]_i_1/O
                         net (fo=1, routed)           0.000     7.092    cpu0/id_ex0/id_inst_reg[3][25]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[25]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 -2.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y33         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_full_reg/Q
                         net (fo=7, routed)           0.111    -0.316    hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]_0
    SLICE_X12Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  hci0/uart_blk/uart_rx_fifo/q_empty_i_1/O
                         net (fo=1, routed)           0.000    -0.271    hci0/uart_blk/uart_rx_fifo/d_empty
    SLICE_X12Y33         FDSE                                         r  hci0/uart_blk/uart_rx_fifo/q_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.829    -0.340    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X12Y33         FDSE                                         r  hci0/uart_blk/uart_rx_fifo/q_empty_reg/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.141    -0.414    
    SLICE_X12Y33         FDSE (Hold_fdse_C_D)         0.120    -0.294    hci0/uart_blk/uart_rx_fifo/q_empty_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.803%)  route 0.332ns (72.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y33         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.332    -0.108    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD0
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256    -0.156    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         6356  Failing Endpoints,  Worst Slack       -2.802ns,  Total Violation    -4073.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 2.810ns (28.952%)  route 6.896ns (71.048%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.458 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.494     6.952    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_6
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.307     7.259 r  cpu0/if_id0/ex_branch_addr_t[27]_i_1/O
                         net (fo=1, routed)           0.000     7.259    cpu0/id_ex0/id_inst_reg[3][27]
    SLICE_X57Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X57Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[27]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)        0.032     4.458    cpu0/id_ex0/ex_branch_addr_t_reg[27]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.751ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.845ns (29.319%)  route 6.859ns (70.681%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 5.071 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.499 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.457     6.956    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_7
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.301     7.257 r  cpu0/if_id0/ex_branch_addr_t[30]_i_1/O
                         net (fo=1, routed)           0.000     7.257    cpu0/id_ex0/id_inst_reg[3][30]
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.442     5.071    cpu0/id_ex0/clk_out1
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[30]/C
                         clock pessimism             -0.505     4.566    
                         clock uncertainty           -0.141     4.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.081     4.506    cpu0/id_ex0/ex_branch_addr_t_reg[30]
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 -2.751    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 2.819ns (29.094%)  route 6.870ns (70.906%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.479 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.469     6.948    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_9
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.295     7.243 r  cpu0/if_id0/ex_branch_addr_t[28]_i_1/O
                         net (fo=1, routed)           0.000     7.243    cpu0/id_ex0/id_inst_reg[3][28]
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[28]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.081     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[28]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.733ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 2.934ns (30.449%)  route 6.702ns (69.551%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.583 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.300     6.883    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_8
    SLICE_X57Y56         LUT6 (Prop_lut6_I3_O)        0.306     7.189 r  cpu0/if_id0/ex_branch_addr_t[29]_i_1/O
                         net (fo=1, routed)           0.000     7.189    cpu0/id_ex0/id_inst_reg[3][29]
    SLICE_X57Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X57Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)        0.031     4.457    cpu0/id_ex0/ex_branch_addr_t_reg[29]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 -2.733    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 2.927ns (30.292%)  route 6.736ns (69.708%))
  Logic Levels:           14  (CARRY4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 5.071 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.260 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_2
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.575 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.334     6.909    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_6
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.307     7.216 r  cpu0/if_id0/ex_branch_addr_t[31]_i_1/O
                         net (fo=1, routed)           0.000     7.216    cpu0/id_ex0/id_inst_reg[3][31]
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.442     5.071    cpu0/id_ex0/clk_out1
    SLICE_X52Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[31]/C
                         clock pessimism             -0.505     4.566    
                         clock uncertainty           -0.141     4.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.079     4.504    cpu0/id_ex0/ex_branch_addr_t_reg[31]
  -------------------------------------------------------------------
                         required time                          4.504    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 2.700ns (28.110%)  route 6.905ns (71.890%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.349 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.503     6.853    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_8
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.306     7.159 r  cpu0/if_id0/ex_branch_addr_t[21]_i_1/O
                         net (fo=1, routed)           0.000     7.159    cpu0/id_ex0/id_inst_reg[3][21]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[21]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[21]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 2.702ns (28.132%)  route 6.903ns (71.868%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.362 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.501     6.863    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_9
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.295     7.158 r  cpu0/if_id0/ex_branch_addr_t[24]_i_1/O
                         net (fo=1, routed)           0.000     7.158    cpu0/id_ex0/id_inst_reg[3][24]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[24]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.081     4.507    cpu0/id_ex0/ex_branch_addr_t_reg[24]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.576ns (26.989%)  route 6.969ns (73.011%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.224 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.567     6.791    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_6
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.307     7.098 r  cpu0/if_id0/ex_branch_addr_t[19]_i_1/O
                         net (fo=1, routed)           0.000     7.098    cpu0/id_ex0/id_inst_reg[3][19]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[19]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.077     4.503    cpu0/id_ex0/ex_branch_addr_t_reg[19]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 2.693ns (28.223%)  route 6.849ns (71.777%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.341 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.447     6.788    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_6
    SLICE_X56Y54         LUT6 (Prop_lut6_I3_O)        0.307     7.095 r  cpu0/if_id0/ex_branch_addr_t[23]_i_1/O
                         net (fo=1, routed)           0.000     7.095    cpu0/id_ex0/id_inst_reg[3][23]
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[23]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[23]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.588ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 2.817ns (29.532%)  route 6.722ns (70.468%))
  Logic Levels:           13  (CARRY4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 5.072 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.447ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.572    -2.447    cpu0/id_ex0/clk_out1
    SLICE_X55Y49         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.991 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=126, routed)         1.615    -0.376    cpu0/id_ex0/ex_reg2_i[4]
    SLICE_X46Y58         LUT5 (Prop_lut5_I2_O)        0.124    -0.252 f  cpu0/id_ex0/mem_wdata[8]_i_12/O
                         net (fo=1, routed)           0.887     0.635    cpu0/id_ex0/mem_wdata[8]_i_12_n_2
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     0.759 f  cpu0/id_ex0/mem_wdata[8]_i_10/O
                         net (fo=2, routed)           1.026     1.785    cpu0/id_ex0/mem_wdata[8]_i_10_n_2
    SLICE_X56Y60         LUT5 (Prop_lut5_I3_O)        0.124     1.909 f  cpu0/id_ex0/mem_wdata[8]_i_8/O
                         net (fo=1, routed)           0.452     2.361    cpu0/id_ex0/mem_wdata[8]_i_8_n_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.485 r  cpu0/id_ex0/mem_wdata[8]_i_4/O
                         net (fo=2, routed)           0.719     3.204    cpu0/id_ex0/mem_wdata[8]_i_4_n_2
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.328 f  cpu0/id_ex0/mem_wdata[8]_i_3/O
                         net (fo=1, routed)           0.866     4.194    cpu0/id_ex0/mem_wdata[8]_i_3_n_2
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  cpu0/id_ex0/mem_wdata[8]_i_1/O
                         net (fo=4, routed)           0.838     5.155    cpu0/if_id0/ex_reg2_reg[31]_1[8]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.279 r  cpu0/if_id0/ex_branch_addr_t[11]_i_7/O
                         net (fo=1, routed)           0.000     5.279    cpu0/if_id0/ex_branch_addr_t[11]_i_7_n_2
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.792 r  cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.792    cpu0/if_id0/ex_branch_addr_t_reg[11]_i_2_n_2
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.909 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.909    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_2
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.026 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.026    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_2
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.143    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_2
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.466 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.320     6.786    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_8
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.306     7.092 r  cpu0/if_id0/ex_branch_addr_t[25]_i_1/O
                         net (fo=1, routed)           0.000     7.092    cpu0/id_ex0/id_inst_reg[3][25]
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.072    cpu0/id_ex0/clk_out1
    SLICE_X56Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/C
                         clock pessimism             -0.505     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.079     4.505    cpu0/id_ex0/ex_branch_addr_t_reg[25]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 -2.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y33         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_full_reg/Q
                         net (fo=7, routed)           0.111    -0.316    hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]_0
    SLICE_X12Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  hci0/uart_blk/uart_rx_fifo/q_empty_i_1/O
                         net (fo=1, routed)           0.000    -0.271    hci0/uart_blk/uart_rx_fifo/d_empty
    SLICE_X12Y33         FDSE                                         r  hci0/uart_blk/uart_rx_fifo/q_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.829    -0.340    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X12Y33         FDSE                                         r  hci0/uart_blk/uart_rx_fifo/q_empty_reg/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.141    -0.414    
    SLICE_X12Y33         FDSE (Hold_fdse_C_D)         0.120    -0.294    hci0/uart_blk/uart_rx_fifo/q_empty_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.104%)  route 0.271ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.562    -0.567    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y34         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.169    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD2
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.211    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.803%)  route 0.332ns (72.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X13Y33         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.332    -0.108    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/ADDRD0
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.830    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X14Y34         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.141    -0.412    
    SLICE_X14Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.256    -0.156    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.518ns (8.744%)  route 5.406ns (91.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 5.066 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.406     3.473    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.436     5.066    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.497     4.568    
                         clock uncertainty           -0.141     4.427    
    SLICE_X15Y22         FDCE (Recov_fdce_C_CLR)     -0.405     4.022    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.518ns (9.196%)  route 5.115ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 5.065 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.115     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.435     5.065    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.497     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405     4.021    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.518ns (9.196%)  route 5.115ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 5.065 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.115     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.435     5.065    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.497     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405     4.021    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.518ns (9.195%)  route 5.116ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 5.068 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.116     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.438     5.068    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.497     4.570    
                         clock uncertainty           -0.141     4.429    
    SLICE_X15Y21         FDCE (Recov_fdce_C_CLR)     -0.405     4.024    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 0.518ns (9.276%)  route 5.066ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 5.063 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.066     3.133    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y24         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.433     5.063    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y24         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.497     4.565    
                         clock uncertainty           -0.141     4.424    
    SLICE_X13Y24         FDCE (Recov_fdce_C_CLR)     -0.405     4.019    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.518ns (9.262%)  route 5.075ns (90.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 5.073 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.075     3.141    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X9Y33          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.073    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X9Y33          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.497     4.575    
                         clock uncertainty           -0.141     4.434    
    SLICE_X9Y33          FDCE (Recov_fdce_C_CLR)     -0.405     4.029    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.029    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.518ns (9.355%)  route 5.019ns (90.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 5.141 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.019     3.086    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X7Y34          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.511     5.141    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X7Y34          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.497     4.643    
                         clock uncertainty           -0.141     4.502    
    SLICE_X7Y34          FDCE (Recov_fdce_C_CLR)     -0.405     4.097    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.905ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.164ns (7.910%)  route 1.909ns (92.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.909     1.508    hci0/uart_blk/rst
    SLICE_X15Y33         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.829    -0.340    hci0/uart_blk/clk_out1
    SLICE_X15Y33         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.305    
    SLICE_X15Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.397    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.907ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.164ns (7.920%)  route 1.907ns (92.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.907     1.505    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X14Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X14Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.307    
    SLICE_X14Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.374    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.994ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.307    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.399    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.994ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.307    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.399    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.994ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.307    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.399    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.994    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.518ns (8.744%)  route 5.406ns (91.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 5.066 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.406     3.473    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.436     5.066    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.497     4.568    
                         clock uncertainty           -0.141     4.427    
    SLICE_X15Y22         FDCE (Recov_fdce_C_CLR)     -0.405     4.022    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.518ns (9.196%)  route 5.115ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 5.065 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.115     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.435     5.065    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.497     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405     4.021    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.518ns (9.196%)  route 5.115ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 5.065 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.115     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.435     5.065    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.497     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405     4.021    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.518ns (9.195%)  route 5.116ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 5.068 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.116     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.438     5.068    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.497     4.570    
                         clock uncertainty           -0.141     4.429    
    SLICE_X15Y21         FDCE (Recov_fdce_C_CLR)     -0.405     4.024    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 0.518ns (9.276%)  route 5.066ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 5.063 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.066     3.133    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y24         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.433     5.063    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y24         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.497     4.565    
                         clock uncertainty           -0.141     4.424    
    SLICE_X13Y24         FDCE (Recov_fdce_C_CLR)     -0.405     4.019    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.518ns (9.262%)  route 5.075ns (90.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 5.073 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.075     3.141    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X9Y33          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.073    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X9Y33          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.497     4.575    
                         clock uncertainty           -0.141     4.434    
    SLICE_X9Y33          FDCE (Recov_fdce_C_CLR)     -0.405     4.029    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.029    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.518ns (9.355%)  route 5.019ns (90.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 5.141 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.019     3.086    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X7Y34          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.511     5.141    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X7Y34          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.497     4.643    
                         clock uncertainty           -0.141     4.502    
    SLICE_X7Y34          FDCE (Recov_fdce_C_CLR)     -0.405     4.097    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.164ns (7.910%)  route 1.909ns (92.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.909     1.508    hci0/uart_blk/rst
    SLICE_X15Y33         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.829    -0.340    hci0/uart_blk/clk_out1
    SLICE_X15Y33         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.141    -0.164    
    SLICE_X15Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.256    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.164ns (7.920%)  route 1.907ns (92.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.907     1.505    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.141    -0.168    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.260    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.141    -0.167    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.141    -0.167    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.141    -0.167    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.141    -0.167    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X14Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X14Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.307    
                         clock uncertainty            0.141    -0.166    
    SLICE_X14Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.233    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.307    
                         clock uncertainty            0.141    -0.166    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.258    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.307    
                         clock uncertainty            0.141    -0.166    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.258    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.307    
                         clock uncertainty            0.141    -0.166    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.258    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.853    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.518ns (8.744%)  route 5.406ns (91.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 5.066 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.406     3.473    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.436     5.066    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.497     4.568    
                         clock uncertainty           -0.141     4.427    
    SLICE_X15Y22         FDCE (Recov_fdce_C_CLR)     -0.405     4.022    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.518ns (9.196%)  route 5.115ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 5.065 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.115     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.435     5.065    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.497     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405     4.021    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.518ns (9.196%)  route 5.115ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 5.065 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.115     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.435     5.065    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.497     4.567    
                         clock uncertainty           -0.141     4.426    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405     4.021    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.518ns (9.195%)  route 5.116ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 5.068 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.116     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.438     5.068    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.497     4.570    
                         clock uncertainty           -0.141     4.429    
    SLICE_X15Y21         FDCE (Recov_fdce_C_CLR)     -0.405     4.024    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 0.518ns (9.276%)  route 5.066ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 5.063 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.066     3.133    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y24         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.433     5.063    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y24         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.497     4.565    
                         clock uncertainty           -0.141     4.424    
    SLICE_X13Y24         FDCE (Recov_fdce_C_CLR)     -0.405     4.019    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.518ns (9.262%)  route 5.075ns (90.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 5.073 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.075     3.141    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X9Y33          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.073    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X9Y33          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.497     4.575    
                         clock uncertainty           -0.141     4.434    
    SLICE_X9Y33          FDCE (Recov_fdce_C_CLR)     -0.405     4.029    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.029    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.141     4.430    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.025    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.518ns (9.355%)  route 5.019ns (90.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 5.141 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.019     3.086    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X7Y34          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.511     5.141    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X7Y34          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.497     4.643    
                         clock uncertainty           -0.141     4.502    
    SLICE_X7Y34          FDCE (Recov_fdce_C_CLR)     -0.405     4.097    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.164ns (7.910%)  route 1.909ns (92.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.909     1.508    hci0/uart_blk/rst
    SLICE_X15Y33         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.829    -0.340    hci0/uart_blk/clk_out1
    SLICE_X15Y33         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.141    -0.164    
    SLICE_X15Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.256    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.164ns (7.920%)  route 1.907ns (92.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.907     1.505    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.141    -0.168    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.260    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.141    -0.167    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.141    -0.167    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.141    -0.167    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.308    
                         clock uncertainty            0.141    -0.167    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X14Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X14Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.307    
                         clock uncertainty            0.141    -0.166    
    SLICE_X14Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.233    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.307    
                         clock uncertainty            0.141    -0.166    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.258    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.307    
                         clock uncertainty            0.141    -0.166    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.258    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.307    
                         clock uncertainty            0.141    -0.166    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.258    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.853    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.518ns (8.744%)  route 5.406ns (91.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 5.066 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.406     3.473    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.436     5.066    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.497     4.568    
                         clock uncertainty           -0.139     4.429    
    SLICE_X15Y22         FDCE (Recov_fdce_C_CLR)     -0.405     4.024    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.518ns (9.196%)  route 5.115ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 5.065 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.115     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.435     5.065    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.497     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405     4.023    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.518ns (9.196%)  route 5.115ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 5.065 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.115     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.435     5.065    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.497     4.567    
                         clock uncertainty           -0.139     4.428    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.405     4.023    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.518ns (9.195%)  route 5.116ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 5.068 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.116     3.182    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.438     5.068    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.497     4.570    
                         clock uncertainty           -0.139     4.431    
    SLICE_X15Y21         FDCE (Recov_fdce_C_CLR)     -0.405     4.026    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.026    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 0.518ns (9.276%)  route 5.066ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 5.063 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.066     3.133    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y24         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.433     5.063    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y24         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.497     4.565    
                         clock uncertainty           -0.139     4.426    
    SLICE_X13Y24         FDCE (Recov_fdce_C_CLR)     -0.405     4.021    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.518ns (9.262%)  route 5.075ns (90.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 5.073 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.075     3.141    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X9Y33          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.443     5.073    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X9Y33          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.497     4.575    
                         clock uncertainty           -0.139     4.436    
    SLICE_X9Y33          FDCE (Recov_fdce_C_CLR)     -0.405     4.031    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.031    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.139     4.432    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.027    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.027    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.139     4.432    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.027    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.027    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.518ns (9.443%)  route 4.967ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 5.069 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         4.967     3.034    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y20         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.439     5.069    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y20         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.497     4.571    
                         clock uncertainty           -0.139     4.432    
    SLICE_X15Y20         FDCE (Recov_fdce_C_CLR)     -0.405     4.027    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.027    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_clk_wiz_0_1 rise@7.143ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.518ns (9.355%)  route 5.019ns (90.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 5.141 - 7.143 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.567    -2.452    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.518    -1.934 f  rst_reg/Q
                         net (fo=317, routed)         5.019     3.086    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X7Y34          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  EXCLK (IN)
                         net (fo=0)                   0.000     7.143    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.712    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.962 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.538    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.629 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       1.511     5.141    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X7Y34          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.497     4.643    
                         clock uncertainty           -0.139     4.504    
    SLICE_X7Y34          FDCE (Recov_fdce_C_CLR)     -0.405     4.099    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          4.099    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  1.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.905ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.164ns (7.910%)  route 1.909ns (92.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.909     1.508    hci0/uart_blk/rst
    SLICE_X15Y33         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.829    -0.340    hci0/uart_blk/clk_out1
    SLICE_X15Y33         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.305    
    SLICE_X15Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.397    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.907ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.164ns (7.920%)  route 1.907ns (92.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.907     1.505    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X13Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.164ns (7.886%)  route 1.916ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.916     1.514    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.034    -0.308    
    SLICE_X15Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X14Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X14Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.307    
    SLICE_X14Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.374    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.994ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.034    -0.307    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.399    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.994ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.034    -0.307    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.399    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.994ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.164ns (7.592%)  route 1.996ns (92.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.564    -0.565    clk
    SLICE_X42Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  rst_reg/Q
                         net (fo=317, routed)         1.996     1.595    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X15Y31         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=12609, routed)       0.827    -0.342    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y31         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.034    -0.307    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.399    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.994    





