.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_bSAR_SEQ */
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set ADC_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B1_UDB05_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set ADC_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B1_UDB11_MSK
.set ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ADC_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B1_UDB11_ST

/* ADC_FinalBuf */
.set ADC_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_FinalBuf__DRQ_NUMBER, 0
.set ADC_FinalBuf__NUMBEROF_TDS, 0
.set ADC_FinalBuf__PRIORITY, 2
.set ADC_FinalBuf__TERMIN_EN, 0
.set ADC_FinalBuf__TERMIN_SEL, 0
.set ADC_FinalBuf__TERMOUT0_EN, 1
.set ADC_FinalBuf__TERMOUT0_SEL, 0
.set ADC_FinalBuf__TERMOUT1_EN, 0
.set ADC_FinalBuf__TERMOUT1_SEL, 0

/* ADC_IntClock */
.set ADC_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_IntClock__INDEX, 0x01
.set ADC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_IntClock__PM_ACT_MSK, 0x02
.set ADC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_IntClock__PM_STBY_MSK, 0x02

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Bypass */
.set ADC_SAR_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_Bypass__0__MASK, 0x10
.set ADC_SAR_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_Bypass__0__PORT, 0
.set ADC_SAR_Bypass__0__SHIFT, 4
.set ADC_SAR_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Bypass__MASK, 0x10
.set ADC_SAR_Bypass__PORT, 0
.set ADC_SAR_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_Bypass__SHIFT, 4
.set ADC_SAR_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_TempBuf */
.set ADC_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TempBuf__DRQ_NUMBER, 1
.set ADC_TempBuf__NUMBEROF_TDS, 0
.set ADC_TempBuf__PRIORITY, 2
.set ADC_TempBuf__TERMIN_EN, 0
.set ADC_TempBuf__TERMIN_SEL, 0
.set ADC_TempBuf__TERMOUT0_EN, 1
.set ADC_TempBuf__TERMOUT0_SEL, 1
.set ADC_TempBuf__TERMOUT1_EN, 0
.set ADC_TempBuf__TERMOUT1_SEL, 0

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* USB_arb_int */
.set USB_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_arb_int__INTC_MASK, 0x400000
.set USB_arb_int__INTC_NUMBER, 22
.set USB_arb_int__INTC_PRIOR_NUM, 7
.set USB_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USB_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_bus_reset */
.set USB_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_bus_reset__INTC_MASK, 0x800000
.set USB_bus_reset__INTC_NUMBER, 23
.set USB_bus_reset__INTC_PRIOR_NUM, 7
.set USB_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USB_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_Dm */
.set USB_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USB_Dm__0__MASK, 0x80
.set USB_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USB_Dm__0__PORT, 15
.set USB_Dm__0__SHIFT, 7
.set USB_Dm__AG, CYREG_PRT15_AG
.set USB_Dm__AMUX, CYREG_PRT15_AMUX
.set USB_Dm__BIE, CYREG_PRT15_BIE
.set USB_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dm__BYP, CYREG_PRT15_BYP
.set USB_Dm__CTL, CYREG_PRT15_CTL
.set USB_Dm__DM0, CYREG_PRT15_DM0
.set USB_Dm__DM1, CYREG_PRT15_DM1
.set USB_Dm__DM2, CYREG_PRT15_DM2
.set USB_Dm__DR, CYREG_PRT15_DR
.set USB_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dm__MASK, 0x80
.set USB_Dm__PORT, 15
.set USB_Dm__PRT, CYREG_PRT15_PRT
.set USB_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dm__PS, CYREG_PRT15_PS
.set USB_Dm__SHIFT, 7
.set USB_Dm__SLW, CYREG_PRT15_SLW

/* USB_Dp */
.set USB_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USB_Dp__0__MASK, 0x40
.set USB_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USB_Dp__0__PORT, 15
.set USB_Dp__0__SHIFT, 6
.set USB_Dp__AG, CYREG_PRT15_AG
.set USB_Dp__AMUX, CYREG_PRT15_AMUX
.set USB_Dp__BIE, CYREG_PRT15_BIE
.set USB_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dp__BYP, CYREG_PRT15_BYP
.set USB_Dp__CTL, CYREG_PRT15_CTL
.set USB_Dp__DM0, CYREG_PRT15_DM0
.set USB_Dp__DM1, CYREG_PRT15_DM1
.set USB_Dp__DM2, CYREG_PRT15_DM2
.set USB_Dp__DR, CYREG_PRT15_DR
.set USB_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USB_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dp__MASK, 0x40
.set USB_Dp__PORT, 15
.set USB_Dp__PRT, CYREG_PRT15_PRT
.set USB_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dp__PS, CYREG_PRT15_PS
.set USB_Dp__SHIFT, 6
.set USB_Dp__SLW, CYREG_PRT15_SLW
.set USB_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USB_dp_int */
.set USB_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_dp_int__INTC_MASK, 0x1000
.set USB_dp_int__INTC_NUMBER, 12
.set USB_dp_int__INTC_PRIOR_NUM, 7
.set USB_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USB_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_0 */
.set USB_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_0__INTC_MASK, 0x1000000
.set USB_ep_0__INTC_NUMBER, 24
.set USB_ep_0__INTC_PRIOR_NUM, 7
.set USB_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USB_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_1 */
.set USB_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_1__INTC_MASK, 0x02
.set USB_ep_1__INTC_NUMBER, 1
.set USB_ep_1__INTC_PRIOR_NUM, 7
.set USB_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USB_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_7 */
.set USB_ep_7__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_7__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_7__INTC_MASK, 0x04
.set USB_ep_7__INTC_NUMBER, 2
.set USB_ep_7__INTC_PRIOR_NUM, 7
.set USB_ep_7__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USB_ep_7__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_7__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_8 */
.set USB_ep_8__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_8__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_8__INTC_MASK, 0x08
.set USB_ep_8__INTC_NUMBER, 3
.set USB_ep_8__INTC_PRIOR_NUM, 7
.set USB_ep_8__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USB_ep_8__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_8__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_USB */
.set USB_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USB_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USB_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USB_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USB_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USB_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USB_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USB_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USB_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USB_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USB_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USB_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USB_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USB_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USB_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USB_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USB_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USB_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USB_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USB_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USB_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USB_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USB_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USB_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USB_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USB_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USB_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USB_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USB_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USB_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USB_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USB_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USB_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USB_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USB_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USB_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USB_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USB_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USB_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USB_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USB_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USB_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USB_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USB_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USB_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USB_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USB_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USB_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USB_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USB_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USB_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USB_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USB_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USB_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USB_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USB_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USB_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USB_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USB_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USB_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USB_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USB_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USB_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USB_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USB_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USB_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USB_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USB_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USB_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USB_USB__CR0, CYREG_USB_CR0
.set USB_USB__CR1, CYREG_USB_CR1
.set USB_USB__CWA, CYREG_USB_CWA
.set USB_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USB_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USB_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USB_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USB_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USB_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USB_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USB_USB__EP0_CR, CYREG_USB_EP0_CR
.set USB_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USB_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USB_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USB_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USB_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USB_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USB_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USB_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USB_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USB_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USB_USB__PM_ACT_MSK, 0x01
.set USB_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USB_USB__PM_STBY_MSK, 0x01
.set USB_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USB_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USB_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USB_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USB_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USB_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USB_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USB_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USB_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USB_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USB_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USB_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USB_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USB_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USB_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USB_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USB_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USB_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USB_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USB_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USB_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USB_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USB_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USB_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USB_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USB_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USB_USB__SOF0, CYREG_USB_SOF0
.set USB_USB__SOF1, CYREG_USB_SOF1
.set USB_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USB_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USB_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Drive0 */
.set Drive0__0__AG, CYREG_PRT3_AG
.set Drive0__0__AMUX, CYREG_PRT3_AMUX
.set Drive0__0__BIE, CYREG_PRT3_BIE
.set Drive0__0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Drive0__0__BYP, CYREG_PRT3_BYP
.set Drive0__0__CTL, CYREG_PRT3_CTL
.set Drive0__0__DM0, CYREG_PRT3_DM0
.set Drive0__0__DM1, CYREG_PRT3_DM1
.set Drive0__0__DM2, CYREG_PRT3_DM2
.set Drive0__0__DR, CYREG_PRT3_DR
.set Drive0__0__INP_DIS, CYREG_PRT3_INP_DIS
.set Drive0__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Drive0__0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Drive0__0__LCD_EN, CYREG_PRT3_LCD_EN
.set Drive0__0__MASK, 0x08
.set Drive0__0__PC, CYREG_PRT3_PC3
.set Drive0__0__PORT, 3
.set Drive0__0__PRT, CYREG_PRT3_PRT
.set Drive0__0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Drive0__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Drive0__0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Drive0__0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Drive0__0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Drive0__0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Drive0__0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Drive0__0__PS, CYREG_PRT3_PS
.set Drive0__0__SHIFT, 3
.set Drive0__0__SLW, CYREG_PRT3_SLW
.set Drive0__1__AG, CYREG_PRT3_AG
.set Drive0__1__AMUX, CYREG_PRT3_AMUX
.set Drive0__1__BIE, CYREG_PRT3_BIE
.set Drive0__1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Drive0__1__BYP, CYREG_PRT3_BYP
.set Drive0__1__CTL, CYREG_PRT3_CTL
.set Drive0__1__DM0, CYREG_PRT3_DM0
.set Drive0__1__DM1, CYREG_PRT3_DM1
.set Drive0__1__DM2, CYREG_PRT3_DM2
.set Drive0__1__DR, CYREG_PRT3_DR
.set Drive0__1__INP_DIS, CYREG_PRT3_INP_DIS
.set Drive0__1__INTTYPE, CYREG_PICU3_INTTYPE4
.set Drive0__1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Drive0__1__LCD_EN, CYREG_PRT3_LCD_EN
.set Drive0__1__MASK, 0x10
.set Drive0__1__PC, CYREG_PRT3_PC4
.set Drive0__1__PORT, 3
.set Drive0__1__PRT, CYREG_PRT3_PRT
.set Drive0__1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Drive0__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Drive0__1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Drive0__1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Drive0__1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Drive0__1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Drive0__1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Drive0__1__PS, CYREG_PRT3_PS
.set Drive0__1__SHIFT, 4
.set Drive0__1__SLW, CYREG_PRT3_SLW
.set Drive0__2__AG, CYREG_PRT1_AG
.set Drive0__2__AMUX, CYREG_PRT1_AMUX
.set Drive0__2__BIE, CYREG_PRT1_BIE
.set Drive0__2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Drive0__2__BYP, CYREG_PRT1_BYP
.set Drive0__2__CTL, CYREG_PRT1_CTL
.set Drive0__2__DM0, CYREG_PRT1_DM0
.set Drive0__2__DM1, CYREG_PRT1_DM1
.set Drive0__2__DM2, CYREG_PRT1_DM2
.set Drive0__2__DR, CYREG_PRT1_DR
.set Drive0__2__INP_DIS, CYREG_PRT1_INP_DIS
.set Drive0__2__INTTYPE, CYREG_PICU1_INTTYPE0
.set Drive0__2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Drive0__2__LCD_EN, CYREG_PRT1_LCD_EN
.set Drive0__2__MASK, 0x01
.set Drive0__2__PC, CYREG_PRT1_PC0
.set Drive0__2__PORT, 1
.set Drive0__2__PRT, CYREG_PRT1_PRT
.set Drive0__2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Drive0__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Drive0__2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Drive0__2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Drive0__2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Drive0__2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Drive0__2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Drive0__2__PS, CYREG_PRT1_PS
.set Drive0__2__SHIFT, 0
.set Drive0__2__SLW, CYREG_PRT1_SLW
.set Drive0__3__AG, CYREG_PRT1_AG
.set Drive0__3__AMUX, CYREG_PRT1_AMUX
.set Drive0__3__BIE, CYREG_PRT1_BIE
.set Drive0__3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Drive0__3__BYP, CYREG_PRT1_BYP
.set Drive0__3__CTL, CYREG_PRT1_CTL
.set Drive0__3__DM0, CYREG_PRT1_DM0
.set Drive0__3__DM1, CYREG_PRT1_DM1
.set Drive0__3__DM2, CYREG_PRT1_DM2
.set Drive0__3__DR, CYREG_PRT1_DR
.set Drive0__3__INP_DIS, CYREG_PRT1_INP_DIS
.set Drive0__3__INTTYPE, CYREG_PICU1_INTTYPE1
.set Drive0__3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Drive0__3__LCD_EN, CYREG_PRT1_LCD_EN
.set Drive0__3__MASK, 0x02
.set Drive0__3__PC, CYREG_PRT1_PC1
.set Drive0__3__PORT, 1
.set Drive0__3__PRT, CYREG_PRT1_PRT
.set Drive0__3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Drive0__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Drive0__3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Drive0__3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Drive0__3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Drive0__3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Drive0__3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Drive0__3__PS, CYREG_PRT1_PS
.set Drive0__3__SHIFT, 1
.set Drive0__3__SLW, CYREG_PRT1_SLW
.set Drive0__4__AG, CYREG_PRT1_AG
.set Drive0__4__AMUX, CYREG_PRT1_AMUX
.set Drive0__4__BIE, CYREG_PRT1_BIE
.set Drive0__4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Drive0__4__BYP, CYREG_PRT1_BYP
.set Drive0__4__CTL, CYREG_PRT1_CTL
.set Drive0__4__DM0, CYREG_PRT1_DM0
.set Drive0__4__DM1, CYREG_PRT1_DM1
.set Drive0__4__DM2, CYREG_PRT1_DM2
.set Drive0__4__DR, CYREG_PRT1_DR
.set Drive0__4__INP_DIS, CYREG_PRT1_INP_DIS
.set Drive0__4__INTTYPE, CYREG_PICU1_INTTYPE2
.set Drive0__4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Drive0__4__LCD_EN, CYREG_PRT1_LCD_EN
.set Drive0__4__MASK, 0x04
.set Drive0__4__PC, CYREG_PRT1_PC2
.set Drive0__4__PORT, 1
.set Drive0__4__PRT, CYREG_PRT1_PRT
.set Drive0__4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Drive0__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Drive0__4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Drive0__4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Drive0__4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Drive0__4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Drive0__4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Drive0__4__PS, CYREG_PRT1_PS
.set Drive0__4__SHIFT, 2
.set Drive0__4__SLW, CYREG_PRT1_SLW
.set Drive0__5__AG, CYREG_PRT1_AG
.set Drive0__5__AMUX, CYREG_PRT1_AMUX
.set Drive0__5__BIE, CYREG_PRT1_BIE
.set Drive0__5__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Drive0__5__BYP, CYREG_PRT1_BYP
.set Drive0__5__CTL, CYREG_PRT1_CTL
.set Drive0__5__DM0, CYREG_PRT1_DM0
.set Drive0__5__DM1, CYREG_PRT1_DM1
.set Drive0__5__DM2, CYREG_PRT1_DM2
.set Drive0__5__DR, CYREG_PRT1_DR
.set Drive0__5__INP_DIS, CYREG_PRT1_INP_DIS
.set Drive0__5__INTTYPE, CYREG_PICU1_INTTYPE3
.set Drive0__5__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Drive0__5__LCD_EN, CYREG_PRT1_LCD_EN
.set Drive0__5__MASK, 0x08
.set Drive0__5__PC, CYREG_PRT1_PC3
.set Drive0__5__PORT, 1
.set Drive0__5__PRT, CYREG_PRT1_PRT
.set Drive0__5__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Drive0__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Drive0__5__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Drive0__5__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Drive0__5__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Drive0__5__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Drive0__5__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Drive0__5__PS, CYREG_PRT1_PS
.set Drive0__5__SHIFT, 3
.set Drive0__5__SLW, CYREG_PRT1_SLW
.set Drive0__6__AG, CYREG_PRT1_AG
.set Drive0__6__AMUX, CYREG_PRT1_AMUX
.set Drive0__6__BIE, CYREG_PRT1_BIE
.set Drive0__6__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Drive0__6__BYP, CYREG_PRT1_BYP
.set Drive0__6__CTL, CYREG_PRT1_CTL
.set Drive0__6__DM0, CYREG_PRT1_DM0
.set Drive0__6__DM1, CYREG_PRT1_DM1
.set Drive0__6__DM2, CYREG_PRT1_DM2
.set Drive0__6__DR, CYREG_PRT1_DR
.set Drive0__6__INP_DIS, CYREG_PRT1_INP_DIS
.set Drive0__6__INTTYPE, CYREG_PICU1_INTTYPE4
.set Drive0__6__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Drive0__6__LCD_EN, CYREG_PRT1_LCD_EN
.set Drive0__6__MASK, 0x10
.set Drive0__6__PC, CYREG_PRT1_PC4
.set Drive0__6__PORT, 1
.set Drive0__6__PRT, CYREG_PRT1_PRT
.set Drive0__6__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Drive0__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Drive0__6__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Drive0__6__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Drive0__6__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Drive0__6__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Drive0__6__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Drive0__6__PS, CYREG_PRT1_PS
.set Drive0__6__SHIFT, 4
.set Drive0__6__SLW, CYREG_PRT1_SLW
.set Drive0__7__AG, CYREG_PRT1_AG
.set Drive0__7__AMUX, CYREG_PRT1_AMUX
.set Drive0__7__BIE, CYREG_PRT1_BIE
.set Drive0__7__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Drive0__7__BYP, CYREG_PRT1_BYP
.set Drive0__7__CTL, CYREG_PRT1_CTL
.set Drive0__7__DM0, CYREG_PRT1_DM0
.set Drive0__7__DM1, CYREG_PRT1_DM1
.set Drive0__7__DM2, CYREG_PRT1_DM2
.set Drive0__7__DR, CYREG_PRT1_DR
.set Drive0__7__INP_DIS, CYREG_PRT1_INP_DIS
.set Drive0__7__INTTYPE, CYREG_PICU1_INTTYPE5
.set Drive0__7__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Drive0__7__LCD_EN, CYREG_PRT1_LCD_EN
.set Drive0__7__MASK, 0x20
.set Drive0__7__PC, CYREG_PRT1_PC5
.set Drive0__7__PORT, 1
.set Drive0__7__PRT, CYREG_PRT1_PRT
.set Drive0__7__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Drive0__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Drive0__7__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Drive0__7__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Drive0__7__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Drive0__7__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Drive0__7__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Drive0__7__PS, CYREG_PRT1_PS
.set Drive0__7__SHIFT, 5
.set Drive0__7__SLW, CYREG_PRT1_SLW

/* BootIRQ */
.set BootIRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BootIRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BootIRQ__INTC_MASK, 0x40
.set BootIRQ__INTC_NUMBER, 6
.set BootIRQ__INTC_PRIOR_NUM, 7
.set BootIRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set BootIRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BootIRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BootPin */
.set BootPin__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set BootPin__0__MASK, 0x08
.set BootPin__0__PC, CYREG_PRT2_PC3
.set BootPin__0__PORT, 2
.set BootPin__0__SHIFT, 3
.set BootPin__AG, CYREG_PRT2_AG
.set BootPin__AMUX, CYREG_PRT2_AMUX
.set BootPin__BIE, CYREG_PRT2_BIE
.set BootPin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set BootPin__BYP, CYREG_PRT2_BYP
.set BootPin__CTL, CYREG_PRT2_CTL
.set BootPin__DM0, CYREG_PRT2_DM0
.set BootPin__DM1, CYREG_PRT2_DM1
.set BootPin__DM2, CYREG_PRT2_DM2
.set BootPin__DR, CYREG_PRT2_DR
.set BootPin__INP_DIS, CYREG_PRT2_INP_DIS
.set BootPin__INTSTAT, CYREG_PICU2_INTSTAT
.set BootPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set BootPin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set BootPin__LCD_EN, CYREG_PRT2_LCD_EN
.set BootPin__MASK, 0x08
.set BootPin__PORT, 2
.set BootPin__PRT, CYREG_PRT2_PRT
.set BootPin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set BootPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set BootPin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set BootPin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set BootPin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set BootPin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set BootPin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set BootPin__PS, CYREG_PRT2_PS
.set BootPin__SHIFT, 3
.set BootPin__SLW, CYREG_PRT2_SLW
.set BootPin__SNAP, CYREG_PICU2_SNAP

/* ColReg0 */
.set ColReg0_Sync_ctrl_reg__0__MASK, 0x01
.set ColReg0_Sync_ctrl_reg__0__POS, 0
.set ColReg0_Sync_ctrl_reg__1__MASK, 0x02
.set ColReg0_Sync_ctrl_reg__1__POS, 1
.set ColReg0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ColReg0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ColReg0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ColReg0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ColReg0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ColReg0_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ColReg0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ColReg0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ColReg0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ColReg0_Sync_ctrl_reg__2__MASK, 0x04
.set ColReg0_Sync_ctrl_reg__2__POS, 2
.set ColReg0_Sync_ctrl_reg__3__MASK, 0x08
.set ColReg0_Sync_ctrl_reg__3__POS, 3
.set ColReg0_Sync_ctrl_reg__4__MASK, 0x10
.set ColReg0_Sync_ctrl_reg__4__POS, 4
.set ColReg0_Sync_ctrl_reg__5__MASK, 0x20
.set ColReg0_Sync_ctrl_reg__5__POS, 5
.set ColReg0_Sync_ctrl_reg__6__MASK, 0x40
.set ColReg0_Sync_ctrl_reg__6__POS, 6
.set ColReg0_Sync_ctrl_reg__7__MASK, 0x80
.set ColReg0_Sync_ctrl_reg__7__POS, 7
.set ColReg0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ColReg0_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set ColReg0_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ColReg0_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB08_CTL
.set ColReg0_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ColReg0_Sync_ctrl_reg__MASK, 0xFF
.set ColReg0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ColReg0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ColReg0_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB08_MSK

/* ColReg1 */
.set ColReg1_Sync_ctrl_reg__0__MASK, 0x01
.set ColReg1_Sync_ctrl_reg__0__POS, 0
.set ColReg1_Sync_ctrl_reg__1__MASK, 0x02
.set ColReg1_Sync_ctrl_reg__1__POS, 1
.set ColReg1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ColReg1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ColReg1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ColReg1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ColReg1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ColReg1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ColReg1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ColReg1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ColReg1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ColReg1_Sync_ctrl_reg__2__MASK, 0x04
.set ColReg1_Sync_ctrl_reg__2__POS, 2
.set ColReg1_Sync_ctrl_reg__3__MASK, 0x08
.set ColReg1_Sync_ctrl_reg__3__POS, 3
.set ColReg1_Sync_ctrl_reg__4__MASK, 0x10
.set ColReg1_Sync_ctrl_reg__4__POS, 4
.set ColReg1_Sync_ctrl_reg__5__MASK, 0x20
.set ColReg1_Sync_ctrl_reg__5__POS, 5
.set ColReg1_Sync_ctrl_reg__6__MASK, 0x40
.set ColReg1_Sync_ctrl_reg__6__POS, 6
.set ColReg1_Sync_ctrl_reg__7__MASK, 0x80
.set ColReg1_Sync_ctrl_reg__7__POS, 7
.set ColReg1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ColReg1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set ColReg1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ColReg1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set ColReg1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ColReg1_Sync_ctrl_reg__MASK, 0xFF
.set ColReg1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ColReg1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ColReg1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* ColReg2 */
.set ColReg2_Sync_ctrl_reg__0__MASK, 0x01
.set ColReg2_Sync_ctrl_reg__0__POS, 0
.set ColReg2_Sync_ctrl_reg__1__MASK, 0x02
.set ColReg2_Sync_ctrl_reg__1__POS, 1
.set ColReg2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set ColReg2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set ColReg2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set ColReg2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set ColReg2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set ColReg2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set ColReg2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set ColReg2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set ColReg2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set ColReg2_Sync_ctrl_reg__2__MASK, 0x04
.set ColReg2_Sync_ctrl_reg__2__POS, 2
.set ColReg2_Sync_ctrl_reg__3__MASK, 0x08
.set ColReg2_Sync_ctrl_reg__3__POS, 3
.set ColReg2_Sync_ctrl_reg__4__MASK, 0x10
.set ColReg2_Sync_ctrl_reg__4__POS, 4
.set ColReg2_Sync_ctrl_reg__5__MASK, 0x20
.set ColReg2_Sync_ctrl_reg__5__POS, 5
.set ColReg2_Sync_ctrl_reg__6__MASK, 0x40
.set ColReg2_Sync_ctrl_reg__6__POS, 6
.set ColReg2_Sync_ctrl_reg__7__MASK, 0x80
.set ColReg2_Sync_ctrl_reg__7__POS, 7
.set ColReg2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set ColReg2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set ColReg2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set ColReg2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set ColReg2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set ColReg2_Sync_ctrl_reg__MASK, 0xFF
.set ColReg2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set ColReg2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set ColReg2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* ColReg3 */
.set ColReg3_Sync_ctrl_reg__0__MASK, 0x01
.set ColReg3_Sync_ctrl_reg__0__POS, 0
.set ColReg3_Sync_ctrl_reg__1__MASK, 0x02
.set ColReg3_Sync_ctrl_reg__1__POS, 1
.set ColReg3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set ColReg3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set ColReg3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set ColReg3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set ColReg3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set ColReg3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set ColReg3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set ColReg3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set ColReg3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set ColReg3_Sync_ctrl_reg__2__MASK, 0x04
.set ColReg3_Sync_ctrl_reg__2__POS, 2
.set ColReg3_Sync_ctrl_reg__3__MASK, 0x08
.set ColReg3_Sync_ctrl_reg__3__POS, 3
.set ColReg3_Sync_ctrl_reg__4__MASK, 0x10
.set ColReg3_Sync_ctrl_reg__4__POS, 4
.set ColReg3_Sync_ctrl_reg__5__MASK, 0x20
.set ColReg3_Sync_ctrl_reg__5__POS, 5
.set ColReg3_Sync_ctrl_reg__6__MASK, 0x40
.set ColReg3_Sync_ctrl_reg__6__POS, 6
.set ColReg3_Sync_ctrl_reg__7__MASK, 0x80
.set ColReg3_Sync_ctrl_reg__7__POS, 7
.set ColReg3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set ColReg3_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set ColReg3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set ColReg3_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set ColReg3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set ColReg3_Sync_ctrl_reg__MASK, 0xFF
.set ColReg3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set ColReg3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set ColReg3_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* HWState */
.set HWState_sts_sts_reg__0__MASK, 0x01
.set HWState_sts_sts_reg__0__POS, 0
.set HWState_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set HWState_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set HWState_sts_sts_reg__MASK, 0x01
.set HWState_sts_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set HWState_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set HWState_sts_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* RampPWM_PWMUDB */
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set RampPWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set RampPWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set RampPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set RampPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set RampPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set RampPWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set RampPWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set RampPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set RampPWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set RampPWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set RampPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set RampPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set RampPWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set RampPWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set RampPWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set RampPWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set RampPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set RampPWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set RampPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set RampPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* OddSense */
.set OddSense__0__AG, CYREG_PRT3_AG
.set OddSense__0__AMUX, CYREG_PRT3_AMUX
.set OddSense__0__BIE, CYREG_PRT3_BIE
.set OddSense__0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OddSense__0__BYP, CYREG_PRT3_BYP
.set OddSense__0__CTL, CYREG_PRT3_CTL
.set OddSense__0__DM0, CYREG_PRT3_DM0
.set OddSense__0__DM1, CYREG_PRT3_DM1
.set OddSense__0__DM2, CYREG_PRT3_DM2
.set OddSense__0__DR, CYREG_PRT3_DR
.set OddSense__0__INP_DIS, CYREG_PRT3_INP_DIS
.set OddSense__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set OddSense__0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OddSense__0__LCD_EN, CYREG_PRT3_LCD_EN
.set OddSense__0__MASK, 0x01
.set OddSense__0__PC, CYREG_PRT3_PC0
.set OddSense__0__PORT, 3
.set OddSense__0__PRT, CYREG_PRT3_PRT
.set OddSense__0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OddSense__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OddSense__0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OddSense__0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OddSense__0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OddSense__0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OddSense__0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OddSense__0__PS, CYREG_PRT3_PS
.set OddSense__0__SHIFT, 0
.set OddSense__0__SLW, CYREG_PRT3_SLW
.set OddSense__1__AG, CYREG_PRT1_AG
.set OddSense__1__AMUX, CYREG_PRT1_AMUX
.set OddSense__1__BIE, CYREG_PRT1_BIE
.set OddSense__1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set OddSense__1__BYP, CYREG_PRT1_BYP
.set OddSense__1__CTL, CYREG_PRT1_CTL
.set OddSense__1__DM0, CYREG_PRT1_DM0
.set OddSense__1__DM1, CYREG_PRT1_DM1
.set OddSense__1__DM2, CYREG_PRT1_DM2
.set OddSense__1__DR, CYREG_PRT1_DR
.set OddSense__1__INP_DIS, CYREG_PRT1_INP_DIS
.set OddSense__1__INTTYPE, CYREG_PICU1_INTTYPE6
.set OddSense__1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set OddSense__1__LCD_EN, CYREG_PRT1_LCD_EN
.set OddSense__1__MASK, 0x40
.set OddSense__1__PC, CYREG_PRT1_PC6
.set OddSense__1__PORT, 1
.set OddSense__1__PRT, CYREG_PRT1_PRT
.set OddSense__1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set OddSense__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set OddSense__1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set OddSense__1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set OddSense__1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set OddSense__1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set OddSense__1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set OddSense__1__PS, CYREG_PRT1_PS
.set OddSense__1__SHIFT, 6
.set OddSense__1__SLW, CYREG_PRT1_SLW
.set OddSense__2__AG, CYREG_PRT15_AG
.set OddSense__2__AMUX, CYREG_PRT15_AMUX
.set OddSense__2__BIE, CYREG_PRT15_BIE
.set OddSense__2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set OddSense__2__BYP, CYREG_PRT15_BYP
.set OddSense__2__CTL, CYREG_PRT15_CTL
.set OddSense__2__DM0, CYREG_PRT15_DM0
.set OddSense__2__DM1, CYREG_PRT15_DM1
.set OddSense__2__DM2, CYREG_PRT15_DM2
.set OddSense__2__DR, CYREG_PRT15_DR
.set OddSense__2__INP_DIS, CYREG_PRT15_INP_DIS
.set OddSense__2__INTTYPE, CYREG_PICU15_INTTYPE1
.set OddSense__2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set OddSense__2__LCD_EN, CYREG_PRT15_LCD_EN
.set OddSense__2__MASK, 0x02
.set OddSense__2__PC, CYREG_IO_PC_PRT15_PC1
.set OddSense__2__PORT, 15
.set OddSense__2__PRT, CYREG_PRT15_PRT
.set OddSense__2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set OddSense__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set OddSense__2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set OddSense__2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set OddSense__2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set OddSense__2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set OddSense__2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set OddSense__2__PS, CYREG_PRT15_PS
.set OddSense__2__SHIFT, 1
.set OddSense__2__SLW, CYREG_PRT15_SLW
.set OddSense__3__AG, CYREG_PRT3_AG
.set OddSense__3__AMUX, CYREG_PRT3_AMUX
.set OddSense__3__BIE, CYREG_PRT3_BIE
.set OddSense__3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OddSense__3__BYP, CYREG_PRT3_BYP
.set OddSense__3__CTL, CYREG_PRT3_CTL
.set OddSense__3__DM0, CYREG_PRT3_DM0
.set OddSense__3__DM1, CYREG_PRT3_DM1
.set OddSense__3__DM2, CYREG_PRT3_DM2
.set OddSense__3__DR, CYREG_PRT3_DR
.set OddSense__3__INP_DIS, CYREG_PRT3_INP_DIS
.set OddSense__3__INTTYPE, CYREG_PICU3_INTTYPE7
.set OddSense__3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OddSense__3__LCD_EN, CYREG_PRT3_LCD_EN
.set OddSense__3__MASK, 0x80
.set OddSense__3__PC, CYREG_PRT3_PC7
.set OddSense__3__PORT, 3
.set OddSense__3__PRT, CYREG_PRT3_PRT
.set OddSense__3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OddSense__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OddSense__3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OddSense__3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OddSense__3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OddSense__3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OddSense__3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OddSense__3__PS, CYREG_PRT3_PS
.set OddSense__3__SHIFT, 7
.set OddSense__3__SLW, CYREG_PRT3_SLW
.set OddSense__4__AG, CYREG_PRT3_AG
.set OddSense__4__AMUX, CYREG_PRT3_AMUX
.set OddSense__4__BIE, CYREG_PRT3_BIE
.set OddSense__4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OddSense__4__BYP, CYREG_PRT3_BYP
.set OddSense__4__CTL, CYREG_PRT3_CTL
.set OddSense__4__DM0, CYREG_PRT3_DM0
.set OddSense__4__DM1, CYREG_PRT3_DM1
.set OddSense__4__DM2, CYREG_PRT3_DM2
.set OddSense__4__DR, CYREG_PRT3_DR
.set OddSense__4__INP_DIS, CYREG_PRT3_INP_DIS
.set OddSense__4__INTTYPE, CYREG_PICU3_INTTYPE5
.set OddSense__4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OddSense__4__LCD_EN, CYREG_PRT3_LCD_EN
.set OddSense__4__MASK, 0x20
.set OddSense__4__PC, CYREG_PRT3_PC5
.set OddSense__4__PORT, 3
.set OddSense__4__PRT, CYREG_PRT3_PRT
.set OddSense__4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OddSense__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OddSense__4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OddSense__4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OddSense__4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OddSense__4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OddSense__4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OddSense__4__PS, CYREG_PRT3_PS
.set OddSense__4__SHIFT, 5
.set OddSense__4__SLW, CYREG_PRT3_SLW
.set OddSense__5__AG, CYREG_PRT2_AG
.set OddSense__5__AMUX, CYREG_PRT2_AMUX
.set OddSense__5__BIE, CYREG_PRT2_BIE
.set OddSense__5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OddSense__5__BYP, CYREG_PRT2_BYP
.set OddSense__5__CTL, CYREG_PRT2_CTL
.set OddSense__5__DM0, CYREG_PRT2_DM0
.set OddSense__5__DM1, CYREG_PRT2_DM1
.set OddSense__5__DM2, CYREG_PRT2_DM2
.set OddSense__5__DR, CYREG_PRT2_DR
.set OddSense__5__INP_DIS, CYREG_PRT2_INP_DIS
.set OddSense__5__INTTYPE, CYREG_PICU2_INTTYPE6
.set OddSense__5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OddSense__5__LCD_EN, CYREG_PRT2_LCD_EN
.set OddSense__5__MASK, 0x40
.set OddSense__5__PC, CYREG_PRT2_PC6
.set OddSense__5__PORT, 2
.set OddSense__5__PRT, CYREG_PRT2_PRT
.set OddSense__5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OddSense__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OddSense__5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OddSense__5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OddSense__5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OddSense__5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OddSense__5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OddSense__5__PS, CYREG_PRT2_PS
.set OddSense__5__SHIFT, 6
.set OddSense__5__SLW, CYREG_PRT2_SLW
.set OddSense__6__AG, CYREG_PRT2_AG
.set OddSense__6__AMUX, CYREG_PRT2_AMUX
.set OddSense__6__BIE, CYREG_PRT2_BIE
.set OddSense__6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OddSense__6__BYP, CYREG_PRT2_BYP
.set OddSense__6__CTL, CYREG_PRT2_CTL
.set OddSense__6__DM0, CYREG_PRT2_DM0
.set OddSense__6__DM1, CYREG_PRT2_DM1
.set OddSense__6__DM2, CYREG_PRT2_DM2
.set OddSense__6__DR, CYREG_PRT2_DR
.set OddSense__6__INP_DIS, CYREG_PRT2_INP_DIS
.set OddSense__6__INTTYPE, CYREG_PICU2_INTTYPE4
.set OddSense__6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OddSense__6__LCD_EN, CYREG_PRT2_LCD_EN
.set OddSense__6__MASK, 0x10
.set OddSense__6__PC, CYREG_PRT2_PC4
.set OddSense__6__PORT, 2
.set OddSense__6__PRT, CYREG_PRT2_PRT
.set OddSense__6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OddSense__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OddSense__6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OddSense__6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OddSense__6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OddSense__6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OddSense__6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OddSense__6__PS, CYREG_PRT2_PS
.set OddSense__6__SHIFT, 4
.set OddSense__6__SLW, CYREG_PRT2_SLW
.set OddSense__7__AG, CYREG_PRT0_AG
.set OddSense__7__AMUX, CYREG_PRT0_AMUX
.set OddSense__7__BIE, CYREG_PRT0_BIE
.set OddSense__7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OddSense__7__BYP, CYREG_PRT0_BYP
.set OddSense__7__CTL, CYREG_PRT0_CTL
.set OddSense__7__DM0, CYREG_PRT0_DM0
.set OddSense__7__DM1, CYREG_PRT0_DM1
.set OddSense__7__DM2, CYREG_PRT0_DM2
.set OddSense__7__DR, CYREG_PRT0_DR
.set OddSense__7__INP_DIS, CYREG_PRT0_INP_DIS
.set OddSense__7__INTTYPE, CYREG_PICU0_INTTYPE0
.set OddSense__7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OddSense__7__LCD_EN, CYREG_PRT0_LCD_EN
.set OddSense__7__MASK, 0x01
.set OddSense__7__PC, CYREG_PRT0_PC0
.set OddSense__7__PORT, 0
.set OddSense__7__PRT, CYREG_PRT0_PRT
.set OddSense__7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OddSense__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OddSense__7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OddSense__7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OddSense__7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OddSense__7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OddSense__7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OddSense__7__PS, CYREG_PRT0_PS
.set OddSense__7__SHIFT, 0
.set OddSense__7__SLW, CYREG_PRT0_SLW

/* EvenSense */
.set EvenSense__0__AG, CYREG_PRT3_AG
.set EvenSense__0__AMUX, CYREG_PRT3_AMUX
.set EvenSense__0__BIE, CYREG_PRT3_BIE
.set EvenSense__0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set EvenSense__0__BYP, CYREG_PRT3_BYP
.set EvenSense__0__CTL, CYREG_PRT3_CTL
.set EvenSense__0__DM0, CYREG_PRT3_DM0
.set EvenSense__0__DM1, CYREG_PRT3_DM1
.set EvenSense__0__DM2, CYREG_PRT3_DM2
.set EvenSense__0__DR, CYREG_PRT3_DR
.set EvenSense__0__INP_DIS, CYREG_PRT3_INP_DIS
.set EvenSense__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set EvenSense__0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set EvenSense__0__LCD_EN, CYREG_PRT3_LCD_EN
.set EvenSense__0__MASK, 0x02
.set EvenSense__0__PC, CYREG_PRT3_PC1
.set EvenSense__0__PORT, 3
.set EvenSense__0__PRT, CYREG_PRT3_PRT
.set EvenSense__0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set EvenSense__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set EvenSense__0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set EvenSense__0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set EvenSense__0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set EvenSense__0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set EvenSense__0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set EvenSense__0__PS, CYREG_PRT3_PS
.set EvenSense__0__SHIFT, 1
.set EvenSense__0__SLW, CYREG_PRT3_SLW
.set EvenSense__1__AG, CYREG_PRT1_AG
.set EvenSense__1__AMUX, CYREG_PRT1_AMUX
.set EvenSense__1__BIE, CYREG_PRT1_BIE
.set EvenSense__1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set EvenSense__1__BYP, CYREG_PRT1_BYP
.set EvenSense__1__CTL, CYREG_PRT1_CTL
.set EvenSense__1__DM0, CYREG_PRT1_DM0
.set EvenSense__1__DM1, CYREG_PRT1_DM1
.set EvenSense__1__DM2, CYREG_PRT1_DM2
.set EvenSense__1__DR, CYREG_PRT1_DR
.set EvenSense__1__INP_DIS, CYREG_PRT1_INP_DIS
.set EvenSense__1__INTTYPE, CYREG_PICU1_INTTYPE7
.set EvenSense__1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set EvenSense__1__LCD_EN, CYREG_PRT1_LCD_EN
.set EvenSense__1__MASK, 0x80
.set EvenSense__1__PC, CYREG_PRT1_PC7
.set EvenSense__1__PORT, 1
.set EvenSense__1__PRT, CYREG_PRT1_PRT
.set EvenSense__1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set EvenSense__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set EvenSense__1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set EvenSense__1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set EvenSense__1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set EvenSense__1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set EvenSense__1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set EvenSense__1__PS, CYREG_PRT1_PS
.set EvenSense__1__SHIFT, 7
.set EvenSense__1__SLW, CYREG_PRT1_SLW
.set EvenSense__2__AG, CYREG_PRT15_AG
.set EvenSense__2__AMUX, CYREG_PRT15_AMUX
.set EvenSense__2__BIE, CYREG_PRT15_BIE
.set EvenSense__2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set EvenSense__2__BYP, CYREG_PRT15_BYP
.set EvenSense__2__CTL, CYREG_PRT15_CTL
.set EvenSense__2__DM0, CYREG_PRT15_DM0
.set EvenSense__2__DM1, CYREG_PRT15_DM1
.set EvenSense__2__DM2, CYREG_PRT15_DM2
.set EvenSense__2__DR, CYREG_PRT15_DR
.set EvenSense__2__INP_DIS, CYREG_PRT15_INP_DIS
.set EvenSense__2__INTTYPE, CYREG_PICU15_INTTYPE5
.set EvenSense__2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set EvenSense__2__LCD_EN, CYREG_PRT15_LCD_EN
.set EvenSense__2__MASK, 0x20
.set EvenSense__2__PC, CYREG_IO_PC_PRT15_PC5
.set EvenSense__2__PORT, 15
.set EvenSense__2__PRT, CYREG_PRT15_PRT
.set EvenSense__2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set EvenSense__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set EvenSense__2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set EvenSense__2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set EvenSense__2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set EvenSense__2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set EvenSense__2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set EvenSense__2__PS, CYREG_PRT15_PS
.set EvenSense__2__SHIFT, 5
.set EvenSense__2__SLW, CYREG_PRT15_SLW
.set EvenSense__3__AG, CYREG_PRT15_AG
.set EvenSense__3__AMUX, CYREG_PRT15_AMUX
.set EvenSense__3__BIE, CYREG_PRT15_BIE
.set EvenSense__3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set EvenSense__3__BYP, CYREG_PRT15_BYP
.set EvenSense__3__CTL, CYREG_PRT15_CTL
.set EvenSense__3__DM0, CYREG_PRT15_DM0
.set EvenSense__3__DM1, CYREG_PRT15_DM1
.set EvenSense__3__DM2, CYREG_PRT15_DM2
.set EvenSense__3__DR, CYREG_PRT15_DR
.set EvenSense__3__INP_DIS, CYREG_PRT15_INP_DIS
.set EvenSense__3__INTTYPE, CYREG_PICU15_INTTYPE0
.set EvenSense__3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set EvenSense__3__LCD_EN, CYREG_PRT15_LCD_EN
.set EvenSense__3__MASK, 0x01
.set EvenSense__3__PC, CYREG_IO_PC_PRT15_PC0
.set EvenSense__3__PORT, 15
.set EvenSense__3__PRT, CYREG_PRT15_PRT
.set EvenSense__3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set EvenSense__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set EvenSense__3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set EvenSense__3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set EvenSense__3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set EvenSense__3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set EvenSense__3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set EvenSense__3__PS, CYREG_PRT15_PS
.set EvenSense__3__SHIFT, 0
.set EvenSense__3__SLW, CYREG_PRT15_SLW
.set EvenSense__4__AG, CYREG_PRT3_AG
.set EvenSense__4__AMUX, CYREG_PRT3_AMUX
.set EvenSense__4__BIE, CYREG_PRT3_BIE
.set EvenSense__4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set EvenSense__4__BYP, CYREG_PRT3_BYP
.set EvenSense__4__CTL, CYREG_PRT3_CTL
.set EvenSense__4__DM0, CYREG_PRT3_DM0
.set EvenSense__4__DM1, CYREG_PRT3_DM1
.set EvenSense__4__DM2, CYREG_PRT3_DM2
.set EvenSense__4__DR, CYREG_PRT3_DR
.set EvenSense__4__INP_DIS, CYREG_PRT3_INP_DIS
.set EvenSense__4__INTTYPE, CYREG_PICU3_INTTYPE6
.set EvenSense__4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set EvenSense__4__LCD_EN, CYREG_PRT3_LCD_EN
.set EvenSense__4__MASK, 0x40
.set EvenSense__4__PC, CYREG_PRT3_PC6
.set EvenSense__4__PORT, 3
.set EvenSense__4__PRT, CYREG_PRT3_PRT
.set EvenSense__4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set EvenSense__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set EvenSense__4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set EvenSense__4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set EvenSense__4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set EvenSense__4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set EvenSense__4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set EvenSense__4__PS, CYREG_PRT3_PS
.set EvenSense__4__SHIFT, 6
.set EvenSense__4__SLW, CYREG_PRT3_SLW
.set EvenSense__5__AG, CYREG_PRT2_AG
.set EvenSense__5__AMUX, CYREG_PRT2_AMUX
.set EvenSense__5__BIE, CYREG_PRT2_BIE
.set EvenSense__5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set EvenSense__5__BYP, CYREG_PRT2_BYP
.set EvenSense__5__CTL, CYREG_PRT2_CTL
.set EvenSense__5__DM0, CYREG_PRT2_DM0
.set EvenSense__5__DM1, CYREG_PRT2_DM1
.set EvenSense__5__DM2, CYREG_PRT2_DM2
.set EvenSense__5__DR, CYREG_PRT2_DR
.set EvenSense__5__INP_DIS, CYREG_PRT2_INP_DIS
.set EvenSense__5__INTTYPE, CYREG_PICU2_INTTYPE7
.set EvenSense__5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set EvenSense__5__LCD_EN, CYREG_PRT2_LCD_EN
.set EvenSense__5__MASK, 0x80
.set EvenSense__5__PC, CYREG_PRT2_PC7
.set EvenSense__5__PORT, 2
.set EvenSense__5__PRT, CYREG_PRT2_PRT
.set EvenSense__5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set EvenSense__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set EvenSense__5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set EvenSense__5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set EvenSense__5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set EvenSense__5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set EvenSense__5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set EvenSense__5__PS, CYREG_PRT2_PS
.set EvenSense__5__SHIFT, 7
.set EvenSense__5__SLW, CYREG_PRT2_SLW
.set EvenSense__6__AG, CYREG_PRT2_AG
.set EvenSense__6__AMUX, CYREG_PRT2_AMUX
.set EvenSense__6__BIE, CYREG_PRT2_BIE
.set EvenSense__6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set EvenSense__6__BYP, CYREG_PRT2_BYP
.set EvenSense__6__CTL, CYREG_PRT2_CTL
.set EvenSense__6__DM0, CYREG_PRT2_DM0
.set EvenSense__6__DM1, CYREG_PRT2_DM1
.set EvenSense__6__DM2, CYREG_PRT2_DM2
.set EvenSense__6__DR, CYREG_PRT2_DR
.set EvenSense__6__INP_DIS, CYREG_PRT2_INP_DIS
.set EvenSense__6__INTTYPE, CYREG_PICU2_INTTYPE5
.set EvenSense__6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set EvenSense__6__LCD_EN, CYREG_PRT2_LCD_EN
.set EvenSense__6__MASK, 0x20
.set EvenSense__6__PC, CYREG_PRT2_PC5
.set EvenSense__6__PORT, 2
.set EvenSense__6__PRT, CYREG_PRT2_PRT
.set EvenSense__6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set EvenSense__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set EvenSense__6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set EvenSense__6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set EvenSense__6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set EvenSense__6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set EvenSense__6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set EvenSense__6__PS, CYREG_PRT2_PS
.set EvenSense__6__SHIFT, 5
.set EvenSense__6__SLW, CYREG_PRT2_SLW
.set EvenSense__7__AG, CYREG_PRT0_AG
.set EvenSense__7__AMUX, CYREG_PRT0_AMUX
.set EvenSense__7__BIE, CYREG_PRT0_BIE
.set EvenSense__7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set EvenSense__7__BYP, CYREG_PRT0_BYP
.set EvenSense__7__CTL, CYREG_PRT0_CTL
.set EvenSense__7__DM0, CYREG_PRT0_DM0
.set EvenSense__7__DM1, CYREG_PRT0_DM1
.set EvenSense__7__DM2, CYREG_PRT0_DM2
.set EvenSense__7__DR, CYREG_PRT0_DR
.set EvenSense__7__INP_DIS, CYREG_PRT0_INP_DIS
.set EvenSense__7__INTTYPE, CYREG_PICU0_INTTYPE1
.set EvenSense__7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set EvenSense__7__LCD_EN, CYREG_PRT0_LCD_EN
.set EvenSense__7__MASK, 0x02
.set EvenSense__7__PC, CYREG_PRT0_PC1
.set EvenSense__7__PORT, 0
.set EvenSense__7__PRT, CYREG_PRT0_PRT
.set EvenSense__7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set EvenSense__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set EvenSense__7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set EvenSense__7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set EvenSense__7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set EvenSense__7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set EvenSense__7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set EvenSense__7__PS, CYREG_PRT0_PS
.set EvenSense__7__SHIFT, 1
.set EvenSense__7__SLW, CYREG_PRT0_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x00
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x01
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x01

/* SenseControl */
.set SenseControl_Sync_ctrl_reg__0__MASK, 0x01
.set SenseControl_Sync_ctrl_reg__0__POS, 0
.set SenseControl_Sync_ctrl_reg__1__MASK, 0x02
.set SenseControl_Sync_ctrl_reg__1__POS, 1
.set SenseControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SenseControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SenseControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SenseControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SenseControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SenseControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SenseControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SenseControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SenseControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SenseControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SenseControl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set SenseControl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SenseControl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB00_CTL
.set SenseControl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SenseControl_Sync_ctrl_reg__MASK, 0x03
.set SenseControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SenseControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SenseControl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB00_MSK

/* KeyboardTimer_TimerUDB */
.set KeyboardTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set KeyboardTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set KeyboardTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set KeyboardTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set KeyboardTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set KeyboardTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set KeyboardTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set KeyboardTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set KeyboardTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set KeyboardTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set KeyboardTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set KeyboardTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set KeyboardTimer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 36000000
.set BCLK__BUS_CLK__KHZ, 36000
.set BCLK__BUS_CLK__MHZ, 36
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 1
.set CYDEV_STACK_SIZE, 0x800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
