[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.MemorySynthInit$"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/riscv_arty_a7"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~RiscV|RiscV>imem",
    "filename":"bootrom.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_dram_busy",
    "sources":[
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_dram_init_calib_complete",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_dram_rdata_valid",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  }
]